
---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                50091499000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              117975463                       # Simulator instruction rate (inst/s)
host_mem_usage                                9877760                       # Number of bytes of host memory used
host_op_rate                                215282573                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.20                       # Real time elapsed on the host
host_tick_rate                               65581039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23940324                       # Number of instructions simulated
sim_ops                                      43699460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000013                       # Number of seconds simulated
sim_ticks                                    13313000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.ruby.Directory_Controller.Fetch            343      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          343      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          343      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          343      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1393                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1393    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1393                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1588                      
system.ruby.IFETCH.latency_hist_seqr     |        1588    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1588                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          195                      
system.ruby.IFETCH.miss_latency_hist_seqr |         195    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          195                      
system.ruby.L1Cache_Controller.Data_Exclusive |         122    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          122                      
system.ruby.L1Cache_Controller.Data_all_Acks |         229    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          229                      
system.ruby.L1Cache_Controller.E.Load    |         420    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total          420                      
system.ruby.L1Cache_Controller.E.Store   |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           22                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           29                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         122    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          122                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         200    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          200                      
system.ruby.L1Cache_Controller.Ifetch    |        1588    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         1588                      
system.ruby.L1Cache_Controller.L1_Replacement |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total            8                      
system.ruby.L1Cache_Controller.Load      |         856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total          856                      
system.ruby.L1Cache_Controller.M.Load    |         306    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total          306                      
system.ruby.L1Cache_Controller.M.Store   |         368    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total          368                      
system.ruby.L1Cache_Controller.NP.Ifetch |         195    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          195                      
system.ruby.L1Cache_Controller.NP.Load   |         127    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          127                      
system.ruby.L1Cache_Controller.NP.Store  |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           29                      
system.ruby.L1Cache_Controller.S.Ifetch  |        1393    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         1393                      
system.ruby.L1Cache_Controller.S.L1_Replacement |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total            8                      
system.ruby.L1Cache_Controller.S.Load    |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            3                      
system.ruby.L1Cache_Controller.Store     |         419    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total          419                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          151      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           29      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          192      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          122      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            127      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             29      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          195      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          151      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           343      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          122      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           29      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          192      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            3      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          729                      
system.ruby.LD.hit_latency_hist_seqr     |         729    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          729                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          856                      
system.ruby.LD.latency_hist_seqr         |         856    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           856                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          127                      
system.ruby.LD.miss_latency_hist_seqr    |         127    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          127                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           36                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           36                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           40                      
system.ruby.RMW_Read.latency_hist_seqr   |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           40                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            4                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            4                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          354                      
system.ruby.ST.hit_latency_hist_seqr     |         354    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          354                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          379                      
system.ruby.ST.latency_hist_seqr         |         379    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           379                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           25                      
system.ruby.ST.miss_latency_hist_seqr    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           25                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1196                       # delay histogram for all message
system.ruby.delayHist::mean                  0.025084                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.331407                       # delay histogram for all message
system.ruby.delayHist                    |        1189     99.41%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           6      0.50%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1196                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           502                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.051793                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.478382                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         496     98.80%     98.80% |           0      0.00%     98.80% |           0      0.00%     98.80% |           0      0.00%     98.80% |           5      1.00%     99.80% |           0      0.00%     99.80% |           1      0.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             502                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           694                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.005764                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.151838                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         693     99.86%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |           1      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             694                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4001.671299                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   497.014197                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.013727                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   497.032976                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         2512                      
system.ruby.hit_latency_hist_seqr        |        2512    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         2512                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1275                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1119                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          156                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1588                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1393                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          195                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            21                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.107677                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.018779                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.026365                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.812214                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3498.760610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   493.577706                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.025764                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.511755                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4009.220310                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          351                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            8                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          343                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          351                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             8                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          343                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.013483                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   516.487642                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3478.310675                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3454.255243                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           2863                      
system.ruby.latency_hist_seqr            |        2863    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             2863                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          351                      
system.ruby.miss_latency_hist_seqr       |         351    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          351                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  1999.474198                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  1480.620448                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2003.398933                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1511.905655                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1490.929919                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2505.408247                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3009.858784                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2484.695412                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time  2467.512960                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3002.610230                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            16656                      
system.ruby.network.msg_byte.Response_Control         3624                      
system.ruby.network.msg_byte.Response_Data        83280                      
system.ruby.network.msg_count.Control            2082                      
system.ruby.network.msg_count.Response_Control          453                      
system.ruby.network.msg_count.Response_Data         2082                      
system.ruby.network.routers0.msg_bytes.Control::0         2808                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1208                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        14040                      
system.ruby.network.routers0.msg_count.Control::0          351                      
system.ruby.network.routers0.msg_count.Response_Control::2          151                      
system.ruby.network.routers0.msg_count.Response_Data::1          351                      
system.ruby.network.routers0.percent_links_utilized     2.119169                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3002.103207                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1499.661985                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time   987.117856                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.295651                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        14040                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          351                      
system.ruby.network.routers0.throttle1.link_utilization     0.942688                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         2808                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1208                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          351                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          151                      
system.ruby.network.routers1.msg_bytes.Control::0         5552                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1208                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        27760                      
system.ruby.network.routers1.msg_count.Control::0          694                      
system.ruby.network.routers1.msg_count.Response_Control::2          151                      
system.ruby.network.routers1.msg_count.Response_Data::1          694                      
system.ruby.network.routers1.percent_links_utilized     4.051491                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3509.558326                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  2981.521822                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time  2960.902880                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.013145                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1503.736949                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.013258                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1015.098023                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.163224                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         2808                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1208                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        13720                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          351                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          151                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          343                      
system.ruby.network.routers1.throttle1.link_utilization     3.939758                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2744                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        14040                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          343                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          351                      
system.ruby.network.routers2.msg_bytes.Control::0         2744                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        13720                      
system.ruby.network.routers2.msg_count.Control::0          343                      
system.ruby.network.routers2.msg_count.Response_Data::1          343                      
system.ruby.network.routers2.percent_links_utilized     1.932322                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3502.159543                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time   993.990836                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.644107                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2744                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          343                      
system.ruby.network.routers2.throttle1.link_utilization     3.220536                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        13720                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          343                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         5552                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         1208                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        27760                      
system.ruby.network.routers9.msg_count.Control::0          694                      
system.ruby.network.routers9.msg_count.Response_Control::2          151                      
system.ruby.network.routers9.msg_count.Response_Data::1          694                      
system.ruby.network.routers9.percent_links_utilized     0.900331                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.013183                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2008.675730                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.013671                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2510.121685                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  1987.831444                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time  1974.085482                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.012882                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2503.023360                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     3.295651                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        14040                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          351                      
system.ruby.network.routers9.throttle1.link_utilization     4.163224                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         2808                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         1208                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        13720                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          351                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          151                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          343                      
system.ruby.network.routers9.throttle2.link_utilization     0.644107                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         2744                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          343                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         2858                      
system.ruby.outstanding_req_hist_seqr::mean     2.992652                      
system.ruby.outstanding_req_hist_seqr::gmean     2.574261                      
system.ruby.outstanding_req_hist_seqr::stdev     1.686576                      
system.ruby.outstanding_req_hist_seqr    |         480     16.79%     16.79% |        1498     52.41%     69.21% |         680     23.79%     93.00% |         151      5.28%     98.29% |          38      1.33%     99.62% |           2      0.07%     99.69% |           1      0.03%     99.72% |           8      0.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         2858                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1818                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          265                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1638                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          374                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1818                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1444                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            2131                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             164                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          226                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3024                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             1657                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          265                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                592                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           289                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         5803                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         2263                       # Number of instructions committed
system.switch_cpus.commit.committedOps           4403                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         7483                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.588400                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.777607                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         6412     85.69%     85.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          253      3.38%     89.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          151      2.02%     91.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          184      2.46%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           80      1.07%     94.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           50      0.67%     95.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           34      0.45%     95.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           30      0.40%     96.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          289      3.86%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         7483                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 48                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           63                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              4397                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   656                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            3      0.07%      0.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         3344     75.95%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.07%     76.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           21      0.48%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          632     14.35%     90.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          352      7.99%     98.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           24      0.55%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           24      0.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         4403                       # Class of committed instruction
system.switch_cpus.commit.refs                   1032                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                2263                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  4403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.882899                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.882899                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          2591                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          12941                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             3755                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1503                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            272                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           370                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1111                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    37                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 684                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                2131                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1615                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  4472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   7281                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             544                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.160069                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          538                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.546909                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         8496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.771657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.044443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             5930     69.80%     69.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              214      2.52%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              237      2.79%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              218      2.57%     77.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              121      1.42%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              203      2.39%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               96      1.13%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              181      2.13%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1296     15.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         8496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                54                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               65                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          331                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              983                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.597086                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1778                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                677                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1038                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1488                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           25                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          979                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        10218                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1101                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          557                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          7949                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              9                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            272                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            18                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           92                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          829                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          601                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              7924                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  7807                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.652196                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              5168                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.586419                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   7882                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            10803                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            6116                       # number of integer regfile writes
system.switch_cpus.ipc                       0.169984                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.169984                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           98      1.15%      1.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          6454     75.84%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            4      0.05%     77.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            23      0.27%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.16%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1115     13.10%     90.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          683      8.03%     98.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           72      0.85%     99.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           47      0.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           8510                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             139                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          272                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          115                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          244                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 134                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015746                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             107     79.85%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             12      8.96%     88.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             9      6.72%     95.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            4      2.99%     98.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      1.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           8407                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        25430                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         7692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        15777                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              10198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              8510                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         5795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           56                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         8496                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.001648                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.018688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         6275     73.86%     73.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          444      5.23%     79.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          311      3.66%     82.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          287      3.38%     86.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          311      3.66%     89.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          329      3.87%     93.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          222      2.61%     96.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          174      2.05%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          143      1.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         8496                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.639225                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1615                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    29                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           42                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           26                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1488                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4018                       # number of misc regfile reads
system.switch_cpus.numCycles                    13313                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2300                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          4617                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            157                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             3908                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            70                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         28903                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          12035                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        11879                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1691                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             19                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            272                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           275                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             7231                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           75                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        17593                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           45                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               694                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                17400                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               21466                       # The number of ROB writes
system.switch_cpus.timesIdled                     101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::OFF  50091499000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst        51648                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data         7420                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      276638185                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst        51648                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    242646144                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data         2703                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19291240                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         1614                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data         1017                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36241067                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data          379                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2699892                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  18222376323894                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  2552739502742                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   3879516262                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    557349959                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      20779552692857                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 18222376323894                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   3879516262                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 18226255840156                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1448849770901                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    203034628                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1449052805528                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 18222376323894                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 4001589273642                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   3879516262                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data    760384586                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     22228605498385                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        10976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              10976                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 343                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    824457297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             824457297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    824457297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            824457297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000406750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 665                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       343                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6738732                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14456232                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19646.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42146.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   343                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.157895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.070995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.232289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           49     42.98%     42.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           29     25.44%     68.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           14     12.28%     80.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            3      2.63%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            3      2.63%     85.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            5      4.39%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      0.88%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            3      2.63%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            1      0.88%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      0.88%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            4      3.51%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            1      0.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          114                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  21952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   10976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1648.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    824.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      13227000                       # Total gap between requests
system.mem_ctrls.avgGap                      38562.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        10976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 824457297.378502249718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     14456232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42146.45                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         160918.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         69484.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              833448                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1274048.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      9082.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2580500.650000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        193.833144                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        10750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     12762250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         221642.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         99052.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              909678                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1265780.900000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      9030.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2738702.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        205.716405                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        96000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     12677000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       13313000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50091499000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                                50116067000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              106564271                       # Simulator instruction rate (inst/s)
host_mem_usage                                9883904                       # Number of bytes of host memory used
host_op_rate                                194475738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                              109260853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23953712                       # Number of instructions simulated
sim_ops                                      43726425                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000025                       # Number of seconds simulated
sim_ticks                                    24568000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.ruby.Directory_Controller.Fetch            709      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch          709      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data          708      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data          708      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         6142                      
system.ruby.IFETCH.hit_latency_hist_seqr |        6142    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         6142                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         6343                      
system.ruby.IFETCH.latency_hist_seqr     |        6343    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         6343                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          201                      
system.ruby.IFETCH.miss_latency_hist_seqr |         201    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          201                      
system.ruby.L1Cache_Controller.Data_Exclusive |         274    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          274                      
system.ruby.L1Cache_Controller.Data_all_Acks |         463    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          463                      
system.ruby.L1Cache_Controller.E.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.E.Load    |        2705    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         2705                      
system.ruby.L1Cache_Controller.E.Store   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           34                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |          58    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total           58                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         274    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          274                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         405    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          405                      
system.ruby.L1Cache_Controller.Ifetch    |        7938    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total         7938                      
system.ruby.L1Cache_Controller.L1_Replacement |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           30                      
system.ruby.L1Cache_Controller.Load      |        5484    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total         5484                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            5                      
system.ruby.L1Cache_Controller.M.Load    |        2492    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total         2492                      
system.ruby.L1Cache_Controller.M.Store   |        2671    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         2671                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            6                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total            8                      
system.ruby.L1Cache_Controller.NP.Ifetch |         397    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          397                      
system.ruby.L1Cache_Controller.NP.Load   |         283    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          283                      
system.ruby.L1Cache_Controller.NP.Store  |          58    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total           58                      
system.ruby.L1Cache_Controller.S.Ifetch  |        7535    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total         7535                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           22                      
system.ruby.L1Cache_Controller.S.Load    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            4                      
system.ruby.L1Cache_Controller.Store     |        2763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         2763                      
system.ruby.L1Cache_Controller.WB_Ack    |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          332      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data           53      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          382      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          273      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            283      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX             58      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          397      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX              8      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            6      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          327      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data           708      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          273      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX           53      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          383      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            5      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         4472                      
system.ruby.LD.hit_latency_hist_seqr     |        4472    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         4472                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         4628                      
system.ruby.LD.latency_hist_seqr         |        4628    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          4628                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          156                      
system.ruby.LD.miss_latency_hist_seqr    |         156    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          156                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            5                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            5                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           10                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          153                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          153                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          166                      
system.ruby.RMW_Read.latency_hist_seqr   |         166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          166                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           13                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           13                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         2147                      
system.ruby.ST.hit_latency_hist_seqr     |        2147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         2147                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         2158                      
system.ruby.ST.latency_hist_seqr         |        2158    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          2158                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           11                      
system.ruby.ST.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           11                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   1335                       # delay histogram for all message
system.ruby.delayHist::mean                  0.017978                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.256210                       # delay histogram for all message
system.ruby.delayHist                    |        1328     99.48%     99.48% |           0      0.00%     99.48% |           2      0.15%     99.63% |           0      0.00%     99.63% |           5      0.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     1335                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           576                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.041667                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.388979                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         569     98.78%     98.78% |           0      0.00%     98.78% |           2      0.35%     99.13% |           0      0.00%     99.13% |           5      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             576                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           759                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         759    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             759                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007449                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4002.930641                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007428                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007713                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        12929                      
system.ruby.hit_latency_hist_seqr        |       12929    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        12929                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         6972                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         6787                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          185                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         6344                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         6142                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          202                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           184                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.273201                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   509.768805                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.016078                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.008019                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3558.826540                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.014897                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000102                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   395.331330                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.008039                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4008.222077                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          387                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           21                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          366                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          387                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            21                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          366                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.008446                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   558.887595                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007428                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          13315                      
system.ruby.latency_hist_seqr            |       13315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            13315                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          386                      
system.ruby.miss_latency_hist_seqr       |         386    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          386                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.008039                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2002.798355                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.007449                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2002.930641                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.008019                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1558.867244                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.007428                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.008019                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2558.846892                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.008039                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3008.222077                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.007428                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.007449                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3002.930641                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            18072                      
system.ruby.network.msg_byte.Response_Control         4536                      
system.ruby.network.msg_byte.Response_Data        90120                      
system.ruby.network.msg_byte.Writeback_Control           72                      
system.ruby.network.msg_byte.Writeback_Data          600                      
system.ruby.network.msg_count.Control            2259                      
system.ruby.network.msg_count.Response_Control          567                      
system.ruby.network.msg_count.Response_Data         2253                      
system.ruby.network.msg_count.Writeback_Control            9                      
system.ruby.network.msg_count.Writeback_Data           15                      
system.ruby.network.routers0.msg_bytes.Control::0         3096                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1448                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        15440                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers0.msg_count.Control::0          387                      
system.ruby.network.routers0.msg_count.Response_Control::1            8                      
system.ruby.network.routers0.msg_count.Response_Control::2          181                      
system.ruby.network.routers0.msg_count.Response_Data::1          386                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers0.percent_links_utilized     2.437622                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.008019                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3058.836716                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.008100                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1502.798355                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.757937                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        15440                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          386                      
system.ruby.network.routers0.throttle1.link_utilization     1.117307                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         3096                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1448                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          387                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          181                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers1.msg_bytes.Control::0         6024                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1448                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        30040                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers1.msg_count.Control::0          753                      
system.ruby.network.routers1.msg_count.Response_Control::1            8                      
system.ruby.network.routers1.msg_count.Response_Control::2          181                      
system.ruby.network.routers1.msg_count.Response_Data::1          751                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers1.percent_links_utilized     4.599479                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.008039                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3508.222077                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007428                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007489                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1502.930641                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.008019                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1058.877419                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.719554                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         3096                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1448                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        14600                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          387                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          181                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          365                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers1.throttle1.link_utilization     4.479404                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         2928                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        15440                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          366                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          386                      
system.ruby.network.routers2.msg_bytes.Control::0         2928                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        14600                      
system.ruby.network.routers2.msg_count.Control::0          366                      
system.ruby.network.routers2.msg_count.Response_Data::1          365                      
system.ruby.network.routers2.percent_links_utilized     2.161857                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007449                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3502.930641                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007428                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.721467                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         2928                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          366                      
system.ruby.network.routers2.throttle1.link_utilization     3.602247                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        14600                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          365                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         6024                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         1448                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        30040                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers9.msg_count.Control::0          753                      
system.ruby.network.routers9.msg_count.Response_Control::1            8                      
system.ruby.network.routers9.msg_count.Response_Control::2          181                      
system.ruby.network.routers9.msg_count.Response_Data::1          751                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers9.percent_links_utilized     1.022106                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.008019                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2058.857068                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.008222                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2508.222077                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.007428                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.003684                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.007449                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2502.930641                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     3.757937                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           64                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        15440                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            8                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          386                      
system.ruby.network.routers9.throttle1.link_utilization     4.719554                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         3096                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         1448                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        14600                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          387                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          181                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          365                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers9.throttle2.link_utilization     0.721467                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         2928                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          366                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        13265                      
system.ruby.outstanding_req_hist_seqr::mean     2.144893                      
system.ruby.outstanding_req_hist_seqr::gmean     1.778188                      
system.ruby.outstanding_req_hist_seqr::stdev     1.507058                      
system.ruby.outstanding_req_hist_seqr    |        5771     43.51%     43.51% |        5594     42.17%     85.68% |        1368     10.31%     95.99% |         389      2.93%     98.92% |         103      0.78%     99.70% |          19      0.14%     99.84% |          21      0.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        13265                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         6691                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          710                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         6467                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1930                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         6691                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4761                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            8090                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             753                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          568                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             15881                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             9215                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          710                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               3306                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          1980                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           37                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        19022                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        13388                       # Number of instructions committed
system.switch_cpus.commit.committedOps          26965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        16199                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.664609                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.769188                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        10181     62.85%     62.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         1260      7.78%     70.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          696      4.30%     74.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         1073      6.62%     81.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          373      2.30%     83.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          258      1.59%     85.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          174      1.07%     86.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          204      1.26%     87.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         1980     12.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        16199                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 76                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          348                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             26853                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  4110                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           69      0.26%      0.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        20246     75.08%     75.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           42      0.16%     75.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          326      1.21%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           10      0.04%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         4087     15.16%     91.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         2124      7.88%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           23      0.09%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           38      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        26965                       # Class of committed instruction
system.switch_cpus.commit.refs                   6272                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               13388                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 26965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.835076                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.835076                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          5532                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          56512                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             4608                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              7123                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            725                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          1196                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                5536                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    29                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2946                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                8090                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              6373                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 14617                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  30505                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1450                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.329290                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         3842                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         2683                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.241656                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        19184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.340492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.486541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             8151     42.49%     42.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1053      5.49%     47.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              760      3.96%     51.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             1304      6.80%     58.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              489      2.55%     61.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              624      3.25%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              565      2.95%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              771      4.02%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             5467     28.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        19184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               147                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              103                       # number of floating regfile writes
system.switch_cpus.idleCycles                    5384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          908                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             4365                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.537691                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 8422                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2923                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            3007                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          6839                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           65                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           68                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         3821                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        45957                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          5499                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1610                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         37778                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             20                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            725                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            31                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          398                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2731                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1661                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          110                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             41331                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 37359                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630036                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             26040                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.520637                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  37670                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            54942                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           30806                       # number of integer regfile writes
system.switch_cpus.ipc                       0.544937                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.544937                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          288      0.73%      0.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         29741     75.52%     76.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           42      0.11%     76.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           356      0.90%     77.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           28      0.07%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           22      0.06%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         5744     14.58%     91.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2977      7.56%     99.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           98      0.25%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           88      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          39384                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             244                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          487                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          196                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          472                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 882                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022395                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             798     90.48%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             43      4.88%     95.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            40      4.54%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          39734                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        98714                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        37163                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        64510                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              45804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             39384                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          153                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        19007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          363                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        26036                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        19184                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.052961                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.724928                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        10533     54.91%     54.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1099      5.73%     60.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          982      5.12%     65.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          949      4.95%     70.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         1044      5.44%     76.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1226      6.39%     82.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1253      6.53%     89.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1134      5.91%     94.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          964      5.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        19184                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.603061                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                6373                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    16                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          278                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          202                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         6839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         3821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           18095                       # number of misc regfile reads
system.switch_cpus.numCycles                    24568                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            4568                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         29311                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            343                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             5178                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             89                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           108                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        131114                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          52822                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        56941                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              7663                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            138                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            725                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           747                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            27658                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          270                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        81361                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          303                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              1802                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                60206                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               94999                       # The number of ROB writes
system.switch_cpus.timesIdled                     121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::OFF     24568000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       255488                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data        43000                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      276877605                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       255488                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    242849984                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        18295                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19306832                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst         7984                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data         6151                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36252571                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         2548                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2702061                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  9874409638554                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  1383288057636                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  10399218496                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   1750244220                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      11269847158906                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 9874409638554                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  10399218496                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 9884808857050                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 785108148811                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    744667861                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     785852816672                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 9874409638554                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 2168396206447                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  10399218496                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   2494912081                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     12055699975578                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     24568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        11712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              11712                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 366                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    476717682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             476717682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    476717682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            476717682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000418750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7199486                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15434486                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19670.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42170.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      218                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   366                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.473684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.078990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.141665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           79     51.97%     51.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     29.61%     81.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12      7.89%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      5.26%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      0.66%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.97%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.32%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.66%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      0.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          152                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  23424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   11712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       953.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    476.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      24611000                       # Total gap between requests
system.mem_ctrls.avgGap                      67243.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        11712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 476717681.536958634853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     15434486                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42170.73                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    59.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         206461.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         104966.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              762300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     467035.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2206878.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     143080.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3890722.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        158.365443                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1496000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     21992000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         242896.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         119750.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1097712                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     467035.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2345140.650000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     23490.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       4296024.250000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        174.862596                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        64000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     23424000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       37881000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50116067000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                                50166247000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               71022884                       # Simulator instruction rate (inst/s)
host_mem_usage                                9885952                       # Number of bytes of host memory used
host_op_rate                                129597839                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.34                       # Real time elapsed on the host
host_tick_rate                              148405202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24009530                       # Number of instructions simulated
sim_ops                                      43818916                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000050                       # Number of seconds simulated
sim_ticks                                    50180000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1296      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1296      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1295      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1295      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         9718                      
system.ruby.IFETCH.hit_latency_hist_seqr |        9718    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         9718                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         9841                      
system.ruby.IFETCH.latency_hist_seqr     |        9841    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         9841                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          123                      
system.ruby.IFETCH.miss_latency_hist_seqr |         123    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          123                      
system.ruby.L1Cache_Controller.Data_Exclusive |         681    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          681                      
system.ruby.L1Cache_Controller.Data_all_Acks |         644    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          644                      
system.ruby.L1Cache_Controller.E.L1_Replacement |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total            8                      
system.ruby.L1Cache_Controller.E.Load    |        5040    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         5040                      
system.ruby.L1Cache_Controller.E.Store   |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           40                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          115                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         681    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          681                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         529    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          529                      
system.ruby.L1Cache_Controller.Ifetch    |       17779    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        17779                      
system.ruby.L1Cache_Controller.L1_Replacement |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           36                      
system.ruby.L1Cache_Controller.Load      |       21179    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        21179                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            5                      
system.ruby.L1Cache_Controller.M.Load    |       15441    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        15441                      
system.ruby.L1Cache_Controller.M.Store   |        4583    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         4583                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            6                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           13                      
system.ruby.L1Cache_Controller.NP.Ifetch |         520    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          520                      
system.ruby.L1Cache_Controller.NP.Load   |         691    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          691                      
system.ruby.L1Cache_Controller.NP.Store  |         115    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          115                      
system.ruby.L1Cache_Controller.S.Ifetch  |       17253    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        17253                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           23                      
system.ruby.L1Cache_Controller.S.Load    |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            7                      
system.ruby.L1Cache_Controller.Store     |        4738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         4738                      
system.ruby.L1Cache_Controller.WB_Ack    |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           13                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          796      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          110      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          505      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          680      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            691      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            115      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          520      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             13      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            6      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           13      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          791      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1295      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          680      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          110      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          506      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            5      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        15287                      
system.ruby.LD.hit_latency_hist_seqr     |       15287    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        15287                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        15695                      
system.ruby.LD.latency_hist_seqr         |       15695    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         15695                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          408                      
system.ruby.LD.miss_latency_hist_seqr    |         408    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          408                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           39                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          39    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           39                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           39                      
system.ruby.RMW_Read.latency_hist_seqr   |          39    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           39                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1879                      
system.ruby.ST.hit_latency_hist_seqr     |        1879    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1879                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1936                      
system.ruby.ST.latency_hist_seqr         |        1936    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1936                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           57                      
system.ruby.ST.miss_latency_hist_seqr    |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           57                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                   2237                       # delay histogram for all message
system.ruby.delayHist::mean                  0.001788                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.084572                       # delay histogram for all message
system.ruby.delayHist                    |        2236     99.96%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     2237                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          1057                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.003784                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.123033                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        1056     99.91%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            1057                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1180                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1180    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1180                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005874                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        26923                      
system.ruby.hit_latency_hist_seqr        |       26923    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        26923                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        17670                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        17205                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          465                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         9841                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         9718                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          123                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           815                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.274133                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.004982                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.011817                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3500.632722                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.011698                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4000.019928                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            1                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          587                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          588                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             1                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          587                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.005919                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   500.602830                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          27511                      
system.ruby.latency_hist_seqr            |       27511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            27511                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          588                      
system.ruby.miss_latency_hist_seqr       |         588    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          588                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1500.612794                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2500.622758                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3000.019928                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            28200                      
system.ruby.network.msg_byte.Response_Control        11256                      
system.ruby.network.msg_byte.Response_Data       141000                      
system.ruby.network.msg_byte.Writeback_Control          120                      
system.ruby.network.msg_count.Control            3525                      
system.ruby.network.msg_count.Response_Control         1407                      
system.ruby.network.msg_count.Response_Data         3525                      
system.ruby.network.msg_count.Writeback_Control           15                      
system.ruby.network.routers0.msg_bytes.Control::0         4704                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         3712                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        23520                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers0.msg_count.Control::0          588                      
system.ruby.network.routers0.msg_count.Response_Control::1            5                      
system.ruby.network.routers0.msg_count.Response_Control::2          464                      
system.ruby.network.routers0.msg_count.Response_Data::1          588                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers0.percent_links_utilized     2.190365                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3000.627740                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.307094                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        23520                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            5                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          588                      
system.ruby.network.routers0.throttle1.link_utilization     1.073635                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         4704                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         3712                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          588                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          464                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers1.msg_bytes.Control::0         9400                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         3712                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        47000                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers1.msg_count.Control::0         1175                      
system.ruby.network.routers1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.msg_count.Response_Control::2          464                      
system.ruby.network.routers1.msg_count.Response_Data::1         1175                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers1.percent_links_utilized     4.126146                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3500.019928                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1000.607812                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.299522                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         4704                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         3712                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        23480                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          588                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          464                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          587                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers1.throttle1.link_utilization     3.952770                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         4696                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        23520                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          587                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          588                      
system.ruby.network.routers2.msg_bytes.Control::0         4696                      
system.ruby.network.routers2.msg_bytes.Response_Data::1        23480                      
system.ruby.network.routers2.msg_count.Control::0          587                      
system.ruby.network.routers2.msg_count.Response_Data::1          587                      
system.ruby.network.routers2.percent_links_utilized     1.935781                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     0.645676                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         4696                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          587                      
system.ruby.network.routers2.throttle1.link_utilization     3.225887                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1        23480                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          587                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         9400                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         3712                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        47000                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers9.msg_count.Control::0         1175                      
system.ruby.network.routers9.msg_count.Response_Control::1            5                      
system.ruby.network.routers9.msg_count.Response_Control::2          464                      
system.ruby.network.routers9.msg_count.Response_Data::1         1175                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers9.percent_links_utilized     0.916921                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.005909                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2000.617776                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.005929                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2500.019928                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.005849                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     3.307094                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        23520                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            5                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          588                      
system.ruby.network.routers9.throttle1.link_utilization     4.299522                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         4704                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         3712                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        23480                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          588                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          464                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          587                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            5                      
system.ruby.network.routers9.throttle2.link_utilization     0.645676                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         4696                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          587                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        27511                      
system.ruby.outstanding_req_hist_seqr::mean     1.943659                      
system.ruby.outstanding_req_hist_seqr::gmean     1.720429                      
system.ruby.outstanding_req_hist_seqr::stdev     0.991140                      
system.ruby.outstanding_req_hist_seqr    |       11038     40.12%     40.12% |       14241     51.76%     91.89% |        2203      8.01%     99.89% |          18      0.07%     99.96% |           4      0.01%     99.97% |           1      0.00%     99.98% |           5      0.02%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        27511                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         8410                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          183                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         8322                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         1723                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         8410                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6687                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            8540                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              98                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          133                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             39493                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            49176                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          183                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               7613                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          9696                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         3885                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        55818                       # Number of instructions committed
system.switch_cpus.commit.committedOps          92491                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        46189                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.002446                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.274754                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        30989     67.09%     67.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         2580      5.59%     72.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          139      0.30%     72.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          967      2.09%     75.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          871      1.89%     76.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           72      0.16%     77.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          805      1.74%     78.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           70      0.15%     79.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         9696     20.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        46189                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           37                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             92453                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 17953                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           28      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        67870     73.38%     73.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         4704      5.09%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        17943     19.40%     97.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1924      2.08%     99.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.01%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        92491                       # Class of committed instruction
system.switch_cpus.commit.refs                  19889                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               55818                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 92491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.898993                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.898993                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         29808                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          98306                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             4148                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              9775                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            188                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          2894                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               18278                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     6                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2044                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                8540                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              9867                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 44102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            68                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  59681                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             376                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.170187                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         2523                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1821                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.189338                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        46813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.139256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.166919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            29540     63.10%     63.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1368      2.92%     66.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              193      0.41%     66.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             2812      6.01%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             1262      2.70%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             2329      4.98%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              120      0.26%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              970      2.07%     82.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             8219     17.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        46813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               12                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          217                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             7856                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.891570                       # Inst execution rate
system.switch_cpus.iew.exec_refs                20322                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2044                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             436                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         18539                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2191                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        96398                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         18278                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          428                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         94919                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            188                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          904                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          579                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          255                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          176                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           41                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            114615                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 94846                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.658535                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             75478                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.890116                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  94893                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           151011                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           89607                       # number of integer regfile writes
system.switch_cpus.ipc                       1.112356                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.112356                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           67      0.07%      0.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         70153     73.57%     73.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         4704      4.93%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        18312     19.21%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2084      2.19%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           18      0.02%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           12      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          95350                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              32                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           64                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           24                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           56                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3425                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035920                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3417     99.77%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              4      0.12%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             4      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          98676                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       240933                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        94822                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       100233                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              96397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             95350                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         3885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           62                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         4190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        46813                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.036827                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.771206                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        25854     55.23%     55.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         3299      7.05%     62.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         2853      6.09%     68.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1171      2.50%     70.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         2009      4.29%     75.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         3265      6.97%     82.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2948      6.30%     88.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         2529      5.40%     93.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2885      6.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        46813                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.900159                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                9867                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     5                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1652                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           33                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        18539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           36292                       # number of misc regfile reads
system.switch_cpus.numCycles                    50180                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            2074                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        136151                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            736                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             5407                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          25704                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           601                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        233378                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          97437                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       141273                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             11398                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            188                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         27746                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             5085                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           24                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       154872                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             12655                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               132869                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              193413                       # The number of ROB writes
system.switch_cpus.timesIdled                      82                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::OFF     50180000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       571296                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       138947                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      277289360                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       571296                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243165792                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        28743                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19317280                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        17853                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        23524                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36279813                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         4484                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2703997                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  4834485771224                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  677254304504                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  11384934237                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   2768971702                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      5525893981666                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 4834485771224                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  11384934237                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 4845870705460                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 384386946991                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    572797927                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     384959744918                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 4834485771224                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 1061641251495                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  11384934237                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   3341769629                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     5910853726584                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     50180000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              18752                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 586                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    373694699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             373694699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    373694699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            373694699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      4392249                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17599749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7482.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29982.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      502                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   587                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           84                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    445.714286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.077393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.313037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           19     22.62%     22.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           15     17.86%     40.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     22.62%     63.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      2.38%     65.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      3.57%     69.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      2.38%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.19%     72.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23     27.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           84                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  37568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   18784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       748.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    374.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      50205000                       # Total gap between requests
system.mem_ctrls.avgGap                      85528.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        18784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 374332403.347947418690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     17599749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     29982.54                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         88049.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         39916.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              650496                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1011909.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1340735.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     3031358.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6162466.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        122.807218                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     35988000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     11852000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         170027.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         84268.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2332638                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1011909.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     4459140.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     334080.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8392064.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        167.239227                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     44310000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       88061000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50166247000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                50171763000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              184253715                       # Simulator instruction rate (inst/s)
host_mem_usage                                9886976                       # Number of bytes of host memory used
host_op_rate                                336149278                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                               42304610                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24012659                       # Number of instructions simulated
sim_ops                                      43825126                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     5516000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1359      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1359      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1358      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1358      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1510                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1510    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1510                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1554                      
system.ruby.IFETCH.latency_hist_seqr     |        1554    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1554                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           44                      
system.ruby.IFETCH.miss_latency_hist_seqr |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           44                      
system.ruby.L1Cache_Controller.Ack_all   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         702    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          702                      
system.ruby.L1Cache_Controller.Data_all_Acks |         693    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          693                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           11                      
system.ruby.L1Cache_Controller.E.Load    |        5608    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         5608                      
system.ruby.L1Cache_Controller.E.Store   |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           41                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         117    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          117                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         702    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          702                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         576    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          576                      
system.ruby.L1Cache_Controller.Ifetch    |       19334    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        19334                      
system.ruby.L1Cache_Controller.L1_Replacement |          44    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           44                      
system.ruby.L1Cache_Controller.Load      |       22254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        22254                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            6                      
system.ruby.L1Cache_Controller.M.Load    |       15923    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        15923                      
system.ruby.L1Cache_Controller.M.Store   |        5147    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         5147                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            7                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           17                      
system.ruby.L1Cache_Controller.NP.Ifetch |         564    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          564                      
system.ruby.L1Cache_Controller.NP.Load   |         715    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          715                      
system.ruby.L1Cache_Controller.NP.Store  |         117    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          117                      
system.ruby.L1Cache_Controller.S.Ifetch  |       18763    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        18763                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           27                      
system.ruby.L1Cache_Controller.S.Load    |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            8                      
system.ruby.L1Cache_Controller.S.Store   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Store     |        5306    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         5306                      
system.ruby.L1Cache_Controller.WB_Ack    |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           17                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          820      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          112      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          547      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          699      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            715      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            117      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          564      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             17      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            7      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           17      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          814      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1358      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          699      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          112      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          548      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            6      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1051                      
system.ruby.LD.hit_latency_hist_seqr     |        1051    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1051                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1075                      
system.ruby.LD.latency_hist_seqr         |        1075    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1075                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           24                      
system.ruby.LD.miss_latency_hist_seqr    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           24                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           34                      
system.ruby.RMW_Read.latency_hist_seqr   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           34                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          525                      
system.ruby.ST.hit_latency_hist_seqr     |         525    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          525                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          526                      
system.ruby.ST.latency_hist_seqr         |         526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           526                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            1                      
system.ruby.ST.miss_latency_hist_seqr::stdev          nan                      
system.ruby.ST.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            1                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    237                       # delay histogram for all message
system.ruby.delayHist                    |         237    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      237                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            99                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          99    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              99                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           138                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         138    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             138                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005892                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         3126                      
system.ruby.hit_latency_hist_seqr        |        3126    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         3126                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1643                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1616                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1554                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1510                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            34                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.291244                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   503.444524                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.013597                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3607.958646                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.011421                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           71                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            8                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           63                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           71                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             8                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           63                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.007433                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   607.958646                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           3197                      
system.ruby.latency_hist_seqr            |        3197    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             3197                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           71                      
system.ruby.miss_latency_hist_seqr       |          71    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           71                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1607.958646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2607.958646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             3216                      
system.ruby.network.msg_byte.Response_Control          696                      
system.ruby.network.msg_byte.Response_Data        15960                      
system.ruby.network.msg_byte.Writeback_Control           72                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             402                      
system.ruby.network.msg_count.Response_Control           87                      
system.ruby.network.msg_count.Response_Data          399                      
system.ruby.network.msg_count.Writeback_Control            9                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          568                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           71                      
system.ruby.network.routers0.msg_count.Response_Control::1            5                      
system.ruby.network.routers0.msg_count.Response_Control::2           24                      
system.ruby.network.routers0.msg_count.Response_Data::1           70                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized    20.964014                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3107.958646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    31.694162                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            5                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           70                      
system.ruby.network.routers0.throttle1.link_utilization    10.233865                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          568                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           71                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           24                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         1072                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         5320                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          134                      
system.ruby.network.routers1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.msg_count.Response_Control::2           24                      
system.ruby.network.routers1.msg_count.Response_Data::1          133                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized    39.430747                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1107.958646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    41.007977                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          568                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           71                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           24                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           63                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization    37.853517                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          504                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           63                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           70                      
system.ruby.network.routers2.msg_bytes.Control::0          504                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers2.msg_count.Control::0           63                      
system.ruby.network.routers2.msg_count.Response_Data::1           63                      
system.ruby.network.routers2.percent_links_utilized    18.466733                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     6.159355                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          504                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           63                      
system.ruby.network.routers2.throttle1.link_utilization    30.774112                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           63                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         1072                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         5320                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0          134                      
system.ruby.network.routers9.msg_count.Response_Control::1            5                      
system.ruby.network.routers9.msg_count.Response_Control::2           24                      
system.ruby.network.routers9.msg_count.Response_Data::1          133                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized     8.762388                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2107.958646                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.006798                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.005711                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    31.694162                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         2800                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            5                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           70                      
system.ruby.network.routers9.throttle1.link_utilization    41.007977                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          568                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          192                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         2520                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           24                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           71                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           24                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           63                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            3                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization     6.159355                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          504                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           63                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         3183                      
system.ruby.outstanding_req_hist_seqr::mean     2.141690                      
system.ruby.outstanding_req_hist_seqr::gmean     1.864850                      
system.ruby.outstanding_req_hist_seqr::stdev     1.138589                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1152     36.19%     36.19% |         972     30.54%     66.73% |         647     20.33%     87.06% |         313      9.83%     96.89% |          73      2.29%     99.18% |          20      0.63%     99.81% |           5      0.16%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         3183                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1750                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          194                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1600                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          393                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1750                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1357                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            1982                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             164                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3768                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             2213                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          194                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                744                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           413                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         4764                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3129                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6210                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3986                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.557953                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.637968                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2522     63.27%     63.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          308      7.73%     71.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          197      4.94%     75.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          288      7.23%     83.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           95      2.38%     85.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           66      1.66%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           49      1.23%     88.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           48      1.20%     89.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          413     10.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3986                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           79                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   950                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.10%      0.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4684     75.43%     75.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.48%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          944     15.20%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          517      8.33%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            6      0.10%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6210                       # Class of committed instruction
system.switch_cpus.commit.refs                   1479                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3129                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.762864                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.762864                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1338                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          13754                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1213                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1681                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            196                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           308                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1294                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 708                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                1982                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1569                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            34                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   7651                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             392                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.359318                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          557                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.387056                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         4736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.295397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.496679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             2053     43.35%     43.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              267      5.64%     48.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              203      4.29%     53.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              278      5.87%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              119      2.51%     61.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              147      3.10%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              147      3.10%     67.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              169      3.57%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1353     28.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         4736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                56                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               49                       # number of floating regfile writes
system.switch_cpus.idleCycles                     780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          237                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             1000                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.620377                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1993                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                705                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             629                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1601                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           16                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          932                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        10952                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1288                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          490                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8938                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            196                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            20                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           98                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          658                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          403                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              9641                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8834                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.638834                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              6159                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.601523                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8913                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12709                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            7169                       # number of integer regfile writes
system.switch_cpus.ipc                       0.567259                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.567259                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           59      0.63%      0.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          7157     75.94%     76.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.07%     76.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.35%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           12      0.13%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1342     14.24%     91.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          722      7.66%     99.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           49      0.52%     99.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           44      0.47%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9425                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             110                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          218                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           87                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          214                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 205                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021751                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             179     87.32%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             12      5.85%     93.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            12      5.85%     99.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.49%     99.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.49%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9461                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        23681                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        15505                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              10912                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9425                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           40                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          105                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         4736                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.990076                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.665535                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2619     55.30%     55.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          272      5.74%     61.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          253      5.34%     66.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          242      5.11%     71.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          263      5.55%     77.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          332      7.01%     84.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          287      6.06%     90.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          257      5.43%     95.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          211      4.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         4736                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.708666                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1569                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           78                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           53                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          932                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4290                       # number of misc regfile reads
system.switch_cpus.numCycles                     5516                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            1194                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6653                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             91                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1357                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            29                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         31148                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          12800                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        13452                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1831                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             14                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles            196                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           136                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             6836                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          108                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        19094                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           22                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               348                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                14547                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               22686                       # The number of ROB writes
system.switch_cpus.timesIdled                      20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::OFF      5516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       621472                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       147444                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      277348033                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       621472                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243215968                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        32617                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19321154                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        19421                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        24719                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36282576                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         5014                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2704527                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  43980147933285                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  6161098803481                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 112667150109                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  26730239304                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      50280644126178                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 43980147933285                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 112667150109                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 44092815083394                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 3496834118927                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   5913161711                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     3502747280638                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 43980147933285                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 9657932922408                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 112667150109                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  32643401015                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     53783391406817                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      5516000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2048                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  64                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    371283539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             371283539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    371283539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            371283539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000302500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          63                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        63                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1149498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2566998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18246.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40746.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       34                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    63                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           36                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.111111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.819850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.662309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           23     63.89%     63.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            9     25.00%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      2.78%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      2.78%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      2.78%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           36                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   4032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       730.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    365.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       5498000                       # Total gap between requests
system.mem_ctrls.avgGap                      87269.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         2016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 365482233.502538084984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      2566998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     40746.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    53.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         60724.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         34003.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        264264.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     500301.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     27927.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1042898.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        189.067821                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       262000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      4894000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         27325.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         19219.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               55902                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     155678.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     484550.150000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     41551.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       784226.750000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.173087                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       407000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      4749000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       93577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50171763000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                50175238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              209432074                       # Simulator instruction rate (inst/s)
host_mem_usage                                9886976                       # Number of bytes of host memory used
host_op_rate                                381978526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                               30282773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24013779                       # Number of instructions simulated
sim_ops                                      43827284                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000003                       # Number of seconds simulated
sim_ticks                                     3475000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.Directory_Controller.Fetch           1431      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1431      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1429      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1429      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          321                      
system.ruby.IFETCH.hit_latency_hist_seqr |         321    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          321                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          381                      
system.ruby.IFETCH.latency_hist_seqr     |         381    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          381                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           60                      
system.ruby.IFETCH.miss_latency_hist_seqr |          60    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           60                      
system.ruby.L1Cache_Controller.Ack_all   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Data_Exclusive |         714    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          714                      
system.ruby.L1Cache_Controller.Data_all_Acks |         753    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total          753                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           11                      
system.ruby.L1Cache_Controller.E.Load    |        5745    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         5745                      
system.ruby.L1Cache_Controller.E.Store   |          42    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           42                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         117    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          117                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         714    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          714                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         636    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total          636                      
system.ruby.L1Cache_Controller.Ifetch    |       19716    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        19716                      
system.ruby.L1Cache_Controller.L1_Replacement |          45    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           45                      
system.ruby.L1Cache_Controller.Load      |       22581    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        22581                      
system.ruby.L1Cache_Controller.M.L1_Replacement |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total            6                      
system.ruby.L1Cache_Controller.M.Load    |       16101    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        16101                      
system.ruby.L1Cache_Controller.M.Store   |        5324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total         5324                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            7                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           17                      
system.ruby.L1Cache_Controller.NP.Ifetch |         625    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          625                      
system.ruby.L1Cache_Controller.NP.Load   |         727    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          727                      
system.ruby.L1Cache_Controller.NP.Store  |         117    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          117                      
system.ruby.L1Cache_Controller.S.Ifetch  |       19084    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        19084                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           28                      
system.ruby.L1Cache_Controller.S.Load    |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total            8                      
system.ruby.L1Cache_Controller.S.Store   |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total            1                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total            1                      
system.ruby.L1Cache_Controller.Store     |        5484    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total         5484                      
system.ruby.L1Cache_Controller.WB_Ack    |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           17                      
system.ruby.L2Cache_Controller.Exclusive_Unblock          832      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          112      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          606      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          711      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            727      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            117      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR          625      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             17      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            7      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           17      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock          826      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1429      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          711      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          112      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          608      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           13      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE            1      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock            6      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          315                      
system.ruby.LD.hit_latency_hist_seqr     |         315    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          315                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          327                      
system.ruby.LD.latency_hist_seqr         |         327    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           327                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           12                      
system.ruby.LD.miss_latency_hist_seqr    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           12                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            6                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.latency_hist_seqr   |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    228                       # delay histogram for all message
system.ruby.delayHist                    |         228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      228                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            85                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          85    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              85                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           143                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         143    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             143                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.010216                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          814                      
system.ruby.hit_latency_hist_seqr        |         814    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          814                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          505                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          493                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           12                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          382                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          321                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           61                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.127626                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.021007                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3500.791367                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001727                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.020719                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           73                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            1                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           72                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           73                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             1                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           72                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   500.791367                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.010216                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001727                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            886                      
system.ruby.latency_hist_seqr            |         886    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              886                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           72                      
system.ruby.miss_latency_hist_seqr       |          72    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           72                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001727                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1500.791367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.010216                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2500.791367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.010216                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001727                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             3480                      
system.ruby.network.msg_byte.Response_Control          288                      
system.ruby.network.msg_byte.Response_Data        17160                      
system.ruby.network.msg_count.Control             435                      
system.ruby.network.msg_count.Response_Control           36                      
system.ruby.network.msg_count.Response_Data          429                      
system.ruby.network.routers0.msg_bytes.Control::0          584                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2880                      
system.ruby.network.routers0.msg_count.Control::0           73                      
system.ruby.network.routers0.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.msg_count.Response_Data::1           72                      
system.ruby.network.routers0.percent_links_utilized    34.877698                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3000.791367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001727                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    52.899281                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2880                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           72                      
system.ruby.network.routers0.throttle1.link_utilization    16.856115                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          584                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           73                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.msg_bytes.Control::0         1160                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         5720                      
system.ruby.network.routers1.msg_count.Control::0          145                      
system.ruby.network.routers1.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Data::1          143                      
system.ruby.network.routers1.percent_links_utilized    65.726619                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.010216                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001727                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1000.791367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    68.258993                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          584                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           73                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           71                      
system.ruby.network.routers1.throttle1.link_utilization    63.194245                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          576                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2880                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           72                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           72                      
system.ruby.network.routers2.msg_bytes.Control::0          576                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers2.msg_count.Control::0           72                      
system.ruby.network.routers2.msg_count.Response_Data::1           71                      
system.ruby.network.routers2.percent_links_utilized    30.848921                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.010216                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    10.294964                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          576                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           72                      
system.ruby.network.routers2.throttle1.link_utilization    51.402878                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           71                      
system.ruby.network.routers3.percent_links_utilized            0                      
system.ruby.network.routers3.throttle0.link_utilization            0                      
system.ruby.network.routers3.throttle1.link_utilization            0                      
system.ruby.network.routers4.percent_links_utilized            0                      
system.ruby.network.routers4.throttle0.link_utilization            0                      
system.ruby.network.routers4.throttle1.link_utilization            0                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         1160                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         5720                      
system.ruby.network.routers9.msg_count.Control::0          145                      
system.ruby.network.routers9.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.msg_count.Response_Data::1          143                      
system.ruby.network.routers9.percent_links_utilized    14.605915                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2000.791367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.010504                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.010216                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001727                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.010360                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    52.899281                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         2880                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           72                      
system.ruby.network.routers9.throttle1.link_utilization    68.258993                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          584                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         2840                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           73                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           71                      
system.ruby.network.routers9.throttle2.link_utilization    10.294964                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          576                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           72                      
system.ruby.network.routers9.throttle3.link_utilization            0                      
system.ruby.network.routers9.throttle4.link_utilization            0                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          887                      
system.ruby.outstanding_req_hist_seqr::mean     2.933484                      
system.ruby.outstanding_req_hist_seqr::gmean     2.534535                      
system.ruby.outstanding_req_hist_seqr::stdev     1.803895                      
system.ruby.outstanding_req_hist_seqr    |         114     12.85%     12.85% |         551     62.12%     74.97% |         164     18.49%     93.46% |          20      2.25%     95.72% |          16      1.80%     97.52% |          22      2.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          887                      
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          473                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           72                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          438                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           49                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          473                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          424                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             530                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              38                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1300                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              775                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           72                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           111                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1143                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         1796                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.201559                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.311294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         1257     69.99%     69.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          111      6.18%     76.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           78      4.34%     80.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          106      5.90%     86.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           53      2.95%     89.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           32      1.78%     91.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           23      1.28%     92.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           25      1.39%     93.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          111      6.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         1796                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.102679                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.102679                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           168                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3779                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1186                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               490                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             73                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            77                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 377                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 244                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 530                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               407                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   761                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            40                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2015                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             146                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.152518                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         1160                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           87                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.579856                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.007523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.193609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             1335     66.95%     66.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               44      2.21%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               57      2.86%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               44      2.21%     74.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               37      1.86%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               46      2.31%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               32      1.60%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               49      2.46%     82.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              350     17.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                 8                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes                8                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           92                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              340                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.835396                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  621                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                244                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             125                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           424                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          293                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3316                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           377                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          137                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2903                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             73                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            8                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          125                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          120                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            1                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2970                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2866                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.663973                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1972                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.824748                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2882                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             4146                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2272                       # number of integer regfile writes
system.switch_cpus.ipc                       0.322302                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.322302                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           19      0.62%      0.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2382     78.20%     78.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.10%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.03%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          372     12.21%     91.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          249      8.17%     99.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           14      0.46%     99.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           3046                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              22                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           44                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           14                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           56                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  66                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.021668                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              65     98.48%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     98.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              1      1.52%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           3071                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         8111                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2852                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         4404                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3315                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              3046                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            9                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1046                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1994                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.527583                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.386509                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         1265     63.44%     63.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          119      5.97%     69.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           71      3.56%     72.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          105      5.27%     78.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           79      3.96%     82.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          119      5.97%     88.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          124      6.22%     94.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           81      4.06%     98.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           31      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1994                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.876547                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 407                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            1                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            6                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          293                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1382                       # number of misc regfile reads
system.switch_cpus.numCycles                     3475                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             167                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles             1207                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          8538                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3632                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3666                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               545                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             73                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             2                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1264                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         5230                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                10                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4986                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                6831                       # The number of ROB writes
system.switch_cpus.timesIdled                      40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::OFF      3475000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst       634464                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       150174                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      277363755                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst       634464                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243228960                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        33874                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19322411                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        19827                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        25088                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36283351                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data         5186                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2704699                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.cpu.inst  69811365755396                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  9779747050360                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 182579568345                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  43215539568                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      79816907913669                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 69811365755396                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 182579568345                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 69993945323741                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5550658129496                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   9747913669                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5560406043165                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 69811365755396                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 15330405179856                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 182579568345                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  52963453237                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     85377313956835                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3475000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         2272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               2272                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  71                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    653812950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             653812950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    653812950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            653812950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000122500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          72                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        72                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       618998                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2238998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8597.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31097.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       59                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    72                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    502.857143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   334.937792                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.173767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1     14.29%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2     28.57%     42.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1     14.29%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1     14.29%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2     28.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   4608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    2304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1326.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    663.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3490000                       # Total gap between requests
system.mem_ctrls.avgGap                      48472.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 663021582.733812928200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           72                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0      2238998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     31097.19                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                15181                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          2956.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        50820.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           335546                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       404503.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        116.403971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      3475000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         21253.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 7392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              310002                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     331381.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      3601.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       673631.050000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        193.850662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        43000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3432000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF       97052000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50175238000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                50534600000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 757005                       # Simulator instruction rate (inst/s)
host_mem_usage                               10173072                       # Number of bytes of host memory used
host_op_rate                                  1381731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.78                       # Real time elapsed on the host
host_tick_rate                               11308038                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24057075                       # Number of instructions simulated
sim_ops                                      43910494                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000359                       # Number of seconds simulated
sim_ticks                                   359362000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles          151308                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                317450                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              16                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        12609                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           16                      
system.ruby.DMA_Controller.Data          |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          12609                      
system.ruby.DMA_Controller.READY.ReadRequest |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        12609                      
system.ruby.DMA_Controller.READY.WriteRequest |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           16                      
system.ruby.DMA_Controller.ReadRequest   |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        12609                      
system.ruby.DMA_Controller.WriteRequest  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           16                      
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           1992      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1992      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1991      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14551      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        12172                      
system.ruby.IFETCH.hit_latency_hist_seqr |       12172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        12172                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        12565                      
system.ruby.IFETCH.latency_hist_seqr     |       12565    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        12565                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          393                      
system.ruby.IFETCH.miss_latency_hist_seqr |         393    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          393                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         869    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          869                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1176     98.66%     98.66% |          16      1.34%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1192                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.E.Load    |       11421    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11421                      
system.ruby.L1Cache_Controller.E.Store   |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           49                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         142     89.87%     89.87% |          16     10.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          158                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         869    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          869                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1034    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1034                      
system.ruby.L1Cache_Controller.Ifetch    |       32285    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        32285                      
system.ruby.L1Cache_Controller.Inv       |          49     75.38%     75.38% |          16     24.62%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           65                      
system.ruby.L1Cache_Controller.L1_Replacement |          91    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           91                      
system.ruby.L1Cache_Controller.Load      |       34574    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        34574                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           11                      
system.ruby.L1Cache_Controller.M.Load    |       22231    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22231                      
system.ruby.L1Cache_Controller.M.Store   |       11623    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        11623                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           12                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           26                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1017                      
system.ruby.L1Cache_Controller.NP.Load   |         887    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          887                      
system.ruby.L1Cache_Controller.NP.Store  |         142     98.61%     98.61% |           2      1.39%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          144                      
system.ruby.L1Cache_Controller.S.Ifetch  |       31256    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        31256                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          65    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           65                      
system.ruby.L1Cache_Controller.S.Load    |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           19                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       11834     99.86%     99.86% |          16      0.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        11850                      
system.ruby.L1Cache_Controller.WB_Ack    |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           26                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1047      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          135      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          990      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          866      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            903      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            158      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1017      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             26      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           26      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1020      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1991      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          866      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          135      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          991      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           18      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            7      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           27      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             65      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        11817                      
system.ruby.LD.hit_latency_hist_seqr     |       11817    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        11817                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        11993                      
system.ruby.LD.latency_hist_seqr         |       11993    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         11993                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples          176                      
system.ruby.LD.miss_latency_hist_seqr    |         176    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total          176                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          263                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          263                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          270                      
system.ruby.RMW_Read.latency_hist_seqr   |         270    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          270                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            7                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            7                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         6043                      
system.ruby.ST.hit_latency_hist_seqr     |        6043    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         6043                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         6096                      
system.ruby.ST.latency_hist_seqr         |        6096    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          6096                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples           53                      
system.ruby.ST.miss_latency_hist_seqr    |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total           53                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                   2344                       # delay histogram for all message
system.ruby.delayHist::mean                  0.696246                       # delay histogram for all message
system.ruby.delayHist::stdev                 3.961387                       # delay histogram for all message
system.ruby.delayHist                    |        2278     97.18%     97.18% |          25      1.07%     98.25% |          15      0.64%     98.89% |          12      0.51%     99.40% |          10      0.43%     99.83% |           3      0.13%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                     2344                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           917                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         1.042530                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        5.640943                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         885     96.51%     96.51% |           1      0.11%     96.62% |           7      0.76%     97.38% |          11      1.20%     98.58% |           9      0.98%     99.56% |           3      0.33%     99.89% |           1      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             917                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          1330                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.508271                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        2.362296                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1253     94.21%     94.21% |          43      3.23%     97.44% |          19      1.43%     98.87% |           5      0.38%     99.25% |           7      0.53%     99.77% |           1      0.08%     99.85% |           1      0.08%     99.92% |           0      0.00%     99.92% |           1      0.08%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            1330                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples            97                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          97    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total              97                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time  2857.009089                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.018346                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5654.892555                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.018416                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.018908                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3809.204925                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        30295                      
system.ruby.hit_latency_hist_seqr        |       30295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        30295                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        18343                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        18123                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses          220                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        12564                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        12172                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          392                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           544                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.043231                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.260951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.001728                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3333.113964                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   952.315493                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000888                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3509.381209                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses           16                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses           16                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time   448.304913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time   896.607043                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time  3137.856814                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time   896.527736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time  3586.311297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time   448.288216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.001561                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000142                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000954                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4002.732621                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          628                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           35                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          593                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          596                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            35                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses          561                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.fully_busy_cycles            14                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001002                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   500.948904                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000941                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3526.068421                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          30924                      
system.ruby.latency_hist_seqr            |       30924    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            30924                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          629                      
system.ruby.miss_latency_hist_seqr       |         629    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          629                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.000864                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2000.172528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  1905.480407                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.000781                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2000.022262                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.000911                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1500.972557                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time  1428.485761                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers006.avg_stall_time  3809.485978                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.018416                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1500.294272                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time  1793.208520                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.000067                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  1796.547771                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time  1344.860475                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.017566                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time  3809.401106                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.000888                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2509.381209                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time  2380.802645                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.000954                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3002.732621                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.000941                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2526.068421                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.018346                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  4654.892555                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.network.int_link_buffers034.avg_stall_time  2856.917259                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time  2689.741821                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time  2241.333252                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.017566                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  2380.886126                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control            28536                      
system.ruby.network.msg_byte.Request_Control         3504                      
system.ruby.network.msg_byte.Response_Control         7776                      
system.ruby.network.msg_byte.Response_Data      1661520                      
system.ruby.network.msg_byte.Writeback_Control       303480                      
system.ruby.network.msg_byte.Writeback_Data         6480                      
system.ruby.network.msg_count.Control            3567                      
system.ruby.network.msg_count.Request_Control          438                      
system.ruby.network.msg_count.Response_Control          972                      
system.ruby.network.msg_count.Response_Data        41538                      
system.ruby.network.msg_count.Writeback_Control        37935                      
system.ruby.network.msg_count.Writeback_Data          162                      
system.ruby.network.routers0.msg_bytes.Control::0         4896                      
system.ruby.network.routers0.msg_bytes.Request_Control::2          520                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          352                      
system.ruby.network.routers0.msg_bytes.Response_Control::2         1720                      
system.ruby.network.routers0.msg_bytes.Response_Data::1        24400                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::1         1960                      
system.ruby.network.routers0.msg_count.Control::0          612                      
system.ruby.network.routers0.msg_count.Request_Control::2           65                      
system.ruby.network.routers0.msg_count.Response_Control::1           44                      
system.ruby.network.routers0.msg_count.Response_Control::2          215                      
system.ruby.network.routers0.msg_count.Response_Data::1          610                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers0.msg_count.Writeback_Data::1           49                      
system.ruby.network.routers0.percent_links_utilized     0.485444                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.000888                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3009.381209                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time  2856.959000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.000867                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1500.172528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000307                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time  1429.326139                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     0.725731                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2          520                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          352                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1        23760                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2           65                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           44                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          594                      
system.ruby.network.routers0.throttle1.link_utilization     0.245157                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0         4896                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2         1720                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::1         1960                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          612                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2          215                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::1           49                      
system.ruby.network.routers1.msg_bytes.Control::0         9512                      
system.ruby.network.routers1.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers1.msg_bytes.Request_Control::2          776                      
system.ruby.network.routers1.msg_bytes.Response_Control::1          616                      
system.ruby.network.routers1.msg_bytes.Response_Control::2         1848                      
system.ruby.network.routers1.msg_bytes.Response_Data::1        48200                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::1         1960                      
system.ruby.network.routers1.msg_count.Control::0         1189                      
system.ruby.network.routers1.msg_count.Request_Control::0           49                      
system.ruby.network.routers1.msg_count.Request_Control::2           97                      
system.ruby.network.routers1.msg_count.Response_Control::1           77                      
system.ruby.network.routers1.msg_count.Response_Control::2          231                      
system.ruby.network.routers1.msg_count.Response_Data::1         1205                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers1.msg_count.Writeback_Data::1           49                      
system.ruby.network.routers1.percent_links_utilized     0.911824                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.000954                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3502.732621                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000941                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3026.068421                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.000783                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1500.022262                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.000916                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1000.972557                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000135                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time   952.325232                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     0.946747                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0         5024                      
system.ruby.network.routers1.throttle0.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2         1848                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1        23120                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::1         1960                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          628                      
system.ruby.network.routers1.throttle0.msg_count.Request_Control::0           49                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::1           49                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2          231                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1          578                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::1           49                      
system.ruby.network.routers1.throttle1.link_utilization     0.876901                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0         4488                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2          776                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1          224                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1        25080                      
system.ruby.network.routers1.throttle1.msg_count.Control::0          561                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2           97                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1           28                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          627                      
system.ruby.network.routers2.msg_bytes.Control::0         4488                      
system.ruby.network.routers2.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers2.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       528800                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.msg_count.Control::0          561                      
system.ruby.network.routers2.msg_count.Request_Control::0           49                      
system.ruby.network.routers2.msg_count.Response_Control::1           49                      
system.ruby.network.routers2.msg_count.Response_Data::1        13220                      
system.ruby.network.routers2.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers2.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers2.percent_links_utilized     3.060145                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.018346                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  5154.892555                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers01.avg_stall_time  3333.061788                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_buf_msgs     0.000324                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers02.avg_stall_time  3333.324058                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.018602                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1000.294272                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     1.033916                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0         4488                      
system.ruby.network.routers2.throttle0.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers2.throttle0.msg_count.Control::0          561                      
system.ruby.network.routers2.throttle0.msg_count.Response_Data::1           49                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers2.throttle1.link_utilization     5.086375                      
system.ruby.network.routers2.throttle1.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       526840                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.throttle1.msg_count.Request_Control::0           49                      
system.ruby.network.routers2.throttle1.msg_count.Response_Control::1           49                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1        13171                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Control::0          128                      
system.ruby.network.routers3.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers3.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers3.msg_bytes.Response_Control::2          128                      
system.ruby.network.routers3.msg_bytes.Response_Data::1         1920                      
system.ruby.network.routers3.msg_count.Control::0           16                      
system.ruby.network.routers3.msg_count.Request_Control::2           32                      
system.ruby.network.routers3.msg_count.Response_Control::1           16                      
system.ruby.network.routers3.msg_count.Response_Control::2           16                      
system.ruby.network.routers3.msg_count.Response_Data::1           48                      
system.ruby.network.routers3.percent_links_utilized     0.011131                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time  3138.027255                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time  2689.595729                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time  1344.908477                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1348.287382                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time   896.575042                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.007792                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2           32                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1           16                      
system.ruby.network.routers3.throttle1.link_utilization     0.014470                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0          128                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1          128                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2          128                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1         1280                      
system.ruby.network.routers3.throttle1.msg_count.Control::0           16                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1           16                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2           16                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1           32                      
system.ruby.network.routers4.msg_bytes.Response_Data::1       504360                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.msg_count.Response_Data::1        12609                      
system.ruby.network.routers4.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.percent_links_utilized     2.632652                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.017566                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  2857.011176                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.017566                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time  3333.230837                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization     4.387011                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1       504360                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1        12609                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.throttle1.link_utilization     0.878293                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         9512                      
system.ruby.network.routers9.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers9.msg_bytes.Request_Control::2          776                      
system.ruby.network.routers9.msg_bytes.Response_Control::1          744                      
system.ruby.network.routers9.msg_bytes.Response_Control::2         1848                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       553840                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0       101032                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::1         1960                      
system.ruby.network.routers9.msg_count.Control::0         1189                      
system.ruby.network.routers9.msg_count.Request_Control::0           49                      
system.ruby.network.routers9.msg_count.Request_Control::2           97                      
system.ruby.network.routers9.msg_count.Response_Control::1           93                      
system.ruby.network.routers9.msg_count.Response_Control::2          231                      
system.ruby.network.routers9.msg_count.Response_Data::1        13846                      
system.ruby.network.routers9.msg_count.Writeback_Control::0        12629                      
system.ruby.network.routers9.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers9.msg_count.Writeback_Data::1           49                      
system.ruby.network.routers9.percent_links_utilized     0.789022                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.000888                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2009.381209                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers02.avg_stall_time  1904.644899                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.001361                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2502.732621                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001055                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  2026.068421                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.018399                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  4154.892555                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_buf_msgs     0.000068                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers07.avg_stall_time  2380.771340                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_buf_msgs     0.000022                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers10.avg_stall_time  2241.454996                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers11.avg_stall_time  1793.069385                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_buf_msgs     0.017566                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers13.avg_stall_time  1904.759685                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     0.725731                      
system.ruby.network.routers9.throttle0.msg_bytes.Request_Control::2          520                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          352                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1        23760                      
system.ruby.network.routers9.throttle0.msg_count.Request_Control::2           65                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1           44                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          594                      
system.ruby.network.routers9.throttle1.link_utilization     0.946747                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0         5024                      
system.ruby.network.routers9.throttle1.msg_bytes.Request_Control::0          392                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::1          392                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2         1848                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1        23120                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0          200                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::1         1960                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          628                      
system.ruby.network.routers9.throttle1.msg_count.Request_Control::0           49                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::1           49                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2          231                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1          578                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            5                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::1           49                      
system.ruby.network.routers9.throttle2.link_utilization     1.033916                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0         4488                      
system.ruby.network.routers9.throttle2.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers9.throttle2.msg_bytes.Writeback_Control::0       101000                      
system.ruby.network.routers9.throttle2.msg_count.Control::0          561                      
system.ruby.network.routers9.throttle2.msg_count.Response_Data::1           49                      
system.ruby.network.routers9.throttle2.msg_count.Writeback_Control::0        12625                      
system.ruby.network.routers9.throttle3.link_utilization     0.007792                      
system.ruby.network.routers9.throttle3.msg_bytes.Request_Control::2          256                      
system.ruby.network.routers9.throttle3.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers9.throttle3.msg_count.Request_Control::2           32                      
system.ruby.network.routers9.throttle3.msg_count.Response_Data::1           16                      
system.ruby.network.routers9.throttle4.link_utilization     4.387011                      
system.ruby.network.routers9.throttle4.msg_bytes.Response_Data::1       504360                      
system.ruby.network.routers9.throttle4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers9.throttle4.msg_count.Response_Data::1        12609                      
system.ruby.network.routers9.throttle4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        30848                      
system.ruby.outstanding_req_hist_seqr::mean     2.138583                      
system.ruby.outstanding_req_hist_seqr::gmean     1.789849                      
system.ruby.outstanding_req_hist_seqr::stdev     1.525085                      
system.ruby.outstanding_req_hist_seqr    |       12785     41.45%     41.45% |       14589     47.29%     88.74% |        2518      8.16%     96.90% |         526      1.71%     98.61% |         208      0.67%     99.28% |         134      0.43%     99.71% |          66      0.21%     99.93% |          21      0.07%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        30848                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.017567                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time   476.180704                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.105395                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time  2857.059177                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.017566                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3333.134834                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        12536                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          985                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        12875                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits         3331                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        12536                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         9205                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           15697                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            1302                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          835                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             43708                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            25554                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          985                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              10253                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          6856                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           84                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        20340                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        43296                       # Number of instructions committed
system.switch_cpus.commit.committedOps          83210                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples        32876                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.531026                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.245735                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0        16877     51.34%     51.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         2230      6.78%     58.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         1535      4.67%     62.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         2418      7.35%     70.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          805      2.45%     72.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         1004      3.05%     75.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          489      1.49%     77.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          662      2.01%     79.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         6856     20.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total        32876                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                742                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          989                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             82639                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 12696                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           36      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        63745     76.61%     76.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          164      0.20%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           97      0.12%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          392      0.47%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        12597     15.14%     92.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         5978      7.18%     99.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           99      0.12%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          102      0.12%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        83210                       # Class of committed instruction
system.switch_cpus.commit.refs                  18776                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               43296                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 83210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.046956                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.046956                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          8194                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         115126                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             9278                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             16119                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           1000                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles          1551                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               14258                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    15                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                6803                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               15697                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             12676                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 27156                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  61974                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            2000                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.346290                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles         7986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         4633                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.367204                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        36142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.368989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.440318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            15063     41.68%     41.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             1540      4.26%     45.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             1893      5.24%     51.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             2057      5.69%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             1492      4.13%     61.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             1422      3.93%     64.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             1460      4.04%     68.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             1293      3.58%     72.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             9922     27.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        36142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               982                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              666                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1307                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            11414                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.085618                       # Inst execution rate
system.switch_cpus.iew.exec_refs                21061                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               6803                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            2903                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         15653                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         7962                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       103534                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         14258                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         2275                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         94539                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             11                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           1000                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            22                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1253                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2957                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         1882                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           18                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            106648                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 93883                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.637546                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             67993                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.071147                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  94308                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           136468                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           75263                       # number of integer regfile writes
system.switch_cpus.ipc                       0.955150                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.955150                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          267      0.28%      0.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         74071     76.51%     76.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          170      0.18%     76.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             3      0.00%     76.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          100      0.10%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           14      0.01%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          394      0.41%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        14474     14.95%     92.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         6881      7.11%     99.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          252      0.26%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          182      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          96808                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             997                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         1991                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          907                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         1416                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                2718                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028076                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2473     90.99%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            201      7.40%     98.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            41      1.51%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            3      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          98262                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       231135                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        92976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       122470                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             103420                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             96808                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        20334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          644                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined        25223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        36142                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.678546                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.902639                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        16607     45.95%     45.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1         1520      4.21%     50.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2         1667      4.61%     54.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         1916      5.30%     60.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         2357      6.52%     66.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         2817      7.79%     74.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         4144     11.47%     85.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3083      8.53%     94.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2031      5.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        36142                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.135675                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               12676                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     6                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          428                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          308                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        15653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         7962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           46179                       # number of misc regfile reads
system.switch_cpus.numCycles                    45329                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles               314033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            4744                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         90888                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents            247                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            10060                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            194                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents           205                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        268203                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         111258                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       117635                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             16857                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents             54                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           1000                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           874                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            26767                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         1090                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       161850                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2607                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           87                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts              2397                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           89                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               129570                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              210458                       # The number of ROB writes
system.switch_cpus.timesIdled                     238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.numPwrStateTransitions           32                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean 19628062.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 264637.228107                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     18961000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     19999000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total           16                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     27106000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED    314049000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF     18207000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1040192                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       242808                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278265093                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1040192                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243634688                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        77638                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19366751                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        32506                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        38087                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36321622                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11266                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2710811                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   1121365086                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  675069974009                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data   94569322856                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst   2894552012                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data    675664094                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      774330878056                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 675069974009                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst   2894552012                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 677964526021                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath      1424747                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       178093                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data  53674392395                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    216043989                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total      53892039225                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   1122789833                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       178093                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 675069974009                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 148243715251                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst   2894552012                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data    891708083                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     828222917281                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    359362000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       419872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             419872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0         2080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0        13121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0           65                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 65                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0   1168381743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1168381743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      5788035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5788035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1174169779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1174169779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples     13155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000679089500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16319                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 18                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         65                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       65                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    31                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    844916234                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1140138734                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     64394.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                86894.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12077                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      17                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 13121                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   65                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    803.392550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   614.491294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.386663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          109     10.41%     10.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           73      6.97%     17.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32      3.06%     20.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      2.87%     23.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      1.62%     24.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      1.24%     26.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      2.77%     28.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      2.01%     30.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          723     69.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1047                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          14511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  14511.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             19                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 839744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  419872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2336.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1168.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     359362000                       # Total gap between requests
system.mem_ctrls.avgGap                      27253.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       419872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0          608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1168381743.200449705124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 1691887.289140198380                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0        13121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0           65                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0   1140138734                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0   6451709500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     86894.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0  99257069.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1906733.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         929913.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            38719758                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7239045.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     20196127.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     12545173.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       81536752.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        226.893083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    144307500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     16740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    198314500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1272167.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         617971.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            27961164                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              75658                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7239045.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     15265592.850000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     16809861.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       69241461.050000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        192.678862                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    195500250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     16740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    147121750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      456414000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50534600000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                50534900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              224663803                       # Simulator instruction rate (inst/s)
host_mem_usage                               10173072                       # Number of bytes of host memory used
host_op_rate                                409871622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                                2799737                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24057118                       # Number of instructions simulated
sim_ops                                      43910590                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      300000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              16                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        12609                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           16                      
system.ruby.DMA_Controller.Data          |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          12609                      
system.ruby.DMA_Controller.READY.ReadRequest |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        12609                      
system.ruby.DMA_Controller.READY.WriteRequest |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           16                      
system.ruby.DMA_Controller.ReadRequest   |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        12609                      
system.ruby.DMA_Controller.WriteRequest  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           16                      
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           1997      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1997      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1997      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14557      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           23                      
system.ruby.IFETCH.hit_latency_hist_seqr |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           23                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           28                      
system.ruby.IFETCH.latency_hist_seqr     |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           28                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            5                      
system.ruby.IFETCH.miss_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            5                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          870                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1181     98.66%     98.66% |          16      1.34%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1197                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.E.Load    |       11430    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11430                      
system.ruby.L1Cache_Controller.E.Store   |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           49                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         142     89.87%     89.87% |          16     10.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          158                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          870                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1039    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1039                      
system.ruby.L1Cache_Controller.Ifetch    |       32312    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        32312                      
system.ruby.L1Cache_Controller.Inv       |          49     75.38%     75.38% |          16     24.62%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           65                      
system.ruby.L1Cache_Controller.L1_Replacement |          91    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total           91                      
system.ruby.L1Cache_Controller.Load      |       34604    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        34604                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           11                      
system.ruby.L1Cache_Controller.M.Load    |       22251    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22251                      
system.ruby.L1Cache_Controller.M.Store   |       11632    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        11632                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           12                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           26                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1021    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1021                      
system.ruby.L1Cache_Controller.NP.Load   |         888    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          888                      
system.ruby.L1Cache_Controller.NP.Store  |         142     98.61%     98.61% |           2      1.39%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          144                      
system.ruby.L1Cache_Controller.S.Ifetch  |       31279    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        31279                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          65    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           65                      
system.ruby.L1Cache_Controller.S.Load    |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           19                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       11843     99.87%     99.87% |          16      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        11859                      
system.ruby.L1Cache_Controller.WB_Ack    |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           26                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1048      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          135      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          995      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          867      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            904      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            158      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1021      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             26      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           12      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           26      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1021      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1997      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          867      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          135      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          995      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           18      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            7      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           27      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             65      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           29                      
system.ruby.LD.hit_latency_hist_seqr     |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           29                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           30                      
system.ruby.LD.latency_hist_seqr         |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            30                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     18                       # delay histogram for all message
system.ruby.delayHist                    |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       18                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples             6                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total               6                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            12                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              12                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           61                      
system.ruby.hit_latency_hist_seqr        |          61    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           61                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           39                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           38                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           27                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           23                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.110006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.016667                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001667                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.016667                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            5                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            5                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            5                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             0                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            5                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001667                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             67                      
system.ruby.latency_hist_seqr            |          67    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               67                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            6                      
system.ruby.miss_latency_hist_seqr       |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            6                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001667                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001667                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              240                      
system.ruby.network.msg_byte.Response_Control           24                      
system.ruby.network.msg_byte.Response_Data         1440                      
system.ruby.network.msg_count.Control              30                      
system.ruby.network.msg_count.Response_Control            3                      
system.ruby.network.msg_count.Response_Data           36                      
system.ruby.network.routers0.msg_bytes.Control::0           40                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers0.msg_count.Control::0            5                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            6                      
system.ruby.network.routers0.percent_links_utilized          583                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001667                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   871.833333                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            6                      
system.ruby.network.routers0.throttle1.link_utilization   294.166667                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           40                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            5                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_bytes.Control::0           80                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers1.msg_count.Control::0           10                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1           12                      
system.ruby.network.routers1.percent_links_utilized  1095.208333                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001667                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  1137.083333                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           40                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            5                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            6                      
system.ruby.network.routers1.throttle1.link_utilization  1053.333333                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           40                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            5                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            6                      
system.ruby.network.routers2.msg_bytes.Control::0           40                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers2.msg_count.Control::0            5                      
system.ruby.network.routers2.msg_count.Response_Data::1            6                      
system.ruby.network.routers2.percent_links_utilized  3667.125000                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  1238.916667                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           40                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            5                      
system.ruby.network.routers2.throttle1.link_utilization  6095.333333                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            6                      
system.ruby.network.routers3.percent_links_utilized    13.333333                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     9.333333                      
system.ruby.network.routers3.throttle1.link_utilization    17.333333                      
system.ruby.network.routers4.percent_links_utilized  3153.583333                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  5255.083333                      
system.ruby.network.routers4.throttle1.link_utilization  1052.083333                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0           80                      
system.ruby.network.routers9.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers9.msg_count.Control::0           10                      
system.ruby.network.routers9.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.msg_count.Response_Data::1           12                      
system.ruby.network.routers9.percent_links_utilized   945.805556                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001667                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.008333                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   871.833333                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1            6                      
system.ruby.network.routers9.throttle1.link_utilization  1137.083333                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0           40                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers9.throttle1.msg_count.Control::0            5                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            6                      
system.ruby.network.routers9.throttle2.link_utilization  1238.916667                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0           40                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            5                      
system.ruby.network.routers9.throttle3.link_utilization     9.333333                      
system.ruby.network.routers9.throttle4.link_utilization  5255.083333                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           68                      
system.ruby.outstanding_req_hist_seqr::mean     1.602941                      
system.ruby.outstanding_req_hist_seqr::gmean     1.459537                      
system.ruby.outstanding_req_hist_seqr::stdev     0.735856                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |          36     52.94%     52.94% |          24     35.29%     88.24% |           7     10.29%     98.53% |           1      1.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           68                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           25                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            4                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           20                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           25                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           24                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              31                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               6                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                52                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               34                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            4                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             2                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts           85                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          154                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.623377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.477845                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          120     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            9      5.84%     83.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            9      5.84%     89.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            8      5.19%     94.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            4      2.60%     97.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%     97.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            1      0.65%     98.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            1      0.65%     98.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            2      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          154                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.976744                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.976744                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles             8                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            268                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              115                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                35                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              4                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             4                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  32                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   8                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  31                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                29                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    52                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             2                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                    120                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles               8                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.103333                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            7                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.400000                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.753012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.051948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              117     70.48%     70.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                5      3.01%     73.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                2      1.20%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                3      1.81%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                7      4.22%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                1      0.60%     81.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                3      1.81%     83.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                2      1.20%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               26     15.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts            6                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               16                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.513333                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   40                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  8                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               8                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            48                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           10                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          217                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            32                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            4                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           154                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              4                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           20                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            1                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               146                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   151                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719178                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers               105                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.503333                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    152                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              219                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             125                       # number of integer regfile writes
system.switch_cpus.ipc                       0.143333                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.143333                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           122     73.94%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           35     21.21%     95.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            8      4.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            165                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   1                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.006061                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               1    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            166                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          490                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          296                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                216                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               165                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined           79                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined           93                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          166                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.993976                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.886144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          114     68.67%     68.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           15      9.04%     77.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           10      6.02%     83.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            7      4.22%     87.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            7      4.22%     92.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            5      3.01%     95.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            2      1.20%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            4      2.41%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            2      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          166                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.550000                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  29                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           48                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           10                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              73                       # number of misc regfile reads
system.switch_cpus.numCycles                      300                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles               8                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles              117                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           577                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            252                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          260                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                37                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              4                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps              101                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          388                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  333                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 418                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON       300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1041152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       243027                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278266272                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1041152                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243635648                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        77710                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19366823                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        32536                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        38117                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36321682                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11275                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2710820                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 1343253333333                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  808648320000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  113282070000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 3470506666667                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 810090000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      927554240000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 808648320000000                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 3470506666667                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 812118826666667                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   1706666667                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    213333333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 64295123333333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 259033333333                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     64556076666667                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 1344960000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    213333333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 808648320000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 177577193333333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 3470506666667                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 1069123333333                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     992110316666667                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       300000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                192                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   6                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    640000000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             640000000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    640000000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            640000000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  10                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         5                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      25000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  130500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3600.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26100.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        4                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     5                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1066.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    533.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        213000                       # Total gap between requests
system.mem_ctrls.avgGap                      42600.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 533333333.333333373070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       130500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     26100.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     28968.000000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       28968.000000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         96.560000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        30492.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     28968.000000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       62496.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        208.320667                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      456714000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50534900000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                50538722000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              177564284                       # Simulator instruction rate (inst/s)
host_mem_usage                               10173072                       # Number of bytes of host memory used
host_op_rate                                323984898                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                               28192935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24060255                       # Number of instructions simulated
sim_ops                                      43916820                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3822000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              16                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        12609                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           16                      
system.ruby.DMA_Controller.Data          |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          12609                      
system.ruby.DMA_Controller.READY.ReadRequest |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        12609                      
system.ruby.DMA_Controller.READY.WriteRequest |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           16                      
system.ruby.DMA_Controller.ReadRequest   |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        12609                      
system.ruby.DMA_Controller.WriteRequest  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           16                      
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2010      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2010      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2010      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14570      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1653                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1653    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1653                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1678                      
system.ruby.IFETCH.latency_hist_seqr     |        1678    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1678                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           25                      
system.ruby.IFETCH.miss_latency_hist_seqr |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           25                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         877    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          877                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1209     98.69%     98.69% |          16      1.31%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1225                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.E.Load    |       11983    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        11983                      
system.ruby.L1Cache_Controller.E.Store   |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           51                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         143     89.94%     89.94% |          16     10.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          159                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         877    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          877                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1066    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1066                      
system.ruby.L1Cache_Controller.Ifetch    |       33991    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        33991                      
system.ruby.L1Cache_Controller.Inv       |          49     75.38%     75.38% |          16     24.62%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           65                      
system.ruby.L1Cache_Controller.L1_Replacement |         114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          114                      
system.ruby.L1Cache_Controller.Load      |       35664    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        35664                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           12                      
system.ruby.L1Cache_Controller.M.Load    |       22749    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22749                      
system.ruby.L1Cache_Controller.M.Store   |       12198    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        12198                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           13                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           27                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1046                      
system.ruby.L1Cache_Controller.NP.Load   |         897    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          897                      
system.ruby.L1Cache_Controller.NP.Store  |         143     98.62%     98.62% |           2      1.38%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          145                      
system.ruby.L1Cache_Controller.S.Ifetch  |       32932    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        32932                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          87    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           87                      
system.ruby.L1Cache_Controller.S.Load    |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           19                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       12412     99.87%     99.87% |          16      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        12428                      
system.ruby.L1Cache_Controller.WB_Ack    |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           27                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1056      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          135      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1001      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          874      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            913      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            159      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1046      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             27      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           13      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           27      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1028      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2010      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          874      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          135      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1001      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            8      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           32      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           28      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             65      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1051                      
system.ruby.LD.hit_latency_hist_seqr     |        1051    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1051                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1060                      
system.ruby.LD.latency_hist_seqr         |        1060    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1060                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            9                      
system.ruby.LD.miss_latency_hist_seqr    |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           34                      
system.ruby.RMW_Read.latency_hist_seqr   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           34                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          527                      
system.ruby.ST.hit_latency_hist_seqr     |         527    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          527                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          527                      
system.ruby.ST.latency_hist_seqr         |         527    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           527                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     93                       # delay histogram for all message
system.ruby.delayHist::mean                  0.086022                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.583392                       # delay histogram for all message
system.ruby.delayHist                    |          91     97.85%     97.85% |           0      0.00%     97.85% |           0      0.00%     97.85% |           0      0.00%     97.85% |           2      2.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       93                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            44                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.181818                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.842828                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          42     95.45%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           2      4.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              44                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            49                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              49                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         3272                      
system.ruby.hit_latency_hist_seqr        |        3272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         3272                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1629                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1619                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           10                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1678                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1653                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           25                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            36                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.434982                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   505.363683                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.009419                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3859.432271                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003401                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4111.198296                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           35                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           22                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           13                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           35                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            22                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           13                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.007588                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   859.824736                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           3307                      
system.ruby.latency_hist_seqr            |        3307    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             3307                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           35                      
system.ruby.miss_latency_hist_seqr       |          35    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           35                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1859.693914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2859.563093                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3111.198296                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1152                      
system.ruby.network.msg_byte.Response_Control          216                      
system.ruby.network.msg_byte.Response_Data         5760                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             144                      
system.ruby.network.msg_count.Response_Control           27                      
system.ruby.network.msg_count.Response_Data          144                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          280                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           64                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           35                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2            8                      
system.ruby.network.routers0.msg_count.Response_Data::1           35                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized    46.493982                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3359.497682                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    69.583987                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           35                      
system.ruby.network.routers0.throttle1.link_utilization    23.403977                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          280                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           64                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           35                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          384                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           64                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         1920                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           48                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2            8                      
system.ruby.network.routers1.msg_count.Response_Data::1           48                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized    86.953820                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3611.198296                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1359.759325                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    89.992151                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          280                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           64                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           35                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           13                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization    83.915489                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          104                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           13                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           35                      
system.ruby.network.routers2.msg_bytes.Control::0          104                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.msg_count.Control::0           13                      
system.ruby.network.routers2.msg_count.Response_Data::1           13                      
system.ruby.network.routers2.percent_links_utilized   288.098509                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    97.331240                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          104                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           13                      
system.ruby.network.routers2.throttle1.link_utilization   478.865777                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers3.percent_links_utilized     1.046572                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.732601                      
system.ruby.network.routers3.throttle1.link_utilization     1.360544                      
system.ruby.network.routers4.percent_links_utilized   247.534014                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   412.486918                      
system.ruby.network.routers4.throttle1.link_utilization    82.581109                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          384                      
system.ruby.network.routers9.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           64                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         1920                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0           48                      
system.ruby.network.routers9.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.msg_count.Response_Control::2            8                      
system.ruby.network.routers9.msg_count.Response_Data::1           48                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized    74.458544                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.004710                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2359.628503                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.005233                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2611.198296                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.001701                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    69.583987                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         1400                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           35                      
system.ruby.network.routers9.throttle1.link_utilization    89.992151                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          280                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           64                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          520                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           35                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            8                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           13                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization    97.331240                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          104                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           13                      
system.ruby.network.routers9.throttle3.link_utilization     0.732601                      
system.ruby.network.routers9.throttle4.link_utilization   412.486918                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         3293                      
system.ruby.outstanding_req_hist_seqr::mean     1.653507                      
system.ruby.outstanding_req_hist_seqr::gmean     1.456043                      
system.ruby.outstanding_req_hist_seqr::stdev     0.953291                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1900     57.70%     57.70% |         883     26.81%     84.51% |         348     10.57%     95.08% |         100      3.04%     98.12% |          40      1.21%     99.33% |          19      0.58%     99.91% |           3      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         3293                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         2131                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          232                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1883                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          336                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         2131                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1795                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            2346                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             179                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          215                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3468                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             2069                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          232                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                746                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           411                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         5104                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3137                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6230                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3002                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.075283                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.859767                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         1544     51.43%     51.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          283      9.43%     60.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          213      7.10%     67.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          282      9.39%     77.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          105      3.50%     80.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           66      2.20%     83.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           49      1.63%     84.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           49      1.63%     86.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          411     13.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3002                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 24                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           79                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6209                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   954                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.10%      0.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4700     75.44%     75.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.48%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          948     15.22%     91.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          517      8.30%     99.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            6      0.10%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6230                       # Class of committed instruction
system.switch_cpus.commit.refs                   1483                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3137                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.218361                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.218361                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           717                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          15184                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              700                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1816                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            233                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           356                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1252                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    12                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 702                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                2346                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1680                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            15                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   8418                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             466                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.613815                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          515                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.202512                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         3822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.640502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.384543                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              853     22.32%     22.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              280      7.33%     29.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              213      5.57%     35.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              271      7.09%     42.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              136      3.56%     45.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              134      3.51%     49.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              146      3.82%     53.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              185      4.84%     58.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1604     41.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         3822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                60                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               45                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts          295                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              985                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.322868                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1940                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                696                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             587                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1659                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           18                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           48                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          991                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        11303                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1244                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          661                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8878                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            233                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           67                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          716                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          456                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              9252                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8757                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.654237                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              6053                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.291209                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8864                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12398                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            7123                       # number of integer regfile writes
system.switch_cpus.ipc                       0.820774                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.820774                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           95      1.00%      1.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          7259     76.12%     77.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.07%     77.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.35%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           10      0.10%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1339     14.04%     91.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          711      7.46%     99.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           40      0.42%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           42      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9536                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              97                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          191                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           84                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          172                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 219                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022966                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             175     79.91%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             23     10.50%     90.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            18      8.22%     98.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            2      0.91%     99.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9563                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        23075                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        16237                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              11258                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9536                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           45                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         5104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          150                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6990                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         3822                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.495029                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.839574                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         1799     47.07%     47.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          203      5.31%     52.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          222      5.81%     58.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          207      5.42%     63.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          241      6.31%     69.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          343      8.97%     78.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          287      7.51%     86.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          293      7.67%     94.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          227      5.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         3822                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.495029                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1680                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          113                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           86                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          991                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4268                       # number of misc regfile reads
system.switch_cpus.numCycles                     3822                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             674                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6679                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             20                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              879                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents             7                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         32936                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          13835                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        14098                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1979                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            233                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            34                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             7453                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          108                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        20231                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           23                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               153                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                13925                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               23474                       # The number of ROB writes
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON      3822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1094880                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       251417                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278328390                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1094880                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243689376                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        81600                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19370713                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        34215                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        39302                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36324546                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11806                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2711351                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 105435897436                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  63473180533752                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  8891842229199                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 286467817896                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  65781527996                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      72822708006279                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 63473180533752                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 286467817896                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 63759648351648                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    133961277                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     16745160                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5046712977499                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  21350078493                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5068213762428                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 105569858713                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     16745160                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 63473180533752                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 13938555206698                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 286467817896                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  87131606489                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     77890921768707                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3822000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                416                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  13                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    108843537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108843537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    108843537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108843537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        13.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000294500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  28                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          13                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        13                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       358999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  651499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27615.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50115.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        4                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           11                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.090909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.805074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.046454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            8     72.73%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            1      9.09%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            1      9.09%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           11                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       217.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3426000                       # Total gap between requests
system.mem_ctrls.avgGap                     263538.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 108843537.414965987206                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           13                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       651499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     50115.31                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    30.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          8870.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               15246                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     268557.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     86965.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       466586.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        122.079252                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       987000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      2655000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         18217.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          7392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               50820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     365600.300000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      3027.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       522896.300000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        136.812219                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3642000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      460536000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50538722000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                50539896000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              207562437                       # Simulator instruction rate (inst/s)
host_mem_usage                               10173072                       # Number of bytes of host memory used
host_op_rate                                378691656                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                               10121596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24061375                       # Number of instructions simulated
sim_ops                                      43918978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1174000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              16                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        12609                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           16                      
system.ruby.DMA_Controller.Data          |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          12609                      
system.ruby.DMA_Controller.READY.ReadRequest |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        12609                      
system.ruby.DMA_Controller.READY.WriteRequest |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           16                      
system.ruby.DMA_Controller.ReadRequest   |       12609    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        12609                      
system.ruby.DMA_Controller.WriteRequest  |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           16                      
system.ruby.Directory_Controller.DMA_READ        12609      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2025      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        12560      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           16      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2025      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        12560      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           16      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2024      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           65      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        14584      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          473                      
system.ruby.IFETCH.hit_latency_hist_seqr |         473    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          473                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          484                      
system.ruby.IFETCH.latency_hist_seqr     |         484    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          484                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           11                      
system.ruby.IFETCH.miss_latency_hist_seqr |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           11                      
system.ruby.L1Cache_Controller.Ack       |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           16                      
system.ruby.L1Cache_Controller.Ack_all   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           20                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.Data_Exclusive |         888    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          888                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1221     98.71%     98.71% |          16      1.29%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1237                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           16                      
system.ruby.L1Cache_Controller.E.Load    |       12118    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        12118                      
system.ruby.L1Cache_Controller.E.Store   |          52    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           52                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.I.Load    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           16                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           14                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         144     90.00%     90.00% |          16     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          160                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           16                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         888    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          888                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1077    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1077                      
system.ruby.L1Cache_Controller.Ifetch    |       34477    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        34477                      
system.ruby.L1Cache_Controller.Inv       |          49     75.38%     75.38% |          16     24.62%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           65                      
system.ruby.L1Cache_Controller.L1_Replacement |         124    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          124                      
system.ruby.L1Cache_Controller.Load      |       35985    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        35985                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           16                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           13                      
system.ruby.L1Cache_Controller.M.Load    |       22924    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22924                      
system.ruby.L1Cache_Controller.M.Store   |       12375    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        12375                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           29                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1058    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1058                      
system.ruby.L1Cache_Controller.NP.Load   |         908    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          908                      
system.ruby.L1Cache_Controller.NP.Store  |         144     98.63%     98.63% |           2      1.37%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          146                      
system.ruby.L1Cache_Controller.S.Ifetch  |       33405    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        33405                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           16                      
system.ruby.L1Cache_Controller.S.L1_Replacement |          95    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total           95                      
system.ruby.L1Cache_Controller.S.Load    |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           19                      
system.ruby.L1Cache_Controller.S.Store   |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           20                      
system.ruby.L1Cache_Controller.SM.Ack    |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           16                      
system.ruby.L1Cache_Controller.SM.Ack_all |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           20                      
system.ruby.L1Cache_Controller.Store     |       12591     99.87%     99.87% |          16      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        12607                      
system.ruby.L1Cache_Controller.WB_Ack    |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           29                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1068      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          135      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1004      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          885      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            924      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            160      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             29      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            3      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           14      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           29      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1039      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           16      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2024      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          885      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          135      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1005      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           39      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           20      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           29      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             16      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             65      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          310                      
system.ruby.LD.hit_latency_hist_seqr     |         310    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          310                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          321                      
system.ruby.LD.latency_hist_seqr         |         321    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           321                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           11                      
system.ruby.LD.miss_latency_hist_seqr    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           11                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            6                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            7                      
system.ruby.RMW_Read.latency_hist_seqr   |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            7                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     77                       # delay histogram for all message
system.ruby.delayHist::mean                  0.077922                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.506958                       # delay histogram for all message
system.ruby.delayHist                    |          75     97.40%     97.40% |           0      0.00%     97.40% |           1      1.30%     98.70% |           0      0.00%     98.70% |           1      1.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       77                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            38                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.052632                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.324443                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          37     97.37%     97.37% |           0      0.00%     97.37% |           1      2.63%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              38                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.102564                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.640513                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          38     97.44%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           0      0.00%     97.44% |           1      2.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              39                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.006388                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          961                      
system.ruby.hit_latency_hist_seqr        |         961    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          961                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          500                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          488                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           12                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          473                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           12                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.426320                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   503.833046                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.022146                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010647                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3736.371179                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005111                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.012777                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000426                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.011073                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4007.027251                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           24                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            9                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           15                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           24                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             9                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           15                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.014480                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   732.964026                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005111                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            984                      
system.ruby.latency_hist_seqr            |         984    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              984                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           23                      
system.ruby.miss_latency_hist_seqr       |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           23                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.011073                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2007.027251                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.005111                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.006388                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.010647                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1735.519391                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.010647                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2735.945285                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.011073                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3007.027251                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.005111                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.006388                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              936                      
system.ruby.network.msg_byte.Response_Control          336                      
system.ruby.network.msg_byte.Response_Data         4440                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             117                      
system.ruby.network.msg_count.Response_Control           42                      
system.ruby.network.msg_count.Response_Data          111                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          192                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           24                      
system.ruby.network.routers0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.msg_count.Response_Data::1           23                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized   153.055792                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.010647                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3236.158232                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.011499                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1507.027251                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005111                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   229.024702                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           23                      
system.ruby.network.routers0.throttle1.link_utilization    77.086882                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          192                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           24                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          312                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         1480                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           39                      
system.ruby.network.routers1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Data::1           37                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized   285.679302                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.011073                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3507.027251                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005111                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.006388                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.011499                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1235.306444                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   295.357751                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          192                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          560                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           24                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           14                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization   276.000852                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          120                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           15                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           23                      
system.ruby.network.routers2.msg_bytes.Control::0          120                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          560                      
system.ruby.network.routers2.msg_count.Control::0           15                      
system.ruby.network.routers2.msg_count.Response_Data::1           14                      
system.ruby.network.routers2.percent_links_utilized   938.820273                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.006388                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   317.184838                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          120                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           15                      
system.ruby.network.routers2.throttle1.link_utilization  1560.455707                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          560                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           14                      
system.ruby.network.routers3.percent_links_utilized     3.407155                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     2.385009                      
system.ruby.network.routers3.throttle1.link_utilization     4.429302                      
system.ruby.network.routers4.percent_links_utilized   805.856048                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  1342.866269                      
system.ruby.network.routers4.throttle1.link_utilization   268.845826                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          312                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         1480                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0           39                      
system.ruby.network.routers9.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.msg_count.Response_Data::1           37                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized   242.979841                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.010647                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2235.732338                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.011073                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2507.027251                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.005963                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.005111                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.006388                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   229.024702                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           23                      
system.ruby.network.routers9.throttle1.link_utilization   295.357751                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          192                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          560                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           24                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           14                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization   317.184838                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          120                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           15                      
system.ruby.network.routers9.throttle3.link_utilization     2.385009                      
system.ruby.network.routers9.throttle4.link_utilization  1342.866269                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          982                      
system.ruby.outstanding_req_hist_seqr::mean     2.747454                      
system.ruby.outstanding_req_hist_seqr::gmean     2.034689                      
system.ruby.outstanding_req_hist_seqr::stdev     2.508166                      
system.ruby.outstanding_req_hist_seqr    |         390     39.71%     39.71% |         398     40.53%     80.24% |          48      4.89%     85.13% |          85      8.66%     93.79% |          36      3.67%     97.45% |          16      1.63%     99.08% |           3      0.31%     99.39% |           6      0.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          982                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          582                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           64                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          515                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           64                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          582                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          518                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             632                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              42                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1262                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              757                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           64                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           165                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1486                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          938                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.300640                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.114537                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          499     53.20%     53.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           72      7.68%     60.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           48      5.12%     65.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           62      6.61%     72.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           33      3.52%     76.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           23      2.45%     78.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           15      1.60%     80.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           21      2.24%     82.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          165     17.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          938                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.048214                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.048214                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           258                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           4594                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              208                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               538                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             64                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           106                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 385                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 240                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 632                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               484                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   985                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             8                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2681                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             128                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.538330                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          106                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.283646                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.376491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.467249                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              335     28.53%     28.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               60      5.11%     33.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               64      5.45%     39.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               50      4.26%     43.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               55      4.68%     48.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               54      4.60%     52.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               39      3.32%     55.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               60      5.11%     61.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              457     38.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               13                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts           84                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              333                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.511073                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  625                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                240                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             172                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           461                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          342                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3643                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           385                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          176                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2948                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             64                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           16                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          162                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          173                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              3189                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2896                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.646284                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              2061                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.466780                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2922                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             4108                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2317                       # number of integer regfile writes
system.switch_cpus.ipc                       0.954003                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.954003                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           19      0.61%      0.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2430     77.81%     78.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.10%     78.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.03%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.06%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          391     12.52%     91.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          253      8.10%     99.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           16      0.51%     99.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            8      0.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           3123                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              29                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           58                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           19                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           82                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  63                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020173                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              58     92.06%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     92.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              3      4.76%     96.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             2      3.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           3138                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         7461                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         5047                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3639                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              3123                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           35                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         2002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1174                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.660136                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.825923                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          510     43.44%     43.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           58      4.94%     48.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           74      6.30%     54.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           88      7.50%     62.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           62      5.28%     67.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           99      8.43%     75.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          130     11.07%     86.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           94      8.01%     94.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           59      5.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1174                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.660136                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 484                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           14                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            9                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          461                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1400                       # number of misc regfile reads
system.switch_cpus.numCycles                     1174                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             247                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              2                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              250                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            12                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         10181                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           4288                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         4434                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               597                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             64                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            16                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             2061                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           34                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         6335                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                67                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4417                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                7527                       # The number of ROB writes
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON      1174000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       402976                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1110368                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       254162                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278346623                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1110368                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243704864                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath          512                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           64                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        82857                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19371970                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        12593                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        34699                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        39671                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36325399                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           16                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        11978                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2711523                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 343250425894                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  206639264054514                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  28947718057922                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 945798977853                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 216492333901                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      237092523850085                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 206639264054514                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 945798977853                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 207585063032368                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    436115843                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     54514480                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 16429758943782                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  70576660988                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     16500826235094                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 343686541738                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     54514480                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 206639264054514                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 45377477001704                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 945798977853                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 287068994889                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     253593350085179                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1174000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                448                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  14                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    381601363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381601363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    381601363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            381601363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  30                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          15                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        15                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       166498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  503998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11099.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33599.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       10                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            2    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       817.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    408.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1659000                       # Total gap between requests
system.mem_ctrls.avgGap                     110600.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 408858603.066439568996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       503998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     33599.87                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               20328                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     113337.300000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       144252.300000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        122.872487                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1174000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        50820.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     113337.300000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       171708.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        146.259029                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1174000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      461710000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50539896000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                50655044000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2476263                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                  4520004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.72                       # Real time elapsed on the host
host_tick_rate                               11843466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24075278                       # Number of instructions simulated
sim_ops                                      43945641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000115                       # Number of seconds simulated
sim_ticks                                   115148000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles           49536                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                103763                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              32                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        16737                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           32                      
system.ruby.DMA_Controller.Data          |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          16737                      
system.ruby.DMA_Controller.READY.ReadRequest |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        16737                      
system.ruby.DMA_Controller.READY.WriteRequest |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           32                      
system.ruby.DMA_Controller.ReadRequest   |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        16737                      
system.ruby.DMA_Controller.WriteRequest  |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           32                      
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2113      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2113      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2113      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18801      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         4720                      
system.ruby.IFETCH.hit_latency_hist_seqr |        4720    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         4720                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4770                      
system.ruby.IFETCH.latency_hist_seqr     |        4770    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4770                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           50                      
system.ruby.IFETCH.miss_latency_hist_seqr |          50    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           50                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           24                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |         936    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          936                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1274     98.45%     98.45% |          20      1.55%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1294                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           20                      
system.ruby.L1Cache_Controller.E.Load    |       14012    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        14012                      
system.ruby.L1Cache_Controller.E.Store   |          55    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           55                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         146     87.95%     87.95% |          20     12.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          166                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         936    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          936                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1128                      
system.ruby.L1Cache_Controller.Ifetch    |       39247    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        39247                      
system.ruby.L1Cache_Controller.Inv       |          49     71.01%     71.01% |          20     28.99%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |         142    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          142                      
system.ruby.L1Cache_Controller.Load      |       39974    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        39974                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           14                      
system.ruby.L1Cache_Controller.M.Load    |       24963    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        24963                      
system.ruby.L1Cache_Controller.M.Store   |       14437    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14437                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           34                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1107    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1107                      
system.ruby.L1Cache_Controller.NP.Load   |         957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          957                      
system.ruby.L1Cache_Controller.NP.Store  |         146     97.33%     97.33% |           4      2.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          150                      
system.ruby.L1Cache_Controller.S.Ifetch  |       38125    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        38125                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         108    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          108                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           24                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           24                      
system.ruby.L1Cache_Controller.Store     |       14662     99.86%     99.86% |          20      0.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        14682                      
system.ruby.L1Cache_Controller.WB_Ack    |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           34                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1126      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          137      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1044      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          932      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            977      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            166      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1107      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             34      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           34      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1093      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2113      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          932      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          137      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1044      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           48      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           33      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         3936                      
system.ruby.LD.hit_latency_hist_seqr     |        3936    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         3936                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         3989                      
system.ruby.LD.latency_hist_seqr         |        3989    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          3989                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           53                      
system.ruby.LD.miss_latency_hist_seqr    |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           53                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           82                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          82    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           82                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           84                      
system.ruby.RMW_Read.latency_hist_seqr   |          84    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           84                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1983                      
system.ruby.ST.hit_latency_hist_seqr     |        1983    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1983                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1991                      
system.ruby.ST.latency_hist_seqr         |        1991    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1991                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            8                      
system.ruby.ST.miss_latency_hist_seqr    |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            8                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    406                       # delay histogram for all message
system.ruby.delayHist::mean                  0.039409                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.395560                       # delay histogram for all message
system.ruby.delayHist                    |         402     99.01%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           0      0.00%     99.01% |           4      0.99%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      406                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           179                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         179    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             179                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           215                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.074419                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.541758                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         211     98.14%     98.14% |           0      0.00%     98.14% |           0      0.00%     98.14% |           0      0.00%     98.14% |           4      1.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             215                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples            12                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total              12                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.018376                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5739.917309                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.018381                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.019008                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        10721                      
system.ruby.hit_latency_hist_seqr        |       10721    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        10721                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         6060                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         6001                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           59                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4769                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         4720                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           190                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.047252                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.125925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.000981                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3507.646681                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            4                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000764                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          112                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           16                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           96                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses          104                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            16                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           88                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   501.359120                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3520.608260                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          10834                      
system.ruby.latency_hist_seqr            |       10834    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            10834                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples          113                      
system.ruby.miss_latency_hist_seqr       |         113    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total          113                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.000478                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1501.359120                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.018381                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1500.002171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  2002.735610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.017994                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2507.646681                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2520.608260                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.018376                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  4739.917309                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.017994                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  2500.002171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             4800                      
system.ruby.network.msg_byte.Request_Control          288                      
system.ruby.network.msg_byte.Response_Control         1800                      
system.ruby.network.msg_byte.Response_Data       519600                      
system.ruby.network.msg_byte.Writeback_Control        99936                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             600                      
system.ruby.network.msg_count.Request_Control           36                      
system.ruby.network.msg_count.Response_Control          225                      
system.ruby.network.msg_count.Response_Data        12990                      
system.ruby.network.msg_count.Writeback_Control        12492                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          864                      
system.ruby.network.routers0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.msg_bytes.Response_Control::1          104                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          464                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         4360                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0          108                      
system.ruby.network.routers0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.msg_count.Response_Control::1           13                      
system.ruby.network.routers0.msg_count.Response_Control::2           58                      
system.ruby.network.routers0.msg_count.Response_Data::1          109                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized     1.640497                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3007.646681                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     2.452713                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1          104                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         4200                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1           13                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1          105                      
system.ruby.network.routers0.throttle1.link_utilization     0.828282                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          864                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          464                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0          108                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           58                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         1600                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           72                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          496                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         7760                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0          200                      
system.ruby.network.routers1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Control::1            9                      
system.ruby.network.routers1.msg_count.Response_Control::2           62                      
system.ruby.network.routers1.msg_count.Response_Data::1          194                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized     3.049662                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3020.608260                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.000382                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.000478                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1001.359120                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     3.152030                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          896                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          496                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         3720                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0          112                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           62                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           93                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization     2.947294                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          704                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           72                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         4040                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           88                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            9                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1          101                      
system.ruby.network.routers2.msg_bytes.Control::0          704                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       168680                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.msg_count.Control::0           88                      
system.ruby.network.routers2.msg_count.Response_Data::1         4217                      
system.ruby.network.routers2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers2.percent_links_utilized    12.321860                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.018376                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  5239.917309                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.018385                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1000.002171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     4.152699                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          704                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           88                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.throttle1.link_utilization    20.491020                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       168680                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         4217                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Control::0           32                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers3.msg_count.Control::0            4                      
system.ruby.network.routers3.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.msg_count.Response_Data::1           12                      
system.ruby.network.routers3.percent_links_utilized     0.043422                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1502.735610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.030396                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            4                      
system.ruby.network.routers3.throttle1.link_utilization     0.056449                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.percent_links_utilized    10.908353                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.017994                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3000.002171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.017994                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    18.175956                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.throttle1.link_utilization     3.640749                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         1600                      
system.ruby.network.routers9.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers9.msg_bytes.Response_Control::1          104                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          496                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       173200                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0        33184                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0          200                      
system.ruby.network.routers9.msg_count.Request_Control::2           12                      
system.ruby.network.routers9.msg_count.Response_Control::1           13                      
system.ruby.network.routers9.msg_count.Response_Control::2           62                      
system.ruby.network.routers9.msg_count.Response_Data::1         4330                      
system.ruby.network.routers9.msg_count.Writeback_Control::0         4148                      
system.ruby.network.routers9.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized     3.107088                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.000512                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2007.646681                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  2020.608260                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.018376                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  4239.917309                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_buf_msgs     0.017994                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers13.avg_stall_time  2000.002171                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     2.452713                      
system.ruby.network.routers9.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1          104                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         4200                      
system.ruby.network.routers9.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1           13                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1          105                      
system.ruby.network.routers9.throttle1.link_utilization     3.152030                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          896                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          496                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         3720                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           32                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0          112                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           62                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           93                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            4                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization     4.152699                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          704                      
system.ruby.network.routers9.throttle2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           88                      
system.ruby.network.routers9.throttle2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers9.throttle3.link_utilization     0.030396                      
system.ruby.network.routers9.throttle3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers9.throttle3.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers9.throttle3.msg_count.Request_Control::2            8                      
system.ruby.network.routers9.throttle3.msg_count.Response_Data::1            4                      
system.ruby.network.routers9.throttle4.link_utilization    18.175956                      
system.ruby.network.routers9.throttle4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers9.throttle4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers9.throttle4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers9.throttle4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        10819                      
system.ruby.outstanding_req_hist_seqr::mean     2.023385                      
system.ruby.outstanding_req_hist_seqr::gmean     1.700796                      
system.ruby.outstanding_req_hist_seqr::stdev     1.407698                      
system.ruby.outstanding_req_hist_seqr    |        4990     46.12%     46.12% |        4628     42.78%     88.90% |         952      8.80%     97.70% |         147      1.36%     99.06% |          76      0.70%     99.76% |          10      0.09%     99.85% |           3      0.03%     99.88% |          13      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        10819                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.018003                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.107965                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.017994                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3500.002171                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         4652                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          461                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         5014                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          975                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         4652                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3677                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            6118                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             461                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          380                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             14629                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             8457                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          461                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               3284                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2127                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           24                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         9799                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        13903                       # Number of instructions committed
system.switch_cpus.commit.committedOps          26663                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         9994                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.667901                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.246545                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         4767     47.70%     47.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          759      7.59%     55.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          522      5.22%     60.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          782      7.82%     68.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          311      3.11%     71.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          331      3.31%     74.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          166      1.66%     76.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          229      2.29%     78.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2127     21.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         9994                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                202                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          306                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             26500                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  3968                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           11      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        20524     76.98%     77.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           44      0.17%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           25      0.09%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          104      0.39%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         3941     14.78%     92.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1957      7.34%     99.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           27      0.10%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           30      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        26663                       # Class of committed instruction
system.switch_cpus.commit.refs                   5955                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               13903                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 26663                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.855283                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.855283                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          3014                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          43433                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1668                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              5635                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            463                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           765                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                4634                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     3                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2315                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                6118                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4783                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 10184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            46                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  24285                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             926                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.514507                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1436                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.042301                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        11545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.096319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.415738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             3456     29.94%     29.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              592      5.13%     35.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              757      6.56%     41.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              702      6.08%     47.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              519      4.50%     52.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              513      4.44%     56.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              547      4.74%     61.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              515      4.46%     65.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             3944     34.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        11545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               283                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              196                       # number of floating regfile writes
system.switch_cpus.idleCycles                     346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          599                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             3776                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.676058                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 6949                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2315                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1388                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          5338                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          173                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2852                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        36478                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          4634                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1220                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         31821                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              6                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            463                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            10                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          320                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1370                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          868                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          580                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           19                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             35573                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 31547                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.639080                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             22734                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.653015                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  31763                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            45173                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           25363                       # number of integer regfile writes
system.switch_cpus.ipc                       1.169204                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.169204                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          152      0.46%      0.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         25392     76.86%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           46      0.14%     77.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             3      0.01%     77.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           25      0.08%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            3      0.01%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          104      0.31%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         4789     14.50%     92.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2372      7.18%     99.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           78      0.24%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           74      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          33038                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             302                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          603                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          276                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          464                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 901                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.027272                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             811     90.01%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             64      7.10%     97.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            25      2.77%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          33485                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        78221                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        31271                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        45842                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              36454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             33038                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         9825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          299                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        12933                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        11545                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.861672                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.918892                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         4862     42.11%     42.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          535      4.63%     46.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          618      5.35%     52.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          657      5.69%     57.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          730      6.32%     64.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          994      8.61%     72.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1351     11.70%     84.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1084      9.39%     93.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          714      6.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        11545                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.778404                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4783                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          144                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          102                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         5338                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           15483                       # number of misc regfile reads
system.switch_cpus.numCycles                    11891                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles               103257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            2228                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         29111                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             83                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             2060                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            73                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         98257                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          41075                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        43038                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              5986                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            463                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           214                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            13948                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          333                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        59416                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          594                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           24                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               759                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                44329                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               74515                       # The number of ROB writes
system.switch_cpus.timesIdled                      17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean     25815250                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 238608.989772                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     25623000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     26140000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     11887000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED    103261000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1263424                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       284983                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278662084                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1263424                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243857920                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        97223                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19386864                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        39482                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        43983                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36338606                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        13965                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2713530                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   4642373294                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2106805988814                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  295138612916                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  10972174940                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   2474927919                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2420034077882                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2106805988814                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  10972174940                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2117778163754                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath      8892903                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       694758                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 167510829541                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data    844330774                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     168364747977                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   4651266197                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       694758                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2106805988814                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 462649442457                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  10972174940                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   3319258693                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2588398825859                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    115148000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       134944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             134944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         4217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0           16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0   1171917880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1171917880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      4446452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4446452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1176364331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1176364331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      4216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000603500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5141                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4216                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    273157745                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               367815245                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     64929.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                87429.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3877                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4216                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   16                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    801.333333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   615.781465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.451886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           36     10.71%     10.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21      6.25%     16.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      2.98%     19.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      2.98%     22.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.08%     25.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.79%     26.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      3.87%     30.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.49%     32.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          228     67.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          336                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 269248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  134912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2338.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1171.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     114281000                       # Total gap between requests
system.mem_ctrls.avgGap                      27004.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       134624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1169138847.396394252777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         4216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0           16                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    367815245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     87242.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         528298.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         260198.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10641708                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy          2335176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     6280262.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     4185030.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       24230674.200000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        210.430700                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     48303000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     61445000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         473647.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         236544.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10743348                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          2335176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     5773805.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4623093.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       24185613.400000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        210.039370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     53550000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     56198000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      576858000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50655044000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                50655171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              222261769                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                405480729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                                1171659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24075321                       # Number of instructions simulated
sim_ops                                      43945737                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      127000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              32                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        16737                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           32                      
system.ruby.DMA_Controller.Data          |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          16737                      
system.ruby.DMA_Controller.READY.ReadRequest |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        16737                      
system.ruby.DMA_Controller.READY.WriteRequest |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           32                      
system.ruby.DMA_Controller.ReadRequest   |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        16737                      
system.ruby.DMA_Controller.WriteRequest  |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           32                      
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2117      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2117      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2116      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18804      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           29                      
system.ruby.IFETCH.hit_latency_hist_seqr |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           29                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           31                      
system.ruby.IFETCH.latency_hist_seqr     |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           31                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            2                      
system.ruby.IFETCH.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            2                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           24                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |         937    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          937                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1276     98.46%     98.46% |          20      1.54%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1296                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           20                      
system.ruby.L1Cache_Controller.E.Load    |       14021    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        14021                      
system.ruby.L1Cache_Controller.E.Store   |          55    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           55                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         146     87.95%     87.95% |          20     12.05%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          166                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         937    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          937                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1130    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1130                      
system.ruby.L1Cache_Controller.Ifetch    |       39279    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        39279                      
system.ruby.L1Cache_Controller.Inv       |          49     71.01%     71.01% |          20     28.99%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |         143    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          143                      
system.ruby.L1Cache_Controller.Load      |       39997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        39997                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           14                      
system.ruby.L1Cache_Controller.M.Load    |       24976    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        24976                      
system.ruby.L1Cache_Controller.M.Store   |       14446    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        14446                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           34                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1110    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1110                      
system.ruby.L1Cache_Controller.NP.Load   |         958    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          958                      
system.ruby.L1Cache_Controller.NP.Store  |         146     97.33%     97.33% |           4      2.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          150                      
system.ruby.L1Cache_Controller.S.Ifetch  |       38154    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        38154                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         109    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          109                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           24                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           24                      
system.ruby.L1Cache_Controller.Store     |       14671     99.86%     99.86% |          20      0.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        14691                      
system.ruby.L1Cache_Controller.WB_Ack    |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           34                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1127      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          137      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1046      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          933      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            978      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            166      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1110      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             34      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           34      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1094      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2116      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          933      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          137      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1047      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           48      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           33      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           22                      
system.ruby.LD.hit_latency_hist_seqr     |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           22                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           23                      
system.ruby.LD.latency_hist_seqr         |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            23                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     11                       # delay histogram for all message
system.ruby.delayHist                    |          11    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       11                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples             5                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total               5                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples             6                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total               6                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           60                      
system.ruby.hit_latency_hist_seqr        |          60    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           60                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           32                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           31                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           32                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           29                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            3                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.251990                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.031496                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.031496                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            4                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            4                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            4                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             0                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            4                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             63                      
system.ruby.latency_hist_seqr            |          63    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               63                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            3                      
system.ruby.miss_latency_hist_seqr       |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            3                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              192                      
system.ruby.network.msg_byte.Response_Control           24                      
system.ruby.network.msg_byte.Response_Data          720                      
system.ruby.network.msg_count.Control              24                      
system.ruby.network.msg_count.Response_Control            3                      
system.ruby.network.msg_count.Response_Data           18                      
system.ruby.network.routers0.msg_bytes.Control::0           32                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers0.msg_count.Control::0            4                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            3                      
system.ruby.network.routers0.percent_links_utilized  1489.370079                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  2226.771654                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            3                      
system.ruby.network.routers0.throttle1.link_utilization   751.968504                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_bytes.Control::0           64                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers1.msg_count.Control::0            8                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1            6                      
system.ruby.network.routers1.percent_links_utilized  2768.897638                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  2861.811024                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           32                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            4                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            3                      
system.ruby.network.routers1.throttle1.link_utilization  2675.984252                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers2.msg_bytes.Control::0           32                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.msg_count.Control::0            4                      
system.ruby.network.routers2.msg_count.Response_Data::1            3                      
system.ruby.network.routers2.percent_links_utilized 11173.818898                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  3765.944882                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           32                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            4                      
system.ruby.network.routers2.throttle1.link_utilization 18581.692913                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized    39.370079                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization    27.559055                      
system.ruby.network.routers3.throttle1.link_utilization    51.181102                      
system.ruby.network.routers4.percent_links_utilized  9890.354331                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization 16479.724409                      
system.ruby.network.routers4.throttle1.link_utilization  3300.984252                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0           64                      
system.ruby.network.routers9.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.msg_bytes.Response_Data::1          240                      
system.ruby.network.routers9.msg_count.Control::0            8                      
system.ruby.network.routers9.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.msg_count.Response_Data::1            6                      
system.ruby.network.routers9.percent_links_utilized  2817.979003                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.011811                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.003937                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.015748                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization  2226.771654                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1            3                      
system.ruby.network.routers9.throttle1.link_utilization  2861.811024                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers9.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers9.throttle2.link_utilization  3765.944882                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0           32                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            4                      
system.ruby.network.routers9.throttle3.link_utilization    27.559055                      
system.ruby.network.routers9.throttle4.link_utilization 16479.724409                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           66                      
system.ruby.outstanding_req_hist_seqr::mean     2.530303                      
system.ruby.outstanding_req_hist_seqr::gmean     2.331576                      
system.ruby.outstanding_req_hist_seqr::stdev     0.964280                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           9     13.64%     13.64% |          25     37.88%     51.52% |          21     31.82%     83.33% |          10     15.15%     98.48% |           1      1.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           66                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           25                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            5                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           17                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           25                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           24                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              33                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               6                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                41                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               30                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            5                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             5                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          131                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples           75                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.280000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.304871                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           50     66.67%     66.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            2      2.67%     69.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            9     12.00%     81.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            5      6.67%     88.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            1      1.33%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            1      1.33%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            2      2.67%     93.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     93.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            5      6.67%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total           75                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.953488                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.953488                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles            19                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            305                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               34                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                32                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              5                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             8                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  26                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                  12                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  33                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                32                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    62                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             2                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                    142                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              10                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.259843                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           31                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            7                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.118110                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples           98                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.561224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.558253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               42     42.86%     42.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                3      3.06%     45.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                3      3.06%     48.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                3      3.06%     52.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                7      7.14%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                6      6.12%     65.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                5      5.10%     70.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               29     29.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total           98                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      29                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts            5                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               12                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.118110                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   38                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                 12                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              19                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            45                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           16                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          211                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            26                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            5                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           142                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              5                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           23                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            8                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            5                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               139                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   140                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.697842                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                97                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.102362                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    140                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              200                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             114                       # number of integer regfile writes
system.switch_cpus.ipc                       0.338583                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.338583                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.68%      0.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           107     72.30%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           27     18.24%     91.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite           13      8.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            148                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   1                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.006757                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               1    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            148                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          394                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          316                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               148                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined          151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples           98                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.510204                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.399506                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           60     61.22%     61.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            8      8.16%     69.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2            4      4.08%     73.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            9      9.18%     82.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            3      3.06%     85.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            2      2.04%     87.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            3      3.06%     90.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            7      7.14%     97.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            2      2.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total           98                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.165354                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  32                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           45                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           16                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              68                       # number of misc regfile reads
system.switch_cpus.numCycles                      127                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              19                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               38                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           634                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            275                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          277                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                36                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              5                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps              150                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          439                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  297                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 470                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON       127000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1264416                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       285154                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278663247                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1264416                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243858912                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data        97295                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19386936                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        39513                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        44007                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36338661                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        13974                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2713539                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 4209133858268                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1910192881889764                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  267595440944882                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 9956031496063                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 2245307086614                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2194198795275590                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1910192881889764                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 9956031496063                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1920148913385826                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   8062992126                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    629921260                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 151878244094488                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 766102362205                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     152653039370079                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 4217196850394                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    629921260                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1910192881889764                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 419473685039370                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 9956031496063                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 3011409448819                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2346851834645669                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       127000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           96                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 96                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   3                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    755905512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             755905512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    755905512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            755905512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   8                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           4                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         4                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        79000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      20000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  169000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 25.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2015.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1007.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        998000                       # Total gap between requests
system.mem_ctrls.avgGap                     249500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1007874015.748031377792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       169000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     42250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    25.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     12251.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       12251.050000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         96.464961                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       127000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        15246.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     12251.050000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       35047.850000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        275.967323                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       127000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      576985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50655171000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                50658934000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              172047130                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                313926801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                               26874387                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24078589                       # Number of instructions simulated
sim_ops                                      43952241                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3763000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              32                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        16737                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           32                      
system.ruby.DMA_Controller.Data          |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          16737                      
system.ruby.DMA_Controller.READY.ReadRequest |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        16737                      
system.ruby.DMA_Controller.READY.WriteRequest |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           32                      
system.ruby.DMA_Controller.ReadRequest   |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        16737                      
system.ruby.DMA_Controller.WriteRequest  |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           32                      
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2133      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2133      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2133      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18821      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1588                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1588    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1588                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1607                      
system.ruby.IFETCH.latency_hist_seqr     |        1607    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1607                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           19                      
system.ruby.IFETCH.miss_latency_hist_seqr |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           19                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           25                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |         947    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          947                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1296     98.48%     98.48% |          20      1.52%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1316                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           21                      
system.ruby.L1Cache_Controller.E.Load    |       14594    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        14594                      
system.ruby.L1Cache_Controller.E.Store   |          56    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           56                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         147     88.02%     88.02% |          20     11.98%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          167                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         947    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          947                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1149    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1149                      
system.ruby.L1Cache_Controller.Ifetch    |       40885    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        40885                      
system.ruby.L1Cache_Controller.Inv       |          49     71.01%     71.01% |          20     28.99%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |         159    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          159                      
system.ruby.L1Cache_Controller.Load      |       41095    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        41095                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.M.Load    |       25488    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        25488                      
system.ruby.L1Cache_Controller.M.Store   |       15036    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15036                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           36                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1128    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1128                      
system.ruby.L1Cache_Controller.NP.Load   |         971    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          971                      
system.ruby.L1Cache_Controller.NP.Store  |         147     97.35%     97.35% |           4      2.65%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          151                      
system.ruby.L1Cache_Controller.S.Ifetch  |       39742    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        39742                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         123    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          123                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           25                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           25                      
system.ruby.L1Cache_Controller.Store     |       15264     99.87%     99.87% |          20      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        15284                      
system.ruby.L1Cache_Controller.WB_Ack    |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           36                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1139      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          138      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1052      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          943      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            989      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            167      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1128      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             36      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           36      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1105      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2133      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          944      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          138      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1052      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           61      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           34      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1085                      
system.ruby.LD.hit_latency_hist_seqr     |        1085    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1085                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1095                      
system.ruby.LD.latency_hist_seqr         |        1095    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1095                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           10                      
system.ruby.LD.miss_latency_hist_seqr    |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           33                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           33                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           34                      
system.ruby.RMW_Read.latency_hist_seqr   |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           34                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          551                      
system.ruby.ST.hit_latency_hist_seqr     |         551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          551                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          551                      
system.ruby.ST.latency_hist_seqr         |         551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           551                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     95                       # delay histogram for all message
system.ruby.delayHist::mean                  0.084211                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.577286                       # delay histogram for all message
system.ruby.delayHist                    |          93     97.89%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           0      0.00%     97.89% |           2      2.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       95                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            45                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.177778                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.833636                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          43     95.56%     95.56% |           0      0.00%     95.56% |           0      0.00%     95.56% |           0      0.00%     95.56% |           2      4.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              45                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            50                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          50    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              50                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002126                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         3264                      
system.ruby.hit_latency_hist_seqr        |        3264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         3264                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1691                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1676                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           15                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1606                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1588                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           18                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            40                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.438746                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.265745                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.009168                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3719.638528                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000133                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4079.192113                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           31                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           14                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           17                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           31                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            14                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           17                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.006112                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   719.638528                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           3295                      
system.ruby.latency_hist_seqr            |        3295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             3295                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           31                      
system.ruby.miss_latency_hist_seqr       |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           31                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.004518                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2073.611461                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002126                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1719.638528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2719.638528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.004518                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3079.192113                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.002126                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1152                      
system.ruby.network.msg_byte.Response_Control          360                      
system.ruby.network.msg_byte.Response_Data         5640                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             144                      
system.ruby.network.msg_count.Response_Control           45                      
system.ruby.network.msg_count.Response_Data          141                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          256                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         1200                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           32                      
system.ruby.network.routers0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.msg_count.Response_Data::1           30                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized    50.940074                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3219.638528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.004783                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1573.611461                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    76.169280                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         1200                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           30                      
system.ruby.network.routers0.throttle1.link_utilization    25.710869                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          256                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           32                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          384                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         1880                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           48                      
system.ruby.network.routers1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Data::1           47                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized    94.459208                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.004518                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3579.192113                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002126                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1219.638528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    97.482062                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          256                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           32                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           12                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           17                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization    91.436354                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          128                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         1200                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           16                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           30                      
system.ruby.network.routers2.msg_bytes.Control::0          128                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers2.msg_count.Control::0           16                      
system.ruby.network.routers2.msg_count.Response_Data::1           17                      
system.ruby.network.routers2.percent_links_utilized   377.448180                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002126                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   127.205687                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          128                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           16                      
system.ruby.network.routers2.throttle1.link_utilization   627.690672                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           17                      
system.ruby.network.routers3.percent_links_utilized     1.328727                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.930109                      
system.ruby.network.routers3.throttle1.link_utilization     1.727345                      
system.ruby.network.routers4.percent_links_utilized   333.796173                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   556.185225                      
system.ruby.network.routers4.throttle1.link_utilization   111.407122                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          384                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         1880                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0           48                      
system.ruby.network.routers9.msg_count.Response_Control::1            3                      
system.ruby.network.routers9.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.msg_count.Response_Data::1           47                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized    95.330262                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.004385                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2219.638528                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.004783                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2579.192113                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.002259                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001594                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.002126                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    76.169280                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         1200                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           30                      
system.ruby.network.routers9.throttle1.link_utilization    97.482062                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          256                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           96                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           32                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           12                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           17                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization   127.205687                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          128                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           16                      
system.ruby.network.routers9.throttle3.link_utilization     0.930109                      
system.ruby.network.routers9.throttle4.link_utilization   556.185225                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         3281                      
system.ruby.outstanding_req_hist_seqr::mean     1.764401                      
system.ruby.outstanding_req_hist_seqr::gmean     1.527930                      
system.ruby.outstanding_req_hist_seqr::stdev     1.090268                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1759     53.61%     53.61% |         961     29.29%     82.90% |         308      9.39%     92.29% |         140      4.27%     96.56% |          65      1.98%     98.54% |          38      1.16%     99.70% |           9      0.27%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         3281                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         1638                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          221                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1814                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          270                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         1638                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1368                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            2239                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             167                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          188                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3664                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             2185                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          221                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                781                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           443                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         4767                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3268                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6504                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         2993                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.173070                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.941063                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         1529     51.09%     51.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          276      9.22%     60.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          184      6.15%     66.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          277      9.25%     75.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          108      3.61%     79.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           66      2.21%     81.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           47      1.57%     83.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           63      2.10%     85.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          443     14.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         2993                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 32                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           82                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6483                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   994                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4911     75.51%     75.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.46%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          984     15.13%     91.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          536      8.24%     99.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.15%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           16      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6504                       # Class of committed instruction
system.switch_cpus.commit.refs                   1546                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3268                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.151469                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.151469                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           786                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          14984                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              619                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1794                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            221                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           343                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1311                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     4                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 717                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                2239                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1607                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            16                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   8258                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             442                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.595004                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          437                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.194526                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         3763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.540260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.399841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              900     23.92%     23.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              243      6.46%     30.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              232      6.17%     36.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              265      7.04%     43.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              125      3.32%     46.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              141      3.75%     50.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              148      3.93%     54.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              182      4.84%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1527     40.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         3763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                64                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               54                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts          266                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              984                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.387723                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 2014                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                710                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             593                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1688                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           88                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          986                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        11326                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1304                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          595                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          8985                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            221                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             1                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           77                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          690                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          422                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           15                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              9630                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8862                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.644444                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              6206                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.355036                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   8969                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12778                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            7230                       # number of integer regfile writes
system.switch_cpus.ipc                       0.868456                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.868456                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           59      0.62%      0.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          7313     76.29%     76.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.07%     76.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.34%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           12      0.13%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1357     14.16%     91.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          707      7.38%     98.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           50      0.52%     99.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           48      0.50%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9586                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             116                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          230                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           94                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          220                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 243                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025349                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             204     83.95%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     83.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             20      8.23%     92.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            15      6.17%     98.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            2      0.82%     99.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            2      0.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9654                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        23066                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        15873                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              11295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9586                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           31                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          124                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         3763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.547436                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.844559                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         1755     46.64%     46.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          169      4.49%     51.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          212      5.63%     56.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          227      6.03%     62.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          241      6.40%     69.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          342      9.09%     78.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          288      7.65%     85.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          322      8.56%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          207      5.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         3763                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.547436                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1607                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           99                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           65                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1688                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4298                       # number of misc regfile reads
system.switch_cpus.numCycles                     3763                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             736                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6969                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             25                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              793                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            11                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         33012                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          13759                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        14155                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1955                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            221                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            43                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             7141                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          122                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        20194                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           15                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               145                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                13821                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               23372                       # The number of ROB writes
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON      3763000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1315904                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       293863                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278723444                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1315904                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243910400                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       101355                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19390996                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        41122                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        45235                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36341498                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14529                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2714094                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 142056869519                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  64468375232527                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  9031257241563                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 349695455753                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  78092745150                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      74069477544512                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 64468375232527                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 349695455753                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 64818070688281                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    272123306                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     21259633                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5125840287005                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  26934626628                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5153068296572                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 142328992825                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     21259633                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 64468375232527                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 14157097528568                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 349695455753                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 105027371778                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     79222545841084                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3763000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                544                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  17                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    144565506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144565506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    144565506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            144565506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  34                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          16                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       252999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  612999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15812.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38312.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        5                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            8                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.997063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.432546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            5     62.50%     62.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            1     12.50%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            1     12.50%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            8                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       272.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    136.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3554000                       # Total gap between requests
system.mem_ctrls.avgGap                     222125.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 136061652.936486840248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       612999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     38312.44                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    31.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          4435.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               20328                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     281834.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     70522.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       467103.900000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        124.130720                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       790000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      2793000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         24289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 7392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               66066                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     318225.550000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     39045.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       532857.950000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        141.604558                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       431000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3152000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      580748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50658934000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                50660084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              202888854                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                370164664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                                9683645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24079709                       # Number of instructions simulated
sim_ops                                      43954399                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1150000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              32                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        16737                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           32                      
system.ruby.DMA_Controller.Data          |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          16737                      
system.ruby.DMA_Controller.READY.ReadRequest |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        16737                      
system.ruby.DMA_Controller.READY.WriteRequest |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           32                      
system.ruby.DMA_Controller.ReadRequest   |       16737    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        16737                      
system.ruby.DMA_Controller.WriteRequest  |          32    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           32                      
system.ruby.Directory_Controller.DMA_READ        16737      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2150      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        16688      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           32      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2150      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        16688      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           32      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2150      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           81      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        18838      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          425                      
system.ruby.IFETCH.hit_latency_hist_seqr |         425    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          425                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          438                      
system.ruby.IFETCH.latency_hist_seqr     |         438    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          438                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           13                      
system.ruby.IFETCH.miss_latency_hist_seqr |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           13                      
system.ruby.L1Cache_Controller.Ack       |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           20                      
system.ruby.L1Cache_Controller.Ack_all   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           25                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.Data_Exclusive |         957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          957                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1309     98.50%     98.50% |          20      1.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1329                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           21                      
system.ruby.L1Cache_Controller.E.Load    |       14716    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        14716                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.I.Load    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           20                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           16                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         147     88.02%     88.02% |          20     11.98%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          167                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           20                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         957    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          957                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1162    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1162                      
system.ruby.L1Cache_Controller.Ifetch    |       41323    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        41323                      
system.ruby.L1Cache_Controller.Inv       |          49     71.01%     71.01% |          20     28.99%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           69                      
system.ruby.L1Cache_Controller.L1_Replacement |         166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          166                      
system.ruby.L1Cache_Controller.Load      |       41388    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        41388                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           20                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           20                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.M.Load    |       25651    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        25651                      
system.ruby.L1Cache_Controller.M.Store   |       15212    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15212                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           36                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1141    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1141                      
system.ruby.L1Cache_Controller.NP.Load   |         979    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          979                      
system.ruby.L1Cache_Controller.NP.Store  |         147     97.35%     97.35% |           4      2.65%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          151                      
system.ruby.L1Cache_Controller.S.Ifetch  |       40167    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        40167                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          20    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           20                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         130    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          130                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           25                      
system.ruby.L1Cache_Controller.SM.Ack    |          20    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           20                      
system.ruby.L1Cache_Controller.SM.Ack_all |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           25                      
system.ruby.L1Cache_Controller.Store     |       15441     99.87%     99.87% |          20      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        15461                      
system.ruby.L1Cache_Controller.WB_Ack    |          36    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           36                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1149      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          138      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          954      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS            999      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            167      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1141      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             36      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           36      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1115      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           20      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2150      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          954      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          138      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1058      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           68      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           25      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           34      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             20      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             69      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          285                      
system.ruby.LD.hit_latency_hist_seqr     |         285    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          285                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          295                      
system.ruby.LD.latency_hist_seqr         |         295    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           295                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           10                      
system.ruby.LD.miss_latency_hist_seqr    |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           10                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            5                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            5                      
system.ruby.RMW_Read.latency_hist_seqr   |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            5                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     73                       # delay histogram for all message
system.ruby.delayHist::mean                  0.054795                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.468165                       # delay histogram for all message
system.ruby.delayHist                    |          72     98.63%     98.63% |           0      0.00%     98.63% |           0      0.00%     98.63% |           0      0.00%     98.63% |           1      1.37%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       73                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            33                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.121212                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.696311                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          32     96.97%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           0      0.00%     96.97% |           1      3.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              33                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            40                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              40                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          887                      
system.ruby.hit_latency_hist_seqr        |         887    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          887                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          470                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          462                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            8                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          438                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          425                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           13                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.395219                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   501.086956                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.018696                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3581.304277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004348                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.014348                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4012.173902                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           23                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            7                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           16                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           23                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             7                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           16                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.013478                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   581.304277                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004348                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            910                      
system.ruby.latency_hist_seqr            |         910    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              910                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           23                      
system.ruby.miss_latency_hist_seqr       |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           23                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.009565                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.004348                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.010435                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1581.304277                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2581.304277                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.009565                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3012.173902                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.004348                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              936                      
system.ruby.network.msg_byte.Response_Control          240                      
system.ruby.network.msg_byte.Response_Data         4840                      
system.ruby.network.msg_count.Control             117                      
system.ruby.network.msg_count.Response_Control           30                      
system.ruby.network.msg_count.Response_Data          121                      
system.ruby.network.routers0.msg_bytes.Control::0          176                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers0.msg_count.Control::0           22                      
system.ruby.network.routers0.msg_count.Response_Control::2           10                      
system.ruby.network.routers0.msg_count.Response_Data::1           23                      
system.ruby.network.routers0.percent_links_utilized   168.282609                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3081.304277                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.009565                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004348                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   251.739130                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           23                      
system.ruby.network.routers0.throttle1.link_utilization    84.826087                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          176                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           22                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           10                      
system.ruby.network.routers1.msg_bytes.Control::0          312                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         1640                      
system.ruby.network.routers1.msg_count.Control::0           39                      
system.ruby.network.routers1.msg_count.Response_Control::2           10                      
system.ruby.network.routers1.msg_count.Response_Data::1           41                      
system.ruby.network.routers1.percent_links_utilized   311.836957                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.009565                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3512.173902                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004348                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.010435                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1081.304277                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   321.521739                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          176                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           22                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           10                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           17                      
system.ruby.network.routers1.throttle1.link_utilization   302.152174                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          136                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          960                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           17                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           24                      
system.ruby.network.routers2.msg_bytes.Control::0          136                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers2.msg_count.Control::0           17                      
system.ruby.network.routers2.msg_count.Response_Data::1           17                      
system.ruby.network.routers2.percent_links_utilized  1236.184783                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   416.608696                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          136                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           17                      
system.ruby.network.routers2.throttle1.link_utilization  2055.760870                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           17                      
system.ruby.network.routers3.percent_links_utilized     4.347826                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     3.043478                      
system.ruby.network.routers3.throttle1.link_utilization     5.652174                      
system.ruby.network.routers4.percent_links_utilized  1092.239130                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  1819.934783                      
system.ruby.network.routers4.throttle1.link_utilization   364.543478                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          312                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         1600                      
system.ruby.network.routers9.msg_count.Control::0           39                      
system.ruby.network.routers9.msg_count.Response_Control::2           10                      
system.ruby.network.routers9.msg_count.Response_Data::1           40                      
system.ruby.network.routers9.percent_links_utilized   312.538647                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.010001                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2081.304277                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.010435                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2512.173902                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.004348                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.007391                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   251.739130                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          920                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           23                      
system.ruby.network.routers9.throttle1.link_utilization   321.521739                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          176                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          680                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           22                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           10                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           17                      
system.ruby.network.routers9.throttle2.link_utilization   416.608696                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          136                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           17                      
system.ruby.network.routers9.throttle3.link_utilization     3.043478                      
system.ruby.network.routers9.throttle4.link_utilization  1819.934783                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          908                      
system.ruby.outstanding_req_hist_seqr::mean     2.814978                      
system.ruby.outstanding_req_hist_seqr::gmean     2.136474                      
system.ruby.outstanding_req_hist_seqr::stdev     2.427996                      
system.ruby.outstanding_req_hist_seqr    |         314     34.58%     34.58% |         408     44.93%     79.52% |          64      7.05%     86.56% |          69      7.60%     94.16% |          27      2.97%     97.14% |          19      2.09%     99.23% |           6      0.66%     99.89% |           1      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          908                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          430                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           56                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          480                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           55                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          430                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          375                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             588                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              38                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1218                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              737                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           56                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           162                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1105                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          893                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.416573                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.133973                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          456     51.06%     51.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           62      6.94%     58.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           52      5.82%     63.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           68      7.61%     71.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           30      3.36%     74.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           28      3.14%     77.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           13      1.46%     79.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           22      2.46%     81.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          162     18.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          893                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.026786                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.026786                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           209                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           4184                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              217                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               502                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             56                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            91                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 365                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 234                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 588                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               439                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             8                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2458                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             112                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.511304                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           93                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.137391                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.359070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.458641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              308     28.65%     28.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               50      4.65%     33.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               60      5.58%     38.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               52      4.84%     43.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               54      5.02%     48.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               45      4.19%     52.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               39      3.63%     56.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               51      4.74%     61.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              416     38.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               12                       # number of floating regfile writes
system.switch_cpus.idleCycles                      75                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           67                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              310                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.391304                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  599                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                234                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             126                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           430                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          308                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3312                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           365                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          153                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2750                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             56                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             1                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           28                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          129                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          131                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              3057                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2709                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.634282                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1939                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.355652                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2732                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             3949                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2166                       # number of integer regfile writes
system.switch_cpus.ipc                       0.973913                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.973913                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           12      0.41%      0.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2254     77.72%     78.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.10%     78.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.03%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.07%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          368     12.69%     91.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          237      8.17%     99.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           15      0.52%     99.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            8      0.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2900                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              28                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           56                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           19                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           78                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  74                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025517                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              67     90.54%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              4      5.41%     95.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             3      4.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2934                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         6916                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         4339                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2900                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           20                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1075                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.697674                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.776723                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          448     41.67%     41.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           58      5.40%     47.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           63      5.86%     52.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           85      7.91%     60.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           71      6.60%     67.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          100      9.30%     76.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          119     11.07%     87.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           85      7.91%     95.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           46      4.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1075                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.521739                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 439                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           10                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            6                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          308                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1298                       # number of misc regfile reads
system.switch_cpus.numCycles                     1150                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             190                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              7                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              258                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            12                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          9385                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3910                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         4143                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               550                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             56                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            21                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1698                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           30                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         5822                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                57                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 3994                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                6767                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON      1150000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       534560                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1329920                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       296390                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      278739987                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1329920                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    243924416                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1024                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           80                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       102612                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19392253                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        16705                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        41560                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        45574                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36342275                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           32                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           20                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        14701                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2714266                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 464834782609                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  210951735652174                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  29551844347826                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 1156452173913                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 257730434783                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      242382597391304                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 210951735652174                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 1156452173913                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 212108187826087                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    890434783                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     69565217                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 16772640869565                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  89227826087                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     16862828695652                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 465725217391                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     69565217                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 210951735652174                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 46324485217391                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 1156452173913                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 346958260870                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     259245426086956                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1150000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                544                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  17                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    473043478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             473043478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    473043478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            473043478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000086498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  32                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          17                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        17                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       271998                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      85000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  654498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15999.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38499.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       11                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    17                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            80                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.109255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev           32                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            3     75.00%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     25.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            4                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       946.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    473.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1316000                       # Total gap between requests
system.mem_ctrls.avgGap                      77411.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 473043478.260869562626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       654498                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     38499.88                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    64.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          1478.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               20328                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     111044.000000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy             141959                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        123.442609                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          9108.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          4435.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               66066                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111044.000000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       190653.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        165.785913                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      581898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50660084000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                50774882000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2526101                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                  4611177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.54                       # Real time elapsed on the host
host_tick_rate                               12035988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24093509                       # Number of instructions simulated
sim_ops                                      43980861                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000115                       # Number of seconds simulated
sim_ticks                                   114798000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles           49536                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                103762                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              48                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        20865                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           48                      
system.ruby.DMA_Controller.Data          |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          20865                      
system.ruby.DMA_Controller.READY.ReadRequest |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        20865                      
system.ruby.DMA_Controller.READY.WriteRequest |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           48                      
system.ruby.DMA_Controller.ReadRequest   |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        20865                      
system.ruby.DMA_Controller.WriteRequest  |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           48                      
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2213      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2213      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2213      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23029      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         4946                      
system.ruby.IFETCH.hit_latency_hist_seqr |        4946    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         4946                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         4975                      
system.ruby.IFETCH.latency_hist_seqr     |        4975    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         4975                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           29                      
system.ruby.IFETCH.miss_latency_hist_seqr |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           29                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           29                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1004                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1339     98.24%     98.24% |          24      1.76%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1363                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           22                      
system.ruby.L1Cache_Controller.E.Load    |       16640    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        16640                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         148     86.05%     86.05% |          24     13.95%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1004    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1004                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1191    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1191                      
system.ruby.L1Cache_Controller.Ifetch    |       46298    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        46298                      
system.ruby.L1Cache_Controller.Inv       |          49     67.12%     67.12% |          24     32.88%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           73                      
system.ruby.L1Cache_Controller.L1_Replacement |         182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          182                      
system.ruby.L1Cache_Controller.Load      |       45446    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        45446                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.M.Load    |       27735    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        27735                      
system.ruby.L1Cache_Controller.M.Store   |       17265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        17265                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           37                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1170                      
system.ruby.L1Cache_Controller.NP.Load   |        1025    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1025                      
system.ruby.L1Cache_Controller.NP.Store  |         148     96.73%     96.73% |           5      3.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          153                      
system.ruby.L1Cache_Controller.S.Ifetch  |       45113    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        45113                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         145    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          145                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           29                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           29                      
system.ruby.L1Cache_Controller.Store     |       17499     99.86%     99.86% |          24      0.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        17523                      
system.ruby.L1Cache_Controller.WB_Ack    |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           37                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1205      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          139      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1074      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1000      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1049      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1170      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             37      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           37      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1167      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2213      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1000      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          139      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1074      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           81      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           38      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             73      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         4008                      
system.ruby.LD.hit_latency_hist_seqr     |        4008    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         4008                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         4059                      
system.ruby.LD.latency_hist_seqr         |        4059    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          4059                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           51                      
system.ruby.LD.miss_latency_hist_seqr    |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           51                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           81                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          81    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           81                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           82                      
system.ruby.RMW_Read.latency_hist_seqr   |          82    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           82                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples         1972                      
system.ruby.ST.hit_latency_hist_seqr     |        1972    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total         1972                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples         1980                      
system.ruby.ST.latency_hist_seqr         |        1980    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total          1980                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            8                      
system.ruby.ST.miss_latency_hist_seqr    |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            8                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    322                       # delay histogram for all message
system.ruby.delayHist::mean                  0.068323                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.506951                       # delay histogram for all message
system.ruby.delayHist                    |         316     98.14%     98.14% |           0      0.00%     98.14% |           1      0.31%     98.45% |           0      0.00%     98.45% |           5      1.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      322                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples           149                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.026846                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.327693                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |         148     99.33%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           0      0.00%     99.33% |           1      0.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total             149                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples           161                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.111801                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.642201                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |         156     96.89%     96.89% |           0      0.00%     96.89% |           1      0.62%     97.52% |           0      0.00%     97.52% |           4      2.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total             161                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples            12                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total              12                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.018323                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5762.574246                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.018323                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.019053                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        11007                      
system.ruby.hit_latency_hist_seqr        |       11007    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        11007                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         6116                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         6061                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         4975                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         4946                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           29                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles           182                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.048407                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.063154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.000740                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3511.522413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000244                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            4                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000549                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4000.087110                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           88                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           17                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           71                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           80                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            17                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           63                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000409                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   505.241816                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000292                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3644.070453                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          11096                      
system.ruby.latency_hist_seqr            |       11096    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            11096                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           89                      
system.ruby.miss_latency_hist_seqr       |          89    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           89                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000244                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.000353                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1505.241816                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.018323                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  1500.167686                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  2002.526176                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.018049                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2511.522413                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3000.087110                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.000292                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2644.070453                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.018323                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  4762.574246                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.018049                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  2500.161153                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             3624                      
system.ruby.network.msg_byte.Request_Control          288                      
system.ruby.network.msg_byte.Response_Control         1656                      
system.ruby.network.msg_byte.Response_Data       513560                      
system.ruby.network.msg_byte.Writeback_Control        99864                      
system.ruby.network.msg_count.Control             453                      
system.ruby.network.msg_count.Request_Control           36                      
system.ruby.network.msg_count.Response_Control          207                      
system.ruby.network.msg_count.Response_Data        12839                      
system.ruby.network.msg_count.Writeback_Control        12483                      
system.ruby.network.routers0.msg_bytes.Control::0          672                      
system.ruby.network.routers0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           72                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          448                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         3400                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0           84                      
system.ruby.network.routers0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.msg_count.Response_Control::1            9                      
system.ruby.network.routers0.msg_count.Response_Control::2           56                      
system.ruby.network.routers0.msg_count.Response_Data::1           85                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized     1.748833                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3011.522413                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000244                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     2.612850                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           72                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         3240                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            9                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           81                      
system.ruby.network.routers0.throttle1.link_utilization     0.884815                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          672                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          448                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           84                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           56                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            4                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0         1208                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         5720                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0          151                      
system.ruby.network.routers1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.msg_count.Response_Control::2           60                      
system.ruby.network.routers1.msg_count.Response_Data::1          143                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized     3.226755                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3500.087110                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.000292                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3144.070453                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.000353                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1005.241816                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     3.326277                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          704                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         2680                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           88                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           60                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           67                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization     3.127232                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          504                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           40                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         3040                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           63                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2           12                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            5                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           76                      
system.ruby.network.routers2.msg_bytes.Control::0          504                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       167640                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.msg_count.Control::0           63                      
system.ruby.network.routers2.msg_count.Response_Data::1         4191                      
system.ruby.network.routers2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers2.percent_links_utilized    15.125155                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.018323                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  5262.574246                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.018332                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time  1000.167686                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     5.089592                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          504                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           63                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers2.throttle1.link_utilization    25.160717                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       167640                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         4191                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers3.msg_bytes.Control::0           32                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          480                      
system.ruby.network.routers3.msg_count.Control::0            4                      
system.ruby.network.routers3.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.msg_count.Response_Data::1           12                      
system.ruby.network.routers3.percent_links_utilized     0.052266                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1502.526176                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.036586                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            8                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            4                      
system.ruby.network.routers3.throttle1.link_utilization     0.067945                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2           32                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            4                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            8                      
system.ruby.network.routers4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.percent_links_utilized    13.642006                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.018049                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time  3000.161153                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.018049                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    22.729708                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1         4128                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers4.throttle1.link_utilization     4.554304                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0         1208                      
system.ruby.network.routers9.msg_bytes.Request_Control::2           96                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           72                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       171200                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0        33160                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers9.msg_count.Control::0          151                      
system.ruby.network.routers9.msg_count.Request_Control::2           12                      
system.ruby.network.routers9.msg_count.Response_Control::1            9                      
system.ruby.network.routers9.msg_count.Response_Control::2           60                      
system.ruby.network.routers9.msg_count.Response_Data::1         4280                      
system.ruby.network.routers9.msg_count.Writeback_Control::0         4145                      
system.ruby.network.routers9.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers9.percent_links_utilized     3.755002                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.000392                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2011.522413                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.000396                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2500.087110                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.000292                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  2144.070453                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.018323                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  4262.574246                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_buf_msgs     0.000017                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_buf_msgs     0.018049                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers13.avg_stall_time  2000.161153                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     2.612850                      
system.ruby.network.routers9.throttle0.msg_bytes.Request_Control::2           32                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           72                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         3240                      
system.ruby.network.routers9.throttle0.msg_count.Request_Control::2            4                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            9                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           81                      
system.ruby.network.routers9.throttle1.link_utilization     3.326277                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          704                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          480                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         2680                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           88                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           60                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           67                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.throttle2.link_utilization     5.089592                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          504                      
system.ruby.network.routers9.throttle2.msg_bytes.Writeback_Control::0        33152                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           63                      
system.ruby.network.routers9.throttle2.msg_count.Writeback_Control::0         4144                      
system.ruby.network.routers9.throttle3.link_utilization     0.036586                      
system.ruby.network.routers9.throttle3.msg_bytes.Request_Control::2           64                      
system.ruby.network.routers9.throttle3.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers9.throttle3.msg_count.Request_Control::2            8                      
system.ruby.network.routers9.throttle3.msg_count.Response_Data::1            4                      
system.ruby.network.routers9.throttle4.link_utilization    22.729708                      
system.ruby.network.routers9.throttle4.msg_bytes.Response_Data::1       165120                      
system.ruby.network.routers9.throttle4.msg_bytes.Writeback_Control::1          128                      
system.ruby.network.routers9.throttle4.msg_count.Response_Data::1         4128                      
system.ruby.network.routers9.throttle4.msg_count.Writeback_Control::1           16                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        11075                      
system.ruby.outstanding_req_hist_seqr::mean     1.998104                      
system.ruby.outstanding_req_hist_seqr::gmean     1.667224                      
system.ruby.outstanding_req_hist_seqr::stdev     1.404891                      
system.ruby.outstanding_req_hist_seqr    |        5385     48.62%     48.62% |        4471     40.37%     88.99% |         832      7.51%     96.51% |         305      2.75%     99.26% |          66      0.60%     99.86% |          16      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        11075                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.018053                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.108295                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.018049                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time  3500.161153                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         5044                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          511                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         5369                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          925                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         5044                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4119                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            6546                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             470                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          438                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads             14640                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             8498                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          511                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               3257                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events          2071                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           24                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts        10868                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts        13800                       # Number of instructions committed
system.switch_cpus.commit.committedOps          26462                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         9865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.682413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.226009                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         4581     46.44%     46.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          804      8.15%     54.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          559      5.67%     60.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          796      8.07%     68.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          314      3.18%     71.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          341      3.46%     74.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6          170      1.72%     76.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          229      2.32%     79.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8         2071     20.99%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         9865                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                202                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          305                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             26299                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  3948                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           12      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu        20353     76.91%     76.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           44      0.17%     77.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           25      0.09%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          104      0.39%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         3921     14.82%     92.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1946      7.35%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           27      0.10%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           30      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        26462                       # Class of committed instruction
system.switch_cpus.commit.refs                   5924                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts               13800                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 26462                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.839928                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.839928                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          2898                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          45457                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1558                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              5794                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            511                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           830                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                4732                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     5                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2343                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                6546                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              4976                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                 10458                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            20                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  25739                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles            1022                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.564749                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          622                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches         1395                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.220602                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples        11591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.335691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.383394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             3064     26.43%     26.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              589      5.08%     31.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              803      6.93%     38.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              737      6.36%     44.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              536      4.62%     49.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              529      4.56%     53.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              539      4.65%     58.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              526      4.54%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             4268     36.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total        11591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               297                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              215                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts          663                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             3776                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.773014                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 7075                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2343                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            1369                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          5498                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         2923                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        37224                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          4732                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1361                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         32142                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              6                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            511                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             7                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          317                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         1561                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          959                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          646                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           17                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             35605                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 31787                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.641258                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             22832                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.742386                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  32062                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            45629                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           25626                       # number of integer regfile writes
system.switch_cpus.ipc                       1.190579                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.190579                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          133      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         25717     76.76%     77.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           46      0.14%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     77.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           25      0.07%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            2      0.01%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          104      0.31%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         4893     14.61%     92.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2371      7.08%     99.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          121      0.36%     99.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           88      0.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          33501                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             358                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          715                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          300                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          650                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 950                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028357                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             862     90.74%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             65      6.84%     97.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            22      2.32%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          33960                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        79162                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        31487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        47446                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              37200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             33501                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        10868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          332                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        14368                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples        11591                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.890260                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.930050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         4874     42.05%     42.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          500      4.31%     46.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          607      5.24%     51.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          651      5.62%     57.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          751      6.48%     63.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1009      8.71%     72.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1335     11.52%     83.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1137      9.81%     93.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          727      6.27%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total        11591                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.890260                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                4976                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          136                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           95                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         5498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         2923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads           15660                       # number of misc regfile reads
system.switch_cpus.numCycles                    11591                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles               103207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            2113                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         28884                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             45                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             2004                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              1                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            88                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        101977                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          42680                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        44657                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              6160                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            511                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           179                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            15891                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          415                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        61615                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          624                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           23                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               634                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                45124                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               76308                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean     25802750                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::stdev 232756.489347                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value     25572000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value     26101000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON     11587000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED    103211000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1489152                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       327979                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      279062392                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1489152                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    244083648                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       116880                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19407049                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        46536                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        49988                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36355777                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        16677                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2716262                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   5802749177                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2113229289709                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  296038441436                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  12971933309                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   2857009704                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2430899423335                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2113229289709                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  12971933309                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2126201223018                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath     13380024                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       836252                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 168021542187                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   1018136204                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     169053894667                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   5816129201                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       836252                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2113229289709                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 464059983623                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  12971933309                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   3875145908                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2599953318002                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    114798000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       134112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             134112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         4191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0           16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0   1168243349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1168243349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      4460008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4460008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0   1172703357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1172703357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      4190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000603000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5149                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    271856742                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   20910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               365951742                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     65006.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                87506.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  4191                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   16                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    820.097561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   638.184920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.869028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           33     10.06%     10.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           18      5.49%     15.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           10      3.05%     18.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      0.61%     19.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.66%     22.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      3.05%     25.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.61%     26.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      3.05%     29.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          231     70.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          328                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 267648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  134112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2331.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1168.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     114051000                       # Total gap between requests
system.mem_ctrls.avgGap                      27109.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       133824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 1165734594.679349899292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         4191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0           16                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    365951742                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     87318.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         507045.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               251328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10570560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy          2335176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     6082073.000000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     4327223.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       24073405.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        209.702310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     50113000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     59285000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         461502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         233587.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10682364                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          2335176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     5897220.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4487112.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       24096962.550000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        209.907512                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     51832000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     57566000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      696696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50774882000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                50774982000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              212800210                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                388242992                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                                 882598                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24093552                       # Number of instructions simulated
sim_ops                                      43980957                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      100000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              48                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        20865                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           48                      
system.ruby.DMA_Controller.Data          |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          20865                      
system.ruby.DMA_Controller.READY.ReadRequest |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        20865                      
system.ruby.DMA_Controller.READY.WriteRequest |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           48                      
system.ruby.DMA_Controller.ReadRequest   |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        20865                      
system.ruby.DMA_Controller.WriteRequest  |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           48                      
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2214      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2214      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2214      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23030      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           33                      
system.ruby.IFETCH.hit_latency_hist_seqr |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           33                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           33                      
system.ruby.IFETCH.latency_hist_seqr     |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           33                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           29                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1005    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1005                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1339     98.24%     98.24% |          24      1.76%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1363                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           22                      
system.ruby.L1Cache_Controller.E.Load    |       16652    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        16652                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         148     86.05%     86.05% |          24     13.95%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          172                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1005    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1005                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1191    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1191                      
system.ruby.L1Cache_Controller.Ifetch    |       46331    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        46331                      
system.ruby.L1Cache_Controller.Inv       |          49     67.12%     67.12% |          24     32.88%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           73                      
system.ruby.L1Cache_Controller.L1_Replacement |         182    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          182                      
system.ruby.L1Cache_Controller.Load      |       45478    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        45478                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           15                      
system.ruby.L1Cache_Controller.M.Load    |       27754    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        27754                      
system.ruby.L1Cache_Controller.M.Store   |       17274    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        17274                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           37                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1170    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1170                      
system.ruby.L1Cache_Controller.NP.Load   |        1026    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1026                      
system.ruby.L1Cache_Controller.NP.Store  |         148     96.73%     96.73% |           5      3.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          153                      
system.ruby.L1Cache_Controller.S.Ifetch  |       45146    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        45146                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         145    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          145                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           29                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           29                      
system.ruby.L1Cache_Controller.Store     |       17508     99.86%     99.86% |          24      0.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        17532                      
system.ruby.L1Cache_Controller.WB_Ack    |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           37                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1206      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          139      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1074      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1001      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1050      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            172      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1170      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             37      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            4      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           37      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1168      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2214      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1001      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          139      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1074      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX            9      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           81      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           38      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             73      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           31                      
system.ruby.LD.hit_latency_hist_seqr     |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           31                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           32                      
system.ruby.LD.latency_hist_seqr         |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            32                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                      4                       # delay histogram for all message
system.ruby.delayHist                    |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                        4                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples             2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total               2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples             2                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total               2                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           73                      
system.ruby.hit_latency_hist_seqr        |          73    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           73                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           41                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           40                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           33                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           33                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.370006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.010000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            1                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            1                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             0                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            1                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             74                      
system.ruby.latency_hist_seqr            |          74    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               74                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            1                      
system.ruby.miss_latency_hist_seqr::stdev          nan                      
system.ruby.miss_latency_hist_seqr       |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            1                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control               48                      
system.ruby.network.msg_byte.Response_Control           24                      
system.ruby.network.msg_byte.Response_Data          240                      
system.ruby.network.msg_count.Control               6                      
system.ruby.network.msg_count.Response_Control            3                      
system.ruby.network.msg_count.Response_Data            6                      
system.ruby.network.routers0.msg_bytes.Control::0            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers0.msg_count.Control::0            1                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            1                      
system.ruby.network.routers0.percent_links_utilized  2008.500000                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  3000.750000                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers0.throttle1.link_utilization  1016.250000                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_bytes.Control::0           16                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers1.msg_count.Control::0            2                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1            2                      
system.ruby.network.routers1.percent_links_utilized  3705.875000                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  3820.250000                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers1.throttle1.link_utilization  3591.500000                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers2.msg_bytes.Control::0            8                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.msg_count.Control::0            1                      
system.ruby.network.routers2.msg_count.Response_Data::1            1                      
system.ruby.network.routers2.percent_links_utilized 17364.125000                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization         5843                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0            8                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            1                      
system.ruby.network.routers2.throttle1.link_utilization 28885.250000                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.percent_links_utilized           60                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization           42                      
system.ruby.network.routers3.throttle1.link_utilization           78                      
system.ruby.network.routers4.percent_links_utilized 15660.750000                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization 26093.250000                      
system.ruby.network.routers4.throttle1.link_utilization  5228.250000                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0           16                      
system.ruby.network.routers9.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers9.msg_count.Control::0            2                      
system.ruby.network.routers9.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.msg_count.Response_Data::1            2                      
system.ruby.network.routers9.percent_links_utilized  4311.027778                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.005000                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization  3000.750000                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers9.throttle1.link_utilization  3820.250000                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers9.throttle2.link_utilization         5843                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0            8                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            1                      
system.ruby.network.routers9.throttle3.link_utilization           42                      
system.ruby.network.routers9.throttle4.link_utilization 26093.250000                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           73                      
system.ruby.outstanding_req_hist_seqr::mean     2.246575                      
system.ruby.outstanding_req_hist_seqr::gmean     2.119549                      
system.ruby.outstanding_req_hist_seqr::stdev     0.741261                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |           9     12.33%     12.33% |          41     56.16%     68.49% |          19     26.03%     94.52% |           4      5.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           73                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           43                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            4                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           34                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            3                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           43                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           40                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              46                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                55                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               44                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            4                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             8                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts           21                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples           84                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.142857                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.469783                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           64     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            1      1.19%     77.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            6      7.14%     84.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            3      3.57%     88.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            1      1.19%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            0      0.00%     89.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            1      1.19%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     90.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            8      9.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total           84                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.325581                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.325581                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles            43                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            299                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               12                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                31                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              4                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            10                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  39                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                  13                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  46                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                33                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    93                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                    175                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles               8                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.460000                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles            3                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            6                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.750000                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.580000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.508086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               41     41.00%     41.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                3      3.00%     44.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                3      3.00%     47.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                6      6.00%     53.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                5      5.00%     58.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                5      5.00%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                4      4.00%     67.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                2      2.00%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               31     31.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            5                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               18                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.860000                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   52                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                 13                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              12                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            52                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           14                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          235                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            39                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           15                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           186                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              4                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            5                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           18                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            5                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               188                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   186                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.696809                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers               131                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.860000                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                    186                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              272                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             153                       # number of integer regfile writes
system.switch_cpus.ipc                       0.430000                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.430000                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      0.50%      0.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           143     71.86%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           42     21.11%     93.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite           13      6.53%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total            199                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses            198                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          500                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          322                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued               199                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined           87                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined          165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          100                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.990000                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.359143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           43     43.00%     43.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           14     14.00%     57.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2            7      7.00%     64.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           13     13.00%     77.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            5      5.00%     82.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            3      3.00%     85.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            9      9.00%     94.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            5      5.00%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            1      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          100                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.990000                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  33                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           52                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           14                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              90                       # number of misc regfile reads
system.switch_cpus.numCycles                      100                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              39                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               15                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              2                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups           651                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            274                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          297                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                37                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              4                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles             5                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps              141                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          403                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                24                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  193                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 368                       # The number of ROB writes
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON       100000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1490208                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       328233                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      279063702                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1490208                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    244084704                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       116952                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19407121                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        46569                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        50022                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36355844                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        16686                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2716271                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 6661440000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2425944960000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  339846210000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 14902080000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 3282330000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2790637020000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2425944960000000                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 14902080000000                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2440847040000000                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  15360000000                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    960000000                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 192885370000000                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 1169520000000                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     194071210000000                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 6676800000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    960000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2425944960000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 532731580000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 14902080000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 4451850000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2984708230000000                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       100000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           32                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 32                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    320000000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             320000000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    320000000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            320000000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000040500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   2                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18000.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      32                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       640.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    320.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                        807000                       # Total gap between requests
system.mem_ctrls.avgGap                     807000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           32                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 320000000.000000000000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        40500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     40500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy             9656                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy               9656                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         96.560000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                5082                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      8509.350000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       991.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       17619.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        176.193500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE        12000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT        88000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      696796000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50774982000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                50778800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              163094424                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                297607018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.15                       # Real time elapsed on the host
host_tick_rate                               25829091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24096820                       # Number of instructions simulated
sim_ops                                      43987461                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3818000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              48                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        20865                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           48                      
system.ruby.DMA_Controller.Data          |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          20865                      
system.ruby.DMA_Controller.READY.ReadRequest |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        20865                      
system.ruby.DMA_Controller.READY.WriteRequest |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           48                      
system.ruby.DMA_Controller.ReadRequest   |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        20865                      
system.ruby.DMA_Controller.WriteRequest  |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           48                      
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2230      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2230      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2230      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23046      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         1630                      
system.ruby.IFETCH.hit_latency_hist_seqr |        1630    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         1630                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         1649                      
system.ruby.IFETCH.latency_hist_seqr     |        1649    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         1649                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           19                      
system.ruby.IFETCH.miss_latency_hist_seqr |          19    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           19                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           29                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1017                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1360     98.27%     98.27% |          24      1.73%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1384                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           24                      
system.ruby.L1Cache_Controller.E.Load    |       17225    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        17225                      
system.ruby.L1Cache_Controller.E.Store   |          57    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         150     86.21%     86.21% |          24     13.79%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          174                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1017    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1017                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1210    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1210                      
system.ruby.L1Cache_Controller.Ifetch    |       47980    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        47980                      
system.ruby.L1Cache_Controller.Inv       |          49     67.12%     67.12% |          24     32.88%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           73                      
system.ruby.L1Cache_Controller.L1_Replacement |         200    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          200                      
system.ruby.L1Cache_Controller.Load      |       46568    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        46568                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           16                      
system.ruby.L1Cache_Controller.M.Load    |       28259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        28259                      
system.ruby.L1Cache_Controller.M.Store   |       17862    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        17862                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           40                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1189                      
system.ruby.L1Cache_Controller.NP.Load   |        1038    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1038                      
system.ruby.L1Cache_Controller.NP.Store  |         150     96.77%     96.77% |           5      3.23%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          155                      
system.ruby.L1Cache_Controller.S.Ifetch  |       46776    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        46776                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         160    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          160                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           29                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           29                      
system.ruby.L1Cache_Controller.Store     |       18098     99.87%     99.87% |          24      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        18122                      
system.ruby.L1Cache_Controller.WB_Ack    |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           40                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1220      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          140      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1079      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1011      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1062      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            174      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1189      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             40      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           40      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1181      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2230      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1011      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          140      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1079      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR           95      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           39      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             73      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1078                      
system.ruby.LD.hit_latency_hist_seqr     |        1078    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1078                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1090                      
system.ruby.LD.latency_hist_seqr         |        1090    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1090                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           12                      
system.ruby.LD.miss_latency_hist_seqr    |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           12                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            3                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            3                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            4                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           30                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           30                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           31                      
system.ruby.RMW_Read.latency_hist_seqr   |          31    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           31                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          551                      
system.ruby.ST.hit_latency_hist_seqr     |         551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          551                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          551                      
system.ruby.ST.latency_hist_seqr         |         551    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           551                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    102                       # delay histogram for all message
system.ruby.delayHist::mean                  0.039216                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.396059                       # delay histogram for all message
system.ruby.delayHist                    |         101     99.02%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           0      0.00%     99.02% |           1      0.98%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      102                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            50                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.080000                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.565685                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          49     98.00%     98.00% |           0      0.00%     98.00% |           0      0.00%     98.00% |           0      0.00%     98.00% |           1      2.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              50                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            52                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          52    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              52                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         3296                      
system.ruby.hit_latency_hist_seqr        |        3296    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         3296                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         1680                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         1666                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           14                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         1649                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         1630                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           19                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            44                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.437402                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   501.375065                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.009429                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3785.882717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004191                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4015.191196                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           33                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           17                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           16                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           33                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            17                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           16                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.006941                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   786.275593                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           3329                      
system.ruby.latency_hist_seqr            |        3329    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             3329                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           33                      
system.ruby.miss_latency_hist_seqr       |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           33                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2015.191196                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1786.144634                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2786.013676                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3015.191196                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             1176                      
system.ruby.network.msg_byte.Response_Control          408                      
system.ruby.network.msg_byte.Response_Data         5880                      
system.ruby.network.msg_byte.Writeback_Control           48                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control             147                      
system.ruby.network.msg_count.Response_Control           51                      
system.ruby.network.msg_count.Response_Data          147                      
system.ruby.network.msg_count.Writeback_Control            6                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0          264                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          112                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         1320                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0           33                      
system.ruby.network.routers0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.msg_count.Response_Control::2           14                      
system.ruby.network.routers0.msg_count.Response_Data::1           33                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized    53.332897                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3285.948196                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.004976                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1515.191196                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    79.694866                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         1320                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           33                      
system.ruby.network.routers0.throttle1.link_utilization    26.970927                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          264                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          112                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           33                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           14                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          392                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          112                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           49                      
system.ruby.network.routers1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.msg_count.Response_Control::2           14                      
system.ruby.network.routers1.msg_count.Response_Data::1           49                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized    98.104374                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3515.191196                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1286.210114                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   100.936354                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          264                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          112                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           33                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           14                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           16                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization    95.272394                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          128                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         1320                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           16                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           33                      
system.ruby.network.routers2.msg_bytes.Control::0          128                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.msg_count.Control::0           16                      
system.ruby.network.routers2.msg_count.Response_Data::1           16                      
system.ruby.network.routers2.percent_links_utilized   455.110660                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   153.143007                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          128                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           16                      
system.ruby.network.routers2.throttle1.link_utilization   757.078313                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers3.percent_links_utilized     1.571503                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     1.100052                      
system.ruby.network.routers3.throttle1.link_utilization     2.042954                      
system.ruby.network.routers4.percent_links_utilized   410.182032                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   683.427187                      
system.ruby.network.routers4.throttle1.link_utilization   136.936878                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          392                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          112                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         1960                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0           49                      
system.ruby.network.routers9.msg_count.Response_Control::1            3                      
system.ruby.network.routers9.msg_count.Response_Control::2           14                      
system.ruby.network.routers9.msg_count.Response_Data::1           49                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized   113.144607                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2286.079155                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.004715                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2515.191196                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.002095                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    79.694866                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           24                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         1320                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            3                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           33                      
system.ruby.network.routers9.throttle1.link_utilization   100.936354                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          264                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          112                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0           16                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           33                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           14                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            2                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization   153.143007                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          128                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           16                      
system.ruby.network.routers9.throttle3.link_utilization     1.100052                      
system.ruby.network.routers9.throttle4.link_utilization   683.427187                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples         3314                      
system.ruby.outstanding_req_hist_seqr::mean     1.693120                      
system.ruby.outstanding_req_hist_seqr::gmean     1.487842                      
system.ruby.outstanding_req_hist_seqr::stdev     0.976776                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |        1831     55.25%     55.25% |         955     28.82%     84.07% |         342     10.32%     94.39% |         111      3.35%     97.74% |          53      1.60%     99.34% |          19      0.57%     99.91% |           3      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         3314                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         2111                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          216                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         1844                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          311                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         2111                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1800                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            2291                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             170                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          199                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              3688                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             2167                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          216                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                781                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           448                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           14                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         5056                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         3268                       # Number of instructions committed
system.switch_cpus.commit.committedOps           6504                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         3037                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.141587                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.931538                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         1561     51.40%     51.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          291      9.58%     60.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          188      6.19%     67.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          283      9.32%     76.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           89      2.93%     79.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           72      2.37%     81.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           47      1.55%     83.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           58      1.91%     85.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          448     14.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         3037                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 32                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           82                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              6483                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   994                       # Number of loads committed
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            6      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         4911     75.51%     75.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            7      0.11%     75.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           30      0.46%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            4      0.06%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          984     15.13%     91.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          536      8.24%     99.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           10      0.15%     99.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           16      0.25%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         6504                       # Class of committed instruction
system.switch_cpus.commit.refs                   1546                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                3268                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  6504                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.168299                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.168299                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           783                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          15212                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              650                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              1808                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            217                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           360                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                1290                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     2                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 719                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                2291                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              1650                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  3300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            12                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   8389                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             434                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.600052                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          481                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.197224                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         3818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.580147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.385229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              882     23.10%     23.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              261      6.84%     29.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              232      6.08%     36.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              257      6.73%     42.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              146      3.82%     46.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              138      3.61%     50.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              152      3.98%     54.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              195      5.11%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             1555     40.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         3818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                61                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               52                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts          275                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             1003                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.379256                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 1995                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                713                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             602                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          1666                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           64                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          983                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        11445                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          1282                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          644                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          9084                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            217                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             3                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           73                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          689                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          428                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          255                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           20                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              9596                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  8967                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.650167                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              6239                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.348612                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   9070                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            12805                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            7296                       # number of integer regfile writes
system.switch_cpus.ipc                       0.855946                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.855946                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           81      0.83%      0.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          7434     76.39%     77.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            7      0.07%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            33      0.34%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           12      0.12%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         1353     13.90%     91.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          719      7.39%     99.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           48      0.49%     99.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           45      0.46%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           9732                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             110                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          219                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           88                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          216                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 235                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024147                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             195     82.98%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     82.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             22      9.36%     92.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            15      6.38%     98.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            2      0.85%     99.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           9776                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        23419                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         8879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        16220                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              11417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              9732                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           28                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         4990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          125                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         6810                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         3818                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.548979                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.839306                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         1761     46.12%     46.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          193      5.06%     51.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          222      5.81%     56.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          213      5.58%     62.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          252      6.60%     69.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          359      9.40%     78.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          293      7.67%     86.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          305      7.99%     94.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          220      5.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         3818                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.548979                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                1650                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          100                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           69                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         1666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            4357                       # number of misc regfile reads
system.switch_cpus.numCycles                     3818                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             667                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          6969                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             44                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              824                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents             46                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents            16                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         33635                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          14000                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        14394                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              1985                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            217                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles           110                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             7478                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          124                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        20576                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           15                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               224                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                14149                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               23795                       # The number of ROB writes
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON      3818000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1543040                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       336834                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      279125135                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1543040                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    244137536                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       121012                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19411181                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        48220                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        51235                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36358708                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        17241                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2716826                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 174474594028                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  63539679413305                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  8901157936092                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 404148768989                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  88222629649                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      73107683342064                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 63539679413305                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 404148768989                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 63943828182294                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    402304872                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     25144054                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 5052000261917                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  31695128339                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     5084122839183                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 174876898900                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     25144054                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 63539679413305                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 13953158198009                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 404148768989                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 119917757988                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     78191806181247                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      3818000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                512                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  16                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    134101624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134101624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    134101624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134101624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  34                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          16                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        16                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       192999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  552999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12062.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34562.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        6                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 37.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    16                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.571429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.543933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    96.758905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-95            6     85.71%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            1     14.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       268.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       3581000                       # Total gap between requests
system.mem_ctrls.avgGap                     223812.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 134101623.886851772666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       552999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     34562.44                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    37.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         12144.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          4435.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               25410                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     335364.950000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     28762.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       483956.350000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        126.756509                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       308000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      3330000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         18217.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          5913.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               55902                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77839.200000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     365117.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      3027.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       526017.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        137.772944                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3638000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      700614000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50778800000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                50779966000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              190859425                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                348248717                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                                9229777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24097940                       # Number of instructions simulated
sim_ops                                      43989619                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                     1166000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              48                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        20865                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           48                      
system.ruby.DMA_Controller.Data          |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          20865                      
system.ruby.DMA_Controller.READY.ReadRequest |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        20865                      
system.ruby.DMA_Controller.READY.WriteRequest |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           48                      
system.ruby.DMA_Controller.ReadRequest   |       20865    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        20865                      
system.ruby.DMA_Controller.WriteRequest  |          48    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           48                      
system.ruby.Directory_Controller.DMA_READ        20865      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2240      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20816      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           48      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2240      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20816      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           48      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2240      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           97      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23056      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          466                      
system.ruby.IFETCH.hit_latency_hist_seqr |         466    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          466                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          472                      
system.ruby.IFETCH.latency_hist_seqr     |         472    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          472                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            6                      
system.ruby.IFETCH.miss_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            6                      
system.ruby.L1Cache_Controller.Ack       |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           24                      
system.ruby.L1Cache_Controller.Ack_all   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           29                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1027    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1027                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1366     98.27%     98.27% |          24      1.73%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1390                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           25                      
system.ruby.L1Cache_Controller.E.Load    |       17358    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        17358                      
system.ruby.L1Cache_Controller.E.Store   |          58    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           58                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.I.Load    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           24                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         150     86.21%     86.21% |          24     13.79%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          174                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           24                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1027    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1027                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1216    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1216                      
system.ruby.L1Cache_Controller.Ifetch    |       48452    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        48452                      
system.ruby.L1Cache_Controller.Inv       |          49     67.12%     67.12% |          24     32.88%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           73                      
system.ruby.L1Cache_Controller.L1_Replacement |         207    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          207                      
system.ruby.L1Cache_Controller.Load      |       46879    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        46879                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           24                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           24                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           16                      
system.ruby.L1Cache_Controller.M.Load    |       28427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        28427                      
system.ruby.L1Cache_Controller.M.Store   |       18039    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        18039                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           41                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1195    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1195                      
system.ruby.L1Cache_Controller.NP.Load   |        1048    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1048                      
system.ruby.L1Cache_Controller.NP.Store  |         150     96.77%     96.77% |           5      3.23%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          155                      
system.ruby.L1Cache_Controller.S.Ifetch  |       47242    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        47242                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          24    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           24                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         166    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          166                      
system.ruby.L1Cache_Controller.S.Load    |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           22                      
system.ruby.L1Cache_Controller.S.Store   |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           29                      
system.ruby.L1Cache_Controller.SM.Ack    |          24    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           24                      
system.ruby.L1Cache_Controller.SM.Ack_all |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           29                      
system.ruby.L1Cache_Controller.Store     |       18276     99.87%     99.87% |          24      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        18300                      
system.ruby.L1Cache_Controller.WB_Ack    |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           41                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1230      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          140      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1079      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1021      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1072      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            174      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1195      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             41      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           41      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1191      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           24      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2240      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1021      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          140      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1079      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          101      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           29      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           39      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             24      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             73      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          301                      
system.ruby.LD.hit_latency_hist_seqr     |         301    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          301                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          311                      
system.ruby.LD.latency_hist_seqr         |         311    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           311                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           10                      
system.ruby.LD.miss_latency_hist_seqr    |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           10                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            6                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            6                      
system.ruby.RMW_Read.latency_hist_seqr   |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            6                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          172                      
system.ruby.ST.hit_latency_hist_seqr     |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          172                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          172                      
system.ruby.ST.latency_hist_seqr         |         172    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           172                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     54                       # delay histogram for all message
system.ruby.delayHist                    |          54    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       54                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            27                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              27                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            27                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              27                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          945                      
system.ruby.hit_latency_hist_seqr        |         945    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          945                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          489                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          479                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           10                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          472                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          466                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            6                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.412092                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.014580                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3705.402911                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.008576                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           16                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            6                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           10                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           16                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             6                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           10                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.009863                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   704.116463                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            961                      
system.ruby.latency_hist_seqr            |         961    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              961                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           16                      
system.ruby.miss_latency_hist_seqr       |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           16                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1704.545279                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2704.974095                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              624                      
system.ruby.network.msg_byte.Response_Control          264                      
system.ruby.network.msg_byte.Response_Data         3120                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_count.Control              78                      
system.ruby.network.msg_count.Response_Control           33                      
system.ruby.network.msg_count.Response_Data           78                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.routers0.msg_bytes.Control::0          128                      
system.ruby.network.routers0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_count.Control::0           16                      
system.ruby.network.routers0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.msg_count.Response_Control::2           10                      
system.ruby.network.routers0.msg_count.Response_Data::1           16                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.percent_links_utilized   175.793310                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3205.188503                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   262.692967                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           16                      
system.ruby.network.routers0.throttle1.link_utilization    88.893654                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          128                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           16                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           10                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0          208                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         1040                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_count.Control::0           26                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2           10                      
system.ruby.network.routers1.msg_count.Response_Data::1           26                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.percent_links_utilized   323.038165                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1204.330871                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   332.161235                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          128                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           16                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           10                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           10                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle1.link_utilization   313.915094                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           80                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           10                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           16                      
system.ruby.network.routers2.msg_bytes.Control::0           80                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers2.msg_count.Control::0           10                      
system.ruby.network.routers2.msg_count.Response_Data::1           10                      
system.ruby.network.routers2.percent_links_utilized  1490.876930                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   501.672384                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           80                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           10                      
system.ruby.network.routers2.throttle1.link_utilization  2480.081475                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1           10                      
system.ruby.network.routers3.percent_links_utilized     5.145798                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     3.602058                      
system.ruby.network.routers3.throttle1.link_utilization     6.689537                      
system.ruby.network.routers4.percent_links_utilized  1343.117496                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  2237.843053                      
system.ruby.network.routers4.throttle1.link_utilization   448.391938                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          208                      
system.ruby.network.routers9.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers9.msg_bytes.Response_Data::1         1040                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.msg_count.Control::0           26                      
system.ruby.network.routers9.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.msg_count.Response_Control::2           10                      
system.ruby.network.routers9.msg_count.Response_Data::1           26                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.percent_links_utilized   370.885744                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2204.759687                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.007290                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.004288                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   262.692967                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          640                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            1                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           16                      
system.ruby.network.routers9.throttle1.link_utilization   332.161235                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          128                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           80                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          400                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           16                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           10                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           10                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.throttle2.link_utilization   501.672384                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0           80                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           10                      
system.ruby.network.routers9.throttle3.link_utilization     3.602058                      
system.ruby.network.routers9.throttle4.link_utilization  2237.843053                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples          960                      
system.ruby.outstanding_req_hist_seqr::mean     2.322917                      
system.ruby.outstanding_req_hist_seqr::gmean     1.782225                      
system.ruby.outstanding_req_hist_seqr::stdev     2.081222                      
system.ruby.outstanding_req_hist_seqr    |         477     49.69%     49.69% |         338     35.21%     84.90% |          75      7.81%     92.71% |          29      3.02%     95.73% |          22      2.29%     98.02% |          17      1.77%     99.79% |           2      0.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          960                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          577                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           55                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          504                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           66                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          577                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          511                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             630                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              36                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              1238                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              761                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           55                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                261                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           169                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1438                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         1120                       # Number of instructions committed
system.switch_cpus.commit.committedOps           2158                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          947                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.278775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.134140                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          516     54.49%     54.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           68      7.18%     61.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           50      5.28%     66.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           55      5.81%     72.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           28      2.96%     75.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           26      2.75%     78.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           14      1.48%     79.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           21      2.22%     82.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          169     17.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          947                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  4                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              2156                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   299                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            1      0.05%      0.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1683     77.99%     78.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            3      0.14%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     78.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          298     13.81%     91.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          170      7.88%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            1      0.05%     99.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            2      0.09%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         2158                       # Class of committed instruction
system.switch_cpus.commit.refs                    471                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                1120                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  2158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.041071                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.041071                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           307                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           4534                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              165                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               538                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             55                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           101                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 369                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 244                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 630                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               472                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  1030                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   2634                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             110                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.540309                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           81                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          102                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.259005                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         1166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.373070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.467162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              337     28.90%     28.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               50      4.29%     33.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               67      5.75%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               53      4.55%     43.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               57      4.89%     48.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               50      4.29%     52.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               44      3.77%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               50      4.29%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              458     39.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         1166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               10                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts           76                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              328                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.515437                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  613                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                244                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             190                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           446                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            8                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          322                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         3595                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           369                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          160                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2933                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              4                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             55                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             5                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           24                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          147                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          153                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            1                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              3149                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2894                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.645602                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              2033                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.481990                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2919                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             4106                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            2308                       # number of integer regfile writes
system.switch_cpus.ipc                       0.960549                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.960549                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           27      0.87%      0.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          2410     77.94%     78.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            3      0.10%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     78.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            1      0.03%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     78.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            2      0.06%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          382     12.35%     91.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          255      8.25%     99.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            6      0.19%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           3092                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              18                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           36                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           15                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           42                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  72                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023286                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              69     95.83%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     95.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              2      2.78%     98.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             1      1.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           3119                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         7434                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         4991                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               3591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              3092                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           47                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         1832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         1166                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.651801                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.840334                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          514     44.08%     44.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           59      5.06%     49.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           64      5.49%     54.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           82      7.03%     61.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           74      6.35%     68.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           95      8.15%     76.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          117     10.03%     86.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          102      8.75%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           59      5.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         1166                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.651801                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 472                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           15                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            8                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1377                       # number of misc regfile reads
system.switch_cpus.numCycles                     1166                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             288                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          2379                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              4                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              210                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            16                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          9990                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           4244                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         4367                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               589                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             55                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            24                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1994                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           22                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         6216                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                84                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 4374                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                7412                       # The number of ROB writes
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON      1166000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       666144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1558144                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       339402                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      279142807                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1558144                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    244152640                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1536                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache           96                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       122269                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19412438                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20817                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        48692                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        51580                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36359525                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           48                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           24                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        17413                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2716998                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 571307032590                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  208057029159520                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  29146330188679                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 1336315608919                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 291082332762                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      239402064322470                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 208057029159520                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 1336315608919                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 209393344768439                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   1317324185                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache     82332762                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 16542484562607                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 104861921098                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     16648746140652                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 572624356775                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache     82332762                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 208057029159520                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 45688814751286                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 1336315608919                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 395944253859                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     256050810463122                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      1166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                320                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  10                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    274442539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274442539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    274442539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            274442539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045499                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  20                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          10                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        10                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        89998                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  314998                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8999.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31499.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        7                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       548.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    274.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1358000                       # Total gap between requests
system.mem_ctrls.avgGap                     135800.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 274442538.593482017517                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       314998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     31499.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    70.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        15246.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     112613.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       133931.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        114.864065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1166000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               35574                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     112613.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       151223.300000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        129.694082                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1166000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      701780000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50779966000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                50791190000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               35959783                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                 65637945                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.67                       # Real time elapsed on the host
host_tick_rate                               16742493                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24104505                       # Number of instructions simulated
sim_ops                                      44002119                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000011                       # Number of seconds simulated
sim_ticks                                    11224000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles            2124                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  4516                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              49                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        21042                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           49                      
system.ruby.DMA_Controller.Data          |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          21042                      
system.ruby.DMA_Controller.READY.ReadRequest |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        21042                      
system.ruby.DMA_Controller.READY.WriteRequest |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           49                      
system.ruby.DMA_Controller.ReadRequest   |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        21042                      
system.ruby.DMA_Controller.WriteRequest  |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           49                      
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2282      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2282      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2282      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23275      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples         2641                      
system.ruby.IFETCH.hit_latency_hist_seqr |        2641    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total         2641                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples         2673                      
system.ruby.IFETCH.latency_hist_seqr     |        2673    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total         2673                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples           32                      
system.ruby.IFETCH.miss_latency_hist_seqr |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total           32                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           30                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1043    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1043                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1402     98.25%     98.25% |          25      1.75%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1427                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           25                      
system.ruby.L1Cache_Controller.E.Load    |       18277    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        18277                      
system.ruby.L1Cache_Controller.E.Store   |          59    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           59                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.Load    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           25                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         154     86.03%     86.03% |          25     13.97%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          179                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1043    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1043                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1248    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1248                      
system.ruby.L1Cache_Controller.Ifetch    |       51125    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        51125                      
system.ruby.L1Cache_Controller.Inv       |          49     66.22%     66.22% |          25     33.78%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           74                      
system.ruby.L1Cache_Controller.L1_Replacement |         217    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          217                      
system.ruby.L1Cache_Controller.Load      |       48869    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        48869                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           16                      
system.ruby.L1Cache_Controller.M.Load    |       29479    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        29479                      
system.ruby.L1Cache_Controller.M.Store   |       19046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        19046                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           41                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1227    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1227                      
system.ruby.L1Cache_Controller.NP.Load   |        1065    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1065                      
system.ruby.L1Cache_Controller.NP.Store  |         154     96.25%     96.25% |           6      3.75%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          160                      
system.ruby.L1Cache_Controller.S.Ifetch  |       49883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        49883                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         176    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          176                      
system.ruby.L1Cache_Controller.S.Load    |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           23                      
system.ruby.L1Cache_Controller.S.Store   |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           30                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           30                      
system.ruby.L1Cache_Controller.Store     |       19289     99.87%     99.87% |          25      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        19314                      
system.ruby.L1Cache_Controller.WB_Ack    |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           41                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1252      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          144      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1101      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1037      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1090      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            179      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1227      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             41      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           30      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           41      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1212      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2282      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1038      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          144      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1101      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          111      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           30      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           40      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             74      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples         1972                      
system.ruby.LD.hit_latency_hist_seqr     |        1972    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total         1972                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples         1989                      
system.ruby.LD.latency_hist_seqr         |        1989    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total          1989                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples           17                      
system.ruby.LD.miss_latency_hist_seqr    |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total           17                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples           37                      
system.ruby.RMW_Read.hit_latency_hist_seqr |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total           37                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples           37                      
system.ruby.RMW_Read.latency_hist_seqr   |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total           37                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          971                      
system.ruby.ST.hit_latency_hist_seqr     |         971    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          971                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          977                      
system.ruby.ST.latency_hist_seqr         |         977    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           977                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples            6                      
system.ruby.ST.miss_latency_hist_seqr    |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total            6                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                    181                       # delay histogram for all message
system.ruby.delayHist::mean                  0.022099                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.297318                       # delay histogram for all message
system.ruby.delayHist                    |         180     99.45%     99.45% |           0      0.00%     99.45% |           0      0.00%     99.45% |           0      0.00%     99.45% |           1      0.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                      181                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          79    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            99                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.040404                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.402015                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          98     98.99%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           0      0.00%     98.99% |           1      1.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              99                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples             3                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total               3                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.009800                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4803.634996                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009800                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.009823                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples         5621                      
system.ruby.hit_latency_hist_seqr        |        5621    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total         5621                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses         3003                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits         2980                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses           23                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses         2673                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits         2641                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses           32                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles            77                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.253118                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.200463                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.004900                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3718.749981                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.000980                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_buf_msgs     0.000267                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.003787                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.002495                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses           56                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits           11                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses           45                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses           54                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits            11                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses           43                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.002806                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   712.067871                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001916                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3533.611009                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001025                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples           5676                      
system.ruby.latency_hist_seqr            |        5676    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total             5676                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples           55                      
system.ruby.miss_latency_hist_seqr       |          55    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total           55                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000980                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.001871                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.002361                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1712.067871                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.009800                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  2009.354953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.007929                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2718.749981                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.002495                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.001916                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2533.611009                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001025                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.009800                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3803.634996                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.007929                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control             2352                      
system.ruby.network.msg_byte.Request_Control           72                      
system.ruby.network.msg_byte.Response_Control          600                      
system.ruby.network.msg_byte.Response_Data        32880                      
system.ruby.network.msg_byte.Writeback_Control         4296                      
system.ruby.network.msg_count.Control             294                      
system.ruby.network.msg_count.Request_Control            9                      
system.ruby.network.msg_count.Response_Control           75                      
system.ruby.network.msg_count.Response_Data          822                      
system.ruby.network.msg_count.Writeback_Control          537                      
system.ruby.network.routers0.msg_bytes.Control::0          440                      
system.ruby.network.routers0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.msg_bytes.Response_Control::2          176                      
system.ruby.network.routers0.msg_bytes.Response_Data::1         2160                      
system.ruby.network.routers0.msg_count.Control::0           55                      
system.ruby.network.routers0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.msg_count.Response_Control::2           22                      
system.ruby.network.routers0.msg_count.Response_Data::1           54                      
system.ruby.network.routers0.percent_links_utilized    18.651996                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3218.749981                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.000980                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization    27.886671                      
system.ruby.network.routers0.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1         2120                      
system.ruby.network.routers0.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1           53                      
system.ruby.network.routers0.throttle1.link_utilization     9.417320                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0          440                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2          176                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0           55                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2           22                      
system.ruby.network.routers0.throttle1.msg_count.Response_Data::1            1                      
system.ruby.network.routers1.msg_bytes.Control::0          784                      
system.ruby.network.routers1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.msg_bytes.Response_Control::2          184                      
system.ruby.network.routers1.msg_bytes.Response_Data::1         3800                      
system.ruby.network.routers1.msg_count.Control::0           98                      
system.ruby.network.routers1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.msg_count.Response_Control::2           23                      
system.ruby.network.routers1.msg_count.Response_Data::1           95                      
system.ruby.network.routers1.percent_links_utilized    34.226880                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.002495                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001916                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time  3033.611009                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001025                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.001871                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.002361                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1212.067871                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization    35.161262                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0          448                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2          184                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1         1720                      
system.ruby.network.routers1.throttle0.msg_count.Control::0           56                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2           23                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1           43                      
system.ruby.network.routers1.throttle1.link_utilization    33.292498                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0          336                      
system.ruby.network.routers1.throttle1.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1         2080                      
system.ruby.network.routers1.throttle1.msg_count.Control::0           42                      
system.ruby.network.routers1.throttle1.msg_count.Request_Control::2            3                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1           52                      
system.ruby.network.routers2.msg_bytes.Control::0          336                      
system.ruby.network.routers2.msg_bytes.Response_Data::1         8760                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers2.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.msg_count.Control::0           42                      
system.ruby.network.routers2.msg_count.Response_Data::1          219                      
system.ruby.network.routers2.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers2.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers2.percent_links_utilized   156.344663                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.009800                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  4303.634996                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.009800                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization    52.606023                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0          336                      
system.ruby.network.routers2.throttle0.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers2.throttle0.msg_count.Control::0           42                      
system.ruby.network.routers2.throttle0.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers2.throttle1.link_utilization   260.083304                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1         8760                      
system.ruby.network.routers2.throttle1.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1          219                      
system.ruby.network.routers2.throttle1.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers3.msg_bytes.Control::0            8                      
system.ruby.network.routers3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers3.msg_count.Control::0            1                      
system.ruby.network.routers3.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     0.556842                      
system.ruby.network.routers3.port_buffers01.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers04.avg_stall_time  1509.354953                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.389790                      
system.ruby.network.routers3.throttle0.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers3.throttle0.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers3.throttle0.msg_count.Request_Control::2            2                      
system.ruby.network.routers3.throttle0.msg_count.Response_Data::1            1                      
system.ruby.network.routers3.throttle1.link_utilization     0.723895                      
system.ruby.network.routers3.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::1            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers3.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers3.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::1            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers3.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers4.msg_bytes.Response_Data::1         7080                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers4.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers4.msg_count.Response_Data::1          177                      
system.ruby.network.routers4.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers4.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers4.percent_links_utilized   140.714095                      
system.ruby.network.routers4.port_buffers01.avg_buf_msgs     0.007929                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_buf_msgs     0.007929                       # Average number of messages in buffer
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization   234.450731                      
system.ruby.network.routers4.throttle0.msg_bytes.Response_Data::1         7080                      
system.ruby.network.routers4.throttle0.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers4.throttle0.msg_count.Response_Data::1          177                      
system.ruby.network.routers4.throttle0.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers4.throttle1.link_utilization    46.977459                      
system.ruby.network.routers4.throttle1.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers4.throttle1.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0          784                      
system.ruby.network.routers9.msg_bytes.Request_Control::2           24                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.msg_bytes.Response_Control::2          184                      
system.ruby.network.routers9.msg_bytes.Response_Data::1        10960                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers9.msg_count.Control::0           98                      
system.ruby.network.routers9.msg_count.Request_Control::2            3                      
system.ruby.network.routers9.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.msg_count.Response_Control::2           23                      
system.ruby.network.routers9.msg_count.Response_Data::1          274                      
system.ruby.network.routers9.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers9.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers9.percent_links_utilized    38.943831                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.002450                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2218.749981                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.002495                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001916                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time  2033.611009                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001025                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.009800                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  3303.634996                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_buf_msgs     0.007929                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization    27.886671                      
system.ruby.network.routers9.throttle0.msg_bytes.Request_Control::2            8                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1         2120                      
system.ruby.network.routers9.throttle0.msg_count.Request_Control::2            1                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1           53                      
system.ruby.network.routers9.throttle1.link_utilization    35.161262                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0          448                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2          184                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1         1720                      
system.ruby.network.routers9.throttle1.msg_count.Control::0           56                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2           23                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1           43                      
system.ruby.network.routers9.throttle2.link_utilization    52.606023                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0          336                      
system.ruby.network.routers9.throttle2.msg_bytes.Writeback_Control::0         1424                      
system.ruby.network.routers9.throttle2.msg_count.Control::0           42                      
system.ruby.network.routers9.throttle2.msg_count.Writeback_Control::0          178                      
system.ruby.network.routers9.throttle3.link_utilization     0.389790                      
system.ruby.network.routers9.throttle3.msg_bytes.Request_Control::2           16                      
system.ruby.network.routers9.throttle3.msg_bytes.Response_Data::1           40                      
system.ruby.network.routers9.throttle3.msg_count.Request_Control::2            2                      
system.ruby.network.routers9.throttle3.msg_count.Response_Data::1            1                      
system.ruby.network.routers9.throttle4.link_utilization   234.450731                      
system.ruby.network.routers9.throttle4.msg_bytes.Response_Data::1         7080                      
system.ruby.network.routers9.throttle4.msg_bytes.Writeback_Control::1            8                      
system.ruby.network.routers9.throttle4.msg_count.Response_Data::1          177                      
system.ruby.network.routers9.throttle4.msg_count.Writeback_Control::1            1                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples         5672                      
system.ruby.outstanding_req_hist_seqr::mean     1.805183                      
system.ruby.outstanding_req_hist_seqr::gmean     1.529876                      
system.ruby.outstanding_req_hist_seqr::stdev     1.329887                      
system.ruby.outstanding_req_hist_seqr    |        3089     54.46%     54.46% |        2207     38.91%     93.37% |         251      4.43%     97.80% |          79      1.39%     99.19% |          15      0.26%     99.45% |          25      0.44%     99.89% |           6      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total         5672                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_buf_msgs     0.007974                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_buf_msgs     0.047577                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_buf_msgs     0.007929                       # Average number of messages in buffer
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups         2956                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          290                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted         2897                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits          355                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups         2956                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         2601                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups            3550                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             244                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          261                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads              7351                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes             4285                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          290                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches               1529                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events           924                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            9                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         7000                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts         6565                       # Number of instructions committed
system.switch_cpus.commit.committedOps          12500                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples         5324                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.347859                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.087544                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0         2698     50.68%     50.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1          472      8.87%     59.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2          285      5.35%     64.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3          398      7.48%     72.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4          178      3.34%     75.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5          166      3.12%     78.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           91      1.71%     80.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7          112      2.10%     82.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8          924     17.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total         5324                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 67                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          135                       # Number of function calls committed.
system.switch_cpus.commit.int_insts             12440                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                  1777                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            5      0.04%      0.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         9689     77.51%     77.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           14      0.11%     77.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            7      0.06%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           32      0.26%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead         1768     14.14%     92.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          964      7.71%     99.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.07%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           12      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total        12500                       # Class of committed instruction
system.switch_cpus.commit.refs                   2753                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                6565                       # Number of Instructions Simulated
system.switch_cpus.committedOps                 12500                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.053770                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.053770                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles          1241                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts          24760                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles             1341                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles              3064                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            292                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles           462                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                2303                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     1                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1181                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                3550                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines              2675                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                  5298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             8                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                  14411                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles             584                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.513154                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          810                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          599                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.083117                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples         6400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.327813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.416045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0             1763     27.55%     27.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              305      4.77%     32.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              441      6.89%     39.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3              355      5.55%     44.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              284      4.44%     49.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5              276      4.31%     53.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              271      4.23%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7              336      5.25%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8             2369     37.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total         6400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads               106                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               90                       # number of floating regfile writes
system.switch_cpus.idleCycles                     518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          380                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches             1843                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.338248                       # Inst execution rate
system.switch_cpus.iew.exec_refs                 3484                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1181                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             858                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts          2774                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1573                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts        19562                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts          2303                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          841                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts         16176                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            292                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             7                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          138                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          985                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          592                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers             17840                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                 15940                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.639518                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers             11409                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.304134                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                  16138                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads            22754                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes           12944                       # number of integer regfile writes
system.switch_cpus.ipc                       0.948974                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.948974                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           94      0.55%      0.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu         13134     77.16%     77.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           17      0.10%     77.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             3      0.02%     77.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            8      0.05%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            2      0.01%     77.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           33      0.19%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     78.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead         2406     14.14%     92.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1224      7.19%     99.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           60      0.35%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           40      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total          17021                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             153                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          306                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          109                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          367                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.028142                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             451     94.15%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     94.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             18      3.76%     97.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            10      2.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses          17253                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads        40856                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses        15831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes        26198                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded              19550                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued             17021                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         7000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          245                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined         9603                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples         6400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.659531                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.919751                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0         2966     46.34%     46.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          278      4.34%     50.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2          321      5.02%     55.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3          322      5.03%     60.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          392      6.12%     66.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          516      8.06%     74.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          631      9.86%     84.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7          591      9.23%     94.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          383      5.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total         6400                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.460393                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                2675                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           60                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           59                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads         2774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            7797                       # number of misc regfile reads
system.switch_cpus.numCycles                     6918                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.quiesceCycles                 4306                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.rename.BlockCycles            1035                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps         13652                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             26                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles             1596                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            21                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups         55181                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts          23014                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands        24149                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles              3259                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            292                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            67                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            10426                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          231                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups        33413                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          151                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            8                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               236                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                23900                       # The number of ROB reads
system.switch_cpus.rob.rob_writes               40151                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::mean      4307000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::min_value      4307000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::max_value      4307000                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus.pwrStateResidencyTicks::ON      6917000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::CLK_GATED      4307000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1643712                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       355055                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      279249660                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1643712                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    244238208                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       129357                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19419562                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        51366                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        53743                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36364538                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        18389                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2717976                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath  59851746258                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  21613907341411                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  3027852904490                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 146446186743                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data  31633553100                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      24879691732003                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 21613907341411                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 146446186743                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 21760353528154                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath    139700641                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache      8909480                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 1718508285816                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data  11525035638                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     1730181931575                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath  59991446900                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache      8909480                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 21613907341411                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 4746361190306                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 146446186743                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data  43158588738                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     26609873663578                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     11224000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0         7008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               7008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0           32                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              32                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0          219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    624376336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             624376336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0      2851033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2851033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    627227370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            627227370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples       212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001194902500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 303                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                       219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9601750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14349250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45505.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68005.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      185                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      16                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate              1600.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   219                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           34                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.294118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.452861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   437.052908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           11     32.35%     32.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7     20.59%     52.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            2      5.88%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      2.94%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      2.94%     64.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      2.94%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11     32.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           34                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           8737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean          8737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  13504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    7008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   32                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1203.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       102.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    624.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      10308000                       # Total gap between requests
system.mem_ctrls.avgGap                      46854.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0         6752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0          576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 601568068.424803972244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 51318602.993585176766                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0          219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     14349250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0   6180253000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     65521.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0 6180253000.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    94.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         54651.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         31046.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        899514.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        3982.000000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     835606.100000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     214646.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2272964.100000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        202.509275                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2408000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      8276000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                30362                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         19219.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        172788.000000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              67694                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     233517.600000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     995714.650000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     76159.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1595455.250000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        142.146761                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       749500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      9934500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      713004000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50791190000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                50791300000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              202564797                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                369600106                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.12                       # Real time elapsed on the host
host_tick_rate                                 923845                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24104548                       # Number of instructions simulated
sim_ops                                      44002215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      110000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              49                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        21042                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           49                      
system.ruby.DMA_Controller.Data          |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          21042                      
system.ruby.DMA_Controller.READY.ReadRequest |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        21042                      
system.ruby.DMA_Controller.READY.WriteRequest |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           49                      
system.ruby.DMA_Controller.ReadRequest   |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        21042                      
system.ruby.DMA_Controller.WriteRequest  |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           49                      
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2284      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2284      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2284      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23277      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples           27                      
system.ruby.IFETCH.hit_latency_hist_seqr |          27    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total           27                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples           28                      
system.ruby.IFETCH.latency_hist_seqr     |          28    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total           28                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev          nan                      
system.ruby.IFETCH.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            1                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           30                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1044    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1044                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1403     98.25%     98.25% |          25      1.75%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1428                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           25                      
system.ruby.L1Cache_Controller.E.Load    |       18281    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        18281                      
system.ruby.L1Cache_Controller.E.Store   |          59    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           59                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.Load    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           25                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         154     86.03%     86.03% |          25     13.97%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          179                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1044    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1044                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1249    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1249                      
system.ruby.L1Cache_Controller.Ifetch    |       51153    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        51153                      
system.ruby.L1Cache_Controller.Inv       |          49     66.22%     66.22% |          25     33.78%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           74                      
system.ruby.L1Cache_Controller.L1_Replacement |         217    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          217                      
system.ruby.L1Cache_Controller.Load      |       48884    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        48884                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           16                      
system.ruby.L1Cache_Controller.M.Load    |       29490    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        29490                      
system.ruby.L1Cache_Controller.M.Store   |       19055    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        19055                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           41                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1228                      
system.ruby.L1Cache_Controller.NP.Load   |        1065    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1065                      
system.ruby.L1Cache_Controller.NP.Store  |         154     96.25%     96.25% |           6      3.75%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          160                      
system.ruby.L1Cache_Controller.S.Ifetch  |       49910    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        49910                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         176    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          176                      
system.ruby.L1Cache_Controller.S.Load    |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           23                      
system.ruby.L1Cache_Controller.S.Store   |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           30                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           30                      
system.ruby.L1Cache_Controller.Store     |       19298     99.87%     99.87% |          25      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        19323                      
system.ruby.L1Cache_Controller.WB_Ack    |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           41                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1253      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          144      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1102      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1038      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1090      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            179      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1228      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             41      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           30      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           15      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           41      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1213      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2284      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1038      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          144      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1102      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          111      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           30      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           40      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             74      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples           15                      
system.ruby.LD.hit_latency_hist_seqr     |          15    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total           15                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples           16                      
system.ruby.LD.latency_hist_seqr         |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total            16                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            1                      
system.ruby.LD.miss_latency_hist_seqr::stdev          nan                      
system.ruby.LD.miss_latency_hist_seqr    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            1                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples            9                      
system.ruby.ST.hit_latency_hist_seqr     |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total            9                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples            9                      
system.ruby.ST.latency_hist_seqr         |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total             9                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                      6                       # delay histogram for all message
system.ruby.delayHist                    |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                        6                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples             2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total               2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples             4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total               4                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples           51                      
system.ruby.hit_latency_hist_seqr        |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total           51                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses           24                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits           24                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses           28                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits           27                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            1                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.236380                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.013636                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            1                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            1                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            1                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             0                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            1                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples             53                      
system.ruby.latency_hist_seqr            |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total               53                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            2                      
system.ruby.miss_latency_hist_seqr       |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            2                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control               72                      
system.ruby.network.msg_byte.Response_Control           24                      
system.ruby.network.msg_byte.Response_Data          480                      
system.ruby.network.msg_count.Control               9                      
system.ruby.network.msg_count.Response_Control            3                      
system.ruby.network.msg_count.Response_Data           12                      
system.ruby.network.routers0.msg_bytes.Control::0            8                      
system.ruby.network.routers0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers0.msg_count.Control::0            1                      
system.ruby.network.routers0.msg_count.Response_Control::2            1                      
system.ruby.network.routers0.msg_count.Response_Data::1            2                      
system.ruby.network.routers0.percent_links_utilized  1904.545455                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization  2847.727273                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            2                      
system.ruby.network.routers0.throttle1.link_utilization   961.363636                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_bytes.Control::0           24                      
system.ruby.network.routers1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers1.msg_count.Control::0            3                      
system.ruby.network.routers1.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.msg_count.Response_Data::1            4                      
system.ruby.network.routers1.percent_links_utilized  3495.113636                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization  3590.454545                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            1                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            2                      
system.ruby.network.routers1.throttle1.link_utilization  3399.772727                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers2.msg_bytes.Control::0           16                      
system.ruby.network.routers2.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers2.msg_count.Control::0            2                      
system.ruby.network.routers2.msg_count.Response_Data::1            2                      
system.ruby.network.routers2.percent_links_utilized 15954.204545                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization  5368.181818                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           16                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            2                      
system.ruby.network.routers2.throttle1.link_utilization 26540.227273                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers3.percent_links_utilized    56.818182                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization    39.772727                      
system.ruby.network.routers3.throttle1.link_utilization    73.863636                      
system.ruby.network.routers4.percent_links_utilized 14357.954545                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization 23922.500000                      
system.ruby.network.routers4.throttle1.link_utilization  4793.409091                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0           24                      
system.ruby.network.routers9.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.msg_bytes.Response_Data::1          160                      
system.ruby.network.routers9.msg_count.Control::0            3                      
system.ruby.network.routers9.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.msg_count.Response_Data::1            4                      
system.ruby.network.routers9.percent_links_utilized  3974.292929                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.004545                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.009091                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization  2847.727273                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1            2                      
system.ruby.network.routers9.throttle1.link_utilization  3590.454545                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1           80                      
system.ruby.network.routers9.throttle1.msg_count.Control::0            1                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            1                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            2                      
system.ruby.network.routers9.throttle2.link_utilization  5368.181818                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0           16                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            2                      
system.ruby.network.routers9.throttle3.link_utilization    39.772727                      
system.ruby.network.routers9.throttle4.link_utilization 23922.500000                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples           53                      
system.ruby.outstanding_req_hist_seqr::mean     2.075472                      
system.ruby.outstanding_req_hist_seqr::gmean     1.885974                      
system.ruby.outstanding_req_hist_seqr::stdev     0.895481                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |          15     28.30%     28.30% |          22     41.51%     69.81% |          14     26.42%     96.23% |           1      1.89%     98.11% |           1      1.89%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total           53                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups           21                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            5                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted           12                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            3                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups           21                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           18                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups              25                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads                36                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes               24                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts            5                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 10                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             7                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          112                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts           43                       # Number of instructions committed
system.switch_cpus.commit.committedOps             96                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples           61                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.573770                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.759583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0           41     67.21%     67.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            3      4.92%     72.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            2      3.28%     75.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            4      6.56%     81.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4            1      1.64%     83.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            1      1.64%     85.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            2      3.28%     88.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7            0      0.00%     88.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            7     11.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total           61                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts                96                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    17                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu           70     72.92%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           17     17.71%     90.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            9      9.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total           96                       # Class of committed instruction
system.switch_cpus.commit.refs                     26                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                  43                       # Number of Instructions Simulated
system.switch_cpus.committedOps                    96                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.558140                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.558140                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles            17                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts            216                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles               33                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles                22                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles              5                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles             7                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                  18                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   9                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                  25                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines                27                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                    48                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                    113                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              10                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.227273                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           31                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches            7                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.027273                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples           84                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.011905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.469294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0               42     50.00%     50.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                3      3.57%     53.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                2      2.38%     55.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                3      3.57%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                5      5.95%     65.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5                0      0.00%     65.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6                6      7.14%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                3      3.57%     76.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8               20     23.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total           84                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      26                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts            4                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               10                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.909091                       # Inst execution rate
system.switch_cpus.iew.exec_refs                   27                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                  9                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles              18                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts            33                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           11                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts          146                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts            18                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            5                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts           100                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              5                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           23                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           11                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            4                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers                90                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                    99                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.711111                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers                64                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.900000                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                     99                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads              152                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes              78                       # number of integer regfile writes
system.switch_cpus.ipc                       0.390909                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.390909                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            1      1.01%      1.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu            71     71.72%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead           19     19.19%     91.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            8      8.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total             99                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses             98                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads          288                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses           99                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes          258                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded                145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued                99                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined          159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples           84                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.178571                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.054444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0           55     65.48%     65.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            8      9.52%     75.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2            2      2.38%     77.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            9     10.71%     88.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            1      1.19%     89.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            2      2.38%     91.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            3      3.57%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            4      4.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total           84                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.900000                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                  27                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads           33                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           11                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads              47                       # number of misc regfile reads
system.switch_cpus.numCycles                      110                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles              17                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps            98                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles               36                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups           446                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts            194                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands          191                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles                26                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles              5                       # Number of cycles rename is squashing
system.switch_cpus.rename.UndoneMaps              156                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups          321                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                  262                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                 378                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON       110000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1644608                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       355177                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      279250678                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1644608                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    244239104                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       129429                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19419634                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        51394                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        53760                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36364583                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        18398                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2717985                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 6107054545455                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  2205404509090909                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  308951100000000                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 14950981818182                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 3228881818182                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      2538642527272728                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 2205404509090909                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 14950981818182                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 2220355490909091                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath  14254545455                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    909090909                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 175350336363636                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 1176627272727                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     176542127272727                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 6121309090909                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    909090909                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 2205404509090909                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 484301436363636                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 14950981818182                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 4405509090909                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     2715184654545454                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    581818182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             581818182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    581818182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            581818182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   63000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9000.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31500.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1163.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    581.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1065000                       # Total gap between requests
system.mem_ctrls.avgGap                     532500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 581818181.818181753159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0        63000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     31500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     10621.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       10621.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower         96.560000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       110000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               10164                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     10621.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       23821.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        216.561818                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      713114000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50791300000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                                50792252000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              189135386                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                345104605                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.13                       # Real time elapsed on the host
host_tick_rate                                7465372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24105251                       # Number of instructions simulated
sim_ops                                      44003610                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000001                       # Number of seconds simulated
sim_ticks                                      952000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              49                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        21042                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           49                      
system.ruby.DMA_Controller.Data          |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          21042                      
system.ruby.DMA_Controller.READY.ReadRequest |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        21042                      
system.ruby.DMA_Controller.READY.WriteRequest |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           49                      
system.ruby.DMA_Controller.ReadRequest   |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        21042                      
system.ruby.DMA_Controller.WriteRequest  |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           49                      
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           2288      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         2288      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         2287      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        23280      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples          370                      
system.ruby.IFETCH.hit_latency_hist_seqr |         370    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total          370                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples          372                      
system.ruby.IFETCH.latency_hist_seqr     |         372    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total          372                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples            2                      
system.ruby.IFETCH.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total            2                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           30                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        1046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         1046                      
system.ruby.L1Cache_Controller.Data_all_Acks |        1406     98.25%     98.25% |          25      1.75%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         1431                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          26    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           26                      
system.ruby.L1Cache_Controller.E.Load    |       18422    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        18422                      
system.ruby.L1Cache_Controller.E.Store   |          59    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           59                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.Load    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           25                      
system.ruby.L1Cache_Controller.I.Store   |           0      0.00%      0.00% |          19    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         155     86.11%     86.11% |          25     13.89%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          180                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        1046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         1046                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1251    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         1251                      
system.ruby.L1Cache_Controller.Ifetch    |       51526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        51526                      
system.ruby.L1Cache_Controller.Inv       |          49     66.22%     66.22% |          25     33.78%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           74                      
system.ruby.L1Cache_Controller.L1_Replacement |         220    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          220                      
system.ruby.L1Cache_Controller.Load      |       49150    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        49150                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           17                      
system.ruby.L1Cache_Controller.M.Load    |       29612    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        29612                      
system.ruby.L1Cache_Controller.M.Store   |       19181    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        19181                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           16                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          43    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           43                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1230    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1230                      
system.ruby.L1Cache_Controller.NP.Load   |        1068    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         1068                      
system.ruby.L1Cache_Controller.NP.Store  |         155     96.27%     96.27% |           6      3.73%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          161                      
system.ruby.L1Cache_Controller.S.Ifetch  |       50280    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        50280                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         177    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          177                      
system.ruby.L1Cache_Controller.S.Load    |          23    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total           23                      
system.ruby.L1Cache_Controller.S.Store   |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           30                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           30                      
system.ruby.L1Cache_Controller.Store     |       19425     99.87%     99.87% |          25      0.13%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        19450                      
system.ruby.L1Cache_Controller.WB_Ack    |          43    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           43                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         1256      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          145      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1102      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         1040      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           1093      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            180      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1230      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             43      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           30      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            6      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           16      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           43      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         1216      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          2287      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         1041      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          145      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1102      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           21      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           10      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          112      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           30      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           40      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             74      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples          263                      
system.ruby.LD.hit_latency_hist_seqr     |         263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total          263                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples          265                      
system.ruby.LD.latency_hist_seqr         |         265    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total           265                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples            2                      
system.ruby.LD.miss_latency_hist_seqr    |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples            4                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total            4                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples            4                      
system.ruby.RMW_Read.latency_hist_seqr   |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total            4                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples          119                      
system.ruby.ST.hit_latency_hist_seqr     |         119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total          119                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples          119                      
system.ruby.ST.latency_hist_seqr         |         119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total           119                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                     21                       # delay histogram for all message
system.ruby.delayHist::mean                  0.095238                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.436436                       # delay histogram for all message
system.ruby.delayHist                    |          20     95.24%     95.24% |           0      0.00%     95.24% |           1      4.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                       21                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples            11                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.181818                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        0.603023                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |          10     90.91%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total              11                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples            10                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total              10                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.002101                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples          759                      
system.ruby.hit_latency_hist_seqr        |         759    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total          759                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses          393                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits          389                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses            4                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses          372                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits          370                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses            2                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.410190                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   504.201676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.008403                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3528.099235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.004202                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.004202                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4137.867502                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses            6                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits            2                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses            4                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses            6                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits             2                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses            4                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.004727                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   529.674864                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples            764                      
system.ruby.latency_hist_seqr            |         764    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total              764                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples            5                      
system.ruby.miss_latency_hist_seqr       |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total            5                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.004202                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2137.867502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002101                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1529.149654                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2528.624445                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.004202                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3137.867502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.002101                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control              240                      
system.ruby.network.msg_byte.Response_Control          120                      
system.ruby.network.msg_byte.Response_Data          960                      
system.ruby.network.msg_byte.Writeback_Control           24                      
system.ruby.network.msg_byte.Writeback_Data          120                      
system.ruby.network.msg_count.Control              30                      
system.ruby.network.msg_count.Response_Control           15                      
system.ruby.network.msg_count.Response_Data           24                      
system.ruby.network.msg_count.Writeback_Control            3                      
system.ruby.network.msg_count.Writeback_Data            3                      
system.ruby.network.routers0.msg_bytes.Control::0           48                      
system.ruby.network.routers0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers0.msg_bytes.Response_Data::1          200                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.msg_count.Control::0            6                      
system.ruby.network.routers0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.msg_count.Response_Control::2            3                      
system.ruby.network.routers0.msg_count.Response_Data::1            5                      
system.ruby.network.routers0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers0.percent_links_utilized   220.614496                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3028.361840                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.004727                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1637.867502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization   329.753151                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1          200                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1            5                      
system.ruby.network.routers0.throttle1.link_utilization   111.475840                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0           48                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers0.throttle1.msg_count.Control::0            6                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2            3                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.msg_bytes.Control::0           80                      
system.ruby.network.routers1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers1.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.msg_count.Control::0           10                      
system.ruby.network.routers1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.msg_count.Response_Control::2            3                      
system.ruby.network.routers1.msg_count.Response_Data::1            8                      
system.ruby.network.routers1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.percent_links_utilized   404.648109                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.004202                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3637.867502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.002101                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1029.412259                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization   415.651261                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0           48                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers1.throttle0.msg_count.Control::0            6                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2            3                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1            3                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers1.throttle1.link_utilization   393.644958                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0           32                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1          200                      
system.ruby.network.routers1.throttle1.msg_count.Control::0            4                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1            2                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1            5                      
system.ruby.network.routers2.msg_bytes.Control::0           32                      
system.ruby.network.routers2.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.msg_count.Control::0            4                      
system.ruby.network.routers2.msg_count.Response_Data::1            3                      
system.ruby.network.routers2.percent_links_utilized  1843.697479                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.002101                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization   620.378151                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0           32                      
system.ruby.network.routers2.throttle0.msg_count.Control::0            4                      
system.ruby.network.routers2.throttle1.link_utilization  3067.016807                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers3.percent_links_utilized     6.565126                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     4.595588                      
system.ruby.network.routers3.throttle1.link_utilization     8.534664                      
system.ruby.network.routers4.percent_links_utilized  1659.007353                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization  2764.154412                      
system.ruby.network.routers4.throttle1.link_utilization   553.860294                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0           80                      
system.ruby.network.routers9.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers9.msg_bytes.Response_Data::1          320                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.msg_count.Control::0           10                      
system.ruby.network.routers9.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.msg_count.Response_Control::2            3                      
system.ruby.network.routers9.msg_count.Response_Data::1            8                      
system.ruby.network.routers9.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.percent_links_utilized   459.392507                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.003676                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2028.887049                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.004202                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2637.867502                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.001576                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.002101                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization   329.753151                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1           16                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1          200                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1            2                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1            5                      
system.ruby.network.routers9.throttle1.link_utilization   415.651261                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0           48                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2           24                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1          120                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0            8                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0           40                      
system.ruby.network.routers9.throttle1.msg_count.Control::0            6                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2            3                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1            3                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0            1                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0            1                      
system.ruby.network.routers9.throttle2.link_utilization   620.378151                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0           32                      
system.ruby.network.routers9.throttle2.msg_count.Control::0            4                      
system.ruby.network.routers9.throttle3.link_utilization     4.595588                      
system.ruby.network.routers9.throttle4.link_utilization  2764.154412                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples          764                      
system.ruby.outstanding_req_hist_seqr::mean     1.695026                      
system.ruby.outstanding_req_hist_seqr::gmean     1.435980                      
system.ruby.outstanding_req_hist_seqr::stdev     1.239340                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |         471     61.65%     61.65% |         189     24.74%     86.39% |          54      7.07%     93.46% |          10      1.31%     94.76% |           1      0.13%     94.90% |          34      4.45%     99.35% |           5      0.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total          764                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          479                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           49                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          425                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits           42                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          479                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          437                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             523                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              37                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads               856                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              488                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           49                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                170                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events            78                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            7                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts         1355                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts          703                       # Number of instructions committed
system.switch_cpus.commit.committedOps           1395                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples          744                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.875000                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.731447                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          420     56.45%     56.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           53      7.12%     63.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           42      5.65%     69.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           69      9.27%     78.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           28      3.76%     82.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5           25      3.36%     85.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6           13      1.75%     87.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           16      2.15%     89.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8           78     10.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          744                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                 20                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           16                       # Number of function calls committed.
system.switch_cpus.commit.int_insts              1388                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                   217                       # Number of loads committed
system.switch_cpus.commit.membars                   4                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu         1056     75.70%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            2      0.14%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead          210     15.05%     90.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          110      7.89%     98.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            7      0.50%     99.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           10      0.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total         1395                       # Class of committed instruction
system.switch_cpus.commit.refs                    337                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                 703                       # Number of Instructions Simulated
system.switch_cpus.committedOps                  1395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.354196                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.354196                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles           282                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           3587                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              132                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               405                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles             49                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            84                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 313                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                 163                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 523                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               374                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                   851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes             2                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts                   1986                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles              98                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.549370                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles           52                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches           79                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.086134                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples          952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.336134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.482635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              271     28.47%     28.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1               56      5.88%     34.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               61      6.41%     40.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3               39      4.10%     44.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4               35      3.68%     48.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               30      3.15%     51.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               44      4.62%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7               49      5.15%     61.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              367     38.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                26                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               22                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts           64                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches              238                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.243697                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  474                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                162                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             193                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           432                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts          243                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         2750                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           312                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          126                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          2136                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              1                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles             49                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             2                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads           12                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads          215                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          123                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers              2280                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                  2105                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.654825                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers              1493                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.211134                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   2134                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             2868                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes            1691                       # number of integer regfile writes
system.switch_cpus.ipc                       0.738445                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.738445                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           13      0.57%      0.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu          1730     76.45%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            6      0.27%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          317     14.01%     91.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite          158      6.98%     98.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           19      0.84%     99.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           20      0.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           2263                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses              48                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads           94                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           36                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           80                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                  90                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039770                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              72     80.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              8      8.89%     88.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             8      8.89%     97.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      1.11%     98.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      1.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           2292                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads         5520                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses         2069                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         4025                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               2743                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              2263                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            7                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined         1355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           47                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined         1842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples          952                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.377101                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.839118                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          471     49.47%     49.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1           56      5.88%     55.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           47      4.94%     60.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           53      5.57%     65.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4           57      5.99%     71.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5           64      6.72%     78.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6           73      7.67%     86.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7           80      8.40%     94.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           51      5.36%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          952                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.377101                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 374                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads           43                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           32                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores          243                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads            1064                       # number of misc regfile reads
system.switch_cpus.numCycles                      952                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             252                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps          1468                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents             20                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              175                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents            11                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups          7884                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           3292                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         3322                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               445                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles             49                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            31                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps             1851                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           54                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups         4748                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts                72                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 3416                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                5713                       # The number of ROB writes
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON       952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      1656544                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       357420                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      279264857                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      1656544                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    244251040                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       130317                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19420522                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        51767                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        54061                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36365257                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        18519                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2718106                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath 705647058824                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  254826151260504                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  35698131302521                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst 1740067226891                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data 375441176471                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      293345438025210                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 254826151260504                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst 1740067226891                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 256566218487395                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath   1647058824                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache    105042017                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 20261068277311                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data 136887605042                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     20399707983193                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath 707294117647                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache    105042017                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 254826151260504                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 55959199579832                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst 1740067226891                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data 512328781513                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     313745146008403                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0           96                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 96                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   3                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    100840336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100840336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    100840336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100840336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000040500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   8                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           4                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         4                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        76500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      20000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  166500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19125.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41625.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 25.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                    256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       268.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1028000                       # Total gap between requests
system.mem_ctrls.avgGap                     257000.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 134453781.512605041265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0       166500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     41625.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    25.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          6072.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               10164                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     91973.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       108209.800000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        113.665756                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT       952000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          3036.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy               10164                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     91973.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       105173.600000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        110.476471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT       952000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      714066000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50792252000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                50984844000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               23167927                       # Simulator instruction rate (inst/s)
host_mem_usage                               10199696                       # Number of bytes of host memory used
host_op_rate                                 42307341                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.05                       # Real time elapsed on the host
host_tick_rate                              184293954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24209473                       # Number of instructions simulated
sim_ops                                      44211687                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000193                       # Number of seconds simulated
sim_ticks                                   192592000                       # Number of ticks simulated
system.acc0_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::mean            nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::gmean           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::stdev           nan                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::0                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::1                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::2                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::3                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::4                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::5                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::6                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::7                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::8                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::9                 0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::10                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::11                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::12                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::13                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::14                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::15                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::16                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::17                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::18                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::19                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::20                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::21                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::22                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::23                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::24                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::25                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::26                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::27                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::28                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::29                0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_latency::total             0                       # Histogram of ACP transaction total latency
system.acc0_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::0              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::1              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::2              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::3              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::4              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::5              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::6              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::7              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::8              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::9              0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::10             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::11             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::12             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::13             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::14             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::15             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::16             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::17             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::18             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::19             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::20             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::21             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::22             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::23             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::24             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::25             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::26             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::27             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::28             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::29             0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.acc0_datapath.cache_queue_reads              0                       # Number of reads to the acc0_datapath.cache_queue
system.acc0_datapath.cache_queue_writes             0                       # Number of writes to the acc0_datapath.cache_queue
system.acc0_datapath.dcache_latency::samples            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::mean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::gmean          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::stdev          nan                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::0              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::1              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::2              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::3              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::4              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::5              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::6              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::7              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::8              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::9              0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::10             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::11             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::12             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::13             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::14             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::15             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::16             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::17             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::18             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::19             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::20             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::21             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::22             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::23             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::24             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::25             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::26             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::27             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::28             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::29             0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_latency::total            0                       # Histogram of dcache total access latency
system.acc0_datapath.dcache_queue_time::samples            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::mean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::gmean          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::stdev          nan                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::0            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::1            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::2            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::3            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::4            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::5            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::6            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::7            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::8            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::9            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::10            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::11            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::12            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::13            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::14            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::15            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::16            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::17            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::18            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::19            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::20            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::21            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::22            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::23            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::24            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::25            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::26            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::27            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::28            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::29            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dcache_queue_time::total            0                       # Histogram of time dcache request spent in queue
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.acc0_datapath.tlb.hits                       0                       # TLB hits
system.acc0_datapath.tlb.misses                     0                       # TLB misses
system.acc0_datapath.tlb.reads                      0                       # TLB reads
system.acc0_datapath.tlb.updates                    0                       # TLB updates
system.acc0_datapath.total_acp_loads                0                       # Total number of ACP loads
system.acc0_datapath.total_acp_stores               0                       # Total number of ACP stores.
system.acc0_datapath.total_dcache_loads             0                       # Total number of dcache loads
system.acc0_datapath.total_dcache_stores            0                       # Total number of dcache stores.
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.ruby.DMA_Controller.Ack           |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Ack::total              49                      
system.ruby.DMA_Controller.BUSY_RD.Data  |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_RD.Data::total        21042                      
system.ruby.DMA_Controller.BUSY_WR.Ack   |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.BUSY_WR.Ack::total           49                      
system.ruby.DMA_Controller.Data          |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Data::total          21042                      
system.ruby.DMA_Controller.READY.ReadRequest |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.ReadRequest::total        21042                      
system.ruby.DMA_Controller.READY.WriteRequest |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.READY.WriteRequest::total           49                      
system.ruby.DMA_Controller.ReadRequest   |       21042    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.ReadRequest::total        21042                      
system.ruby.DMA_Controller.WriteRequest  |          49    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.WriteRequest::total           49                      
system.ruby.Directory_Controller.DMA_READ        21042      0.00%      0.00%
system.ruby.Directory_Controller.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.Data              49      0.00%      0.00%
system.ruby.Directory_Controller.Fetch           5060      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_READ        20993      0.00%      0.00%
system.ruby.Directory_Controller.I.DMA_WRITE           49      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         5060      0.00%      0.00%
system.ruby.Directory_Controller.ID.Memory_Data        20993      0.00%      0.00%
system.ruby.Directory_Controller.ID_W.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         5059      0.00%      0.00%
system.ruby.Directory_Controller.M.DMA_READ           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRD.Data           49      0.00%      0.00%
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           49      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack           98      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data        26052      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples        45561                      
system.ruby.IFETCH.hit_latency_hist_seqr |       45561    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total        45561                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples        46457                      
system.ruby.IFETCH.latency_hist_seqr     |       46457    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total        46457                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples          896                      
system.ruby.IFETCH.miss_latency_hist_seqr |         896    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total          896                      
system.ruby.L1Cache_Controller.Ack       |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack::total           25                      
system.ruby.L1Cache_Controller.Ack_all   |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           33                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.Data_Exclusive |        2892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         2892                      
system.ruby.L1Cache_Controller.Data_all_Acks |        2494     99.01%     99.01% |          25      0.99%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         2519                      
system.ruby.L1Cache_Controller.E.L1_Replacement |         747    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total          747                      
system.ruby.L1Cache_Controller.E.Load    |       35226    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total        35226                      
system.ruby.L1Cache_Controller.E.Store   |         999    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          999                      
system.ruby.L1Cache_Controller.Fwd_GETS  |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.Fwd_GETX  |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          32    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           32                      
system.ruby.L1Cache_Controller.I.Load    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           25                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.00%      5.00% |          19     95.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           20                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |         329     92.94%     92.94% |          25      7.06%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total          354                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           25                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        2892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2892                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2165    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         2165                      
system.ruby.L1Cache_Controller.Ifetch    |       97990    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total        97990                      
system.ruby.L1Cache_Controller.Inv       |          49     66.22%     66.22% |          25     33.78%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total           74                      
system.ruby.L1Cache_Controller.L1_Replacement |        1776    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total         1776                      
system.ruby.L1Cache_Controller.Load      |       83316    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total        83316                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           25                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           25                      
system.ruby.L1Cache_Controller.M.Inv     |          49    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           49                      
system.ruby.L1Cache_Controller.M.L1_Replacement |         471    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total          471                      
system.ruby.L1Cache_Controller.M.Load    |       44890    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        44890                      
system.ruby.L1Cache_Controller.M.Store   |       31804    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        31804                      
system.ruby.L1Cache_Controller.M_I.Ifetch |          22    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           22                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        1218    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         1218                      
system.ruby.L1Cache_Controller.NP.Ifetch |        2127    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         2127                      
system.ruby.L1Cache_Controller.NP.Load   |        2931    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         2931                      
system.ruby.L1Cache_Controller.NP.Store  |         328     98.20%     98.20% |           6      1.80%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          334                      
system.ruby.L1Cache_Controller.S.Ifetch  |       95841    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total        95841                      
system.ruby.L1Cache_Controller.S.Inv     |           0      0.00%      0.00% |          25    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           25                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         526    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          526                      
system.ruby.L1Cache_Controller.S.Load    |         244    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          244                      
system.ruby.L1Cache_Controller.S.Store   |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           33                      
system.ruby.L1Cache_Controller.SM.Ack    |          25    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |          33    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           33                      
system.ruby.L1Cache_Controller.Store     |       33165     99.92%     99.92% |          25      0.08%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total        33190                      
system.ruby.L1Cache_Controller.WB_Ack    |        1218    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         1218                      
system.ruby.L2Cache_Controller.Exclusive_Unblock         3279      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          297      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data         1983      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data         2779      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS           2956      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX            354      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         2127      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX           1218      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE           33      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS          113      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX           18      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           22      0.00%      0.00%
system.ruby.L2Cache_Controller.MEM_Inv             98      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX         1218      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           49      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           25      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock         3232      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           25      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack           49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack             49      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          5059      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS         2779      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          297      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1984      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS           39      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX           14      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          121      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           33      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           47      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock             25      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             74      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32303                      
system.ruby.LD.hit_latency_hist_seqr     |       32303    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32303                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples        34167                      
system.ruby.LD.latency_hist_seqr         |       34167    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         34167                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples         1864                      
system.ruby.LD.miss_latency_hist_seqr    |        1864    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         1864                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          303                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         303    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          303                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          345                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         345    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          345                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           42                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          42    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           42                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          345                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         345    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          345                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          345                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         345    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          345                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples          578                      
system.ruby.RMW_Read.hit_latency_hist_seqr |         578    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total          578                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples          591                      
system.ruby.RMW_Read.latency_hist_seqr   |         591    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total          591                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples           13                      
system.ruby.RMW_Read.miss_latency_hist_seqr |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total           13                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        12337                      
system.ruby.ST.hit_latency_hist_seqr     |       12337    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        12337                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples        12459                      
system.ruby.ST.latency_hist_seqr         |       12459    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         12459                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples          122                      
system.ruby.ST.miss_latency_hist_seqr    |         122    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total          122                      
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc0.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc0.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc0.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc0.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.dcache.write_misses            0                       # Number of cache write misses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_hits            0                       # Number of cache demand hits
system.ruby.acp_cntrl_acc1.sequencer.icache.demand_misses            0                       # Number of cache demand misses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_accesses            0                       # Number of cache read accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.read_hits            0                       # Number of cache read hits
system.ruby.acp_cntrl_acc1.sequencer.icache.read_misses            0                       # Number of cache read misses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_accesses            0                       # Number of cache write accesses
system.ruby.acp_cntrl_acc1.sequencer.icache.write_hits            0                       # Number of cache write hits
system.ruby.acp_cntrl_acc1.sequencer.icache.write_misses            0                       # Number of cache write misses
system.ruby.delayHist::bucket_size                  2                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  19                       # delay histogram for all message
system.ruby.delayHist::samples                  13019                       # delay histogram for all message
system.ruby.delayHist::mean                  0.209540                       # delay histogram for all message
system.ruby.delayHist::stdev                 0.990211                       # delay histogram for all message
system.ruby.delayHist                    |       12372     95.03%     95.03% |          96      0.74%     95.77% |         445      3.42%     99.19% |          74      0.57%     99.75% |          13      0.10%     99.85% |          14      0.11%     99.96% |           2      0.02%     99.98% |           2      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    13019                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples          6135                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         0.437164                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.393983                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        5498     89.62%     89.62% |          95      1.55%     91.17% |         438      7.14%     98.30% |          74      1.21%     99.51% |          11      0.18%     99.69% |          14      0.23%     99.92% |           2      0.03%     99.95% |           2      0.03%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total            6135                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples          6884                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.006682                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.188162                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        6874     99.85%     99.85% |           0      0.00%     99.85% |           1      0.01%     99.87% |           0      0.00%     99.87% |           7      0.10%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total            6884                       # delay histogram for vnet_1
system.ruby.dir_cntrl0.requestFromDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4001.024186                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.007403                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples        91427                      
system.ruby.hit_latency_hist_seqr        |       91427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total        91427                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        47906                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        45866                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         2040                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        46458                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        45561                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          897                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl0.fully_busy_cycles          1012                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.245519                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   504.928813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.021351                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3525.596857                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005252                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc0.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc0.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc0.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc0.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc0.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc0.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc0.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc0.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc0.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl_acc0.requestFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.requestToL1Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseFromL1Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.responseToL1Cache.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc0.unblockFromL1Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl_acc1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Dcache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Dcache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Dcache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Dcache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Dcache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Dcache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl_acc1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl_acc1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl_acc1.L1Icache.read_accesses            0                       # Number of cache read accesses
system.ruby.l1_cntrl_acc1.L1Icache.read_hits            0                       # Number of cache read hits
system.ruby.l1_cntrl_acc1.L1Icache.read_misses            0                       # Number of cache read misses
system.ruby.l1_cntrl_acc1.L1Icache.write_accesses            0                       # Number of cache write accesses
system.ruby.l1_cntrl_acc1.L1Icache.write_hits            0                       # Number of cache write hits
system.ruby.l1_cntrl_acc1.L1Icache.write_misses            0                       # Number of cache write misses
system.ruby.l1_cntrl_acc1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl_acc1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl_acc1.prefetcher.hits            0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl_acc1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl_acc1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl_acc1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl_acc1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl_acc1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.014393                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000018                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  4170.545764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses         2937                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          165                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses         2772                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.read_accesses         2937                       # Number of cache read accesses
system.ruby.l2_cntrl0.L2cache.read_hits           165                       # Number of cache read hits
system.ruby.l2_cntrl0.L2cache.read_misses         2772                       # Number of cache read misses
system.ruby.l2_cntrl0.L2cache.write_accesses            0                       # Number of cache write accesses
system.ruby.l2_cntrl0.L2cache.write_hits            0                       # Number of cache write hits
system.ruby.l2_cntrl0.L2cache.write_misses            0                       # Number of cache write misses
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.011096                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   525.226904                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.005252                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples          94364                      
system.ruby.latency_hist_seqr            |       94364    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total            94364                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples         2937                      
system.ruby.miss_latency_hist_seqr       |        2937    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total         2937                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2160.582993                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.005252                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2001.024186                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  1525.591665                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_stall_time         4000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2525.594261                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  3170.545764                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.005252                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  3001.024186                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control           137016                      
system.ruby.network.msg_byte.Response_Control        76824                      
system.ruby.network.msg_byte.Response_Data       684720                      
system.ruby.network.msg_byte.Writeback_Control        17304                      
system.ruby.network.msg_byte.Writeback_Data        54480                      
system.ruby.network.msg_count.Control           17127                      
system.ruby.network.msg_count.Response_Control         9603                      
system.ruby.network.msg_count.Response_Data        17118                      
system.ruby.network.msg_count.Writeback_Control         2163                      
system.ruby.network.msg_count.Writeback_Data         1362                      
system.ruby.network.routers0.msg_bytes.Control::0        23496                      
system.ruby.network.routers0.msg_bytes.Response_Control::1         9424                      
system.ruby.network.routers0.msg_bytes.Response_Control::2        16184                      
system.ruby.network.routers0.msg_bytes.Response_Data::1       117360                      
system.ruby.network.routers0.msg_bytes.Writeback_Control::0         5768                      
system.ruby.network.routers0.msg_bytes.Writeback_Data::0        18160                      
system.ruby.network.routers0.msg_count.Control::0         2937                      
system.ruby.network.routers0.msg_count.Response_Control::1         1178                      
system.ruby.network.routers0.msg_count.Response_Control::2         2023                      
system.ruby.network.routers0.msg_count.Response_Data::1         2934                      
system.ruby.network.routers0.msg_count.Writeback_Control::0          721                      
system.ruby.network.routers0.msg_count.Writeback_Data::0          454                      
system.ruby.network.routers0.percent_links_utilized     2.635169                      
system.ruby.network.routers0.port_buffers01.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers01.avg_stall_time  3025.595559                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers03.avg_buf_msgs     0.013739                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers03.avg_stall_time  1660.582993                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.port_buffers05.avg_buf_msgs     0.005252                       # Average number of messages in buffer
system.ruby.network.routers0.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers0.throttle0.link_utilization     3.687199                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Control::1         9424                      
system.ruby.network.routers0.throttle0.msg_bytes.Response_Data::1       117360                      
system.ruby.network.routers0.throttle0.msg_count.Response_Control::1         1178                      
system.ruby.network.routers0.throttle0.msg_count.Response_Data::1         2934                      
system.ruby.network.routers0.throttle1.link_utilization     1.583139                      
system.ruby.network.routers0.throttle1.msg_bytes.Control::0        23496                      
system.ruby.network.routers0.throttle1.msg_bytes.Response_Control::2        16184                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Control::0         5768                      
system.ruby.network.routers0.throttle1.msg_bytes.Writeback_Data::0        18160                      
system.ruby.network.routers0.throttle1.msg_count.Control::0         2937                      
system.ruby.network.routers0.throttle1.msg_count.Response_Control::2         2023                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Control::0          721                      
system.ruby.network.routers0.throttle1.msg_count.Writeback_Data::0          454                      
system.ruby.network.routers1.msg_bytes.Control::0        45672                      
system.ruby.network.routers1.msg_bytes.Response_Control::1         9424                      
system.ruby.network.routers1.msg_bytes.Response_Control::2        16184                      
system.ruby.network.routers1.msg_bytes.Response_Data::1       228240                      
system.ruby.network.routers1.msg_bytes.Writeback_Control::0         5768                      
system.ruby.network.routers1.msg_bytes.Writeback_Data::0        18160                      
system.ruby.network.routers1.msg_count.Control::0         5709                      
system.ruby.network.routers1.msg_count.Response_Control::1         1178                      
system.ruby.network.routers1.msg_count.Response_Control::2         2023                      
system.ruby.network.routers1.msg_count.Response_Data::1         5706                      
system.ruby.network.routers1.msg_count.Writeback_Control::0          721                      
system.ruby.network.routers1.msg_count.Writeback_Data::0          454                      
system.ruby.network.routers1.percent_links_utilized     4.624348                      
system.ruby.network.routers1.port_buffers00.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers00.avg_stall_time  3670.545764                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers01.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers02.avg_buf_msgs     0.005252                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers03.avg_buf_msgs     0.007236                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers03.avg_stall_time  1501.024186                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers04.avg_buf_msgs     0.010735                       # Average number of messages in buffer
system.ruby.network.routers1.port_buffers04.avg_stall_time  1025.590367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers1.throttle0.link_utilization     4.885847                      
system.ruby.network.routers1.throttle0.msg_bytes.Control::0        23496                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Control::2        16184                      
system.ruby.network.routers1.throttle0.msg_bytes.Response_Data::1       110880                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Control::0         5768                      
system.ruby.network.routers1.throttle0.msg_bytes.Writeback_Data::0        18160                      
system.ruby.network.routers1.throttle0.msg_count.Control::0         2937                      
system.ruby.network.routers1.throttle0.msg_count.Response_Control::2         2023                      
system.ruby.network.routers1.throttle0.msg_count.Response_Data::1         2772                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Control::0          721                      
system.ruby.network.routers1.throttle0.msg_count.Writeback_Data::0          454                      
system.ruby.network.routers1.throttle1.link_utilization     4.362850                      
system.ruby.network.routers1.throttle1.msg_bytes.Control::0        22176                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Control::1         9424                      
system.ruby.network.routers1.throttle1.msg_bytes.Response_Data::1       117360                      
system.ruby.network.routers1.throttle1.msg_count.Control::0         2772                      
system.ruby.network.routers1.throttle1.msg_count.Response_Control::1         1178                      
system.ruby.network.routers1.throttle1.msg_count.Response_Data::1         2934                      
system.ruby.network.routers2.msg_bytes.Control::0        22176                      
system.ruby.network.routers2.msg_bytes.Response_Data::1       110880                      
system.ruby.network.routers2.msg_count.Control::0         2772                      
system.ruby.network.routers2.msg_count.Response_Data::1         2772                      
system.ruby.network.routers2.percent_links_utilized    10.193051                      
system.ruby.network.routers2.port_buffers00.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers00.avg_stall_time  3501.024186                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.port_buffers03.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.routers2.port_buffers03.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers2.throttle0.link_utilization     3.426414                      
system.ruby.network.routers2.throttle0.msg_bytes.Control::0        22176                      
system.ruby.network.routers2.throttle0.msg_count.Control::0         2772                      
system.ruby.network.routers2.throttle1.link_utilization    16.959687                      
system.ruby.network.routers2.throttle1.msg_bytes.Response_Data::1       110880                      
system.ruby.network.routers2.throttle1.msg_count.Response_Data::1         2772                      
system.ruby.network.routers3.percent_links_utilized     0.032452                      
system.ruby.network.routers3.port_buffers01.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers02.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers03.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers04.avg_stall_time         1500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.port_buffers05.avg_stall_time         1000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers3.throttle0.link_utilization     0.022716                      
system.ruby.network.routers3.throttle1.link_utilization     0.042188                      
system.ruby.network.routers4.percent_links_utilized     8.200626                      
system.ruby.network.routers4.port_buffers01.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.port_buffers02.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers4.throttle0.link_utilization    13.663470                      
system.ruby.network.routers4.throttle1.link_utilization     2.737782                      
system.ruby.network.routers5.percent_links_utilized            0                      
system.ruby.network.routers5.throttle0.link_utilization            0                      
system.ruby.network.routers5.throttle1.link_utilization            0                      
system.ruby.network.routers6.percent_links_utilized            0                      
system.ruby.network.routers6.throttle0.link_utilization            0                      
system.ruby.network.routers6.throttle1.link_utilization            0                      
system.ruby.network.routers7.percent_links_utilized            0                      
system.ruby.network.routers7.throttle0.link_utilization            0                      
system.ruby.network.routers7.throttle1.link_utilization            0                      
system.ruby.network.routers8.percent_links_utilized            0                      
system.ruby.network.routers8.throttle0.link_utilization            0                      
system.ruby.network.routers8.throttle1.link_utilization            0                      
system.ruby.network.routers9.msg_bytes.Control::0        45672                      
system.ruby.network.routers9.msg_bytes.Response_Control::1         9424                      
system.ruby.network.routers9.msg_bytes.Response_Control::2        16184                      
system.ruby.network.routers9.msg_bytes.Response_Data::1       228240                      
system.ruby.network.routers9.msg_bytes.Writeback_Control::0         5768                      
system.ruby.network.routers9.msg_bytes.Writeback_Data::0        18160                      
system.ruby.network.routers9.msg_count.Control::0         5709                      
system.ruby.network.routers9.msg_count.Response_Control::1         1178                      
system.ruby.network.routers9.msg_count.Response_Control::2         2023                      
system.ruby.network.routers9.msg_count.Response_Data::1         5706                      
system.ruby.network.routers9.msg_count.Writeback_Control::0          721                      
system.ruby.network.routers9.msg_count.Writeback_Data::0          454                      
system.ruby.network.routers9.percent_links_utilized     2.853961                      
system.ruby.network.routers9.port_buffers01.avg_buf_msgs     0.010675                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers01.avg_stall_time  2025.592963                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers02.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers03.avg_buf_msgs     0.011093                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers03.avg_stall_time  2670.545764                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers04.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers04.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers05.avg_buf_msgs     0.005252                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers05.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers06.avg_buf_msgs     0.007197                       # Average number of messages in buffer
system.ruby.network.routers9.port_buffers06.avg_stall_time  2501.024186                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers07.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers10.avg_stall_time         2500                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers11.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.port_buffers13.avg_stall_time         2000                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers9.throttle0.link_utilization     3.687199                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Control::1         9424                      
system.ruby.network.routers9.throttle0.msg_bytes.Response_Data::1       117360                      
system.ruby.network.routers9.throttle0.msg_count.Response_Control::1         1178                      
system.ruby.network.routers9.throttle0.msg_count.Response_Data::1         2934                      
system.ruby.network.routers9.throttle1.link_utilization     4.885847                      
system.ruby.network.routers9.throttle1.msg_bytes.Control::0        23496                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Control::2        16184                      
system.ruby.network.routers9.throttle1.msg_bytes.Response_Data::1       110880                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Control::0         5768                      
system.ruby.network.routers9.throttle1.msg_bytes.Writeback_Data::0        18160                      
system.ruby.network.routers9.throttle1.msg_count.Control::0         2937                      
system.ruby.network.routers9.throttle1.msg_count.Response_Control::2         2023                      
system.ruby.network.routers9.throttle1.msg_count.Response_Data::1         2772                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Control::0          721                      
system.ruby.network.routers9.throttle1.msg_count.Writeback_Data::0          454                      
system.ruby.network.routers9.throttle2.link_utilization     3.426414                      
system.ruby.network.routers9.throttle2.msg_bytes.Control::0        22176                      
system.ruby.network.routers9.throttle2.msg_count.Control::0         2772                      
system.ruby.network.routers9.throttle3.link_utilization     0.022716                      
system.ruby.network.routers9.throttle4.link_utilization    13.663470                      
system.ruby.network.routers9.throttle5.link_utilization            0                      
system.ruby.network.routers9.throttle6.link_utilization            0                      
system.ruby.network.routers9.throttle7.link_utilization            0                      
system.ruby.network.routers9.throttle8.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples        94201                      
system.ruby.outstanding_req_hist_seqr::mean     2.238947                      
system.ruby.outstanding_req_hist_seqr::gmean     1.868857                      
system.ruby.outstanding_req_hist_seqr::stdev     1.558739                      
system.ruby.outstanding_req_hist_seqr    |       35838     38.04%     38.04% |       44877     47.64%     85.68% |        9847     10.45%     96.14% |        2144      2.28%     98.41% |         964      1.02%     99.44% |         318      0.34%     99.77% |         132      0.14%     99.91% |          60      0.06%     99.98% |          21      0.02%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total        94201                      
system.ruby.spad_cntrl_acc0.mandatoryQueue.avg_stall_time          500                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.requestToDir.avg_stall_time         3000                       # Average number of cycles messages are stalled in this MB
system.ruby.spad_cntrl_acc0.responseFromDir.avg_stall_time         3500                       # Average number of cycles messages are stalled in this MB
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        50640                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         4360                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        55052                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        13605                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        50640                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        37035                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           62603                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            2180                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3213                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            156498                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes            87803                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         4360                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              27009                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events         14979                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       148942                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       104222                       # Number of instructions committed
system.switch_cpus.commit.committedOps         208077                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       146662                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.418752                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.630780                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       101608     69.28%     69.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1         8595      5.86%     75.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2         4670      3.18%     78.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3         7711      5.26%     83.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         3004      2.05%     85.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         2877      1.96%     87.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         1750      1.19%     88.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         1468      1.00%     89.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        14979     10.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       146662                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts               1888                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          969                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            206014                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 29214                       # Number of loads committed
system.switch_cpus.commit.membars                 690                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          329      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       164648     79.13%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          145      0.07%     79.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          106      0.05%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          160      0.08%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           94      0.05%     79.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu          143      0.07%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt          188      0.09%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          178      0.09%     79.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           68      0.03%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        28678     13.78%     93.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        12408      5.96%     99.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead          536      0.26%     99.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          396      0.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       208077                       # Class of committed instruction
system.switch_cpus.commit.refs                  42018                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              104222                       # Number of Instructions Simulated
system.switch_cpus.committedOps                208077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.847902                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.847902                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles         80022                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         421960                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            26196                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             47599                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           4519                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         11865                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               40201                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   562                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses               19202                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   102                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               62603                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             46650                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                146308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                 239744                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.SquashCycles            9038                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.325055                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles        19236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        15785                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.244828                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       170201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.850494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.406250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0            87731     51.55%     51.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1             6385      3.75%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             5648      3.32%     58.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3             7671      4.51%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4             5079      2.98%     66.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             5166      3.04%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6             7840      4.61%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             6171      3.63%     77.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            38510     22.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       170201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads              3087                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             1813                       # number of floating regfile writes
system.switch_cpus.idleCycles                   22391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         5710                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            34418                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.549067                       # Inst execution rate
system.switch_cpus.iew.exec_refs                59316                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              19185                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           39369                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         48982                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          994                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        25597                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       357187                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         40131                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11243                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        298338                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           265                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           4519                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1092                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1803                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        19774                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        12793                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          166                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            331945                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                295587                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.649599                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            215631                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.534783                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 297441                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           389570                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          238580                       # number of integer regfile writes
system.switch_cpus.ipc                       0.541154                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.541154                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2384      0.77%      0.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        243445     78.64%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     79.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           168      0.05%     79.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          164      0.05%     79.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          254      0.08%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          119      0.04%     79.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          323      0.10%     79.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt          268      0.09%     79.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          216      0.07%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          115      0.04%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        40872     13.20%     93.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        19868      6.42%     99.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead          879      0.28%     99.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          503      0.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         309579                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses            2979                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads         5940                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2658                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes         5074                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                8991                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.029043                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            7200     80.08%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     80.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              9      0.10%     80.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     80.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             11      0.12%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            967     10.76%     91.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           713      7.93%     98.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           76      0.85%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           15      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         313207                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads       794591                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       292929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       501403                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             354437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            309579                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2750                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       149129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2179                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1622                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       191367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       170201                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.818902                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.530378                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        95346     56.02%     56.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        11881      6.98%     63.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        11097      6.52%     69.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3         9275      5.45%     74.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         9096      5.34%     80.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         8845      5.20%     85.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        10707      6.29%     91.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         8804      5.17%     96.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         5150      3.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       170201                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.607434                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               46650                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    90                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         6247                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3939                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        48982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        25597                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          144605                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             90                       # number of misc regfile writes
system.switch_cpus.numCycles                   192592                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles           62696                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        237417                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           9736                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles            31292                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            801                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2196                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups        981990                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         399436                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       435020                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             53456                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           1863                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           4519                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles         15948                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           197641                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups         4692                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups       554345                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         2290                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          128                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts             36860                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          128                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads               488663                       # The number of ROB reads
system.switch_cpus.rob.rob_writes              737909                       # The number of ROB writes
system.switch_cpus.timesIdled                     512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.systolic_array_acc.commit0.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            0                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles                0                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles                 0                       # Total number of cycles.
system.systolic_array_acc.tickCycles                0                       # Number of cycles that the object actually ticked
system.switch_cpus.pwrStateResidencyTicks::ON    192592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.acp_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc1.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.spad_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.spad_cntrl_acc0.dma_sequencer.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.l1_cntrl_acc1.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc1.sequencer.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.phys_mem.bytes_read::.acc0_datapath       671776                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.inst    242594496                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.cpu.data     33984621                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.inst      3149280                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::.switch_cpus.data       628543                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_read::total      281028716                       # Number of bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.cpu.inst    242594496                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::.switch_cpus.inst      3149280                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_inst_read::total    245743776                       # Number of instructions bytes read from this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath         1568                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.acc0_datapath.system.acc0_datapath.cache          100                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.cpu.data     19288537                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::.switch_cpus.data       225521                       # Number of bytes written to this memory
system.ruby.phys_mem.bytes_written::total     19515726                       # Number of bytes written to this memory
system.ruby.phys_mem.num_reads::.acc0_datapath        20993                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.inst     30324312                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.cpu.data      5914124                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.inst        98415                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::.switch_cpus.data        92192                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_reads::total        36450036                       # Number of read requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath           49                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.acc0_datapath.system.acc0_datapath.cache           25                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.cpu.data      2699513                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::.switch_cpus.data        31323                       # Number of write requests responded to by this memory
system.ruby.phys_mem.num_writes::total        2730910                       # Number of write requests responded to by this memory
system.ruby.phys_mem.bw_read::.acc0_datapath   3488078425                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.inst  1259629143474                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.cpu.data  176459151990                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.inst  16352081083                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::.switch_cpus.data   3263598696                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_read::total      1459192053668                       # Total read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.cpu.inst 1259629143474                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::.switch_cpus.inst  16352081083                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_inst_read::total 1275981224558                       # Instruction read bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath      8141564                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.acc0_datapath.system.acc0_datapath.cache       519232                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.cpu.data 100152327199                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::.switch_cpus.data   1170978026                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_write::total     101331966021                       # Write bandwidth from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath   3496219988                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.acc0_datapath.system.acc0_datapath.cache       519232                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.inst 1259629143474                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.cpu.data 276611479189                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.inst  16352081083                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::.switch_cpus.data   4434576722                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.phys_mem.bw_total::total     1560524019689                       # Total bandwidth to/from this memory (bytes/s)
system.ruby.l1_cntrl_acc0.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl_acc0.sequencer.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.acc0_datapath.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    192592000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0        88704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              88704                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         2772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2772                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0    460579879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             460579879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0    460579879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            460579879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      2771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000463500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2772                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      33.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     53849230                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               116196730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19433.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41933.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1663                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2772                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    159.047791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.283193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.429382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          563     50.77%     50.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          358     32.28%     83.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           85      7.66%     90.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      3.70%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      1.53%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      1.17%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.99%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.63%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1109                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 177344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   88704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       920.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    460.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     192609000                       # Total gap between requests
system.mem_ctrls.avgGap                      69483.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0        88672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 460413724.349921047688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0    116196730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     41918.01                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    60.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1578824                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         771724.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6332172                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3891960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     17649659.250000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     819122.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       31043462.450000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        161.187705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      7878000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    175714000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1785285.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         867820.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7750050                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3891960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     17852073.150000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     644043.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       32791233.150000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        170.262696                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      5833250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    177758750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     50078186000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      906658000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  50984844000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
