
ariadne_atmega328_ethernet.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .note.gnu.build-id 00000024  00000000  00000000  000000d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .data         0000001c  00800100  00007a82  00000b7a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         00000a82  00007000  00007000  000000f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          00000011  0080011c  0080011c  00000b96  2**0
                  ALLOC
  4 .stab         00004224  00000000  00000000  00000b98  2**2
                  CONTENTS, READONLY, DEBUGGING
  5 .stabstr      00001692  00000000  00000000  00004dbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .comment      00000011  00000000  00000000  0000644e  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00007000 <__vectors>:
    7000:	50 c0       	rjmp	.+160    	; 0x70a2 <__ctors_end>
    7002:	00 00       	nop
    7004:	cc c0       	rjmp	.+408    	; 0x719e <__bad_interrupt>
    7006:	00 00       	nop
    7008:	ca c0       	rjmp	.+404    	; 0x719e <__bad_interrupt>
    700a:	00 00       	nop
    700c:	c8 c0       	rjmp	.+400    	; 0x719e <__bad_interrupt>
    700e:	00 00       	nop
    7010:	c6 c0       	rjmp	.+396    	; 0x719e <__bad_interrupt>
    7012:	00 00       	nop
    7014:	c4 c0       	rjmp	.+392    	; 0x719e <__bad_interrupt>
    7016:	00 00       	nop
    7018:	c2 c0       	rjmp	.+388    	; 0x719e <__bad_interrupt>
    701a:	00 00       	nop
    701c:	c0 c0       	rjmp	.+384    	; 0x719e <__bad_interrupt>
    701e:	00 00       	nop
    7020:	be c0       	rjmp	.+380    	; 0x719e <__bad_interrupt>
    7022:	00 00       	nop
    7024:	bc c0       	rjmp	.+376    	; 0x719e <__bad_interrupt>
    7026:	00 00       	nop
    7028:	ba c0       	rjmp	.+372    	; 0x719e <__bad_interrupt>
    702a:	00 00       	nop
    702c:	b8 c0       	rjmp	.+368    	; 0x719e <__bad_interrupt>
    702e:	00 00       	nop
    7030:	b6 c0       	rjmp	.+364    	; 0x719e <__bad_interrupt>
    7032:	00 00       	nop
    7034:	b4 c0       	rjmp	.+360    	; 0x719e <__bad_interrupt>
    7036:	00 00       	nop
    7038:	b2 c0       	rjmp	.+356    	; 0x719e <__bad_interrupt>
    703a:	00 00       	nop
    703c:	b0 c0       	rjmp	.+352    	; 0x719e <__bad_interrupt>
    703e:	00 00       	nop
    7040:	ae c0       	rjmp	.+348    	; 0x719e <__bad_interrupt>
    7042:	00 00       	nop
    7044:	ac c0       	rjmp	.+344    	; 0x719e <__bad_interrupt>
    7046:	00 00       	nop
    7048:	aa c0       	rjmp	.+340    	; 0x719e <__bad_interrupt>
    704a:	00 00       	nop
    704c:	a8 c0       	rjmp	.+336    	; 0x719e <__bad_interrupt>
    704e:	00 00       	nop
    7050:	a6 c0       	rjmp	.+332    	; 0x719e <__bad_interrupt>
    7052:	00 00       	nop
    7054:	a4 c0       	rjmp	.+328    	; 0x719e <__bad_interrupt>
    7056:	00 00       	nop
    7058:	a2 c0       	rjmp	.+324    	; 0x719e <__bad_interrupt>
    705a:	00 00       	nop
    705c:	a0 c0       	rjmp	.+320    	; 0x719e <__bad_interrupt>
    705e:	00 00       	nop
    7060:	9e c0       	rjmp	.+316    	; 0x719e <__bad_interrupt>
    7062:	00 00       	nop
    7064:	9c c0       	rjmp	.+312    	; 0x719e <__bad_interrupt>
	...

00007068 <tftp_invalid_image_packet>:
    7068:	13 00 05 00 00 49 6e 76 61 6c 69 64 20 69 6d 61     .....Invalid ima
    7078:	67 65 20 66 69 6c 65 00                             ge file.

00007080 <tftp_unknown_error_packet>:
    7080:	08 00 05 00 00 45 72 72 6f 72 00                    .....Error.

0000708b <tftp_full_error_packet>:
    708b:	09 00 05 00 03 46 75 6c 6c 00                       .....Full.

00007095 <tftp_opcode_error_packet>:
    7095:	0a 00 05 00 00 4f 70 63 6f 64 65 3f 00              .....Opcode?.

000070a2 <__ctors_end>:
    70a2:	11 24       	eor	r1, r1
    70a4:	1f be       	out	0x3f, r1	; 63
    70a6:	cf ef       	ldi	r28, 0xFF	; 255
    70a8:	d8 e0       	ldi	r29, 0x08	; 8
    70aa:	de bf       	out	0x3e, r29	; 62
    70ac:	cd bf       	out	0x3d, r28	; 61

000070ae <__do_copy_data>:
    70ae:	11 e0       	ldi	r17, 0x01	; 1
    70b0:	a0 e0       	ldi	r26, 0x00	; 0
    70b2:	b1 e0       	ldi	r27, 0x01	; 1
    70b4:	e2 e8       	ldi	r30, 0x82	; 130
    70b6:	fa e7       	ldi	r31, 0x7A	; 122
    70b8:	02 c0       	rjmp	.+4      	; 0x70be <__do_copy_data+0x10>
    70ba:	05 90       	lpm	r0, Z+
    70bc:	0d 92       	st	X+, r0
    70be:	ac 31       	cpi	r26, 0x1C	; 28
    70c0:	b1 07       	cpc	r27, r17
    70c2:	d9 f7       	brne	.-10     	; 0x70ba <__do_copy_data+0xc>

000070c4 <__do_clear_bss>:
    70c4:	11 e0       	ldi	r17, 0x01	; 1
    70c6:	ac e1       	ldi	r26, 0x1C	; 28
    70c8:	b1 e0       	ldi	r27, 0x01	; 1
    70ca:	01 c0       	rjmp	.+2      	; 0x70ce <.do_clear_bss_start>

000070cc <.do_clear_bss_loop>:
    70cc:	1d 92       	st	X+, r1

000070ce <.do_clear_bss_start>:
    70ce:	ad 32       	cpi	r26, 0x2D	; 45
    70d0:	b1 07       	cpc	r27, r17
    70d2:	e1 f7       	brne	.-8      	; 0x70cc <.do_clear_bss_loop>
    70d4:	01 d0       	rcall	.+2      	; 0x70d8 <main>
    70d6:	d3 c4       	rjmp	.+2470   	; 0x7a7e <_exit>

000070d8 <main>:
    70d8:	38 d3       	rcall	.+1648   	; 0x774a <watchdogDisable>
    70da:	2f ef       	ldi	r18, 0xFF	; 255
    70dc:	85 ea       	ldi	r24, 0xA5	; 165
    70de:	9e e0       	ldi	r25, 0x0E	; 14
    70e0:	21 50       	subi	r18, 0x01	; 1
    70e2:	80 40       	sbci	r24, 0x00	; 0
    70e4:	90 40       	sbci	r25, 0x00	; 0
    70e6:	e1 f7       	brne	.-8      	; 0x70e0 <main+0x8>
    70e8:	00 c0       	rjmp	.+0      	; 0x70ea <main+0x12>
    70ea:	00 00       	nop
    70ec:	11 24       	eor	r1, r1
    70ee:	85 e0       	ldi	r24, 0x05	; 5
    70f0:	80 93 81 00 	sts	0x0081, r24
    70f4:	80 e0       	ldi	r24, 0x00	; 0
    70f6:	90 e0       	ldi	r25, 0x00	; 0
    70f8:	ac d4       	rcall	.+2392   	; 0x7a52 <__eerd_byte_m328p>
    70fa:	88 23       	and	r24, r24
    70fc:	21 f0       	breq	.+8      	; 0x7106 <main+0x2e>
    70fe:	60 e0       	ldi	r22, 0x00	; 0
    7100:	80 e0       	ldi	r24, 0x00	; 0
    7102:	90 e0       	ldi	r25, 0x00	; 0
    7104:	ae d4       	rcall	.+2396   	; 0x7a62 <__eewr_byte_m328p>
    7106:	81 e0       	ldi	r24, 0x01	; 1
    7108:	90 e0       	ldi	r25, 0x00	; 0
    710a:	a3 d4       	rcall	.+2374   	; 0x7a52 <__eerd_byte_m328p>
    710c:	84 30       	cpi	r24, 0x04	; 4
    710e:	21 f0       	breq	.+8      	; 0x7118 <main+0x40>
    7110:	64 e0       	ldi	r22, 0x04	; 4
    7112:	81 e0       	ldi	r24, 0x01	; 1
    7114:	90 e0       	ldi	r25, 0x00	; 0
    7116:	a5 d4       	rcall	.+2378   	; 0x7a62 <__eewr_byte_m328p>
    7118:	2b d3       	rcall	.+1622   	; 0x7770 <serialInit>
    711a:	9a d0       	rcall	.+308    	; 0x7250 <netInit>
    711c:	2b d2       	rcall	.+1110   	; 0x7574 <tftpInit>
    711e:	ef ef       	ldi	r30, 0xFF	; 255
    7120:	f5 ea       	ldi	r31, 0xA5	; 165
    7122:	2e e0       	ldi	r18, 0x0E	; 14
    7124:	e1 50       	subi	r30, 0x01	; 1
    7126:	f0 40       	sbci	r31, 0x00	; 0
    7128:	20 40       	sbci	r18, 0x00	; 0
    712a:	e1 f7       	brne	.-8      	; 0x7124 <main+0x4c>
    712c:	00 c0       	rjmp	.+0      	; 0x712e <main+0x56>
    712e:	00 00       	nop
    7130:	10 92 2b 01 	sts	0x012B, r1
    7134:	10 92 2c 01 	sts	0x012C, r1
    7138:	13 e0       	ldi	r17, 0x03	; 3
    713a:	c0 e0       	ldi	r28, 0x00	; 0
    713c:	d0 e0       	ldi	r29, 0x00	; 0
    713e:	80 91 2b 01 	lds	r24, 0x012B
    7142:	88 23       	and	r24, r24
    7144:	29 f0       	breq	.+10     	; 0x7150 <main+0x78>
    7146:	80 91 2c 01 	lds	r24, 0x012C
    714a:	88 23       	and	r24, r24
    714c:	49 f0       	breq	.+18     	; 0x7160 <main+0x88>
    714e:	04 c0       	rjmp	.+8      	; 0x7158 <main+0x80>
    7150:	34 d2       	rcall	.+1128   	; 0x75ba <tftpPoll>
    7152:	81 11       	cpse	r24, r1
    7154:	f8 cf       	rjmp	.-16     	; 0x7146 <main+0x6e>
    7156:	1c c0       	rjmp	.+56     	; 0x7190 <main+0xb8>
    7158:	70 d3       	rcall	.+1760   	; 0x783a <timedOut>
    715a:	81 11       	cpse	r24, r1
    715c:	06 c0       	rjmp	.+12     	; 0x716a <main+0x92>
    715e:	16 c0       	rjmp	.+44     	; 0x718c <main+0xb4>
    7160:	8b d3       	rcall	.+1814   	; 0x7878 <processOptiboot>
    7162:	2b d3       	rcall	.+1622   	; 0x77ba <serialPoll>
    7164:	81 11       	cpse	r24, r1
    7166:	f8 cf       	rjmp	.-16     	; 0x7158 <main+0x80>
    7168:	13 c0       	rjmp	.+38     	; 0x7190 <main+0xb8>
    716a:	82 e0       	ldi	r24, 0x02	; 2
    716c:	90 e0       	ldi	r25, 0x00	; 0
    716e:	71 d4       	rcall	.+2274   	; 0x7a52 <__eerd_byte_m328p>
    7170:	8e 3e       	cpi	r24, 0xEE	; 238
    7172:	71 f0       	breq	.+28     	; 0x7190 <main+0xb8>
    7174:	80 91 2c 01 	lds	r24, 0x012C
    7178:	81 30       	cpi	r24, 0x01	; 1
    717a:	41 f4       	brne	.+16     	; 0x718c <main+0xb4>
    717c:	fe 01       	movw	r30, r28
    717e:	10 93 57 00 	sts	0x0057, r17
    7182:	e8 95       	spm
    7184:	f7 d1       	rcall	.+1006   	; 0x7574 <tftpInit>
    7186:	50 d3       	rcall	.+1696   	; 0x7828 <resetTick>
    7188:	10 92 2c 01 	sts	0x012C, r1
    718c:	2b d3       	rcall	.+1622   	; 0x77e4 <updateLed>
    718e:	d7 cf       	rjmp	.-82     	; 0x713e <main+0x66>
    7190:	e0 91 1c 01 	lds	r30, 0x011C
    7194:	f0 91 1d 01 	lds	r31, 0x011D
    7198:	09 95       	icall
    719a:	80 e0       	ldi	r24, 0x00	; 0
    719c:	90 e0       	ldi	r25, 0x00	; 0

0000719e <__bad_interrupt>:
    719e:	30 cf       	rjmp	.-416    	; 0x7000 <__vectors>

000071a0 <netWriteReg>:
	trace(", ");
	tracenum(value);
#endif

	// Send uint8_t to Ethernet controller
	SPCR = _BV(SPE) | _BV(MSTR); // Set SPI as master
    71a0:	20 e5       	ldi	r18, 0x50	; 80
    71a2:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71a4:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_WRITE;
    71a6:	20 ef       	ldi	r18, 0xF0	; 240
    71a8:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71aa:	0d b4       	in	r0, 0x2d	; 45
    71ac:	07 fe       	sbrs	r0, 7
    71ae:	fd cf       	rjmp	.-6      	; 0x71aa <netWriteReg+0xa>
	SPDR = address >> 8;
    71b0:	29 2f       	mov	r18, r25
    71b2:	33 27       	eor	r19, r19
    71b4:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71b6:	0d b4       	in	r0, 0x2d	; 45
    71b8:	07 fe       	sbrs	r0, 7
    71ba:	fd cf       	rjmp	.-6      	; 0x71b6 <netWriteReg+0x16>
	SPDR = address & 0xff;
    71bc:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71be:	0d b4       	in	r0, 0x2d	; 45
    71c0:	07 fe       	sbrs	r0, 7
    71c2:	fd cf       	rjmp	.-6      	; 0x71be <netWriteReg+0x1e>
	SPDR = value;
    71c4:	6e bd       	out	0x2e, r22	; 46
	while(!(SPSR & _BV(SPIF)));
    71c6:	0d b4       	in	r0, 0x2d	; 45
    71c8:	07 fe       	sbrs	r0, 7
    71ca:	fd cf       	rjmp	.-6      	; 0x71c6 <netWriteReg+0x26>
	SS_HIGH();
    71cc:	2a 9a       	sbi	0x05, 2	; 5
	SPCR = 0; // Turn off SPI
    71ce:	1c bc       	out	0x2c, r1	; 44
    71d0:	08 95       	ret

000071d2 <netReadReg>:
//    tracenum(address);
//#endif

	// Read uint8_t from Ethernet controller
	uint8_t returnValue;
	SPCR = _BV(SPE) | _BV(MSTR);
    71d2:	20 e5       	ldi	r18, 0x50	; 80
    71d4:	2c bd       	out	0x2c, r18	; 44
	SS_LOW();
    71d6:	2a 98       	cbi	0x05, 2	; 5
	SPDR = SPI_READ;
    71d8:	2f e0       	ldi	r18, 0x0F	; 15
    71da:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71dc:	0d b4       	in	r0, 0x2d	; 45
    71de:	07 fe       	sbrs	r0, 7
    71e0:	fd cf       	rjmp	.-6      	; 0x71dc <netReadReg+0xa>
	SPDR = address >> 8;
    71e2:	29 2f       	mov	r18, r25
    71e4:	33 27       	eor	r19, r19
    71e6:	2e bd       	out	0x2e, r18	; 46
	while(!(SPSR & _BV(SPIF)));
    71e8:	0d b4       	in	r0, 0x2d	; 45
    71ea:	07 fe       	sbrs	r0, 7
    71ec:	fd cf       	rjmp	.-6      	; 0x71e8 <netReadReg+0x16>
	SPDR = address & 0xff;
    71ee:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & _BV(SPIF)));
    71f0:	0d b4       	in	r0, 0x2d	; 45
    71f2:	07 fe       	sbrs	r0, 7
    71f4:	fd cf       	rjmp	.-6      	; 0x71f0 <netReadReg+0x1e>
	SPDR = 0;
    71f6:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & _BV(SPIF)));
    71f8:	0d b4       	in	r0, 0x2d	; 45
    71fa:	07 fe       	sbrs	r0, 7
    71fc:	fd cf       	rjmp	.-6      	; 0x71f8 <netReadReg+0x26>
	SS_HIGH();
    71fe:	2a 9a       	sbi	0x05, 2	; 5
	returnValue = SPDR;
    7200:	8e b5       	in	r24, 0x2e	; 46
	SPCR = 0;
    7202:	1c bc       	out	0x2c, r1	; 44
	return(returnValue);
}
    7204:	08 95       	ret

00007206 <netReadWord>:

uint16_t netReadWord(uint16_t address)
{
    7206:	1f 93       	push	r17
    7208:	cf 93       	push	r28
    720a:	df 93       	push	r29
    720c:	ec 01       	movw	r28, r24
	// Read uint16_t from Ethernet controller
	return((netReadReg(address) << 8) | netReadReg(address + 1));
    720e:	e1 df       	rcall	.-62     	; 0x71d2 <netReadReg>
    7210:	18 2f       	mov	r17, r24
    7212:	ce 01       	movw	r24, r28
    7214:	01 96       	adiw	r24, 0x01	; 1
    7216:	dd df       	rcall	.-70     	; 0x71d2 <netReadReg>
    7218:	21 2f       	mov	r18, r17
    721a:	30 e0       	ldi	r19, 0x00	; 0
    721c:	32 2f       	mov	r19, r18
    721e:	22 27       	eor	r18, r18
    7220:	a9 01       	movw	r20, r18
    7222:	48 2b       	or	r20, r24
}
    7224:	ca 01       	movw	r24, r20
    7226:	df 91       	pop	r29
    7228:	cf 91       	pop	r28
    722a:	1f 91       	pop	r17
    722c:	08 95       	ret

0000722e <netWriteWord>:

void netWriteWord(uint16_t address, uint16_t value)
{
    722e:	0f 93       	push	r16
    7230:	1f 93       	push	r17
    7232:	cf 93       	push	r28
    7234:	df 93       	push	r29
    7236:	8c 01       	movw	r16, r24
    7238:	eb 01       	movw	r28, r22
	// Write uint16_t to Ethernet controller
	netWriteReg(address++, value >> 8);
    723a:	67 2f       	mov	r22, r23
    723c:	77 27       	eor	r23, r23
    723e:	b0 df       	rcall	.-160    	; 0x71a0 <netWriteReg>
    7240:	6c 2f       	mov	r22, r28
	netWriteReg(address, value & 0xff);
    7242:	c8 01       	movw	r24, r16
    7244:	01 96       	adiw	r24, 0x01	; 1
    7246:	df 91       	pop	r29
}
    7248:	cf 91       	pop	r28
    724a:	1f 91       	pop	r17
    724c:	0f 91       	pop	r16
    724e:	a8 cf       	rjmp	.-176    	; 0x71a0 <netWriteReg>

00007250 <netInit>:

void netInit(void)
{
    7250:	0f 93       	push	r16
    7252:	1f 93       	push	r17
    7254:	cf 93       	push	r28
    7256:	df 93       	push	r29
	uint8_t i;

	// Set up outputs to communicate with W5100 chip
	// Set pins as output
	DDRB = _BV(SCK) | _BV(MOSI) | _BV(SS);
    7258:	8c e2       	ldi	r24, 0x2C	; 44
    725a:	84 b9       	out	0x04, r24	; 4
	// Set pins high
	PORTB = _BV(SCK) | _BV(MISO) | _BV(MOSI) | _BV(SS);
    725c:	8c e3       	ldi	r24, 0x3C	; 60
    725e:	85 b9       	out	0x05, r24	; 5
#ifdef _ARDUINO_ETHERNET
	DDRB |= _BV(LED);
    7260:	21 9a       	sbi	0x04, 1	; 4
	PORTB |= _BV(LED);
    7262:	29 9a       	sbi	0x05, 1	; 5
#endif

	// Set up SPI
	// Set the Double SPI Speed Bit
	SPSR = (1 << SPI2X);
    7264:	81 e0       	ldi	r24, 0x01	; 1
    7266:	8d bd       	out	0x2d, r24	; 45

	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
    7268:	83 e0       	ldi	r24, 0x03	; 3
    726a:	90 e0       	ldi	r25, 0x00	; 0
    726c:	f2 d3       	rcall	.+2020   	; 0x7a52 <__eerd_byte_m328p>
    726e:	85 35       	cpi	r24, 0x55	; 85
    7270:	29 f0       	breq	.+10     	; 0x727c <netInit+0x2c>
    7272:	00 e0       	ldi	r16, 0x00	; 0
    7274:	11 e0       	ldi	r17, 0x01	; 1
    7276:	c0 e0       	ldi	r28, 0x00	; 0
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {
    7278:	d0 e0       	ldi	r29, 0x00	; 0
    727a:	13 c0       	rjmp	.+38     	; 0x72a2 <netInit+0x52>
    727c:	84 e0       	ldi	r24, 0x04	; 4
    727e:	90 e0       	ldi	r25, 0x00	; 0
    7280:	e8 d3       	rcall	.+2000   	; 0x7a52 <__eerd_byte_m328p>
    7282:	8a 3a       	cpi	r24, 0xAA	; 170
    7284:	b1 f7       	brne	.-20     	; 0x7272 <netInit+0x22>
    7286:	01 e0       	ldi	r16, 0x01	; 1
    7288:	11 e0       	ldi	r17, 0x01	; 1
    728a:	c5 e0       	ldi	r28, 0x05	; 5
    728c:	d0 e0       	ldi	r29, 0x00	; 0
    728e:	ce 01       	movw	r24, r28
    7290:	e0 d3       	rcall	.+1984   	; 0x7a52 <__eerd_byte_m328p>

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
			registerBuffer[i + 1] = eeprom_read_byte(EEPROM_DATA + i);
    7292:	f8 01       	movw	r30, r16
    7294:	81 93       	st	Z+, r24
    7296:	8f 01       	movw	r16, r30
    7298:	21 96       	adiw	r28, 0x01	; 1
    729a:	c7 31       	cpi	r28, 0x17	; 23
    729c:	d1 05       	cpc	r29, r1
    729e:	b9 f7       	brne	.-18     	; 0x728e <netInit+0x3e>
	/* Pull in altered presets
	 * if available from AVR EEPROM (if signature bytes are set)*/
	if((eeprom_read_byte(EEPROM_SIG_1) == EEPROM_SIG_1_VALUE)
	        && (eeprom_read_byte(EEPROM_SIG_2) == EEPROM_SIG_2_VALUE)) {

		for(i = 0; i < EEPROM_SETTINGS_SIZE; i++)
    72a0:	e8 cf       	rjmp	.-48     	; 0x7272 <netInit+0x22>
    72a2:	f8 01       	movw	r30, r16
    72a4:	61 91       	ld	r22, Z+
    72a6:	8f 01       	movw	r16, r30
	}
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
		netWriteReg(i, registerBuffer[i]);
    72a8:	ce 01       	movw	r24, r28
    72aa:	7a df       	rcall	.-268    	; 0x71a0 <netWriteReg>
    72ac:	21 96       	adiw	r28, 0x01	; 1
    72ae:	cc 31       	cpi	r28, 0x1C	; 28
    72b0:	d1 05       	cpc	r29, r1
    72b2:	b9 f7       	brne	.-18     	; 0x72a2 <netInit+0x52>
    72b4:	df 91       	pop	r29
		if(i != 14) putch(0x2E);
	}
#endif

	// Configure Wiznet chip
	for(i = 0; i < REGISTER_BLOCK_SIZE; i++)
    72b6:	cf 91       	pop	r28
    72b8:	1f 91       	pop	r17
    72ba:	0f 91       	pop	r16
		netWriteReg(i, registerBuffer[i]);
#ifdef _VERBOSE
	traceln(" Net: Network init done");
#endif
}
    72bc:	08 95       	ret

000072be <sockInit>:

uint16_t lastPacket = 0, highPacket = 0;


static void sockInit(uint16_t port)
{
    72be:	cf 93       	push	r28
    72c0:	df 93       	push	r29
    72c2:	ec 01       	movw	r28, r24
	netWriteReg(REG_S3_CR, CR_CLOSE);
    72c4:	60 e1       	ldi	r22, 0x10	; 16
    72c6:	81 e0       	ldi	r24, 0x01	; 1
    72c8:	97 e0       	ldi	r25, 0x07	; 7
    72ca:	6a df       	rcall	.-300    	; 0x71a0 <netWriteReg>
    72cc:	be 01       	movw	r22, r28

	do {
		// Write TFTP Port
		netWriteWord(REG_S3_PORT0, port);
    72ce:	84 e0       	ldi	r24, 0x04	; 4
    72d0:	97 e0       	ldi	r25, 0x07	; 7
    72d2:	ad df       	rcall	.-166    	; 0x722e <netWriteWord>
    72d4:	62 e0       	ldi	r22, 0x02	; 2
    72d6:	80 e0       	ldi	r24, 0x00	; 0
		// Write mode
		netWriteReg(REG_S3_MR, MR_UDP);
    72d8:	97 e0       	ldi	r25, 0x07	; 7
    72da:	62 df       	rcall	.-316    	; 0x71a0 <netWriteReg>
    72dc:	61 e0       	ldi	r22, 0x01	; 1
    72de:	81 e0       	ldi	r24, 0x01	; 1
    72e0:	97 e0       	ldi	r25, 0x07	; 7
		// Open Socket
		netWriteReg(REG_S3_CR, CR_OPEN);
    72e2:	5e df       	rcall	.-324    	; 0x71a0 <netWriteReg>
    72e4:	83 e0       	ldi	r24, 0x03	; 3
    72e6:	97 e0       	ldi	r25, 0x07	; 7
    72e8:	74 df       	rcall	.-280    	; 0x71d2 <netReadReg>
    72ea:	82 32       	cpi	r24, 0x22	; 34

		// Read Status
		if(netReadReg(REG_S3_SR) != SOCK_UDP)
    72ec:	21 f0       	breq	.+8      	; 0x72f6 <sockInit+0x38>
    72ee:	60 e1       	ldi	r22, 0x10	; 16
    72f0:	81 e0       	ldi	r24, 0x01	; 1
    72f2:	97 e0       	ldi	r25, 0x07	; 7
    72f4:	55 df       	rcall	.-342    	; 0x71a0 <netWriteReg>
    72f6:	83 e0       	ldi	r24, 0x03	; 3
			// Close Socket if it wasn't initialized correctly
			netWriteReg(REG_S3_CR, CR_CLOSE);
    72f8:	97 e0       	ldi	r25, 0x07	; 7
    72fa:	6b df       	rcall	.-298    	; 0x71d2 <netReadReg>
    72fc:	82 32       	cpi	r24, 0x22	; 34
    72fe:	31 f7       	brne	.-52     	; 0x72cc <sockInit+0xe>
    7300:	df 91       	pop	r29

		// If socket correctly opened continue
	} while(netReadReg(REG_S3_SR) != SOCK_UDP);
    7302:	cf 91       	pop	r28
    7304:	08 95       	ret

00007306 <processPacket>:
#ifdef _DEBUG_TFTP
static uint8_t processPacket(uint16_t packetSize)
{
#else
static uint8_t processPacket(void)
{
    7306:	9f 92       	push	r9
    7308:	af 92       	push	r10
    730a:	bf 92       	push	r11
    730c:	cf 92       	push	r12
    730e:	df 92       	push	r13
    7310:	ef 92       	push	r14
    7312:	ff 92       	push	r15
    7314:	0f 93       	push	r16
    7316:	1f 93       	push	r17
    7318:	cf 93       	push	r28
    731a:	df 93       	push	r29
    731c:	cd b7       	in	r28, 0x3d	; 61
    731e:	de b7       	in	r29, 0x3e	; 62
    7320:	cc 50       	subi	r28, 0x0C	; 12
    7322:	d2 40       	sbci	r29, 0x02	; 2
    7324:	de bf       	out	0x3e, r29	; 62
    7326:	cd bf       	out	0x3d, r28	; 61

	//  step();
#endif

	// Read data from chip to buffer
	readPointer = netReadWord(REG_S3_RX_RD0);
    7328:	88 e2       	ldi	r24, 0x28	; 40
    732a:	97 e0       	ldi	r25, 0x07	; 7
    732c:	6c df       	rcall	.-296    	; 0x7206 <netReadWord>
    732e:	00 97       	sbiw	r24, 0x00	; 0
#ifdef _DEBUGMORE_TFTP
	traceln("Tftp: readPointer at position ");
	tracenum(readPointer);
#endif

	if(readPointer == 0) readPointer += S3_RX_START;
    7330:	11 f4       	brne	.+4      	; 0x7336 <processPacket+0x30>
    7332:	80 e0       	ldi	r24, 0x00	; 0
    7334:	98 e7       	ldi	r25, 0x78	; 120
    7336:	8e 01       	movw	r16, r28
    7338:	0f 5f       	subi	r16, 0xFF	; 255
    733a:	1f 4f       	sbci	r17, 0xFF	; 255
    733c:	5e 01       	movw	r10, r28
    733e:	23 ef       	ldi	r18, 0xF3	; 243
    7340:	a2 1a       	sub	r10, r18
    7342:	2d ef       	ldi	r18, 0xFD	; 253
    7344:	b2 0a       	sbc	r11, r18
    7346:	68 01       	movw	r12, r16
    7348:	0a 15       	cp	r16, r10

	for(count = TFTP_PACKET_MAX_SIZE; count--;) {
    734a:	1b 05       	cpc	r17, r11
    734c:	89 f0       	breq	.+34     	; 0x7370 <processPacket+0x6a>
    734e:	7c 01       	movw	r14, r24
			traceln("Tftp: Reading from position ");
			tracenum(readPointer);
		}
#endif

		*bufPtr++ = netReadReg(readPointer++);
    7350:	ef ef       	ldi	r30, 0xFF	; 255
    7352:	ee 1a       	sub	r14, r30
    7354:	fe 0a       	sbc	r15, r30
    7356:	3d df       	rcall	.-390    	; 0x71d2 <netReadReg>
    7358:	f8 01       	movw	r30, r16
    735a:	81 93       	st	Z+, r24
    735c:	8f 01       	movw	r16, r30
    735e:	e1 14       	cp	r14, r1
    7360:	f0 e8       	ldi	r31, 0x80	; 128

		if(readPointer == S3_RX_END) readPointer = S3_RX_START;
    7362:	ff 06       	cpc	r15, r31
    7364:	19 f4       	brne	.+6      	; 0x736c <processPacket+0x66>
    7366:	e1 2c       	mov	r14, r1
    7368:	e8 e7       	ldi	r30, 0x78	; 120
    736a:	fe 2e       	mov	r15, r30
    736c:	c7 01       	movw	r24, r14
    736e:	ec cf       	rjmp	.-40     	; 0x7348 <processPacket+0x42>
    7370:	bc 01       	movw	r22, r24
    7372:	88 e2       	ldi	r24, 0x28	; 40
	}

	netWriteWord(REG_S3_RX_RD0, readPointer);     // Write back new pointer
    7374:	97 e0       	ldi	r25, 0x07	; 7
    7376:	5b df       	rcall	.-330    	; 0x722e <netWriteWord>
    7378:	60 e4       	ldi	r22, 0x40	; 64
    737a:	81 e0       	ldi	r24, 0x01	; 1
    737c:	97 e0       	ldi	r25, 0x07	; 7
	netWriteReg(REG_S3_CR, CR_RECV);
    737e:	10 df       	rcall	.-480    	; 0x71a0 <netWriteReg>
    7380:	81 e0       	ldi	r24, 0x01	; 1
    7382:	97 e0       	ldi	r25, 0x07	; 7
    7384:	26 df       	rcall	.-436    	; 0x71d2 <netReadReg>
    7386:	81 11       	cpse	r24, r1

	while(netReadReg(REG_S3_CR));
    7388:	fb cf       	rjmp	.-10     	; 0x7380 <processPacket+0x7a>
    738a:	76 01       	movw	r14, r12
    738c:	0c e0       	ldi	r16, 0x0C	; 12
    738e:	17 e0       	ldi	r17, 0x07	; 7
    7390:	f7 01       	movw	r30, r14
    7392:	61 91       	ld	r22, Z+
    7394:	7f 01       	movw	r14, r30
    7396:	c8 01       	movw	r24, r16
    7398:	03 df       	rcall	.-506    	; 0x71a0 <netWriteReg>
#endif

	// Set up return IP address and port
	uint8_t i;

	for(i = 0; i < 6; i++) netWriteReg(REG_S3_DIPR0 + i, buffer[i]);
    739a:	0f 5f       	subi	r16, 0xFF	; 255
    739c:	1f 4f       	sbci	r17, 0xFF	; 255
    739e:	02 31       	cpi	r16, 0x12	; 18
    73a0:	f7 e0       	ldi	r31, 0x07	; 7
    73a2:	1f 07       	cpc	r17, r31
    73a4:	a9 f7       	brne	.-22     	; 0x7390 <processPacket+0x8a>
    73a6:	0f 81       	ldd	r16, Y+7	; 0x07
    73a8:	10 e0       	ldi	r17, 0x00	; 0
    73aa:	10 2f       	mov	r17, r16
    73ac:	00 27       	eor	r16, r16
    73ae:	88 85       	ldd	r24, Y+8	; 0x08
    73b0:	08 0f       	add	r16, r24

	// Parse packet
	uint16_t tftpDataLen = (buffer[6] << 8) + buffer[7];
    73b2:	11 1d       	adc	r17, r1
    73b4:	89 85       	ldd	r24, Y+9	; 0x09
    73b6:	90 e0       	ldi	r25, 0x00	; 0
    73b8:	98 2f       	mov	r25, r24
    73ba:	88 27       	eor	r24, r24
    73bc:	2a 85       	ldd	r18, Y+10	; 0x0a
    73be:	82 0f       	add	r24, r18
	uint16_t tftpOpcode = (buffer[8] << 8) + buffer[9];
    73c0:	91 1d       	adc	r25, r1
    73c2:	eb 84       	ldd	r14, Y+11	; 0x0b
    73c4:	f1 2c       	mov	r15, r1
    73c6:	fe 2c       	mov	r15, r14
    73c8:	ee 24       	eor	r14, r14
    73ca:	2c 85       	ldd	r18, Y+12	; 0x0c
    73cc:	e2 0e       	add	r14, r18
	uint16_t tftpBlock = (buffer[10] << 8) + buffer[11];
    73ce:	f1 1c       	adc	r15, r1
    73d0:	83 30       	cpi	r24, 0x03	; 3
    73d2:	91 05       	cpc	r25, r1
    73d4:	81 f4       	brne	.+32     	; 0x73f6 <processPacket+0xf0>
    73d6:	29 e3       	ldi	r18, 0x39	; 57
    73d8:	e2 16       	cp	r14, r18
    73da:	f1 04       	cpc	r15, r1
	tracenum(tftpOpcode);
	trace(" and data length ");
	tracenum(tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE));
#endif

	if((tftpOpcode == TFTP_OPCODE_DATA)
    73dc:	98 f5       	brcc	.+102    	; 0x7444 <processPacket+0x13e>
    73de:	80 91 1e 01 	lds	r24, 0x011E
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
    73e2:	90 91 1f 01 	lds	r25, 0x011F
    73e6:	e8 16       	cp	r14, r24
    73e8:	f9 06       	cpc	r15, r25
    73ea:	60 f1       	brcs	.+88     	; 0x7444 <processPacket+0x13e>
    73ec:	01 96       	adiw	r24, 0x01	; 1
    73ee:	8e 15       	cp	r24, r14
    73f0:	9f 05       	cpc	r25, r15
    73f2:	40 f1       	brcs	.+80     	; 0x7444 <processPacket+0x13e>
    73f4:	23 c0       	rjmp	.+70     	; 0x743c <processPacket+0x136>
    73f6:	05 30       	cpi	r16, 0x05	; 5
    73f8:	12 40       	sbci	r17, 0x02	; 2
    73fa:	20 f5       	brcc	.+72     	; 0x7444 <processPacket+0x13e>
    73fc:	84 30       	cpi	r24, 0x04	; 4
    73fe:	91 05       	cpc	r25, r1
    7400:	d0 f4       	brcc	.+52     	; 0x7436 <processPacket+0x130>
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
    7402:	81 30       	cpi	r24, 0x01	; 1
    7404:	91 05       	cpc	r25, r1
    7406:	31 f1       	breq	.+76     	; 0x7454 <processPacket+0x14e>

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    7408:	02 97       	sbiw	r24, 0x02	; 2
    740a:	e1 f4       	brne	.+56     	; 0x7444 <processPacket+0x13e>
    740c:	0d d2       	rcall	.+1050   	; 0x7828 <resetTick>
    740e:	6f ef       	ldi	r22, 0xFF	; 255
    7410:	82 e0       	ldi	r24, 0x02	; 2
    7412:	90 e0       	ldi	r25, 0x00	; 0
    7414:	26 d3       	rcall	.+1612   	; 0x7a62 <__eewr_byte_m328p>
    7416:	80 91 29 01 	lds	r24, 0x0129
#endif
			break;

		case TFTP_OPCODE_WRQ: // Write request
			// Valid WRQ -> reset timer
			resetTick();
    741a:	90 91 2a 01 	lds	r25, 0x012A
#ifdef _VERBOSE
			traceln("Tftp: Write request");
#endif
			// Flagging image as invalid since the flashing process has started
			eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_BAD_VALUE);
    741e:	4f df       	rcall	.-354    	; 0x72be <sockInit>
    7420:	10 92 1f 01 	sts	0x011F, r1
    7424:	10 92 1e 01 	sts	0x011E, r1

#ifdef _TFTP_RANDOM_PORT
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7428:	10 92 21 01 	sts	0x0121, r1
    742c:	10 92 20 01 	sts	0x0120, r1
    7430:	42 e0       	ldi	r20, 0x02	; 2
#else
			tracenum(tftpTransferPort);
#endif
#endif

			lastPacket = highPacket = 0;
    7432:	b4 2e       	mov	r11, r20
    7434:	8e c0       	rjmp	.+284    	; 0x7552 <processPacket+0x24c>
    7436:	06 97       	sbiw	r24, 0x06	; 6
    7438:	68 f0       	brcs	.+26     	; 0x7454 <processPacket+0x14e>
    743a:	04 c0       	rjmp	.+8      	; 0x7444 <processPacket+0x13e>
    743c:	05 30       	cpi	r16, 0x05	; 5
    743e:	82 e0       	ldi	r24, 0x02	; 2
    7440:	18 07       	cpc	r17, r24
			returnCode = ACK; // Send back acknowledge for packet 0
    7442:	50 f0       	brcs	.+20     	; 0x7458 <processPacket+0x152>
    7444:	80 91 29 01 	lds	r24, 0x0129

	uint8_t returnCode = ERROR_UNKNOWN;
	uint16_t packetLength;


	switch(tftpOpcode) {
    7448:	90 91 2a 01 	lds	r25, 0x012A
    744c:	38 df       	rcall	.-400    	; 0x72be <sockInit>

	if((tftpOpcode == TFTP_OPCODE_DATA)
		&& ((tftpBlock > MAX_ADDR / 0x200) || (tftpBlock < highPacket) || (tftpBlock > highPacket + 1)))
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
    744e:	bb 24       	eor	r11, r11
    7450:	b3 94       	inc	r11
    7452:	7f c0       	rjmp	.+254    	; 0x7552 <processPacket+0x24c>
    7454:	b1 2c       	mov	r11, r1
#endif

#ifdef _TFTP_RANDOM_PORT
			sockInit((buffer[4] << 8) | ~buffer[5]); // Generate a 'random' TID (RFC1350)
#else
			sockInit(tftpTransferPort);
    7456:	7d c0       	rjmp	.+250    	; 0x7552 <processPacket+0x24c>
    7458:	e7 d1       	rcall	.+974    	; 0x7828 <resetTick>
    745a:	04 50       	subi	r16, 0x04	; 4
    745c:	11 09       	sbc	r17, r1
    745e:	f0 92 21 01 	sts	0x0121, r15
			 * It can be done by reinitializig the tftpd or
			 * by resetting the device. I should find out which is best...
			 * Right now it is being done by resetting the timer if we have a
			 * data packet. */
			// Invalid - return error
			returnCode = ERROR_INVALID;
    7462:	e0 92 20 01 	sts	0x0120, r14
			break;
    7466:	f1 e0       	ldi	r31, 0x01	; 1
		tftpOpcode = TFTP_OPCODE_UKN;

	if(tftpDataLen > (0x200 + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE))
		tftpOpcode = TFTP_OPCODE_UKN;

	uint8_t returnCode = ERROR_UNKNOWN;
    7468:	ef 1a       	sub	r14, r31
    746a:	f1 08       	sbc	r15, r1
			returnCode = ACK; // Send back acknowledge for packet 0
			break;

		case TFTP_OPCODE_DATA:
			// Valid Data Packet -> reset timer
			resetTick();
    746c:	fe 2c       	mov	r15, r14
    746e:	ee 24       	eor	r14, r14

			packetLength = tftpDataLen - (TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE);
    7470:	ff 0c       	add	r15, r15
    7472:	a7 01       	movw	r20, r14
			lastPacket = tftpBlock;
    7474:	60 e0       	ldi	r22, 0x00	; 0
    7476:	70 e0       	ldi	r23, 0x00	; 0
    7478:	db 01       	movw	r26, r22
    747a:	ca 01       	movw	r24, r20
			writeAddr = (tftpBlock - 1) << 9; // Flash write address for this block
    747c:	80 0f       	add	r24, r16
    747e:	91 1f       	adc	r25, r17
    7480:	a1 1d       	adc	r26, r1
    7482:	b1 1d       	adc	r27, r1
    7484:	81 30       	cpi	r24, 0x01	; 1
    7486:	90 47       	sbci	r25, 0x70	; 112
    7488:	a1 05       	cpc	r26, r1
    748a:	b1 05       	cpc	r27, r1
    748c:	08 f0       	brcs	.+2      	; 0x7490 <processPacket+0x18a>
#ifdef _DEBUGMORE_TFTP
			traceln("Tftp: Data for block ");
			tracenum(lastPacket);
#endif

			if((writeAddr + packetLength) > MAX_ADDR) {
    748e:	5f c0       	rjmp	.+190    	; 0x754e <processPacket+0x248>
    7490:	01 15       	cp	r16, r1
    7492:	82 e0       	ldi	r24, 0x02	; 2
    7494:	18 07       	cpc	r17, r24
    7496:	18 f4       	brcc	.+6      	; 0x749e <processPacket+0x198>
    7498:	24 e0       	ldi	r18, 0x04	; 4
    749a:	b2 2e       	mov	r11, r18
    749c:	02 c0       	rjmp	.+4      	; 0x74a2 <processPacket+0x19c>
    749e:	92 e0       	ldi	r25, 0x02	; 2
    74a0:	b9 2e       	mov	r11, r25
    74a2:	c8 01       	movw	r24, r16
    74a4:	8f 77       	andi	r24, 0x7F	; 127
				uint8_t* pageBase = buffer + (UDP_HEADER_SIZE + TFTP_OPCODE_SIZE + TFTP_BLOCKNO_SIZE); // Start of block data
				uint16_t offset = 0; // Block offset


				// Set the return code before packetLength gets rounded up
				if(packetLength < TFTP_DATA_SIZE) returnCode = FINAL_ACK;
    74a6:	99 27       	eor	r25, r25
    74a8:	89 2b       	or	r24, r25
    74aa:	19 f0       	breq	.+6      	; 0x74b2 <processPacket+0x1ac>
    74ac:	0f 5f       	subi	r16, 0xFF	; 255
    74ae:	1f 4f       	sbci	r17, 0xFF	; 255
    74b0:	f8 cf       	rjmp	.-16     	; 0x74a2 <processPacket+0x19c>
    74b2:	45 2b       	or	r20, r21
				else returnCode = ACK;
    74b4:	46 2b       	or	r20, r22
    74b6:	47 2b       	or	r20, r23

				// Round up packet length to a full flash sector size
				while(packetLength % SPM_PAGESIZE) packetLength++;
    74b8:	59 f0       	breq	.+22     	; 0x74d0 <processPacket+0x1ca>
    74ba:	de 01       	movw	r26, r28
    74bc:	1d 96       	adiw	r26, 0x0d	; 13
    74be:	20 e0       	ldi	r18, 0x00	; 0
    74c0:	30 e0       	ldi	r19, 0x00	; 0
    74c2:	61 e0       	ldi	r22, 0x01	; 1
    74c4:	73 e0       	ldi	r23, 0x03	; 3
    74c6:	f5 e0       	ldi	r31, 0x05	; 5
#ifdef _DEBUG_TFTP
				traceln("Tftp: Packet length adjusted to ");
				tracenum(packetLength);
#endif

				if(writeAddr == 0) {
    74c8:	af 2e       	mov	r10, r31
    74ca:	81 e1       	ldi	r24, 0x11	; 17
    74cc:	98 2e       	mov	r9, r24
    74ce:	34 c0       	rjmp	.+104    	; 0x7538 <processPacket+0x232>
    74d0:	ce 01       	movw	r24, r28
    74d2:	0d 96       	adiw	r24, 0x0d	; 13
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    74d4:	26 d1       	rcall	.+588    	; 0x7722 <validImage>
    74d6:	81 11       	cpse	r24, r1
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
					boot_page_fill(writeAddr + offset, writeValue);
    74d8:	f0 cf       	rjmp	.-32     	; 0x74ba <processPacket+0x1b4>

#endif
					offset += 2;

					if(offset % SPM_PAGESIZE == 0) {
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    74da:	85 e0       	ldi	r24, 0x05	; 5
						boot_spm_busy_wait();
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    74dc:	b8 2e       	mov	r11, r24
    74de:	39 c0       	rjmp	.+114    	; 0x7552 <processPacket+0x24c>
						boot_spm_busy_wait();
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    74e0:	f6 01       	movw	r30, r12
    74e2:	e2 0f       	add	r30, r18
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    74e4:	f3 1f       	adc	r31, r19
				tracenum(packetLength);
#endif

				if(writeAddr == 0) {
					// First sector - validate
					if(!validImage(pageBase)) {
    74e6:	45 85       	ldd	r20, Z+13	; 0x0d
    74e8:	50 e0       	ldi	r21, 0x00	; 0
    74ea:	54 2f       	mov	r21, r20
    74ec:	44 27       	eor	r20, r20
    74ee:	8c 91       	ld	r24, X
    74f0:	48 2b       	or	r20, r24
						returnCode = INVALID_IMAGE;
    74f2:	f7 01       	movw	r30, r14
    74f4:	0a 01       	movw	r0, r20
    74f6:	60 93 57 00 	sts	0x0057, r22
    74fa:	e8 95       	spm
    74fc:	11 24       	eor	r1, r1
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
					uint16_t writeValue = (pageBase[offset]) | (pageBase[offset + 1] << 8);
    74fe:	2e 5f       	subi	r18, 0xFE	; 254
    7500:	3f 4f       	sbci	r19, 0xFF	; 255
    7502:	c9 01       	movw	r24, r18
    7504:	8f 77       	andi	r24, 0x7F	; 127
    7506:	99 27       	eor	r25, r25
    7508:	89 2b       	or	r24, r25
					boot_page_fill(writeAddr + offset, writeValue);
    750a:	91 f4       	brne	.+36     	; 0x7530 <processPacket+0x22a>
    750c:	f7 01       	movw	r30, r14
    750e:	ee 57       	subi	r30, 0x7E	; 126
    7510:	f1 09       	sbc	r31, r1
    7512:	70 93 57 00 	sts	0x0057, r23
						trace(" at offset ");
						tracenum(writeAddr + offset);
					}

#endif
					offset += 2;
    7516:	e8 95       	spm
    7518:	07 b6       	in	r0, 0x37	; 55

					if(offset % SPM_PAGESIZE == 0) {
    751a:	00 fc       	sbrc	r0, 0
    751c:	fd cf       	rjmp	.-6      	; 0x7518 <processPacket+0x212>
    751e:	a0 92 57 00 	sts	0x0057, r10
    7522:	e8 95       	spm
						boot_page_erase(writeAddr + offset - SPM_PAGESIZE);
    7524:	07 b6       	in	r0, 0x37	; 55
    7526:	00 fc       	sbrc	r0, 0
    7528:	fd cf       	rjmp	.-6      	; 0x7524 <processPacket+0x21e>
    752a:	90 92 57 00 	sts	0x0057, r9
    752e:	e8 95       	spm
						boot_spm_busy_wait();
    7530:	12 96       	adiw	r26, 0x02	; 2
    7532:	f2 e0       	ldi	r31, 0x02	; 2
    7534:	ef 0e       	add	r14, r31
						boot_page_write(writeAddr + offset - SPM_PAGESIZE);
    7536:	f1 1c       	adc	r15, r1
    7538:	20 17       	cp	r18, r16
    753a:	31 07       	cpc	r19, r17
						boot_spm_busy_wait();
    753c:	88 f2       	brcs	.-94     	; 0x74e0 <processPacket+0x1da>
    753e:	24 e0       	ldi	r18, 0x04	; 4
    7540:	b2 12       	cpse	r11, r18
#if defined(RWWSRE)
						// Reenable read access to flash
						boot_rww_enable();
    7542:	07 c0       	rjmp	.+14     	; 0x7552 <processPacket+0x24c>
    7544:	6e ee       	ldi	r22, 0xEE	; 238
    7546:	82 e0       	ldi	r24, 0x02	; 2
    7548:	90 e0       	ldi	r25, 0x00	; 0
    754a:	8b d2       	rcall	.+1302   	; 0x7a62 <__eewr_byte_m328p>
    754c:	02 c0       	rjmp	.+4      	; 0x7552 <processPacket+0x24c>
    754e:	93 e0       	ldi	r25, 0x03	; 3
#endif
					}
				}

				// Flash packets
				for(offset = 0; offset < packetLength;) {
    7550:	b9 2e       	mov	r11, r25
    7552:	8b 2d       	mov	r24, r11
    7554:	c4 5f       	subi	r28, 0xF4	; 244
						boot_rww_enable();
#endif
					}
				}

				if(returnCode == FINAL_ACK) {
    7556:	dd 4f       	sbci	r29, 0xFD	; 253
    7558:	de bf       	out	0x3e, r29	; 62
    755a:	cd bf       	out	0x3d, r28	; 61
					// Hand over to application
#ifdef _VERBOSE
					traceln("Tftp: Flash is complete");
#endif
					// Flag the image as valid since we received the last packet
					eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    755c:	df 91       	pop	r29
    755e:	cf 91       	pop	r28
    7560:	1f 91       	pop	r17
    7562:	0f 91       	pop	r16
    7564:	ff 90       	pop	r15
    7566:	ef 90       	pop	r14
				// Flash is full - abort with an error before a bootloader overwrite occurs
				// Application is now corrupt, so do not hand over.
#ifdef _VERBOSE
				traceln("Tftp: Flash is full");
#endif
				returnCode = ERROR_FULL;
    7568:	df 90       	pop	r13
    756a:	cf 90       	pop	r12
			break;

	}

	return(returnCode);
}
    756c:	bf 90       	pop	r11
    756e:	af 90       	pop	r10
    7570:	9f 90       	pop	r9
    7572:	08 95       	ret

00007574 <tftpInit>:

/**
 * Initializes the network controller
 */
void tftpInit(void)
{
    7574:	cf 93       	push	r28
	// Open socket
	sockInit(TFTP_PORT);
    7576:	85 e4       	ldi	r24, 0x45	; 69
    7578:	90 e0       	ldi	r25, 0x00	; 0
    757a:	a1 de       	rcall	.-702    	; 0x72be <sockInit>
    757c:	87 e1       	ldi	r24, 0x17	; 23

#ifndef _TFTP_RANDOM_PORT
	if(eeprom_read_byte(EEPROM_SIG_3) == EEPROM_SIG_3_VALUE)
    757e:	90 e0       	ldi	r25, 0x00	; 0
    7580:	68 d2       	rcall	.+1232   	; 0x7a52 <__eerd_byte_m328p>
    7582:	8b 3b       	cpi	r24, 0xBB	; 187
    7584:	91 f4       	brne	.+36     	; 0x75aa <tftpInit+0x36>
    7586:	89 e1       	ldi	r24, 0x19	; 25
    7588:	90 e0       	ldi	r25, 0x00	; 0
		tftpTransferPort = ((eeprom_read_byte(EEPROM_PORT + 1) << 8) + eeprom_read_byte(EEPROM_PORT));
    758a:	63 d2       	rcall	.+1222   	; 0x7a52 <__eerd_byte_m328p>
    758c:	c8 2f       	mov	r28, r24
    758e:	88 e1       	ldi	r24, 0x18	; 24
    7590:	90 e0       	ldi	r25, 0x00	; 0
    7592:	5f d2       	rcall	.+1214   	; 0x7a52 <__eerd_byte_m328p>
    7594:	2c 2f       	mov	r18, r28
    7596:	30 e0       	ldi	r19, 0x00	; 0
    7598:	32 2f       	mov	r19, r18
    759a:	22 27       	eor	r18, r18
    759c:	28 0f       	add	r18, r24
    759e:	31 1d       	adc	r19, r1
    75a0:	30 93 2a 01 	sts	0x012A, r19
    75a4:	20 93 29 01 	sts	0x0129, r18
    75a8:	06 c0       	rjmp	.+12     	; 0x75b6 <tftpInit+0x42>
    75aa:	89 e7       	ldi	r24, 0x79	; 121
    75ac:	97 eb       	ldi	r25, 0xB7	; 183
    75ae:	90 93 2a 01 	sts	0x012A, r25
	else
		tftpTransferPort = TFTP_STATIC_PORT;
    75b2:	80 93 29 01 	sts	0x0129, r24
    75b6:	cf 91       	pop	r28
    75b8:	08 95       	ret

000075ba <tftpPoll>:

/**
 * Looks for a connection
 */
uint8_t tftpPoll(void)
{
    75ba:	af 92       	push	r10
    75bc:	bf 92       	push	r11
    75be:	cf 92       	push	r12
    75c0:	df 92       	push	r13
    75c2:	ef 92       	push	r14
    75c4:	ff 92       	push	r15
    75c6:	0f 93       	push	r16
    75c8:	1f 93       	push	r17
    75ca:	cf 93       	push	r28
    75cc:	df 93       	push	r29
    75ce:	cd b7       	in	r28, 0x3d	; 61
    75d0:	de b7       	in	r29, 0x3e	; 62
    75d2:	c4 56       	subi	r28, 0x64	; 100
    75d4:	d1 09       	sbc	r29, r1
    75d6:	de bf       	out	0x3e, r29	; 62
    75d8:	cd bf       	out	0x3d, r28	; 61
	uint8_t response = ACK;
	// Get the size of the recieved data
	uint16_t packetSize = netReadWord(REG_S3_RX_RSR0);
    75da:	86 e2       	ldi	r24, 0x26	; 38
    75dc:	97 e0       	ldi	r25, 0x07	; 7
    75de:	13 de       	rcall	.-986    	; 0x7206 <netReadWord>
    75e0:	89 2b       	or	r24, r25
// 			_delay_ms(400);
// 			packetSize = netReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
    75e2:	11 f4       	brne	.+4      	; 0x75e8 <tftpPoll+0x2e>
    75e4:	81 e0       	ldi	r24, 0x01	; 1
		// Complete
		return(0);
	}

	// Tftp continues
	return(1);
    75e6:	8e c0       	rjmp	.+284    	; 0x7704 <tftpPoll+0x14a>
    75e8:	81 e0       	ldi	r24, 0x01	; 1
// 			packetSize = netReadWord(REG_S3_RX_RSR0);
// 		}
// 	} while (packetSize != incSize);

	if(packetSize) {
		tftpFlashing = TRUE;
    75ea:	80 93 2c 01 	sts	0x012C, r24
    75ee:	82 e0       	ldi	r24, 0x02	; 2

		while((netReadReg(REG_S3_IR) & IR_RECV)) {
    75f0:	97 e0       	ldi	r25, 0x07	; 7
    75f2:	ef dd       	rcall	.-1058   	; 0x71d2 <netReadReg>
    75f4:	82 ff       	sbrs	r24, 2
    75f6:	0e c0       	rjmp	.+28     	; 0x7614 <tftpPoll+0x5a>
    75f8:	64 e0       	ldi	r22, 0x04	; 4
    75fa:	82 e0       	ldi	r24, 0x02	; 2
			netWriteReg(REG_S3_IR, IR_RECV);
    75fc:	97 e0       	ldi	r25, 0x07	; 7
    75fe:	d0 dd       	rcall	.-1120   	; 0x71a0 <netWriteReg>
    7600:	2f ef       	ldi	r18, 0xFF	; 255
    7602:	37 e8       	ldi	r19, 0x87	; 135
    7604:	83 e1       	ldi	r24, 0x13	; 19
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    7606:	21 50       	subi	r18, 0x01	; 1
    7608:	30 40       	sbci	r19, 0x00	; 0
    760a:	80 40       	sbci	r24, 0x00	; 0
    760c:	e1 f7       	brne	.-8      	; 0x7606 <tftpPoll+0x4c>
    760e:	00 c0       	rjmp	.+0      	; 0x7610 <tftpPoll+0x56>
    7610:	00 00       	nop
    7612:	ed cf       	rjmp	.-38     	; 0x75ee <tftpPoll+0x34>
    7614:	78 de       	rcall	.-784    	; 0x7306 <processPacket>
    7616:	b8 2e       	mov	r11, r24
    7618:	84 e2       	ldi	r24, 0x24	; 36
		// Process Packet and get TFTP response code
#ifdef _DEBUG_TFTP
		packetSize = netReadWord(REG_S3_RX_RSR0);
		response = processPacket(packetSize);
#else
		response = processPacket();
    761a:	97 e0       	ldi	r25, 0x07	; 7
    761c:	f4 dd       	rcall	.-1048   	; 0x7206 <netReadWord>
    761e:	8c 01       	movw	r16, r24
	uint8_t txBuffer[100];
	uint8_t* txPtr = txBuffer;
	uint8_t packetLength;
	uint16_t writePointer;

	writePointer = netReadWord(REG_S3_TX_WR0) + S3_TX_START;
    7620:	18 5a       	subi	r17, 0xA8	; 168
    7622:	92 e0       	ldi	r25, 0x02	; 2
    7624:	b9 16       	cp	r11, r25
    7626:	61 f1       	breq	.+88     	; 0x7680 <tftpPoll+0xc6>
    7628:	9b 15       	cp	r25, r11
    762a:	20 f0       	brcs	.+8      	; 0x7634 <tftpPoll+0x7a>

	switch(response) {
    762c:	e1 e0       	ldi	r30, 0x01	; 1
    762e:	be 16       	cp	r11, r30
    7630:	a9 f0       	breq	.+42     	; 0x765c <tftpPoll+0xa2>
    7632:	06 c0       	rjmp	.+12     	; 0x7640 <tftpPoll+0x86>
    7634:	f3 e0       	ldi	r31, 0x03	; 3
    7636:	bf 16       	cp	r11, r31
    7638:	d1 f0       	breq	.+52     	; 0x766e <tftpPoll+0xb4>
    763a:	24 e0       	ldi	r18, 0x04	; 4
    763c:	b2 16       	cp	r11, r18
    763e:	79 f1       	breq	.+94     	; 0x769e <tftpPoll+0xe4>
    7640:	4a e0       	ldi	r20, 0x0A	; 10
    7642:	50 e0       	ldi	r21, 0x00	; 0
    7644:	60 e8       	ldi	r22, 0x80	; 128
    7646:	70 e7       	ldi	r23, 0x70	; 112
    7648:	ce 01       	movw	r24, r28
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
    764a:	01 96       	adiw	r24, 0x01	; 1
    764c:	f9 d1       	rcall	.+1010   	; 0x7a40 <memcpy_P>
    764e:	8a e0       	ldi	r24, 0x0A	; 10
    7650:	fe 01       	movw	r30, r28
    7652:	31 96       	adiw	r30, 0x01	; 1
    7654:	7f 01       	movw	r14, r30
    7656:	a8 2e       	mov	r10, r24
    7658:	ae 0e       	add	r10, r30
	switch(response) {
		default:

		case ERROR_UNKNOWN:
			// Send unknown error packet
			packetLength = TFTP_UNKNOWN_ERROR_LEN;
    765a:	3c c0       	rjmp	.+120    	; 0x76d4 <tftpPoll+0x11a>
	txPtr = txBuffer;

	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    765c:	4c e0       	ldi	r20, 0x0C	; 12
    765e:	50 e0       	ldi	r21, 0x00	; 0
    7660:	65 e9       	ldi	r22, 0x95	; 149
    7662:	70 e7       	ldi	r23, 0x70	; 112
    7664:	ce 01       	movw	r24, r28
    7666:	01 96       	adiw	r24, 0x01	; 1
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
    7668:	eb d1       	rcall	.+982    	; 0x7a40 <memcpy_P>
    766a:	8c e0       	ldi	r24, 0x0C	; 12
    766c:	f1 cf       	rjmp	.-30     	; 0x7650 <tftpPoll+0x96>
    766e:	49 e0       	ldi	r20, 0x09	; 9
    7670:	50 e0       	ldi	r21, 0x00	; 0
    7672:	6b e8       	ldi	r22, 0x8B	; 139
    7674:	70 e7       	ldi	r23, 0x70	; 112
    7676:	ce 01       	movw	r24, r28
			memcpy_P(txBuffer, tftp_unknown_error_packet, packetLength);
			break;

		case ERROR_INVALID:
			// Send invalid opcode packet
			packetLength = TFTP_OPCODE_ERROR_LEN;
    7678:	01 96       	adiw	r24, 0x01	; 1
    767a:	e2 d1       	rcall	.+964    	; 0x7a40 <memcpy_P>
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
    767c:	89 e0       	ldi	r24, 0x09	; 9
    767e:	e8 cf       	rjmp	.-48     	; 0x7650 <tftpPoll+0x96>
    7680:	20 91 20 01 	lds	r18, 0x0120
    7684:	30 91 21 01 	lds	r19, 0x0121
    7688:	40 91 1e 01 	lds	r20, 0x011E
			memcpy_P(txBuffer, tftp_opcode_error_packet, packetLength);
			break;

		case ERROR_FULL:
			// Send unknown error packet
			packetLength = TFTP_FULL_ERROR_LEN;
    768c:	50 91 1f 01 	lds	r21, 0x011F
			memcpy_P(txBuffer, tftp_full_error_packet, packetLength);
			break;

		case ACK:
			if(lastPacket > highPacket) highPacket = lastPacket;
    7690:	42 17       	cp	r20, r18
    7692:	53 07       	cpc	r21, r19
    7694:	20 f4       	brcc	.+8      	; 0x769e <tftpPoll+0xe4>
    7696:	30 93 1f 01 	sts	0x011F, r19
    769a:	20 93 1e 01 	sts	0x011E, r18
    769e:	19 82       	std	Y+1, r1	; 0x01
    76a0:	84 e0       	ldi	r24, 0x04	; 4
    76a2:	8a 83       	std	Y+2, r24	; 0x02
    76a4:	20 91 20 01 	lds	r18, 0x0120
    76a8:	30 91 21 01 	lds	r19, 0x0121
    76ac:	3b 83       	std	Y+3, r19	; 0x03
#ifdef _DEBUG_TFTP
			if(response == FINAL_ACK) traceln("Tftp: Sent Final ACK ");
#endif
			
			packetLength = 4;
			*txPtr++ = TFTP_OPCODE_ACK >> 8;
    76ae:	2c 83       	std	Y+4, r18	; 0x04
			*txPtr++ = TFTP_OPCODE_ACK & 0xff;
    76b0:	cf cf       	rjmp	.-98     	; 0x7650 <tftpPoll+0x96>
    76b2:	f7 01       	movw	r30, r14
			// lastPacket is block code
			*txPtr++ = lastPacket >> 8;
    76b4:	61 91       	ld	r22, Z+
    76b6:	7f 01       	movw	r14, r30
    76b8:	68 01       	movw	r12, r16
    76ba:	ff ef       	ldi	r31, 0xFF	; 255
    76bc:	cf 1a       	sub	r12, r31
			*txPtr = lastPacket & 0xff;
    76be:	df 0a       	sbc	r13, r31
    76c0:	c8 01       	movw	r24, r16
	}

	txPtr = txBuffer;

	while(packetLength--) {
		netWriteReg(writePointer++, *txPtr++);
    76c2:	6e dd       	rcall	.-1316   	; 0x71a0 <netWriteReg>
    76c4:	c1 14       	cp	r12, r1
    76c6:	20 e6       	ldi	r18, 0x60	; 96
    76c8:	d2 06       	cpc	r13, r18
    76ca:	19 f4       	brne	.+6      	; 0x76d2 <tftpPoll+0x118>
    76cc:	c1 2c       	mov	r12, r1
    76ce:	a8 e5       	ldi	r26, 0x58	; 88
    76d0:	da 2e       	mov	r13, r26
    76d2:	86 01       	movw	r16, r12
    76d4:	ae 10       	cpse	r10, r14

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
    76d6:	ed cf       	rjmp	.-38     	; 0x76b2 <tftpPoll+0xf8>
    76d8:	b8 01       	movw	r22, r16
    76da:	78 55       	subi	r23, 0x58	; 88
    76dc:	84 e2       	ldi	r24, 0x24	; 36
    76de:	97 e0       	ldi	r25, 0x07	; 7
    76e0:	a6 dd       	rcall	.-1204   	; 0x722e <netWriteWord>
    76e2:	60 e2       	ldi	r22, 0x20	; 32
    76e4:	81 e0       	ldi	r24, 0x01	; 1
			break;
	}

	txPtr = txBuffer;

	while(packetLength--) {
    76e6:	97 e0       	ldi	r25, 0x07	; 7
    76e8:	5b dd       	rcall	.-1354   	; 0x71a0 <netWriteReg>
		netWriteReg(writePointer++, *txPtr++);

		if(writePointer == S3_TX_END) writePointer = S3_TX_START;
	}

	netWriteWord(REG_S3_TX_WR0, writePointer - S3_TX_START);
    76ea:	81 e0       	ldi	r24, 0x01	; 1
    76ec:	97 e0       	ldi	r25, 0x07	; 7
    76ee:	71 dd       	rcall	.-1310   	; 0x71d2 <netReadReg>
    76f0:	81 11       	cpse	r24, r1
    76f2:	fb cf       	rjmp	.-10     	; 0x76ea <tftpPoll+0x130>
    76f4:	34 e0       	ldi	r19, 0x04	; 4
	netWriteReg(REG_S3_CR, CR_SEND);
    76f6:	b3 12       	cpse	r11, r19
    76f8:	75 cf       	rjmp	.-278    	; 0x75e4 <tftpPoll+0x2a>
    76fa:	60 e1       	ldi	r22, 0x10	; 16
    76fc:	81 e0       	ldi	r24, 0x01	; 1
    76fe:	97 e0       	ldi	r25, 0x07	; 7

	while(netReadReg(REG_S3_CR));
    7700:	4f dd       	rcall	.-1378   	; 0x71a0 <netWriteReg>
    7702:	80 e0       	ldi	r24, 0x00	; 0
    7704:	cc 59       	subi	r28, 0x9C	; 156
    7706:	df 4f       	sbci	r29, 0xFF	; 255
    7708:	de bf       	out	0x3e, r29	; 62
    770a:	cd bf       	out	0x3d, r28	; 61
#endif
		// Send the response
		sendResponse(response);
	}

	if(response == FINAL_ACK) {
    770c:	df 91       	pop	r29
    770e:	cf 91       	pop	r28
    7710:	1f 91       	pop	r17
		netWriteReg(REG_S3_CR, CR_CLOSE);
    7712:	0f 91       	pop	r16
    7714:	ff 90       	pop	r15
    7716:	ef 90       	pop	r14
    7718:	df 90       	pop	r13
    771a:	cf 90       	pop	r12
		// Complete
		return(0);
    771c:	bf 90       	pop	r11
	}

	// Tftp continues
	return(1);
}
    771e:	af 90       	pop	r10
    7720:	08 95       	ret

00007722 <validImage>:
#include "debug.h"
#include "serial.h"


uint8_t validImage(uint8_t* base)
{
    7722:	20 e0       	ldi	r18, 0x00	; 0
    7724:	30 e0       	ldi	r19, 0x00	; 0
    7726:	fc 01       	movw	r30, r24
    7728:	e2 0f       	add	r30, r18
    772a:	f3 1f       	adc	r31, r19
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
		// For each vector, check it is of the form:
		// 0x0C 0x94 0xWX 0xYZ  ; JMP 0xWXYZ
		if(base[i] != 0x0c) {
    772c:	40 81       	ld	r20, Z
    772e:	4c 30       	cpi	r20, 0x0C	; 12
    7730:	51 f4       	brne	.+20     	; 0x7746 <validImage+0x24>
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
		}
		if(base[i + 1] != 0x94) {
    7732:	41 81       	ldd	r20, Z+1	; 0x01
    7734:	44 39       	cpi	r20, 0x94	; 148
    7736:	39 f4       	brne	.+14     	; 0x7746 <validImage+0x24>
    7738:	2c 5f       	subi	r18, 0xFC	; 252
    773a:	3f 4f       	sbci	r19, 0xFF	; 255

uint8_t validImage(uint8_t* base)
{
	/* Check that a jump table is present in the first flash sector */
	uint8_t i;
	for(i = 0; i < 0x34; i += 4) {
    773c:	24 33       	cpi	r18, 0x34	; 52
    773e:	31 05       	cpc	r19, r1
    7740:	91 f7       	brne	.-28     	; 0x7726 <validImage+0x4>
		}
	}
#ifdef _DEBUG_VALD
	traceln("Vald: Valid image");
#endif
	return(1);
    7742:	81 e0       	ldi	r24, 0x01	; 1
}
    7744:	08 95       	ret
			tracenum(i);
			trace(" with ");
			tracenum(base[i]);
			trace(" instead of 0x0C");
#endif
			return(0);
    7746:	80 e0       	ldi	r24, 0x00	; 0
    7748:	08 95       	ret

0000774a <watchdogDisable>:
 */
uint8_t watchdogDisable(void)
{
	uint8_t mcusr_mirror;

	mcusr_mirror = MCUSR;
    774a:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
    774c:	14 be       	out	0x34, r1	; 52
	wdt_disable();
    774e:	98 e1       	ldi	r25, 0x18	; 24
    7750:	0f b6       	in	r0, 0x3f	; 63
    7752:	f8 94       	cli
    7754:	90 93 60 00 	sts	0x0060, r25
    7758:	10 92 60 00 	sts	0x0060, r1
    775c:	0f be       	out	0x3f, r0	; 63

	return(mcusr_mirror);
}
    775e:	08 95       	ret

00007760 <watchdogReset>:

void watchdogReset(void)
{
	wdt_reset();
    7760:	a8 95       	wdr
    7762:	08 95       	ret

00007764 <watchdogConfig>:
}

void watchdogConfig(uint8_t x)
{
	WDTCSR = _BV(WDCE) | _BV(WDE);
    7764:	e0 e6       	ldi	r30, 0x60	; 96
    7766:	f0 e0       	ldi	r31, 0x00	; 0
    7768:	98 e1       	ldi	r25, 0x18	; 24
    776a:	90 83       	st	Z, r25
	WDTCSR = x;
    776c:	80 83       	st	Z, r24
    776e:	08 95       	ret

00007770 <serialInit>:


void serialInit(void)
{
	// Double speed mode USART0
	UART_STATUS_REG		= _BV(UART_DOUBLE_SPEED);
    7770:	82 e0       	ldi	r24, 0x02	; 2
    7772:	80 93 c0 00 	sts	0x00C0, r24
	// Enable receiver and transiter on USART0
	UART_CONTROL_REG	= _BV(UART_ENABLE_RECEIVER) | _BV(UART_ENABLE_TRANSMITTER);
    7776:	88 e1       	ldi	r24, 0x18	; 24
    7778:	80 93 c1 00 	sts	0x00C1, r24
	// Set 8bit character length on USART0
	UART_MODE_REG		= _BV(UART_CHAR_SIZE_LOW) | _BV(UART_CHAR_SIZE_MID);
    777c:	86 e0       	ldi	r24, 0x06	; 6
    777e:	80 93 c2 00 	sts	0x00C2, r24
	// Set USART0 baud rate
	UART_BAUD_RATE_LOW	= (uint8_t)((F_CPU + BAUD_RATE * 4L) / (BAUD_RATE * 8L) - 1);
    7782:	80 e1       	ldi	r24, 0x10	; 16
    7784:	80 93 c4 00 	sts	0x00C4, r24
    7788:	08 95       	ret

0000778a <putCh>:
}


void putCh(uint8_t c)
{
	while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
    778a:	90 91 c0 00 	lds	r25, 0x00C0
    778e:	95 ff       	sbrs	r25, 5
    7790:	fc cf       	rjmp	.-8      	; 0x778a <putCh>
	UART_DATA_REG = c;
    7792:	80 93 c6 00 	sts	0x00C6, r24
    7796:	08 95       	ret

00007798 <putHex>:
}


void putHex(uint8_t c)
{
	c &= 0xf;
    7798:	8f 70       	andi	r24, 0x0F	; 15
	if(c > 9) c += 7;
    779a:	8a 30       	cpi	r24, 0x0A	; 10
    779c:	08 f0       	brcs	.+2      	; 0x77a0 <putHex+0x8>
    779e:	89 5f       	subi	r24, 0xF9	; 249
	//while(!(UART_STATUS_REG & _BV(UART_DATA_REG_EMPTY)));
	//UART_DATA_REG = c + '0';
	putCh(c + '0');
    77a0:	80 5d       	subi	r24, 0xD0	; 208
    77a2:	f3 cf       	rjmp	.-26     	; 0x778a <putCh>

000077a4 <getCh>:

uint8_t getCh(void)
{
	uint8_t ch;

	while(!(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)));
    77a4:	80 91 c0 00 	lds	r24, 0x00C0
    77a8:	87 ff       	sbrs	r24, 7
    77aa:	fc cf       	rjmp	.-8      	; 0x77a4 <getCh>
	if(!(UART_STATUS_REG & _BV(UART_FRAME_ERROR))) {
    77ac:	80 91 c0 00 	lds	r24, 0x00C0
    77b0:	84 ff       	sbrs	r24, 4
		 * expects to be talking to the application, and DON'T reset the
		 * watchdog.  This should cause the bootloader to abort and run
		 * the application "soon", if it keeps happening.  (Note that we
		 * don't care that an invalid char is returned...)
		 */
		watchdogReset();
    77b2:	d6 df       	rcall	.-84     	; 0x7760 <watchdogReset>
    77b4:	80 91 c6 00 	lds	r24, 0x00C6
	}
	ch = UART_DATA_REG;
    77b8:	08 95       	ret

000077ba <serialPoll>:
	return ch;
}


uint8_t serialPoll(uint8_t command)
{
    77ba:	cf 93       	push	r28
    77bc:	df 93       	push	r29
    77be:	1f 92       	push	r1
    77c0:	cd b7       	in	r28, 0x3d	; 61
    77c2:	de b7       	in	r29, 0x3e	; 62
	if(UART_STATUS_REG & _BV(UART_RECEIVE_COMPLETE)) {
    77c4:	90 91 c0 00 	lds	r25, 0x00C0
    77c8:	97 ff       	sbrs	r25, 7
    77ca:	07 c0       	rjmp	.+14     	; 0x77da <serialPoll+0x20>
		resetTick();
    77cc:	89 83       	std	Y+1, r24	; 0x01
    77ce:	2c d0       	rcall	.+88     	; 0x7828 <resetTick>
    77d0:	91 e0       	ldi	r25, 0x01	; 1
		serialFlashing = TRUE;
    77d2:	90 93 2b 01 	sts	0x012B, r25
    77d6:	89 81       	ldd	r24, Y+1	; 0x01
		return(command);
    77d8:	01 c0       	rjmp	.+2      	; 0x77dc <serialPoll+0x22>
    77da:	81 e0       	ldi	r24, 0x01	; 1
	}
	return(1);
    77dc:	0f 90       	pop	r0
}
    77de:	df 91       	pop	r29
    77e0:	cf 91       	pop	r28
    77e2:	08 95       	ret

000077e4 <updateLed>:
static uint16_t tick = 0;


void updateLed(void)
{
	uint16_t next_timer_1 = TCNT1;
    77e4:	80 91 84 00 	lds	r24, 0x0084
    77e8:	90 91 85 00 	lds	r25, 0x0085
	if(next_timer_1 & 0x400) LED_PORT ^= _BV(LED); // Led pin high
    77ec:	92 ff       	sbrs	r25, 2
    77ee:	05 c0       	rjmp	.+10     	; 0x77fa <updateLed+0x16>
    77f0:	25 b1       	in	r18, 0x05	; 5
    77f2:	32 e0       	ldi	r19, 0x02	; 2
    77f4:	23 27       	eor	r18, r19
    77f6:	25 b9       	out	0x05, r18	; 5
    77f8:	01 c0       	rjmp	.+2      	; 0x77fc <updateLed+0x18>
	else LED_PORT &= ~_BV(LED); // Led pin low
    77fa:	29 98       	cbi	0x05, 1	; 5
	if(next_timer_1 < last_timer_1) {
    77fc:	20 91 24 01 	lds	r18, 0x0124
    7800:	30 91 25 01 	lds	r19, 0x0125
    7804:	82 17       	cp	r24, r18
    7806:	93 07       	cpc	r25, r19
    7808:	50 f4       	brcc	.+20     	; 0x781e <updateLed+0x3a>
		tick++;
    780a:	20 91 22 01 	lds	r18, 0x0122
    780e:	30 91 23 01 	lds	r19, 0x0123
    7812:	2f 5f       	subi	r18, 0xFF	; 255
    7814:	3f 4f       	sbci	r19, 0xFF	; 255
    7816:	30 93 23 01 	sts	0x0123, r19
    781a:	20 93 22 01 	sts	0x0122, r18
		tracenum(next_timer_1);
		traceln(" lTM: ");
		tracenum(last_timer_1);
#endif
	}
	last_timer_1 = next_timer_1;
    781e:	90 93 25 01 	sts	0x0125, r25
    7822:	80 93 24 01 	sts	0x0124, r24
    7826:	08 95       	ret

00007828 <resetTick>:
}

void resetTick(void)
{
	TCNT1 = 0;
    7828:	10 92 85 00 	sts	0x0085, r1
    782c:	10 92 84 00 	sts	0x0084, r1
	tick = 0;
    7830:	10 92 23 01 	sts	0x0123, r1
    7834:	10 92 22 01 	sts	0x0122, r1
    7838:	08 95       	ret

0000783a <timedOut>:
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if (pgm_read_word(0x0000) == 0xFFFF) return(0);
    783a:	e0 e0       	ldi	r30, 0x00	; 0
    783c:	f0 e0       	ldi	r31, 0x00	; 0
    783e:	85 91       	lpm	r24, Z+
    7840:	94 91       	lpm	r25, Z
    7842:	01 96       	adiw	r24, 0x01	; 1
    7844:	41 f0       	breq	.+16     	; 0x7856 <timedOut+0x1c>
	if(tick > TIMEOUT) return(1);
    7846:	81 e0       	ldi	r24, 0x01	; 1
    7848:	20 91 22 01 	lds	r18, 0x0122
    784c:	30 91 23 01 	lds	r19, 0x0123
    7850:	25 30       	cpi	r18, 0x05	; 5
    7852:	31 05       	cpc	r19, r1
    7854:	08 f4       	brcc	.+2      	; 0x7858 <timedOut+0x1e>
}

uint8_t timedOut(void)
{
	// Never timeout if there is no code in Flash
	if (pgm_read_word(0x0000) == 0xFFFF) return(0);
    7856:	80 e0       	ldi	r24, 0x00	; 0
	if(tick > TIMEOUT) return(1);
	else return(0);
}
    7858:	08 95       	ret

0000785a <verifySpace>:
static uint8_t  length;


static void verifySpace(void)
{
	if(getCh() != CRC_EOP) {
    785a:	a4 df       	rcall	.-184    	; 0x77a4 <getCh>
    785c:	80 32       	cpi	r24, 0x20	; 32
    785e:	19 f0       	breq	.+6      	; 0x7866 <verifySpace+0xc>
    7860:	88 e0       	ldi	r24, 0x08	; 8
		watchdogConfig(WATCHDOG_16MS);	// shorten WD timeout
    7862:	80 df       	rcall	.-256    	; 0x7764 <watchdogConfig>
    7864:	ff cf       	rjmp	.-2      	; 0x7864 <verifySpace+0xa>
    7866:	84 e1       	ldi	r24, 0x14	; 20
    7868:	90 cf       	rjmp	.-224    	; 0x778a <putCh>

0000786a <getNch>:
	putCh(STK_INSYNC);
}


static void getNch(uint8_t count)
{
    786a:	cf 93       	push	r28
    786c:	c8 2f       	mov	r28, r24
	do getCh();
    786e:	9a df       	rcall	.-204    	; 0x77a4 <getCh>
    7870:	c1 50       	subi	r28, 0x01	; 1
	while(--count);
    7872:	e9 f7       	brne	.-6      	; 0x786e <getNch+0x4>
    7874:	cf 91       	pop	r28
	verifySpace();
}
    7876:	f1 cf       	rjmp	.-30     	; 0x785a <verifySpace>

00007878 <processOptiboot>:


uint8_t processOptiboot(void)
{
    7878:	ef 92       	push	r14
    787a:	ff 92       	push	r15
    787c:	0f 93       	push	r16
    787e:	1f 93       	push	r17
    7880:	cf 93       	push	r28
    7882:	df 93       	push	r29
    7884:	cd b7       	in	r28, 0x3d	; 61
    7886:	de b7       	in	r29, 0x3e	; 62
    7888:	c1 50       	subi	r28, 0x01	; 1
    788a:	d1 40       	sbci	r29, 0x01	; 1
    788c:	de bf       	out	0x3e, r29	; 62
    788e:	cd bf       	out	0x3d, r28	; 61
	uint8_t ch;

	ch = getCh();
    7890:	89 df       	rcall	.-238    	; 0x77a4 <getCh>
    7892:	81 34       	cpi	r24, 0x41	; 65

	if(ch == STK_GET_PARAMETER) {
    7894:	a9 f4       	brne	.+42     	; 0x78c0 <processOptiboot+0x48>
    7896:	86 df       	rcall	.-244    	; 0x77a4 <getCh>
		unsigned char which = getCh();
    7898:	cf 5f       	subi	r28, 0xFF	; 255
    789a:	de 4f       	sbci	r29, 0xFE	; 254
		verifySpace();
    789c:	88 83       	st	Y, r24
    789e:	c1 50       	subi	r28, 0x01	; 1
    78a0:	d1 40       	sbci	r29, 0x01	; 1
    78a2:	db df       	rcall	.-74     	; 0x785a <verifySpace>
    78a4:	cf 5f       	subi	r28, 0xFF	; 255
    78a6:	de 4f       	sbci	r29, 0xFE	; 254
    78a8:	88 81       	ld	r24, Y
		if(which == 0x82) {
    78aa:	c1 50       	subi	r28, 0x01	; 1
    78ac:	d1 40       	sbci	r29, 0x01	; 1
    78ae:	82 38       	cpi	r24, 0x82	; 130
    78b0:	11 f4       	brne	.+4      	; 0x78b6 <processOptiboot+0x3e>
    78b2:	84 e0       	ldi	r24, 0x04	; 4
    78b4:	03 c0       	rjmp	.+6      	; 0x78bc <processOptiboot+0x44>
    78b6:	81 38       	cpi	r24, 0x81	; 129
			/*
			 * Send tftpboot version as "minor SW version"
			 */
			putCh(ARIADNE_MINVER);
    78b8:	f9 f0       	breq	.+62     	; 0x78f8 <processOptiboot+0x80>
    78ba:	83 e0       	ldi	r24, 0x03	; 3
		} else if(which == 0x81) {
    78bc:	66 df       	rcall	.-308    	; 0x778a <putCh>
    78be:	b2 c0       	rjmp	.+356    	; 0x7a24 <processOptiboot+0x1ac>
		} else {
			/*
			 * GET PARAMETER returns a generic 0x03 reply for
			 * other parameters - enough to keep Avrdude happy
			 */
			putCh(0x03);
    78c0:	82 34       	cpi	r24, 0x42	; 66
    78c2:	11 f4       	brne	.+4      	; 0x78c8 <processOptiboot+0x50>
    78c4:	84 e1       	ldi	r24, 0x14	; 20
    78c6:	03 c0       	rjmp	.+6      	; 0x78ce <processOptiboot+0x56>
		}
	} else if(ch == STK_SET_DEVICE) {
    78c8:	85 34       	cpi	r24, 0x45	; 69
    78ca:	19 f4       	brne	.+6      	; 0x78d2 <processOptiboot+0x5a>
		// SET DEVICE is ignored
		getNch(20);
    78cc:	84 e0       	ldi	r24, 0x04	; 4
    78ce:	cd df       	rcall	.-102    	; 0x786a <getNch>
	} else if(ch == STK_SET_DEVICE_EXT) {
    78d0:	a9 c0       	rjmp	.+338    	; 0x7a24 <processOptiboot+0x1ac>
    78d2:	85 35       	cpi	r24, 0x55	; 85
		// SET DEVICE EXT is ignored
		getNch(4);
    78d4:	69 f4       	brne	.+26     	; 0x78f0 <processOptiboot+0x78>
    78d6:	66 df       	rcall	.-308    	; 0x77a4 <getCh>
    78d8:	18 2f       	mov	r17, r24
    78da:	64 df       	rcall	.-312    	; 0x77a4 <getCh>
	} else if(ch == STK_LOAD_ADDRESS) {
    78dc:	21 2f       	mov	r18, r17
    78de:	30 e0       	ldi	r19, 0x00	; 0
		// LOAD ADDRESS
		uint16_t newAddress;
		newAddress = getCh();
    78e0:	38 2b       	or	r19, r24
    78e2:	22 0f       	add	r18, r18
    78e4:	33 1f       	adc	r19, r19
		newAddress = (newAddress & 0xff) | (getCh() << 8);
    78e6:	30 93 28 01 	sts	0x0128, r19
    78ea:	20 93 27 01 	sts	0x0127, r18
    78ee:	99 c0       	rjmp	.+306    	; 0x7a22 <processOptiboot+0x1aa>
#ifdef RAMPZ
		// Transfer top bit to RAMPZ
		RAMPZ = (newAddress & 0x8000) ? 1 : 0;
#endif

		newAddress += newAddress; // Convert from word address to byte address
    78f0:	86 35       	cpi	r24, 0x56	; 86
    78f2:	21 f4       	brne	.+8      	; 0x78fc <processOptiboot+0x84>
		address = newAddress;
    78f4:	84 e0       	ldi	r24, 0x04	; 4
    78f6:	b9 df       	rcall	.-142    	; 0x786a <getNch>
    78f8:	80 e0       	ldi	r24, 0x00	; 0
    78fa:	e0 cf       	rjmp	.-64     	; 0x78bc <processOptiboot+0x44>
    78fc:	84 36       	cpi	r24, 0x64	; 100
		verifySpace();
	} else if(ch == STK_UNIVERSAL) {
    78fe:	09 f0       	breq	.+2      	; 0x7902 <processOptiboot+0x8a>
    7900:	60 c0       	rjmp	.+192    	; 0x79c2 <processOptiboot+0x14a>
		// UNIVERSAL command is ignored
		getNch(4);
    7902:	50 df       	rcall	.-352    	; 0x77a4 <getCh>
    7904:	4f df       	rcall	.-354    	; 0x77a4 <getCh>
    7906:	80 93 26 01 	sts	0x0126, r24
		putCh(0x00);
    790a:	4c df       	rcall	.-360    	; 0x77a4 <getCh>
	}
	/* Write memory, length is big endian and is in bytes */
	else if(ch == STK_PROG_PAGE) {
    790c:	e0 91 27 01 	lds	r30, 0x0127
    7910:	f0 91 28 01 	lds	r31, 0x0128
		// PROGRAM PAGE - we support flash programming only, not EEPROM
		uint8_t  buff[256];
		uint8_t* bufPtr;
		uint16_t addrPtr;

		getCh();			/* getlen() */
    7914:	e1 15       	cp	r30, r1
		length = getCh();
    7916:	80 e7       	ldi	r24, 0x70	; 112
    7918:	f8 07       	cpc	r31, r24
    791a:	20 f4       	brcc	.+8      	; 0x7924 <processOptiboot+0xac>
    791c:	83 e0       	ldi	r24, 0x03	; 3
		getCh();
    791e:	80 93 57 00 	sts	0x0057, r24

		// If we are in RWW section, immediately start page erase
		if(address < NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    7922:	e8 95       	spm
    7924:	8e 01       	movw	r16, r28
    7926:	0f 5f       	subi	r16, 0xFF	; 255
    7928:	1f 4f       	sbci	r17, 0xFF	; 255
    792a:	78 01       	movw	r14, r16
    792c:	3b df       	rcall	.-394    	; 0x77a4 <getCh>
    792e:	f8 01       	movw	r30, r16
    7930:	81 93       	st	Z+, r24
    7932:	8f 01       	movw	r16, r30
    7934:	80 91 26 01 	lds	r24, 0x0126
    7938:	81 50       	subi	r24, 0x01	; 1
    793a:	80 93 26 01 	sts	0x0126, r24
    793e:	81 11       	cpse	r24, r1
    7940:	f5 cf       	rjmp	.-22     	; 0x792c <processOptiboot+0xb4>

		// While that is going on, read in page contents
		bufPtr = buff;
		do* bufPtr++ = getCh();
    7942:	e0 91 27 01 	lds	r30, 0x0127
    7946:	f0 91 28 01 	lds	r31, 0x0128
    794a:	e1 15       	cp	r30, r1
		while(--length);
    794c:	80 e7       	ldi	r24, 0x70	; 112
    794e:	f8 07       	cpc	r31, r24
    7950:	20 f0       	brcs	.+8      	; 0x795a <processOptiboot+0xe2>
    7952:	83 e0       	ldi	r24, 0x03	; 3
    7954:	80 93 57 00 	sts	0x0057, r24
    7958:	e8 95       	spm

		// If we are in NRWW section, page erase has to be delayed until now.
		// Todo: Take RAMPZ into account
		if(address >= NRWWSTART) boot_page_erase((uint16_t)(void*)address);
    795a:	7f df       	rcall	.-258    	; 0x785a <verifySpace>
    795c:	07 b6       	in	r0, 0x37	; 55
    795e:	00 fc       	sbrc	r0, 0
    7960:	fd cf       	rjmp	.-6      	; 0x795c <processOptiboot+0xe4>
    7962:	20 91 27 01 	lds	r18, 0x0127
    7966:	30 91 28 01 	lds	r19, 0x0128
    796a:	89 01       	movw	r16, r18
    796c:	02 58       	subi	r16, 0x82	; 130
    796e:	1f 4f       	sbci	r17, 0xFF	; 255
    7970:	c9 01       	movw	r24, r18

		// Read command terminator, start reply
		verifySpace();
    7972:	69 81       	ldd	r22, Y+1	; 0x01
    7974:	a7 01       	movw	r20, r14

		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();
    7976:	42 1b       	sub	r20, r18
    7978:	53 0b       	sbc	r21, r19
    797a:	ff 24       	eor	r15, r15

		// Copy buffer into programming buffer
		bufPtr = buff;
		addrPtr = (uint16_t)(void*)address;
    797c:	f3 94       	inc	r15
    797e:	da 01       	movw	r26, r20
    7980:	a8 0f       	add	r26, r24
    7982:	b9 1f       	adc	r27, r25
    7984:	11 96       	adiw	r26, 0x01	; 1
    7986:	ec 91       	ld	r30, X
    7988:	11 97       	sbiw	r26, 0x01	; 1
		// If only a partial page is to be programmed, the erase might not be complete.
		// So check that here
		boot_spm_busy_wait();

		// Copy buffer into programming buffer
		bufPtr = buff;
    798a:	70 e0       	ldi	r23, 0x00	; 0
    798c:	7e 2b       	or	r23, r30
    798e:	fc 01       	movw	r30, r24
    7990:	0b 01       	movw	r0, r22
    7992:	f0 92 57 00 	sts	0x0057, r15
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    7996:	e8 95       	spm
    7998:	11 24       	eor	r1, r1
    799a:	80 17       	cp	r24, r16
    799c:	91 07       	cpc	r25, r17
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    799e:	21 f0       	breq	.+8      	; 0x79a8 <processOptiboot+0x130>
    79a0:	02 96       	adiw	r24, 0x02	; 2
    79a2:	12 96       	adiw	r26, 0x02	; 2
    79a4:	6c 91       	ld	r22, X
    79a6:	eb cf       	rjmp	.-42     	; 0x797e <processOptiboot+0x106>
			boot_page_fill((uint16_t)(void*)addrPtr, a);
    79a8:	85 e0       	ldi	r24, 0x05	; 5
    79aa:	f9 01       	movw	r30, r18
    79ac:	80 93 57 00 	sts	0x0057, r24
    79b0:	e8 95       	spm
    79b2:	07 b6       	in	r0, 0x37	; 55
			addrPtr += 2;
		} while(--ch);
    79b4:	00 fc       	sbrc	r0, 0
    79b6:	fd cf       	rjmp	.-6      	; 0x79b2 <processOptiboot+0x13a>
    79b8:	81 e1       	ldi	r24, 0x11	; 17
    79ba:	80 93 57 00 	sts	0x0057, r24
		addrPtr = (uint16_t)(void*)address;
		ch = SPM_PAGESIZE / 2;
		do {
			uint16_t a;
			a = *bufPtr++;
			a |= (*bufPtr++) << 8;
    79be:	e8 95       	spm
    79c0:	31 c0       	rjmp	.+98     	; 0x7a24 <processOptiboot+0x1ac>
			boot_page_fill((uint16_t)(void*)addrPtr, a);
			addrPtr += 2;
		} while(--ch);

		// Write from programming buffer
		boot_page_write((uint16_t)(void*)address);
    79c2:	84 37       	cpi	r24, 0x74	; 116
    79c4:	d1 f4       	brne	.+52     	; 0x79fa <processOptiboot+0x182>
    79c6:	ee de       	rcall	.-548    	; 0x77a4 <getCh>
    79c8:	ed de       	rcall	.-550    	; 0x77a4 <getCh>
    79ca:	80 93 26 01 	sts	0x0126, r24
		boot_spm_busy_wait();
    79ce:	ea de       	rcall	.-556    	; 0x77a4 <getCh>
    79d0:	44 df       	rcall	.-376    	; 0x785a <verifySpace>

#if defined(RWWSRE)
		// Reenable read access to flash
		boot_rww_enable();
    79d2:	e0 91 27 01 	lds	r30, 0x0127
    79d6:	f0 91 28 01 	lds	r31, 0x0128
    79da:	cf 01       	movw	r24, r30
#endif
	}
	/* Read memory block mode, length is big endian.  */
	else if(ch == STK_READ_PAGE) {
    79dc:	01 96       	adiw	r24, 0x01	; 1
    79de:	90 93 28 01 	sts	0x0128, r25
		// READ PAGE - we only read flash
		getCh();			/* getlen() */
    79e2:	80 93 27 01 	sts	0x0127, r24
		length = getCh();
    79e6:	84 91       	lpm	r24, Z
    79e8:	d0 de       	rcall	.-608    	; 0x778a <putCh>
    79ea:	80 91 26 01 	lds	r24, 0x0126
		getCh();
    79ee:	81 50       	subi	r24, 0x01	; 1

		verifySpace();
    79f0:	80 93 26 01 	sts	0x0126, r24
			__asm__("elpm %0,Z\n":"=r"(result):"z"(address));
			putCh(result);
			address++;
		} while(--length);
#else
		do putCh(pgm_read_byte_near(address++));
    79f4:	81 11       	cpse	r24, r1
    79f6:	ed cf       	rjmp	.-38     	; 0x79d2 <processOptiboot+0x15a>
    79f8:	15 c0       	rjmp	.+42     	; 0x7a24 <processOptiboot+0x1ac>
    79fa:	85 37       	cpi	r24, 0x75	; 117
    79fc:	39 f4       	brne	.+14     	; 0x7a0c <processOptiboot+0x194>
    79fe:	2d df       	rcall	.-422    	; 0x785a <verifySpace>
    7a00:	8e e1       	ldi	r24, 0x1E	; 30
    7a02:	c3 de       	rcall	.-634    	; 0x778a <putCh>
    7a04:	85 e9       	ldi	r24, 0x95	; 149
    7a06:	c1 de       	rcall	.-638    	; 0x778a <putCh>
    7a08:	8f e0       	ldi	r24, 0x0F	; 15
    7a0a:	58 cf       	rjmp	.-336    	; 0x78bc <processOptiboot+0x44>
    7a0c:	81 35       	cpi	r24, 0x51	; 81
		while(--length);
    7a0e:	49 f4       	brne	.+18     	; 0x7a22 <processOptiboot+0x1aa>
    7a10:	24 df       	rcall	.-440    	; 0x785a <verifySpace>
    7a12:	6e ee       	ldi	r22, 0xEE	; 238
    7a14:	82 e0       	ldi	r24, 0x02	; 2
    7a16:	90 e0       	ldi	r25, 0x00	; 0
    7a18:	24 d0       	rcall	.+72     	; 0x7a62 <__eewr_byte_m328p>
    7a1a:	80 e1       	ldi	r24, 0x10	; 16
    7a1c:	b6 de       	rcall	.-660    	; 0x778a <putCh>
#endif
	}
	/* Get device signature bytes  */
	else if(ch == STK_READ_SIGN) {
    7a1e:	80 e0       	ldi	r24, 0x00	; 0
    7a20:	04 c0       	rjmp	.+8      	; 0x7a2a <processOptiboot+0x1b2>
		// READ SIGN - return what Avrdude wants to hear
		verifySpace();
    7a22:	1b df       	rcall	.-458    	; 0x785a <verifySpace>
    7a24:	80 e1       	ldi	r24, 0x10	; 16
		putCh(SIGNATURE_0);
    7a26:	b1 de       	rcall	.-670    	; 0x778a <putCh>
    7a28:	81 e0       	ldi	r24, 0x01	; 1
    7a2a:	cf 5f       	subi	r28, 0xFF	; 255
		putCh(SIGNATURE_1);
    7a2c:	de 4f       	sbci	r29, 0xFE	; 254
    7a2e:	de bf       	out	0x3e, r29	; 62
    7a30:	cd bf       	out	0x3d, r28	; 61
		putCh(SIGNATURE_2);
    7a32:	df 91       	pop	r29
    7a34:	cf 91       	pop	r28
	} else if(ch == STK_LEAVE_PROGMODE) {
    7a36:	1f 91       	pop	r17
    7a38:	0f 91       	pop	r16
		// Adaboot no-wait mod
		//watchdogConfig(WATCHDOG_16MS);
		verifySpace();
    7a3a:	ff 90       	pop	r15
    7a3c:	ef 90       	pop	r14
		eeprom_write_byte(EEPROM_IMG_STAT, EEPROM_IMG_OK_VALUE);
    7a3e:	08 95       	ret

00007a40 <memcpy_P>:
    7a40:	fb 01       	movw	r30, r22
    7a42:	dc 01       	movw	r26, r24
    7a44:	02 c0       	rjmp	.+4      	; 0x7a4a <memcpy_P+0xa>
    7a46:	05 90       	lpm	r0, Z+
		putCh(STK_OK);
    7a48:	0d 92       	st	X+, r0
    7a4a:	41 50       	subi	r20, 0x01	; 1
    7a4c:	50 40       	sbci	r21, 0x00	; 0
		return(0);
    7a4e:	d8 f7       	brcc	.-10     	; 0x7a46 <memcpy_P+0x6>
    7a50:	08 95       	ret

00007a52 <__eerd_byte_m328p>:
	} else {
		// This covers the response to commands like STK_ENTER_PROGMODE
		verifySpace();
    7a52:	f9 99       	sbic	0x1f, 1	; 31
    7a54:	fe cf       	rjmp	.-4      	; 0x7a52 <__eerd_byte_m328p>
	}
	putCh(STK_OK);
    7a56:	92 bd       	out	0x22, r25	; 34
    7a58:	81 bd       	out	0x21, r24	; 33
    7a5a:	f8 9a       	sbi	0x1f, 0	; 31
	return(1);
    7a5c:	99 27       	eor	r25, r25
    7a5e:	80 b5       	in	r24, 0x20	; 32
    7a60:	08 95       	ret

00007a62 <__eewr_byte_m328p>:
    7a62:	26 2f       	mov	r18, r22

00007a64 <__eewr_r18_m328p>:
    7a64:	f9 99       	sbic	0x1f, 1	; 31
    7a66:	fe cf       	rjmp	.-4      	; 0x7a64 <__eewr_r18_m328p>
    7a68:	1f ba       	out	0x1f, r1	; 31
    7a6a:	92 bd       	out	0x22, r25	; 34
    7a6c:	81 bd       	out	0x21, r24	; 33
    7a6e:	20 bd       	out	0x20, r18	; 32
    7a70:	0f b6       	in	r0, 0x3f	; 63
    7a72:	f8 94       	cli
    7a74:	fa 9a       	sbi	0x1f, 2	; 31
    7a76:	f9 9a       	sbi	0x1f, 1	; 31
    7a78:	0f be       	out	0x3f, r0	; 63
    7a7a:	01 96       	adiw	r24, 0x01	; 1
    7a7c:	08 95       	ret

00007a7e <_exit>:
    7a7e:	f8 94       	cli

00007a80 <__stop_program>:
    7a80:	ff cf       	rjmp	.-2      	; 0x7a80 <__stop_program>
