<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ecore_hsi_init_tool.h source code [master/drivers/net/qede/base/ecore_hsi_init_tool.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="bin_buffer_hdr,bin_init_buffer_type,chip_ids,init_array_hdr,init_array_pattern_hdr,init_array_raw_hdr,init_array_standard_hdr,init_array_types,init_array_zipped_hdr,init_callback_op,init_delay_op,init_if_mode_op,init_if_phase_op,init_mode_ops,init_modes,init_op,init_op_array_params,init_op_types,init_phases,init_poll_types,init_raw_op,init_read_op,init_source_types,init_split_types,init_write_args,init_write_op,iro "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/qede/base/ecore_hsi_init_tool.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='ecore_hsi_init_tool.h.html'>ecore_hsi_init_tool.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/__ECORE_HSI_INIT_TOOL__">__ECORE_HSI_INIT_TOOL__</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/__ECORE_HSI_INIT_TOOL__" data-ref="_M/__ECORE_HSI_INIT_TOOL__">__ECORE_HSI_INIT_TOOL__</dfn></u></td></tr>
<tr><th id="9">9</th><td><i>/**************************************/</i></td></tr>
<tr><th id="10">10</th><td><i>/* Init Tool HSI constants and macros */</i></td></tr>
<tr><th id="11">11</th><td><i>/**************************************/</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/* Width of GRC address in bits (addresses are specified in dwords) */</i></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/GRC_ADDR_BITS" data-ref="_M/GRC_ADDR_BITS">GRC_ADDR_BITS</dfn>			23</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/MAX_GRC_ADDR" data-ref="_M/MAX_GRC_ADDR">MAX_GRC_ADDR</dfn>			((1 &lt;&lt; GRC_ADDR_BITS) - 1)</u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><i>/* indicates an init that should be applied to any phase ID */</i></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/ANY_PHASE_ID" data-ref="_M/ANY_PHASE_ID">ANY_PHASE_ID</dfn>			0xffff</u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><i>/* Max size in dwords of a zipped array */</i></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/MAX_ZIPPED_SIZE" data-ref="_M/MAX_ZIPPED_SIZE">MAX_ZIPPED_SIZE</dfn>			8192</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>enum</b> <dfn class="type def" id="chip_ids" title='chip_ids' data-ref="chip_ids">chip_ids</dfn> {</td></tr>
<tr><th id="24">24</th><td>	<dfn class="enum" id="CHIP_BB" title='CHIP_BB' data-ref="CHIP_BB">CHIP_BB</dfn>,</td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="CHIP_K2" title='CHIP_K2' data-ref="CHIP_K2">CHIP_K2</dfn>,</td></tr>
<tr><th id="26">26</th><td>	<dfn class="enum" id="CHIP_E5" title='CHIP_E5' data-ref="CHIP_E5">CHIP_E5</dfn>,</td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="MAX_CHIP_IDS" title='MAX_CHIP_IDS' data-ref="MAX_CHIP_IDS">MAX_CHIP_IDS</dfn></td></tr>
<tr><th id="28">28</th><td>};</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/*</i></td></tr>
<tr><th id="32">32</th><td><i> * Binary buffer header</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td><b>struct</b> <dfn class="type def" id="bin_buffer_hdr" title='bin_buffer_hdr' data-ref="bin_buffer_hdr">bin_buffer_hdr</dfn> {</td></tr>
<tr><th id="35">35</th><td><i>/* buffer offset in bytes from the beginning of the binary file */</i></td></tr>
<tr><th id="36">36</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="bin_buffer_hdr::offset" title='bin_buffer_hdr::offset' data-ref="bin_buffer_hdr::offset">offset</dfn>;</td></tr>
<tr><th id="37">37</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="bin_buffer_hdr::length" title='bin_buffer_hdr::length' data-ref="bin_buffer_hdr::length">length</dfn> <i>/* buffer length in bytes */</i>;</td></tr>
<tr><th id="38">38</th><td>};</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * binary init buffer types</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td><b>enum</b> <dfn class="type def" id="bin_init_buffer_type" title='bin_init_buffer_type' data-ref="bin_init_buffer_type">bin_init_buffer_type</dfn> {</td></tr>
<tr><th id="45">45</th><td>	<dfn class="enum" id="BIN_BUF_INIT_FW_VER_INFO" title='BIN_BUF_INIT_FW_VER_INFO' data-ref="BIN_BUF_INIT_FW_VER_INFO">BIN_BUF_INIT_FW_VER_INFO</dfn> <i>/* fw_ver_info struct */</i>,</td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="BIN_BUF_INIT_CMD" title='BIN_BUF_INIT_CMD' data-ref="BIN_BUF_INIT_CMD">BIN_BUF_INIT_CMD</dfn> <i>/* init commands */</i>,</td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="BIN_BUF_INIT_VAL" title='BIN_BUF_INIT_VAL' data-ref="BIN_BUF_INIT_VAL">BIN_BUF_INIT_VAL</dfn> <i>/* init data */</i>,</td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="BIN_BUF_INIT_MODE_TREE" title='BIN_BUF_INIT_MODE_TREE' data-ref="BIN_BUF_INIT_MODE_TREE">BIN_BUF_INIT_MODE_TREE</dfn> <i>/* init modes tree */</i>,</td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="BIN_BUF_INIT_IRO" title='BIN_BUF_INIT_IRO' data-ref="BIN_BUF_INIT_IRO">BIN_BUF_INIT_IRO</dfn> <i>/* internal RAM offsets */</i>,</td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="MAX_BIN_INIT_BUFFER_TYPE" title='MAX_BIN_INIT_BUFFER_TYPE' data-ref="MAX_BIN_INIT_BUFFER_TYPE">MAX_BIN_INIT_BUFFER_TYPE</dfn></td></tr>
<tr><th id="51">51</th><td>};</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>/*</i></td></tr>
<tr><th id="55">55</th><td><i> * init array header: raw</i></td></tr>
<tr><th id="56">56</th><td><i> */</i></td></tr>
<tr><th id="57">57</th><td><b>struct</b> <dfn class="type def" id="init_array_raw_hdr" title='init_array_raw_hdr' data-ref="init_array_raw_hdr">init_array_raw_hdr</dfn> {</td></tr>
<tr><th id="58">58</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_array_raw_hdr::data" title='init_array_raw_hdr::data' data-ref="init_array_raw_hdr::data">data</dfn>;</td></tr>
<tr><th id="59">59</th><td><i>/* Init array type, from init_array_types enum */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_RAW_HDR_TYPE_MASK" data-ref="_M/INIT_ARRAY_RAW_HDR_TYPE_MASK">INIT_ARRAY_RAW_HDR_TYPE_MASK</dfn>    0xF</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_RAW_HDR_TYPE_SHIFT" data-ref="_M/INIT_ARRAY_RAW_HDR_TYPE_SHIFT">INIT_ARRAY_RAW_HDR_TYPE_SHIFT</dfn>   0</u></td></tr>
<tr><th id="62">62</th><td><i>/* init array params */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_RAW_HDR_PARAMS_MASK" data-ref="_M/INIT_ARRAY_RAW_HDR_PARAMS_MASK">INIT_ARRAY_RAW_HDR_PARAMS_MASK</dfn>  0xFFFFFFF</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_RAW_HDR_PARAMS_SHIFT" data-ref="_M/INIT_ARRAY_RAW_HDR_PARAMS_SHIFT">INIT_ARRAY_RAW_HDR_PARAMS_SHIFT</dfn> 4</u></td></tr>
<tr><th id="65">65</th><td>};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/*</i></td></tr>
<tr><th id="68">68</th><td><i> * init array header: standard</i></td></tr>
<tr><th id="69">69</th><td><i> */</i></td></tr>
<tr><th id="70">70</th><td><b>struct</b> <dfn class="type def" id="init_array_standard_hdr" title='init_array_standard_hdr' data-ref="init_array_standard_hdr">init_array_standard_hdr</dfn> {</td></tr>
<tr><th id="71">71</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_array_standard_hdr::data" title='init_array_standard_hdr::data' data-ref="init_array_standard_hdr::data">data</dfn>;</td></tr>
<tr><th id="72">72</th><td><i>/* Init array type, from init_array_types enum */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_STANDARD_HDR_TYPE_MASK" data-ref="_M/INIT_ARRAY_STANDARD_HDR_TYPE_MASK">INIT_ARRAY_STANDARD_HDR_TYPE_MASK</dfn>  0xF</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_STANDARD_HDR_TYPE_SHIFT" data-ref="_M/INIT_ARRAY_STANDARD_HDR_TYPE_SHIFT">INIT_ARRAY_STANDARD_HDR_TYPE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="75">75</th><td><i>/* Init array size (in dwords) */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_STANDARD_HDR_SIZE_MASK" data-ref="_M/INIT_ARRAY_STANDARD_HDR_SIZE_MASK">INIT_ARRAY_STANDARD_HDR_SIZE_MASK</dfn>  0xFFFFFFF</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_STANDARD_HDR_SIZE_SHIFT" data-ref="_M/INIT_ARRAY_STANDARD_HDR_SIZE_SHIFT">INIT_ARRAY_STANDARD_HDR_SIZE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="78">78</th><td>};</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/*</i></td></tr>
<tr><th id="81">81</th><td><i> * init array header: zipped</i></td></tr>
<tr><th id="82">82</th><td><i> */</i></td></tr>
<tr><th id="83">83</th><td><b>struct</b> <dfn class="type def" id="init_array_zipped_hdr" title='init_array_zipped_hdr' data-ref="init_array_zipped_hdr">init_array_zipped_hdr</dfn> {</td></tr>
<tr><th id="84">84</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_array_zipped_hdr::data" title='init_array_zipped_hdr::data' data-ref="init_array_zipped_hdr::data">data</dfn>;</td></tr>
<tr><th id="85">85</th><td><i>/* Init array type, from init_array_types enum */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_ZIPPED_HDR_TYPE_MASK" data-ref="_M/INIT_ARRAY_ZIPPED_HDR_TYPE_MASK">INIT_ARRAY_ZIPPED_HDR_TYPE_MASK</dfn>         0xF</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_ZIPPED_HDR_TYPE_SHIFT" data-ref="_M/INIT_ARRAY_ZIPPED_HDR_TYPE_SHIFT">INIT_ARRAY_ZIPPED_HDR_TYPE_SHIFT</dfn>        0</u></td></tr>
<tr><th id="88">88</th><td><i>/* Init array zipped size (in bytes) */</i></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_MASK" data-ref="_M/INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_MASK">INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_MASK</dfn>  0xFFFFFFF</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_SHIFT" data-ref="_M/INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_SHIFT">INIT_ARRAY_ZIPPED_HDR_ZIPPED_SIZE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="91">91</th><td>};</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/*</i></td></tr>
<tr><th id="94">94</th><td><i> * init array header: pattern</i></td></tr>
<tr><th id="95">95</th><td><i> */</i></td></tr>
<tr><th id="96">96</th><td><b>struct</b> <dfn class="type def" id="init_array_pattern_hdr" title='init_array_pattern_hdr' data-ref="init_array_pattern_hdr">init_array_pattern_hdr</dfn> {</td></tr>
<tr><th id="97">97</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_array_pattern_hdr::data" title='init_array_pattern_hdr::data' data-ref="init_array_pattern_hdr::data">data</dfn>;</td></tr>
<tr><th id="98">98</th><td><i>/* Init array type, from init_array_types enum */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_PATTERN_HDR_TYPE_MASK" data-ref="_M/INIT_ARRAY_PATTERN_HDR_TYPE_MASK">INIT_ARRAY_PATTERN_HDR_TYPE_MASK</dfn>          0xF</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_PATTERN_HDR_TYPE_SHIFT" data-ref="_M/INIT_ARRAY_PATTERN_HDR_TYPE_SHIFT">INIT_ARRAY_PATTERN_HDR_TYPE_SHIFT</dfn>         0</u></td></tr>
<tr><th id="101">101</th><td><i>/* pattern size in dword */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_MASK" data-ref="_M/INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_MASK">INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_MASK</dfn>  0xF</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_SHIFT" data-ref="_M/INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_SHIFT">INIT_ARRAY_PATTERN_HDR_PATTERN_SIZE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="104">104</th><td><i>/* pattern repetitions */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_PATTERN_HDR_REPETITIONS_MASK" data-ref="_M/INIT_ARRAY_PATTERN_HDR_REPETITIONS_MASK">INIT_ARRAY_PATTERN_HDR_REPETITIONS_MASK</dfn>   0xFFFFFF</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/INIT_ARRAY_PATTERN_HDR_REPETITIONS_SHIFT" data-ref="_M/INIT_ARRAY_PATTERN_HDR_REPETITIONS_SHIFT">INIT_ARRAY_PATTERN_HDR_REPETITIONS_SHIFT</dfn>  8</u></td></tr>
<tr><th id="107">107</th><td>};</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/*</i></td></tr>
<tr><th id="110">110</th><td><i> * init array header union</i></td></tr>
<tr><th id="111">111</th><td><i> */</i></td></tr>
<tr><th id="112">112</th><td><b>union</b> <dfn class="type def" id="init_array_hdr" title='init_array_hdr' data-ref="init_array_hdr">init_array_hdr</dfn> {</td></tr>
<tr><th id="113">113</th><td>	<b>struct</b> <a class="type" href="#init_array_raw_hdr" title='init_array_raw_hdr' data-ref="init_array_raw_hdr">init_array_raw_hdr</a> <dfn class="decl field" id="init_array_hdr::raw" title='init_array_hdr::raw' data-ref="init_array_hdr::raw">raw</dfn> <i>/* raw init array header */</i>;</td></tr>
<tr><th id="114">114</th><td><i>/* standard init array header */</i></td></tr>
<tr><th id="115">115</th><td>	<b>struct</b> <a class="type" href="#init_array_standard_hdr" title='init_array_standard_hdr' data-ref="init_array_standard_hdr">init_array_standard_hdr</a> <dfn class="decl field" id="init_array_hdr::standard" title='init_array_hdr::standard' data-ref="init_array_hdr::standard">standard</dfn>;</td></tr>
<tr><th id="116">116</th><td>	<b>struct</b> <a class="type" href="#init_array_zipped_hdr" title='init_array_zipped_hdr' data-ref="init_array_zipped_hdr">init_array_zipped_hdr</a> <dfn class="decl field" id="init_array_hdr::zipped" title='init_array_hdr::zipped' data-ref="init_array_hdr::zipped">zipped</dfn> <i>/* zipped init array header */</i>;</td></tr>
<tr><th id="117">117</th><td>	<b>struct</b> <a class="type" href="#init_array_pattern_hdr" title='init_array_pattern_hdr' data-ref="init_array_pattern_hdr">init_array_pattern_hdr</a> <dfn class="decl field" id="init_array_hdr::pattern" title='init_array_hdr::pattern' data-ref="init_array_hdr::pattern">pattern</dfn> <i>/* pattern init array header */</i>;</td></tr>
<tr><th id="118">118</th><td>};</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><b>enum</b> <dfn class="type def" id="init_modes" title='init_modes' data-ref="init_modes">init_modes</dfn> {</td></tr>
<tr><th id="122">122</th><td>	<dfn class="enum" id="MODE_BB_A0_DEPRECATED" title='MODE_BB_A0_DEPRECATED' data-ref="MODE_BB_A0_DEPRECATED">MODE_BB_A0_DEPRECATED</dfn>,</td></tr>
<tr><th id="123">123</th><td>	<dfn class="enum" id="MODE_BB" title='MODE_BB' data-ref="MODE_BB">MODE_BB</dfn>,</td></tr>
<tr><th id="124">124</th><td>	<dfn class="enum" id="MODE_K2" title='MODE_K2' data-ref="MODE_K2">MODE_K2</dfn>,</td></tr>
<tr><th id="125">125</th><td>	<dfn class="enum" id="MODE_ASIC" title='MODE_ASIC' data-ref="MODE_ASIC">MODE_ASIC</dfn>,</td></tr>
<tr><th id="126">126</th><td>	<dfn class="enum" id="MODE_EMUL_REDUCED" title='MODE_EMUL_REDUCED' data-ref="MODE_EMUL_REDUCED">MODE_EMUL_REDUCED</dfn>,</td></tr>
<tr><th id="127">127</th><td>	<dfn class="enum" id="MODE_EMUL_FULL" title='MODE_EMUL_FULL' data-ref="MODE_EMUL_FULL">MODE_EMUL_FULL</dfn>,</td></tr>
<tr><th id="128">128</th><td>	<dfn class="enum" id="MODE_FPGA" title='MODE_FPGA' data-ref="MODE_FPGA">MODE_FPGA</dfn>,</td></tr>
<tr><th id="129">129</th><td>	<dfn class="enum" id="MODE_CHIPSIM" title='MODE_CHIPSIM' data-ref="MODE_CHIPSIM">MODE_CHIPSIM</dfn>,</td></tr>
<tr><th id="130">130</th><td>	<dfn class="enum" id="MODE_SF" title='MODE_SF' data-ref="MODE_SF">MODE_SF</dfn>,</td></tr>
<tr><th id="131">131</th><td>	<dfn class="enum" id="MODE_MF_SD" title='MODE_MF_SD' data-ref="MODE_MF_SD">MODE_MF_SD</dfn>,</td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="MODE_MF_SI" title='MODE_MF_SI' data-ref="MODE_MF_SI">MODE_MF_SI</dfn>,</td></tr>
<tr><th id="133">133</th><td>	<dfn class="enum" id="MODE_PORTS_PER_ENG_1" title='MODE_PORTS_PER_ENG_1' data-ref="MODE_PORTS_PER_ENG_1">MODE_PORTS_PER_ENG_1</dfn>,</td></tr>
<tr><th id="134">134</th><td>	<dfn class="enum" id="MODE_PORTS_PER_ENG_2" title='MODE_PORTS_PER_ENG_2' data-ref="MODE_PORTS_PER_ENG_2">MODE_PORTS_PER_ENG_2</dfn>,</td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="MODE_PORTS_PER_ENG_4" title='MODE_PORTS_PER_ENG_4' data-ref="MODE_PORTS_PER_ENG_4">MODE_PORTS_PER_ENG_4</dfn>,</td></tr>
<tr><th id="136">136</th><td>	<dfn class="enum" id="MODE_100G" title='MODE_100G' data-ref="MODE_100G">MODE_100G</dfn>,</td></tr>
<tr><th id="137">137</th><td>	<dfn class="enum" id="MODE_E5" title='MODE_E5' data-ref="MODE_E5">MODE_E5</dfn>,</td></tr>
<tr><th id="138">138</th><td>	<dfn class="enum" id="MAX_INIT_MODES" title='MAX_INIT_MODES' data-ref="MAX_INIT_MODES">MAX_INIT_MODES</dfn></td></tr>
<tr><th id="139">139</th><td>};</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><b>enum</b> <dfn class="type def" id="init_phases" title='init_phases' data-ref="init_phases">init_phases</dfn> {</td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="PHASE_ENGINE" title='PHASE_ENGINE' data-ref="PHASE_ENGINE">PHASE_ENGINE</dfn>,</td></tr>
<tr><th id="144">144</th><td>	<dfn class="enum" id="PHASE_PORT" title='PHASE_PORT' data-ref="PHASE_PORT">PHASE_PORT</dfn>,</td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="PHASE_PF" title='PHASE_PF' data-ref="PHASE_PF">PHASE_PF</dfn>,</td></tr>
<tr><th id="146">146</th><td>	<dfn class="enum" id="PHASE_VF" title='PHASE_VF' data-ref="PHASE_VF">PHASE_VF</dfn>,</td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="PHASE_QM_PF" title='PHASE_QM_PF' data-ref="PHASE_QM_PF">PHASE_QM_PF</dfn>,</td></tr>
<tr><th id="148">148</th><td>	<dfn class="enum" id="MAX_INIT_PHASES" title='MAX_INIT_PHASES' data-ref="MAX_INIT_PHASES">MAX_INIT_PHASES</dfn></td></tr>
<tr><th id="149">149</th><td>};</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><b>enum</b> <dfn class="type def" id="init_split_types" title='init_split_types' data-ref="init_split_types">init_split_types</dfn> {</td></tr>
<tr><th id="153">153</th><td>	<dfn class="enum" id="SPLIT_TYPE_NONE" title='SPLIT_TYPE_NONE' data-ref="SPLIT_TYPE_NONE">SPLIT_TYPE_NONE</dfn>,</td></tr>
<tr><th id="154">154</th><td>	<dfn class="enum" id="SPLIT_TYPE_PORT" title='SPLIT_TYPE_PORT' data-ref="SPLIT_TYPE_PORT">SPLIT_TYPE_PORT</dfn>,</td></tr>
<tr><th id="155">155</th><td>	<dfn class="enum" id="SPLIT_TYPE_PF" title='SPLIT_TYPE_PF' data-ref="SPLIT_TYPE_PF">SPLIT_TYPE_PF</dfn>,</td></tr>
<tr><th id="156">156</th><td>	<dfn class="enum" id="SPLIT_TYPE_PORT_PF" title='SPLIT_TYPE_PORT_PF' data-ref="SPLIT_TYPE_PORT_PF">SPLIT_TYPE_PORT_PF</dfn>,</td></tr>
<tr><th id="157">157</th><td>	<dfn class="enum" id="SPLIT_TYPE_VF" title='SPLIT_TYPE_VF' data-ref="SPLIT_TYPE_VF">SPLIT_TYPE_VF</dfn>,</td></tr>
<tr><th id="158">158</th><td>	<dfn class="enum" id="MAX_INIT_SPLIT_TYPES" title='MAX_INIT_SPLIT_TYPES' data-ref="MAX_INIT_SPLIT_TYPES">MAX_INIT_SPLIT_TYPES</dfn></td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/*</i></td></tr>
<tr><th id="163">163</th><td><i> * init array types</i></td></tr>
<tr><th id="164">164</th><td><i> */</i></td></tr>
<tr><th id="165">165</th><td><b>enum</b> <dfn class="type def" id="init_array_types" title='init_array_types' data-ref="init_array_types">init_array_types</dfn> {</td></tr>
<tr><th id="166">166</th><td>	<dfn class="enum" id="INIT_ARR_STANDARD" title='INIT_ARR_STANDARD' data-ref="INIT_ARR_STANDARD">INIT_ARR_STANDARD</dfn> <i>/* standard init array */</i>,</td></tr>
<tr><th id="167">167</th><td>	<dfn class="enum" id="INIT_ARR_ZIPPED" title='INIT_ARR_ZIPPED' data-ref="INIT_ARR_ZIPPED">INIT_ARR_ZIPPED</dfn> <i>/* zipped init array */</i>,</td></tr>
<tr><th id="168">168</th><td>	<dfn class="enum" id="INIT_ARR_PATTERN" title='INIT_ARR_PATTERN' data-ref="INIT_ARR_PATTERN">INIT_ARR_PATTERN</dfn> <i>/* a repeated pattern */</i>,</td></tr>
<tr><th id="169">169</th><td>	<dfn class="enum" id="MAX_INIT_ARRAY_TYPES" title='MAX_INIT_ARRAY_TYPES' data-ref="MAX_INIT_ARRAY_TYPES">MAX_INIT_ARRAY_TYPES</dfn></td></tr>
<tr><th id="170">170</th><td>};</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/*</i></td></tr>
<tr><th id="175">175</th><td><i> * init operation: callback</i></td></tr>
<tr><th id="176">176</th><td><i> */</i></td></tr>
<tr><th id="177">177</th><td><b>struct</b> <dfn class="type def" id="init_callback_op" title='init_callback_op' data-ref="init_callback_op">init_callback_op</dfn> {</td></tr>
<tr><th id="178">178</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_callback_op::op_data" title='init_callback_op::op_data' data-ref="init_callback_op::op_data">op_data</dfn>;</td></tr>
<tr><th id="179">179</th><td><i>/* Init operation, from init_op_types enum */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/INIT_CALLBACK_OP_OP_MASK" data-ref="_M/INIT_CALLBACK_OP_OP_MASK">INIT_CALLBACK_OP_OP_MASK</dfn>        0xF</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/INIT_CALLBACK_OP_OP_SHIFT" data-ref="_M/INIT_CALLBACK_OP_OP_SHIFT">INIT_CALLBACK_OP_OP_SHIFT</dfn>       0</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/INIT_CALLBACK_OP_RESERVED_MASK" data-ref="_M/INIT_CALLBACK_OP_RESERVED_MASK">INIT_CALLBACK_OP_RESERVED_MASK</dfn>  0xFFFFFFF</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/INIT_CALLBACK_OP_RESERVED_SHIFT" data-ref="_M/INIT_CALLBACK_OP_RESERVED_SHIFT">INIT_CALLBACK_OP_RESERVED_SHIFT</dfn> 4</u></td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="init_callback_op::callback_id" title='init_callback_op::callback_id' data-ref="init_callback_op::callback_id">callback_id</dfn> <i>/* Callback ID */</i>;</td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="init_callback_op::block_id" title='init_callback_op::block_id' data-ref="init_callback_op::block_id">block_id</dfn> <i>/* Blocks ID */</i>;</td></tr>
<tr><th id="186">186</th><td>};</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*</i></td></tr>
<tr><th id="190">190</th><td><i> * init operation: delay</i></td></tr>
<tr><th id="191">191</th><td><i> */</i></td></tr>
<tr><th id="192">192</th><td><b>struct</b> <dfn class="type def" id="init_delay_op" title='init_delay_op' data-ref="init_delay_op">init_delay_op</dfn> {</td></tr>
<tr><th id="193">193</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_delay_op::op_data" title='init_delay_op::op_data' data-ref="init_delay_op::op_data">op_data</dfn>;</td></tr>
<tr><th id="194">194</th><td><i>/* Init operation, from init_op_types enum */</i></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/INIT_DELAY_OP_OP_MASK" data-ref="_M/INIT_DELAY_OP_OP_MASK">INIT_DELAY_OP_OP_MASK</dfn>        0xF</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/INIT_DELAY_OP_OP_SHIFT" data-ref="_M/INIT_DELAY_OP_OP_SHIFT">INIT_DELAY_OP_OP_SHIFT</dfn>       0</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/INIT_DELAY_OP_RESERVED_MASK" data-ref="_M/INIT_DELAY_OP_RESERVED_MASK">INIT_DELAY_OP_RESERVED_MASK</dfn>  0xFFFFFFF</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/INIT_DELAY_OP_RESERVED_SHIFT" data-ref="_M/INIT_DELAY_OP_RESERVED_SHIFT">INIT_DELAY_OP_RESERVED_SHIFT</dfn> 4</u></td></tr>
<tr><th id="199">199</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="init_delay_op::delay" title='init_delay_op::delay' data-ref="init_delay_op::delay">delay</dfn> <i>/* delay in us */</i>;</td></tr>
<tr><th id="200">200</th><td>};</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/*</i></td></tr>
<tr><th id="204">204</th><td><i> * init operation: if_mode</i></td></tr>
<tr><th id="205">205</th><td><i> */</i></td></tr>
<tr><th id="206">206</th><td><b>struct</b> <dfn class="type def" id="init_if_mode_op" title='init_if_mode_op' data-ref="init_if_mode_op">init_if_mode_op</dfn> {</td></tr>
<tr><th id="207">207</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_if_mode_op::op_data" title='init_if_mode_op::op_data' data-ref="init_if_mode_op::op_data">op_data</dfn>;</td></tr>
<tr><th id="208">208</th><td><i>/* Init operation, from init_op_types enum */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_MODE_OP_OP_MASK" data-ref="_M/INIT_IF_MODE_OP_OP_MASK">INIT_IF_MODE_OP_OP_MASK</dfn>          0xF</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_MODE_OP_OP_SHIFT" data-ref="_M/INIT_IF_MODE_OP_OP_SHIFT">INIT_IF_MODE_OP_OP_SHIFT</dfn>         0</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_MODE_OP_RESERVED1_MASK" data-ref="_M/INIT_IF_MODE_OP_RESERVED1_MASK">INIT_IF_MODE_OP_RESERVED1_MASK</dfn>   0xFFF</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_MODE_OP_RESERVED1_SHIFT" data-ref="_M/INIT_IF_MODE_OP_RESERVED1_SHIFT">INIT_IF_MODE_OP_RESERVED1_SHIFT</dfn>  4</u></td></tr>
<tr><th id="213">213</th><td><i>/* Commands to skip if the modes dont match */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_MODE_OP_CMD_OFFSET_MASK" data-ref="_M/INIT_IF_MODE_OP_CMD_OFFSET_MASK">INIT_IF_MODE_OP_CMD_OFFSET_MASK</dfn>  0xFFFF</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_MODE_OP_CMD_OFFSET_SHIFT" data-ref="_M/INIT_IF_MODE_OP_CMD_OFFSET_SHIFT">INIT_IF_MODE_OP_CMD_OFFSET_SHIFT</dfn> 16</u></td></tr>
<tr><th id="216">216</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="init_if_mode_op::reserved2" title='init_if_mode_op::reserved2' data-ref="init_if_mode_op::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="217">217</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="init_if_mode_op::modes_buf_offset" title='init_if_mode_op::modes_buf_offset' data-ref="init_if_mode_op::modes_buf_offset">modes_buf_offset</dfn> <i>/* offset (in bytes) in modes expression buffer */</i>;</td></tr>
<tr><th id="218">218</th><td>};</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i>/*</i></td></tr>
<tr><th id="222">222</th><td><i> * init operation: if_phase</i></td></tr>
<tr><th id="223">223</th><td><i> */</i></td></tr>
<tr><th id="224">224</th><td><b>struct</b> <dfn class="type def" id="init_if_phase_op" title='init_if_phase_op' data-ref="init_if_phase_op">init_if_phase_op</dfn> {</td></tr>
<tr><th id="225">225</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_if_phase_op::op_data" title='init_if_phase_op::op_data' data-ref="init_if_phase_op::op_data">op_data</dfn>;</td></tr>
<tr><th id="226">226</th><td><i>/* Init operation, from init_op_types enum */</i></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_OP_MASK" data-ref="_M/INIT_IF_PHASE_OP_OP_MASK">INIT_IF_PHASE_OP_OP_MASK</dfn>           0xF</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_OP_SHIFT" data-ref="_M/INIT_IF_PHASE_OP_OP_SHIFT">INIT_IF_PHASE_OP_OP_SHIFT</dfn>          0</u></td></tr>
<tr><th id="229">229</th><td><i>/* Indicates if DMAE is enabled in this phase */</i></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_DMAE_ENABLE_MASK" data-ref="_M/INIT_IF_PHASE_OP_DMAE_ENABLE_MASK">INIT_IF_PHASE_OP_DMAE_ENABLE_MASK</dfn>  0x1</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_DMAE_ENABLE_SHIFT" data-ref="_M/INIT_IF_PHASE_OP_DMAE_ENABLE_SHIFT">INIT_IF_PHASE_OP_DMAE_ENABLE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_RESERVED1_MASK" data-ref="_M/INIT_IF_PHASE_OP_RESERVED1_MASK">INIT_IF_PHASE_OP_RESERVED1_MASK</dfn>    0x7FF</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_RESERVED1_SHIFT" data-ref="_M/INIT_IF_PHASE_OP_RESERVED1_SHIFT">INIT_IF_PHASE_OP_RESERVED1_SHIFT</dfn>   5</u></td></tr>
<tr><th id="234">234</th><td><i>/* Commands to skip if the phases dont match */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_CMD_OFFSET_MASK" data-ref="_M/INIT_IF_PHASE_OP_CMD_OFFSET_MASK">INIT_IF_PHASE_OP_CMD_OFFSET_MASK</dfn>   0xFFFF</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_CMD_OFFSET_SHIFT" data-ref="_M/INIT_IF_PHASE_OP_CMD_OFFSET_SHIFT">INIT_IF_PHASE_OP_CMD_OFFSET_SHIFT</dfn>  16</u></td></tr>
<tr><th id="237">237</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_if_phase_op::phase_data" title='init_if_phase_op::phase_data' data-ref="init_if_phase_op::phase_data">phase_data</dfn>;</td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_PHASE_MASK" data-ref="_M/INIT_IF_PHASE_OP_PHASE_MASK">INIT_IF_PHASE_OP_PHASE_MASK</dfn>        0xFF /* Init phase */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_PHASE_SHIFT" data-ref="_M/INIT_IF_PHASE_OP_PHASE_SHIFT">INIT_IF_PHASE_OP_PHASE_SHIFT</dfn>       0</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_RESERVED2_MASK" data-ref="_M/INIT_IF_PHASE_OP_RESERVED2_MASK">INIT_IF_PHASE_OP_RESERVED2_MASK</dfn>    0xFF</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_RESERVED2_SHIFT" data-ref="_M/INIT_IF_PHASE_OP_RESERVED2_SHIFT">INIT_IF_PHASE_OP_RESERVED2_SHIFT</dfn>   8</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_PHASE_ID_MASK" data-ref="_M/INIT_IF_PHASE_OP_PHASE_ID_MASK">INIT_IF_PHASE_OP_PHASE_ID_MASK</dfn>     0xFFFF /* Init phase ID */</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/INIT_IF_PHASE_OP_PHASE_ID_SHIFT" data-ref="_M/INIT_IF_PHASE_OP_PHASE_ID_SHIFT">INIT_IF_PHASE_OP_PHASE_ID_SHIFT</dfn>    16</u></td></tr>
<tr><th id="244">244</th><td>};</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>/*</i></td></tr>
<tr><th id="248">248</th><td><i> * init mode operators</i></td></tr>
<tr><th id="249">249</th><td><i> */</i></td></tr>
<tr><th id="250">250</th><td><b>enum</b> <dfn class="type def" id="init_mode_ops" title='init_mode_ops' data-ref="init_mode_ops">init_mode_ops</dfn> {</td></tr>
<tr><th id="251">251</th><td>	<dfn class="enum" id="INIT_MODE_OP_NOT" title='INIT_MODE_OP_NOT' data-ref="INIT_MODE_OP_NOT">INIT_MODE_OP_NOT</dfn> <i>/* init mode not operator */</i>,</td></tr>
<tr><th id="252">252</th><td>	<dfn class="enum" id="INIT_MODE_OP_OR" title='INIT_MODE_OP_OR' data-ref="INIT_MODE_OP_OR">INIT_MODE_OP_OR</dfn> <i>/* init mode or operator */</i>,</td></tr>
<tr><th id="253">253</th><td>	<dfn class="enum" id="INIT_MODE_OP_AND" title='INIT_MODE_OP_AND' data-ref="INIT_MODE_OP_AND">INIT_MODE_OP_AND</dfn> <i>/* init mode and operator */</i>,</td></tr>
<tr><th id="254">254</th><td>	<dfn class="enum" id="MAX_INIT_MODE_OPS" title='MAX_INIT_MODE_OPS' data-ref="MAX_INIT_MODE_OPS">MAX_INIT_MODE_OPS</dfn></td></tr>
<tr><th id="255">255</th><td>};</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><i>/*</i></td></tr>
<tr><th id="259">259</th><td><i> * init operation: raw</i></td></tr>
<tr><th id="260">260</th><td><i> */</i></td></tr>
<tr><th id="261">261</th><td><b>struct</b> <dfn class="type def" id="init_raw_op" title='init_raw_op' data-ref="init_raw_op">init_raw_op</dfn> {</td></tr>
<tr><th id="262">262</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_raw_op::op_data" title='init_raw_op::op_data' data-ref="init_raw_op::op_data">op_data</dfn>;</td></tr>
<tr><th id="263">263</th><td><i>/* Init operation, from init_op_types enum */</i></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/INIT_RAW_OP_OP_MASK" data-ref="_M/INIT_RAW_OP_OP_MASK">INIT_RAW_OP_OP_MASK</dfn>      0xF</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/INIT_RAW_OP_OP_SHIFT" data-ref="_M/INIT_RAW_OP_OP_SHIFT">INIT_RAW_OP_OP_SHIFT</dfn>     0</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/INIT_RAW_OP_PARAM1_MASK" data-ref="_M/INIT_RAW_OP_PARAM1_MASK">INIT_RAW_OP_PARAM1_MASK</dfn>  0xFFFFFFF /* init param 1 */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/INIT_RAW_OP_PARAM1_SHIFT" data-ref="_M/INIT_RAW_OP_PARAM1_SHIFT">INIT_RAW_OP_PARAM1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="268">268</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_raw_op::param2" title='init_raw_op::param2' data-ref="init_raw_op::param2">param2</dfn> <i>/* Init param 2 */</i>;</td></tr>
<tr><th id="269">269</th><td>};</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/*</i></td></tr>
<tr><th id="272">272</th><td><i> * init array params</i></td></tr>
<tr><th id="273">273</th><td><i> */</i></td></tr>
<tr><th id="274">274</th><td><b>struct</b> <dfn class="type def" id="init_op_array_params" title='init_op_array_params' data-ref="init_op_array_params">init_op_array_params</dfn> {</td></tr>
<tr><th id="275">275</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="init_op_array_params::size" title='init_op_array_params::size' data-ref="init_op_array_params::size">size</dfn> <i>/* array size in dwords */</i>;</td></tr>
<tr><th id="276">276</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="init_op_array_params::offset" title='init_op_array_params::offset' data-ref="init_op_array_params::offset">offset</dfn> <i>/* array start offset in dwords */</i>;</td></tr>
<tr><th id="277">277</th><td>};</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><i>/*</i></td></tr>
<tr><th id="280">280</th><td><i> * Write init operation arguments</i></td></tr>
<tr><th id="281">281</th><td><i> */</i></td></tr>
<tr><th id="282">282</th><td><b>union</b> <dfn class="type def" id="init_write_args" title='init_write_args' data-ref="init_write_args">init_write_args</dfn> {</td></tr>
<tr><th id="283">283</th><td><i>/* value to write, used when init source is INIT_SRC_INLINE */</i></td></tr>
<tr><th id="284">284</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_write_args::inline_val" title='init_write_args::inline_val' data-ref="init_write_args::inline_val">inline_val</dfn>;</td></tr>
<tr><th id="285">285</th><td><i>/* number of zeros to write, used when init source is INIT_SRC_ZEROS */</i></td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_write_args::zeros_count" title='init_write_args::zeros_count' data-ref="init_write_args::zeros_count">zeros_count</dfn>;</td></tr>
<tr><th id="287">287</th><td><i>/* array offset to write, used when init source is INIT_SRC_ARRAY */</i></td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_write_args::array_offset" title='init_write_args::array_offset' data-ref="init_write_args::array_offset">array_offset</dfn>;</td></tr>
<tr><th id="289">289</th><td><i>/* runtime array params to write, used when init source is INIT_SRC_RUNTIME */</i></td></tr>
<tr><th id="290">290</th><td>	<b>struct</b> <a class="type" href="#init_op_array_params" title='init_op_array_params' data-ref="init_op_array_params">init_op_array_params</a> <dfn class="decl field" id="init_write_args::runtime" title='init_write_args::runtime' data-ref="init_write_args::runtime">runtime</dfn>;</td></tr>
<tr><th id="291">291</th><td>};</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/*</i></td></tr>
<tr><th id="294">294</th><td><i> * init operation: write</i></td></tr>
<tr><th id="295">295</th><td><i> */</i></td></tr>
<tr><th id="296">296</th><td><b>struct</b> <dfn class="type def" id="init_write_op" title='init_write_op' data-ref="init_write_op">init_write_op</dfn> {</td></tr>
<tr><th id="297">297</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_write_op::data" title='init_write_op::data' data-ref="init_write_op::data">data</dfn>;</td></tr>
<tr><th id="298">298</th><td><i>/* init operation, from init_op_types enum */</i></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_OP_MASK" data-ref="_M/INIT_WRITE_OP_OP_MASK">INIT_WRITE_OP_OP_MASK</dfn>        0xF</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_OP_SHIFT" data-ref="_M/INIT_WRITE_OP_OP_SHIFT">INIT_WRITE_OP_OP_SHIFT</dfn>       0</u></td></tr>
<tr><th id="301">301</th><td><i>/* init source type, taken from init_source_types enum */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_SOURCE_MASK" data-ref="_M/INIT_WRITE_OP_SOURCE_MASK">INIT_WRITE_OP_SOURCE_MASK</dfn>    0x7</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_SOURCE_SHIFT" data-ref="_M/INIT_WRITE_OP_SOURCE_SHIFT">INIT_WRITE_OP_SOURCE_SHIFT</dfn>   4</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_RESERVED_MASK" data-ref="_M/INIT_WRITE_OP_RESERVED_MASK">INIT_WRITE_OP_RESERVED_MASK</dfn>  0x1</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_RESERVED_SHIFT" data-ref="_M/INIT_WRITE_OP_RESERVED_SHIFT">INIT_WRITE_OP_RESERVED_SHIFT</dfn> 7</u></td></tr>
<tr><th id="306">306</th><td><i>/* indicates if the register is wide-bus */</i></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_WIDE_BUS_MASK" data-ref="_M/INIT_WRITE_OP_WIDE_BUS_MASK">INIT_WRITE_OP_WIDE_BUS_MASK</dfn>  0x1</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_WIDE_BUS_SHIFT" data-ref="_M/INIT_WRITE_OP_WIDE_BUS_SHIFT">INIT_WRITE_OP_WIDE_BUS_SHIFT</dfn> 8</u></td></tr>
<tr><th id="309">309</th><td><i>/* internal (absolute) GRC address, in dwords */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_ADDRESS_MASK" data-ref="_M/INIT_WRITE_OP_ADDRESS_MASK">INIT_WRITE_OP_ADDRESS_MASK</dfn>   0x7FFFFF</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/INIT_WRITE_OP_ADDRESS_SHIFT" data-ref="_M/INIT_WRITE_OP_ADDRESS_SHIFT">INIT_WRITE_OP_ADDRESS_SHIFT</dfn>  9</u></td></tr>
<tr><th id="312">312</th><td>	<b>union</b> <a class="type" href="#init_write_args" title='init_write_args' data-ref="init_write_args">init_write_args</a> <dfn class="decl field" id="init_write_op::args" title='init_write_op::args' data-ref="init_write_op::args">args</dfn> <i>/* Write init operation arguments */</i>;</td></tr>
<tr><th id="313">313</th><td>};</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/*</i></td></tr>
<tr><th id="316">316</th><td><i> * init operation: read</i></td></tr>
<tr><th id="317">317</th><td><i> */</i></td></tr>
<tr><th id="318">318</th><td><b>struct</b> <dfn class="type def" id="init_read_op" title='init_read_op' data-ref="init_read_op">init_read_op</dfn> {</td></tr>
<tr><th id="319">319</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_read_op::op_data" title='init_read_op::op_data' data-ref="init_read_op::op_data">op_data</dfn>;</td></tr>
<tr><th id="320">320</th><td><i>/* init operation, from init_op_types enum */</i></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_OP_MASK" data-ref="_M/INIT_READ_OP_OP_MASK">INIT_READ_OP_OP_MASK</dfn>         0xF</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_OP_SHIFT" data-ref="_M/INIT_READ_OP_OP_SHIFT">INIT_READ_OP_OP_SHIFT</dfn>        0</u></td></tr>
<tr><th id="323">323</th><td><i>/* polling type, from init_poll_types enum */</i></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_POLL_TYPE_MASK" data-ref="_M/INIT_READ_OP_POLL_TYPE_MASK">INIT_READ_OP_POLL_TYPE_MASK</dfn>  0xF</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_POLL_TYPE_SHIFT" data-ref="_M/INIT_READ_OP_POLL_TYPE_SHIFT">INIT_READ_OP_POLL_TYPE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_RESERVED_MASK" data-ref="_M/INIT_READ_OP_RESERVED_MASK">INIT_READ_OP_RESERVED_MASK</dfn>   0x1</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_RESERVED_SHIFT" data-ref="_M/INIT_READ_OP_RESERVED_SHIFT">INIT_READ_OP_RESERVED_SHIFT</dfn>  8</u></td></tr>
<tr><th id="328">328</th><td><i>/* internal (absolute) GRC address, in dwords */</i></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_ADDRESS_MASK" data-ref="_M/INIT_READ_OP_ADDRESS_MASK">INIT_READ_OP_ADDRESS_MASK</dfn>    0x7FFFFF</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/INIT_READ_OP_ADDRESS_SHIFT" data-ref="_M/INIT_READ_OP_ADDRESS_SHIFT">INIT_READ_OP_ADDRESS_SHIFT</dfn>   9</u></td></tr>
<tr><th id="331">331</th><td><i>/* expected polling value, used only when polling is done */</i></td></tr>
<tr><th id="332">332</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="init_read_op::expected_val" title='init_read_op::expected_val' data-ref="init_read_op::expected_val">expected_val</dfn>;</td></tr>
<tr><th id="333">333</th><td>};</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><i>/*</i></td></tr>
<tr><th id="336">336</th><td><i> * Init operations union</i></td></tr>
<tr><th id="337">337</th><td><i> */</i></td></tr>
<tr><th id="338">338</th><td><b>union</b> <dfn class="type def" id="init_op" title='init_op' data-ref="init_op">init_op</dfn> {</td></tr>
<tr><th id="339">339</th><td>	<b>struct</b> <a class="type" href="#init_raw_op" title='init_raw_op' data-ref="init_raw_op">init_raw_op</a> <dfn class="decl field" id="init_op::raw" title='init_op::raw' data-ref="init_op::raw">raw</dfn> <i>/* raw init operation */</i>;</td></tr>
<tr><th id="340">340</th><td>	<b>struct</b> <a class="type" href="#init_write_op" title='init_write_op' data-ref="init_write_op">init_write_op</a> <dfn class="decl field" id="init_op::write" title='init_op::write' data-ref="init_op::write">write</dfn> <i>/* write init operation */</i>;</td></tr>
<tr><th id="341">341</th><td>	<b>struct</b> <a class="type" href="#init_read_op" title='init_read_op' data-ref="init_read_op">init_read_op</a> <dfn class="decl field" id="init_op::read" title='init_op::read' data-ref="init_op::read">read</dfn> <i>/* read init operation */</i>;</td></tr>
<tr><th id="342">342</th><td>	<b>struct</b> <a class="type" href="#init_if_mode_op" title='init_if_mode_op' data-ref="init_if_mode_op">init_if_mode_op</a> <dfn class="decl field" id="init_op::if_mode" title='init_op::if_mode' data-ref="init_op::if_mode">if_mode</dfn> <i>/* if_mode init operation */</i>;</td></tr>
<tr><th id="343">343</th><td>	<b>struct</b> <a class="type" href="#init_if_phase_op" title='init_if_phase_op' data-ref="init_if_phase_op">init_if_phase_op</a> <dfn class="decl field" id="init_op::if_phase" title='init_op::if_phase' data-ref="init_op::if_phase">if_phase</dfn> <i>/* if_phase init operation */</i>;</td></tr>
<tr><th id="344">344</th><td>	<b>struct</b> <a class="type" href="#init_callback_op" title='init_callback_op' data-ref="init_callback_op">init_callback_op</a> <dfn class="decl field" id="init_op::callback" title='init_op::callback' data-ref="init_op::callback">callback</dfn> <i>/* callback init operation */</i>;</td></tr>
<tr><th id="345">345</th><td>	<b>struct</b> <a class="type" href="#init_delay_op" title='init_delay_op' data-ref="init_delay_op">init_delay_op</a> <dfn class="decl field" id="init_op::delay" title='init_op::delay' data-ref="init_op::delay">delay</dfn> <i>/* delay init operation */</i>;</td></tr>
<tr><th id="346">346</th><td>};</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/*</i></td></tr>
<tr><th id="351">351</th><td><i> * Init command operation types</i></td></tr>
<tr><th id="352">352</th><td><i> */</i></td></tr>
<tr><th id="353">353</th><td><b>enum</b> <dfn class="type def" id="init_op_types" title='init_op_types' data-ref="init_op_types">init_op_types</dfn> {</td></tr>
<tr><th id="354">354</th><td>	<dfn class="enum" id="INIT_OP_READ" title='INIT_OP_READ' data-ref="INIT_OP_READ">INIT_OP_READ</dfn> <i>/* GRC read init command */</i>,</td></tr>
<tr><th id="355">355</th><td>	<dfn class="enum" id="INIT_OP_WRITE" title='INIT_OP_WRITE' data-ref="INIT_OP_WRITE">INIT_OP_WRITE</dfn> <i>/* GRC write init command */</i>,</td></tr>
<tr><th id="356">356</th><td><i>/* Skip init commands if the init modes expression doesn't match */</i></td></tr>
<tr><th id="357">357</th><td>	<dfn class="enum" id="INIT_OP_IF_MODE" title='INIT_OP_IF_MODE' data-ref="INIT_OP_IF_MODE">INIT_OP_IF_MODE</dfn>,</td></tr>
<tr><th id="358">358</th><td><i>/* Skip init commands if the init phase doesn't match */</i></td></tr>
<tr><th id="359">359</th><td>	<dfn class="enum" id="INIT_OP_IF_PHASE" title='INIT_OP_IF_PHASE' data-ref="INIT_OP_IF_PHASE">INIT_OP_IF_PHASE</dfn>,</td></tr>
<tr><th id="360">360</th><td>	<dfn class="enum" id="INIT_OP_DELAY" title='INIT_OP_DELAY' data-ref="INIT_OP_DELAY">INIT_OP_DELAY</dfn> <i>/* delay init command */</i>,</td></tr>
<tr><th id="361">361</th><td>	<dfn class="enum" id="INIT_OP_CALLBACK" title='INIT_OP_CALLBACK' data-ref="INIT_OP_CALLBACK">INIT_OP_CALLBACK</dfn> <i>/* callback init command */</i>,</td></tr>
<tr><th id="362">362</th><td>	<dfn class="enum" id="MAX_INIT_OP_TYPES" title='MAX_INIT_OP_TYPES' data-ref="MAX_INIT_OP_TYPES">MAX_INIT_OP_TYPES</dfn></td></tr>
<tr><th id="363">363</th><td>};</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/*</i></td></tr>
<tr><th id="367">367</th><td><i> * init polling types</i></td></tr>
<tr><th id="368">368</th><td><i> */</i></td></tr>
<tr><th id="369">369</th><td><b>enum</b> <dfn class="type def" id="init_poll_types" title='init_poll_types' data-ref="init_poll_types">init_poll_types</dfn> {</td></tr>
<tr><th id="370">370</th><td>	<dfn class="enum" id="INIT_POLL_NONE" title='INIT_POLL_NONE' data-ref="INIT_POLL_NONE">INIT_POLL_NONE</dfn> <i>/* No polling */</i>,</td></tr>
<tr><th id="371">371</th><td>	<dfn class="enum" id="INIT_POLL_EQ" title='INIT_POLL_EQ' data-ref="INIT_POLL_EQ">INIT_POLL_EQ</dfn> <i>/* init value is included in the init command */</i>,</td></tr>
<tr><th id="372">372</th><td>	<dfn class="enum" id="INIT_POLL_OR" title='INIT_POLL_OR' data-ref="INIT_POLL_OR">INIT_POLL_OR</dfn> <i>/* init value is all zeros */</i>,</td></tr>
<tr><th id="373">373</th><td>	<dfn class="enum" id="INIT_POLL_AND" title='INIT_POLL_AND' data-ref="INIT_POLL_AND">INIT_POLL_AND</dfn> <i>/* init value is an array of values */</i>,</td></tr>
<tr><th id="374">374</th><td>	<dfn class="enum" id="MAX_INIT_POLL_TYPES" title='MAX_INIT_POLL_TYPES' data-ref="MAX_INIT_POLL_TYPES">MAX_INIT_POLL_TYPES</dfn></td></tr>
<tr><th id="375">375</th><td>};</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/*</i></td></tr>
<tr><th id="381">381</th><td><i> * init source types</i></td></tr>
<tr><th id="382">382</th><td><i> */</i></td></tr>
<tr><th id="383">383</th><td><b>enum</b> <dfn class="type def" id="init_source_types" title='init_source_types' data-ref="init_source_types">init_source_types</dfn> {</td></tr>
<tr><th id="384">384</th><td>	<dfn class="enum" id="INIT_SRC_INLINE" title='INIT_SRC_INLINE' data-ref="INIT_SRC_INLINE">INIT_SRC_INLINE</dfn> <i>/* init value is included in the init command */</i>,</td></tr>
<tr><th id="385">385</th><td>	<dfn class="enum" id="INIT_SRC_ZEROS" title='INIT_SRC_ZEROS' data-ref="INIT_SRC_ZEROS">INIT_SRC_ZEROS</dfn> <i>/* init value is all zeros */</i>,</td></tr>
<tr><th id="386">386</th><td>	<dfn class="enum" id="INIT_SRC_ARRAY" title='INIT_SRC_ARRAY' data-ref="INIT_SRC_ARRAY">INIT_SRC_ARRAY</dfn> <i>/* init value is an array of values */</i>,</td></tr>
<tr><th id="387">387</th><td>	<dfn class="enum" id="INIT_SRC_RUNTIME" title='INIT_SRC_RUNTIME' data-ref="INIT_SRC_RUNTIME">INIT_SRC_RUNTIME</dfn> <i>/* init value is provided during runtime */</i>,</td></tr>
<tr><th id="388">388</th><td>	<dfn class="enum" id="MAX_INIT_SOURCE_TYPES" title='MAX_INIT_SOURCE_TYPES' data-ref="MAX_INIT_SOURCE_TYPES">MAX_INIT_SOURCE_TYPES</dfn></td></tr>
<tr><th id="389">389</th><td>};</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><i>/*</i></td></tr>
<tr><th id="395">395</th><td><i> * Internal RAM Offsets macro data</i></td></tr>
<tr><th id="396">396</th><td><i> */</i></td></tr>
<tr><th id="397">397</th><td><b>struct</b> <dfn class="type def" id="iro" title='iro' data-ref="iro">iro</dfn> {</td></tr>
<tr><th id="398">398</th><td>	<a class="typedef" href="bcm_osal.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="decl field" id="iro::base" title='iro::base' data-ref="iro::base">base</dfn> <i>/* RAM field offset */</i>;</td></tr>
<tr><th id="399">399</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="iro::m1" title='iro::m1' data-ref="iro::m1">m1</dfn> <i>/* multiplier 1 */</i>;</td></tr>
<tr><th id="400">400</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="iro::m2" title='iro::m2' data-ref="iro::m2">m2</dfn> <i>/* multiplier 2 */</i>;</td></tr>
<tr><th id="401">401</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="iro::m3" title='iro::m3' data-ref="iro::m3">m3</dfn> <i>/* multiplier 3 */</i>;</td></tr>
<tr><th id="402">402</th><td>	<a class="typedef" href="bcm_osal.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl field" id="iro::size" title='iro::size' data-ref="iro::size">size</dfn> <i>/* RAM field size */</i>;</td></tr>
<tr><th id="403">403</th><td>};</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><u>#<span data-ppcond="7">endif</span> /* __ECORE_HSI_INIT_TOOL__ */</u></td></tr>
<tr><th id="406">406</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bcm_osal.c.html'>master/drivers/net/qede/base/bcm_osal.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
