I 000049 55 736           1679517023973 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679517023975 2023.03.22 16:30:23)
	(_source(\../src/task1.vhd\))
	(_parameters tan)
	(_code 9297939dc4c4c684c097d4c8c094c494c6949094c4)
	(_ent
		(_time 1679517023955)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 736           1679518068051 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518068052 2023.03.22 16:47:48)
	(_source(\../src/task1.vhd\))
	(_parameters tan)
	(_code 01070307545755175304475b530757075507030757)
	(_ent
		(_time 1679517023954)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 736           1679518093718 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518093719 2023.03.22 16:48:13)
	(_source(\../src/task1.vhd\))
	(_parameters tan)
	(_code 48484e4a141e1c5e1a4d0e121a4e1e4e1c4e4a4e1e)
	(_ent
		(_time 1679517023954)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 736           1679518107600 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518107601 2023.03.22 16:48:27)
	(_source(\../src/task1.vhd\))
	(_parameters tan)
	(_code 7b2d2a7a7d2d2f6d297e3d21297d2d7d2f7d797d2d)
	(_ent
		(_time 1679517023954)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 736           1679518221049 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518221050 2023.03.22 16:50:21)
	(_source(\../src/task1.vhd\))
	(_parameters tan)
	(_code a9a8acfef4fffdbffbaceff3fbafffaffdafabafff)
	(_ent
		(_time 1679517023954)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 736           1679518228145 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518228146 2023.03.22 16:50:28)
	(_source(\../src/task1.vhd\))
	(_parameters tan)
	(_code 5e515f5d5f080a480c5b18040c5808580a585c5808)
	(_ent
		(_time 1679517023954)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 736           1679518353767 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518353768 2023.03.22 16:52:33)
	(_source(\../src/task1.vhd\))
	(_parameters tan)
	(_code 17164010444143014512514d451141114311151141)
	(_ent
		(_time 1679517023954)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 756           1679518378389 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518378390 2023.03.22 16:52:58)
	(_source(\../src/task1.vhd\))
	(_parameters dbg tan)
	(_code 481c1f4a141e1c5e1a4d0e121a4e1e4e1c4e4a4e1e)
	(_coverage d)
	(_ent
		(_time 1679518378382)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 756           1679518444780 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518444781 2023.03.22 16:54:04)
	(_source(\../src/task1.vhd\))
	(_parameters dbg tan)
	(_code 9fcc9c909dc9cb89cd9ad9c5cd99c999cb999d99c9)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 756           1679518531771 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518531772 2023.03.22 16:55:31)
	(_source(\../src/task1.vhd\))
	(_parameters dbg tan)
	(_code 67626067343133713562213d356131613361656131)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 756           1679518560306 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518560307 2023.03.22 16:56:00)
	(_source(\../src/task1.vhd\))
	(_parameters dbg tan)
	(_code dbd5db89dd8d8fcd89de9d8189dd8ddd8fddd9dd8d)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 756           1679518576502 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 0 11))
	(_version vef)
	(_time 1679518576503 2023.03.22 16:56:16)
	(_source(\../src/task1.vhd\))
	(_parameters dbg tan)
	(_code 26752622747072307423607c742070207220242070)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1427          1679518576589 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679518576590 2023.03.22 16:56:16)
	(_source(\../src/testbench1.vhd\))
	(_parameters dbg tan)
	(_code 74277475242220622577322e267222722072767222)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 0 16(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 0 11(_arch(_uni))))
		(_sig(_int b -1 0 11(_arch(_uni))))
		(_sig(_int c -1 0 11(_arch(_uni))))
		(_sig(_int x -1 0 12(_arch(_uni))))
		(_sig(_int y -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 20(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679520123820 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679520123821 2023.03.22 17:22:03)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 56570355040002400453100c045000500250545000)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1465          1679520126511 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 9))
	(_version vef)
	(_time 1679520126512 2023.03.22 17:22:06)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code d6d6dc84848082c087d5908c84d080d082d0d4d080)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 16(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 11(_arch(_uni))))
		(_sig(_int b -1 1 11(_arch(_uni))))
		(_sig(_int c -1 1 11(_arch(_uni))))
		(_sig(_int x -1 1 12(_arch(_uni))))
		(_sig(_int y -1 1 12(_arch(_uni))))
		(_cnst(_int period -2 1 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 20(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679520126587 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679520126588 2023.03.22 17:22:06)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 24247620747270327621627e762272227022262272)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 781           1679521203263 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679521203264 2023.03.22 17:40:03)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code f3a1f7a3a4a5a7e5a1f6b5a9a1f5a5f5a7f5f1f5a5)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1465          1679521203325 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 9))
	(_version vef)
	(_time 1679521203326 2023.03.22 17:40:03)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 326039376464662463357468603464346634303464)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 16(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 11(_arch(_uni))))
		(_sig(_int b -1 1 11(_arch(_uni))))
		(_sig(_int c -1 1 11(_arch(_uni))))
		(_sig(_int x -1 1 12(_arch(_uni))))
		(_sig(_int y -1 1 12(_arch(_uni))))
		(_cnst(_int period -2 1 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 20(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679521575253 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679521575254 2023.03.22 17:46:15)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 040a0202545250125601425e560252025002060252)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1465          1679521575292 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 9))
	(_version vef)
	(_time 1679521575293 2023.03.22 17:46:15)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 232d25277475773572276579712575257725212575)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 16(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 11(_arch(_uni))))
		(_sig(_int b -1 1 11(_arch(_uni))))
		(_sig(_int c -1 1 11(_arch(_uni))))
		(_sig(_int x -1 1 12(_arch(_uni))))
		(_sig(_int y -1 1 12(_arch(_uni))))
		(_cnst(_int period -2 1 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 20(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 894           1679521722311 cond
(_unit VHDL(led_driver 0 4(cond 0 13))
	(_version vef)
	(_time 1679521722312 2023.03.22 17:48:42)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 7a282a7b2e2d2a6f2d7d6e21297c737d7c7c7f7d78)
	(_coverage d)
	(_ent
		(_time 1679521722309)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 8(_ent(_out))))
		(_port(_int hot -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000045 55 894           1679521886741 cond
(_unit VHDL(led_driver 0 4(cond 0 13))
	(_version vef)
	(_time 1679521886742 2023.03.22 17:51:26)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code c0c39695c59790d597c7d49b93c6c9c7c6c6c5c7c2)
	(_coverage d)
	(_ent
		(_time 1679521722308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 8(_ent(_out))))
		(_port(_int hot -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000045 55 894           1679522138913 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679522138914 2023.03.22 17:55:38)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code ccc8ca999a9b9cd99bcbd8979fcac5cbcacac9cbce)
	(_coverage d)
	(_ent
		(_time 1679521722308)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 8(_ent(_out))))
		(_port(_int hot -1 0 9(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000045 55 894           1679522143083 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679522143084 2023.03.22 17:55:43)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 181d1d1f154f480d4e480c434b1e111f1e1e1d1f1a)
	(_coverage d)
	(_ent
		(_time 1679522143081)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000045 55 894           1679523454894 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679523454895 2023.03.22 18:17:34)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 5c5e0c5f0a0b0c490a0c48070f5a555b5a5a595b5e)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000056 55 1783          1679523537744 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679523537745 2023.03.22 18:18:57)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code f8f6ada8f5afa8edacfceca3abfef1fffefefdfffa)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 16(_ent . led_driver)
		(_port
			((adc)(~ANONYMOUS~0))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_sig(_int a3 -1 0 11(_arch(_uni))))
		(_sig(_int a2 -1 0 11(_arch(_uni))))
		(_sig(_int a1 -1 0 11(_arch(_uni))))
		(_sig(_int a0 -1 0 11(_arch(_uni))))
		(_sig(_int cold -1 0 12(_arch(_uni))))
		(_sig(_int normal -1 0 12(_arch(_uni))))
		(_sig(_int hot -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_type(_int ~ANONYMOUS~1 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int ~ANONYMOUS~0 0 0 16(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_alias((~ANONYMOUS~0)(a3)(a2)(a1)(a0)))(_trgt(7))(_sens(0)(1)(2)(3)))))
			(tb(_arch 1 0 20(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon)(_read(0)(1)(2)(3)(4)(5)(6)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 2 -1)
)
I 000056 55 1492          1679524208183 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679524208184 2023.03.22 18:30:08)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code de8b8c8c8e898ecb8adcca858dd8d7d9d8d8dbd9dc)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 16(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 11(_arch(_uni))))
		(_sig(_int cold -1 0 12(_arch(_uni))))
		(_sig(_int normal -1 0 12(_arch(_uni))))
		(_sig(_int hot -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 20(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000056 55 1492          1679524217316 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679524217317 2023.03.22 18:30:17)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 92c1c49d95c5c287c69086c9c1949b959494979590)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 16(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 11(_arch(_uni))))
		(_sig(_int cold -1 0 12(_arch(_uni))))
		(_sig(_int normal -1 0 12(_arch(_uni))))
		(_sig(_int hot -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 20(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679525316762 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679525316763 2023.03.22 18:48:36)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code 40171242421715564243551b124641464246414643)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2281          1679526554376 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679526554377 2023.03.22 19:09:14)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code b9b7ededb2eeecafb8e8ace2ebbcefbebabfbcbfea)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 26(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 11(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 11(_arch(_uni))))
		(_sig(_int d -1 0 12(_arch(_uni))))
		(_sig(_int c -1 0 12(_arch(_uni))))
		(_sig(_int b -1 0 12(_arch(_uni))))
		(_sig(_int a -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 15(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 15(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 16(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 20(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 21(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 30(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1866670126 1667592818 1968119924 1953853556 8250)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679526561827 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679526561828 2023.03.22 19:09:21)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code d6818584d28183c0d4d5c38d84d0d7d0d4d0d7d0d5)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000045 55 1054          1679526682386 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679526682387 2023.03.22 19:11:22)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code b9b7baedb2eeecafbbbaace2ebbfb8bfbbbfb8bfba)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000045 55 1054          1679526693817 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679526693818 2023.03.22 19:11:33)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code 66313166623133706465733d346067606460676065)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2281          1679526693841 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679526693842 2023.03.22 19:11:33)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 76212177722123607727632d247320717570737025)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 26(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 11(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 11(_arch(_uni))))
		(_sig(_int d -1 0 12(_arch(_uni))))
		(_sig(_int c -1 0 12(_arch(_uni))))
		(_sig(_int b -1 0 12(_arch(_uni))))
		(_sig(_int a -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 15(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 15(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 16(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 20(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 21(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 30(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1866670126 1667592818 1968119924 1953853556 8250)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 894           1679526729662 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679526729663 2023.03.22 19:12:09)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 6a6f6b6a3e3d3a7f3c3a7e31396c636d6c6c6f6d68)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000056 55 1492          1679526729693 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679526729694 2023.03.22 19:12:09)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 898c888785ded99cdd8b9dd2da8f808e8f8f8c8e8b)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 16(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 11(_arch(_uni))))
		(_sig(_int cold -1 0 12(_arch(_uni))))
		(_sig(_int normal -1 0 12(_arch(_uni))))
		(_sig(_int hot -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 20(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000056 55 1528          1679529007395 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679529007396 2023.03.22 19:50:07)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 3f396e3a6c686f2a6b682b646c39363839393a383d)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 16(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 11(_arch(_uni))))
		(_sig(_int cold -1 0 12(_arch(_uni))))
		(_sig(_int normal -1 0 12(_arch(_uni))))
		(_sig(_int hot -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 20(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(46)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(197123)
	)
	(_model . tb_architecture 1 -1)
)
I 000056 55 1528          1679529738313 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1679529738314 2023.03.22 20:02:18)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 595d035a550e094c0d0e4d020a5f505e5f5f5c5e5b)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 16(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 11(_arch(_uni))))
		(_sig(_int cold -1 0 12(_arch(_uni))))
		(_sig(_int normal -1 0 12(_arch(_uni))))
		(_sig(_int hot -1 0 12(_arch(_uni))))
		(_cnst(_int period -2 0 13(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 20(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(46)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(197123)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679529763210 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679529763211 2023.03.22 20:02:43)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code a3acf1f4f4f5f7b5f1a6e5f9f1a5f5a5f7a5a1a5f5)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 781           1679530275302 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530275303 2023.03.22 20:11:15)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 01035007545755175304475b530757075507030757)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530275320 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530275321 2023.03.22 20:11:15)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 11134016444745074016574b431747174517131747)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 894           1679530297083 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679530297084 2023.03.22 20:11:37)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 16424511154146034046024d45101f111010131114)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000056 55 1529          1679530297111 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 31))
	(_version vef)
	(_time 1679530297112 2023.03.22 20:11:37)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 26727522257176337271327d75202f212020232124)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 38(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 33(_arch(_uni))))
		(_sig(_int cold -1 0 34(_arch(_uni))))
		(_sig(_int normal -1 0 34(_arch(_uni))))
		(_sig(_int hot -1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 35(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(46)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(197123)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530336833 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530336834 2023.03.22 20:12:16)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 5c5f0d5f5b0a084a0e591a060e5a0a5a085a5e5a0a)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530336849 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530336850 2023.03.22 20:12:16)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 6c6f3d6c6b3a387a3d6b2a363e6a3a6a386a6e6a3a)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530426011 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530426012 2023.03.22 20:13:46)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code b0e6b4e4e4e6e4a6e2b5f6eae2b6e6b6e4b6b2b6e6)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530426026 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530426027 2023.03.22 20:13:46)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code c096c495949694d691c7869a92c696c694c6c2c696)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530635578 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530635579 2023.03.22 20:17:15)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 4b1819494d1d1f5d194e0d11194d1d4d1f4d494d1d)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000049 55 781           1679530667990 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530667991 2023.03.22 20:17:47)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code f1f3faa1a4a7a5e7a3f4b7aba3f7a7f7a5f7f3f7a7)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530668006 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530668007 2023.03.22 20:17:48)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 00020a06545654165107465a520656065406020656)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530689987 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530689988 2023.03.22 20:18:09)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code d1878783848785c783d4978b83d787d785d7d3d787)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530690003 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530690004 2023.03.22 20:18:10)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code e1b7b7b2b4b7b5f7b0e6a7bbb3e7b7e7b5e7e3e7b7)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530746401 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530746402 2023.03.22 20:19:06)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 37386632646163216532716d653161316331353161)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530746419 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530746420 2023.03.22 20:19:06)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 47481645141113511640011d154111411341454111)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530763367 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530763368 2023.03.22 20:19:23)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 80d4d78ed4d6d496d285c6dad286d686d4868286d6)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530763382 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530763383 2023.03.22 20:19:23)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 8fdbd8818dd9db99de88c9d5dd89d989db898d89d9)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530852576 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530852577 2023.03.22 20:20:52)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code f3f6f9a3a4a5a7e5a1f6b5a9a1f5a5f5a7f5f1f5a5)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530852592 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530852593 2023.03.22 20:20:52)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 020750045454561453054458500454045604000454)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530877850 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530877851 2023.03.22 20:21:17)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code b4bbe4e0e4e2e0a2e6b1f2eee6b2e2b2e0b2b6b2e2)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530877867 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530877868 2023.03.22 20:21:17)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code c4cb9491949290d295c3829e96c292c290c2c6c292)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530892392 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530892393 2023.03.22 20:21:32)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 77237176242123612572312d257121712371757121)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530892408 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530892409 2023.03.22 20:21:32)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 87d38189d4d1d391d680c1ddd581d181d3818581d1)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000049 55 781           1679530897458 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530897459 2023.03.22 20:21:37)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code 3e6d343b3f686a286c3b78646c3868386a383c3868)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
I 000056 55 1520          1679530897474 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530897475 2023.03.22 20:21:37)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code 5d0e575e5d0b094b0c5a1b070f5b0b5b095b5f5b0b)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
V 000049 55 781           1679530901400 dataflow
(_unit VHDL(smpl_combo 0 4(dataflow 1 11))
	(_version vef)
	(_time 1679530901401 2023.03.22 20:21:41)
	(_source(\../src/task1.vhd\(\../src/smpl_combo.vhd\)))
	(_parameters dbg tan)
	(_code affda4f8adf9fbb9fdaae9f5fda9f9a9fba9ada9f9)
	(_coverage d)
	(_ent
		(_time 1679518378381)
	)
	(_object
		(_port(_int a -1 0 6(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_in))))
		(_port(_int c -1 0 6(_ent(_in))))
		(_port(_int x -1 0 7(_ent(_out))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 1 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . dataflow 2 -1)
)
V 000056 55 1520          1679530901419 tb_architecture
(_unit VHDL(smpl_combo_selfcheck_tb 0 6(tb_architecture 1 30))
	(_version vef)
	(_time 1679530901420 2023.03.22 20:21:41)
	(_source(\../src/testbench1.vhd\(\../src/smpl_combo_selfcheck_tb.vhd\)))
	(_parameters dbg tan)
	(_code bfedb4ebbde9eba9eeb8f9e5edb9e9b9ebb9bdb9e9)
	(_coverage d)
	(_ent
		(_time 1679518378463)
	)
	(_inst UUT 1 37(_ent . smpl_combo)
		(_port
			((a)(a))
			((b)(b))
			((c)(c))
			((x)(x))
			((y)(y))
		)
	)
	(_object
		(_sig(_int a -1 1 32(_arch(_uni))))
		(_sig(_int b -1 1 32(_arch(_uni))))
		(_sig(_int c -1 1 32(_arch(_uni))))
		(_sig(_int x -1 1 33(_arch(_uni))))
		(_sig(_int y -1 1 33(_arch(_uni))))
		(_cnst(_int period -2 1 34(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 1 41(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 894           1679531017053 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679531017054 2023.03.22 20:23:37)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 77207776752027622127632c24717e707171727075)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000056 55 1529          1679531017084 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 31))
	(_version vef)
	(_time 1679531017085 2023.03.22 20:23:37)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 96c1969995c1c683c2c182cdc5909f919090939194)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 38(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 33(_arch(_uni))))
		(_sig(_int cold -1 0 34(_arch(_uni))))
		(_sig(_int normal -1 0 34(_arch(_uni))))
		(_sig(_int hot -1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 35(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(46)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(197123)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 894           1679531024361 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679531024362 2023.03.22 20:23:44)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code f8ada3a8f5afa8edaea8eca3abfef1fffefefdfffa)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000056 55 1529          1679531024377 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 31))
	(_version vef)
	(_time 1679531024378 2023.03.22 20:23:44)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 085d520e055f581d5c5f1c535b0e010f0e0e0d0f0a)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 38(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 33(_arch(_uni))))
		(_sig(_int cold -1 0 34(_arch(_uni))))
		(_sig(_int normal -1 0 34(_arch(_uni))))
		(_sig(_int hot -1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 35(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(46)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(197123)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 894           1679531222885 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679531222886 2023.03.22 20:27:02)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 7b29287a2c2c2b6e2d2b6f20287d727c7d7d7e7c79)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000056 55 1716          1679531222906 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 31))
	(_version vef)
	(_time 1679531222907 2023.03.22 20:27:02)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 8bd9d885dcdcdb9edfd99fd0d88d828c8d8d8e8c89)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 38(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 33(_arch(_uni))))
		(_sig(_int cold -1 0 34(_arch(_uni))))
		(_sig(_int normal -1 0 34(_arch(_uni))))
		(_sig(_int hot -1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 35(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(2017796142 1952671088 1864393829 1970304117 825237620 11825)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(2017796142 1952671088 1864393829 1970304117 808525940 11825)
		(197123)
		(2017796142 1952671088 1864393829 1970304117 825303156 11824)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 894           1679531254604 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679531254605 2023.03.22 20:27:34)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 62606262653532773432763931646b656464676560)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
I 000056 55 1716          1679531254619 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 31))
	(_version vef)
	(_time 1679531254620 2023.03.22 20:27:34)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 72707273752522672620662921747b757474777570)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 38(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 33(_arch(_uni))))
		(_sig(_int cold -1 0 34(_arch(_uni))))
		(_sig(_int normal -1 0 34(_arch(_uni))))
		(_sig(_int hot -1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 35(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(2017796142 1952671088 1864393829 1970304117 825237620 11825)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(2017796142 1952671088 1864393829 1970304117 808525940 11825)
		(197123)
		(2017796142 1952671088 1864393829 1970304117 825303156 11824)
	)
	(_model . tb_architecture 1 -1)
)
V 000045 55 894           1679531291484 cond
(_unit VHDL(led_driver 0 4(cond 0 11))
	(_version vef)
	(_time 1679531291485 2023.03.22 20:28:11)
	(_source(\../src/led_driver.vhd\))
	(_parameters dbg tan)
	(_code 6d3f6d6d3c3a3d783b3d79363e6b646a6b6b686a6f)
	(_coverage d)
	(_ent
		(_time 1679522143080)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int adc 0 0 6(_ent(_in))))
		(_port(_int cold -1 0 7(_ent(_out))))
		(_port(_int normal -1 0 7(_ent(_out))))
		(_port(_int hot -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1)(2)(3))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(197378)
		(50463491)
		(197123)
		(131843)
	)
	(_model . cond 1 -1)
)
V 000056 55 1716          1679531291499 tb_architecture
(_unit VHDL(led_driver_selfcheck_tb 0 6(tb_architecture 0 31))
	(_version vef)
	(_time 1679531291500 2023.03.22 20:28:11)
	(_source(\../src/led_driver_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 7d2f7d7c2c2a2d68292f69262e7b747a7b7b787a7f)
	(_coverage d)
	(_ent
		(_time 1679523451820)
	)
	(_inst UUT 0 38(_ent . led_driver)
		(_port
			((adc)(a))
			((cold)(cold))
			((normal)(normal))
			((hot)(hot))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int a 0 0 33(_arch(_uni))))
		(_sig(_int cold -1 0 34(_arch(_uni))))
		(_sig(_int normal -1 0 34(_arch(_uni))))
		(_sig(_int hot -1 0 34(_arch(_uni))))
		(_cnst(_int period -2 0 35(_arch((ns 4626322717216342016)))))
		(_prcs
			(tb(_arch 0 0 42(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(197378)
		(2017796142 1952671088 1864393829 1970304117 825237620 11825)
		(1869771333 1868963954 1852383346 544503152)
		(131843)
		(2017796142 1952671088 1864393829 1970304117 808525940 11825)
		(197123)
		(2017796142 1952671088 1864393829 1970304117 825303156 11824)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679531358951 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679531358952 2023.03.22 20:29:18)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code faa9f8aaa9adafecf8f9efa1a8fcfbfcf8fcfbfcf9)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2282          1679531358983 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 36))
	(_version vef)
	(_time 1679531358984 2023.03.22 20:29:18)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 194a1c1e124e4c0f18480c424b1c4f1e1a1f1c1f4a)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 53(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 38(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 38(_arch(_uni))))
		(_sig(_int d -1 0 39(_arch(_uni))))
		(_sig(_int c -1 0 39(_arch(_uni))))
		(_sig(_int b -1 0 39(_arch(_uni))))
		(_sig(_int a -1 0 39(_arch(_uni))))
		(_cnst(_int period -2 0 40(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 42(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 42(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 43(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 47(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 48(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 57(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(1866670126 1667592818 1968119924 1953853556 8250)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679531379085 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679531379086 2023.03.22 20:29:39)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code a6a3a5f1a2f1f3b0a4a5b3fdf4a0a7a0a4a0a7a0a5)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2282          1679531379100 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 36))
	(_version vef)
	(_time 1679531379101 2023.03.22 20:29:39)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code b6b3b5e2b2e1e3a0b7e7a3ede4b3e0b1b5b0b3b0e5)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 53(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 38(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 38(_arch(_uni))))
		(_sig(_int d -1 0 39(_arch(_uni))))
		(_sig(_int c -1 0 39(_arch(_uni))))
		(_sig(_int b -1 0 39(_arch(_uni))))
		(_sig(_int a -1 0 39(_arch(_uni))))
		(_cnst(_int period -2 0 40(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 42(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 42(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 43(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 47(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 48(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 57(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679531405689 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679531405690 2023.03.22 20:30:05)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code 8887d88682dfdd9e8a8b9dd3da8e898e8a8e898e8b)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2282          1679531405706 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 36))
	(_version vef)
	(_time 1679531405707 2023.03.22 20:30:05)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code a7a8f7f0a2f0f2b1a6f6b2fcf5a2f1a0a4a1a2a1f4)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 53(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 38(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 38(_arch(_uni))))
		(_sig(_int d -1 0 39(_arch(_uni))))
		(_sig(_int c -1 0 39(_arch(_uni))))
		(_sig(_int b -1 0 39(_arch(_uni))))
		(_sig(_int a -1 0 39(_arch(_uni))))
		(_cnst(_int period -2 0 40(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 42(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 42(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 43(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 47(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 48(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 57(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679531431385 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679531431386 2023.03.22 20:30:31)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code efbfbbbcbbb8baf9edecfab4bde9eee9ede9eee9ec)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2282          1679531431401 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 36))
	(_version vef)
	(_time 1679531431402 2023.03.22 20:30:31)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code ffafabafaba8aae9feaeeaa4adfaa9f8fcf9faf9ac)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 53(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 38(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 38(_arch(_uni))))
		(_sig(_int d -1 0 39(_arch(_uni))))
		(_sig(_int c -1 0 39(_arch(_uni))))
		(_sig(_int b -1 0 39(_arch(_uni))))
		(_sig(_int a -1 0 39(_arch(_uni))))
		(_cnst(_int period -2 0 40(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 42(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 42(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 43(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 47(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 48(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 57(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679531441793 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679531441794 2023.03.22 20:30:41)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code 9692909992c1c380949583cdc49097909490979095)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2282          1679531441808 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 36))
	(_version vef)
	(_time 1679531441809 2023.03.22 20:30:41)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code a5a1a3f2a2f2f0b3a4f4b0fef7a0f3a2a6a3a0a3f6)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 53(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 38(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 38(_arch(_uni))))
		(_sig(_int d -1 0 39(_arch(_uni))))
		(_sig(_int c -1 0 39(_arch(_uni))))
		(_sig(_int b -1 0 39(_arch(_uni))))
		(_sig(_int a -1 0 39(_arch(_uni))))
		(_cnst(_int period -2 0 40(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 42(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 42(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 43(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 47(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 48(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 57(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
I 000045 55 1054          1679532578702 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679532578703 2023.03.22 20:49:38)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code a0aea1f7a2f7f5b6a2a3b5fbf2a6a1a6a2a6a1a6a3)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
I 000056 55 2282          1679532578736 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 36))
	(_version vef)
	(_time 1679532578737 2023.03.22 20:49:38)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code bfb1beebebe8eaa9beebaae4edbae9b8bcb9bab9ec)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 53(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 38(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 38(_arch(_uni))))
		(_sig(_int d -1 0 39(_arch(_uni))))
		(_sig(_int c -1 0 39(_arch(_uni))))
		(_sig(_int b -1 0 39(_arch(_uni))))
		(_sig(_int a -1 0 39(_arch(_uni))))
		(_cnst(_int period -2 0 40(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 42(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 42(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 43(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 47(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 48(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 57(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
V 000045 55 1054          1679532621828 cond
(_unit VHDL(abacus 0 4(cond 0 11))
	(_version vef)
	(_time 1679532621829 2023.03.22 20:50:21)
	(_source(\../src/abacus.vhd\))
	(_parameters dbg tan)
	(_code 15111d12124240031716004e471314131713141316)
	(_coverage d)
	(_ent
		(_time 1679525294991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~12 0 6(_array -1((_dto i 8 i 0)))))
		(_port(_int sp 0 0 6(_ent(_in))))
		(_port(_int d -1 0 7(_ent(_out))))
		(_port(_int c -1 0 7(_ent(_out))))
		(_port(_int b -1 0 7(_ent(_out))))
		(_port(_int a -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0(1))(0(2))(0(7))))))
			(line__14(_arch 1 0 14(_assignment(_trgt(2))(_sens(0(3))(0(4))(0(5))(0(7))(0(1))(0(6))))))
			(line__16(_arch 2 0 16(_assignment(_trgt(3))(_sens(0(4))(0(7))(0(2))(0(3))(0(6))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(4))(_sens(0(1))(0(3))(0(5))(0(7))(0(2))(0(4))(0(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . cond 4 -1)
)
V 000056 55 2282          1679532621845 tb_architecture
(_unit VHDL(abacus_selfcheck_tb 0 6(tb_architecture 0 36))
	(_version vef)
	(_time 1679532621846 2023.03.22 20:50:21)
	(_source(\../src/abacus_selfcheck_tb.vhd\))
	(_parameters dbg tan)
	(_code 24202c20227371322570317f762172232722212277)
	(_coverage d)
	(_ent
		(_time 1679526495705)
	)
	(_inst UUT 0 53(_ent . abacus)
		(_port
			((sp)(sp))
			((d)(d))
			((c)(c))
			((b)(b))
			((a)(a))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 38(_array -1((_dto i 8 i 0)))))
		(_sig(_int sp 0 0 38(_arch(_uni))))
		(_sig(_int d -1 0 39(_arch(_uni))))
		(_sig(_int c -1 0 39(_arch(_uni))))
		(_sig(_int b -1 0 39(_arch(_uni))))
		(_sig(_int a -1 0 39(_arch(_uni))))
		(_cnst(_int period -2 0 40(_arch((ns 4626322717216342016)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~132 0 42(_array -1((_dto i 8 i 0)))))
		(_type(_int gram_table 0 42(_array 1((_to i 0 i 9)))))
		(_cnst(_int sp_pattern 2 0 43(_arch(((_string \"110011111"\))((_string \"110101111"\))((_string \"110110111"\))((_string \"110111011"\))((_string \"110111101"\))((_string \"101011111"\))((_string \"101101111"\))((_string \"101110111"\))((_string \"101111011"\))((_string \"101111101"\))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int bcd_table 0 47(_array 3((_to i 0 i 9)))))
		(_cnst(_int bit_pattern 4 0 48(_arch(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\))((_string \"0100"\))((_string \"0101"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\))((_string \"1001"\))))))
		(_prcs
			(tb(_arch 0 0 57(_prcs(_wait_for)(_trgt(0))(_mon)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_static
		(46)
		(2017796142 1952671088 1864393829 1970304117 8308)
		(1869771333 1868963954 1852383346 544503152)
	)
	(_model . tb_architecture 1 -1)
)
