

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Mon Oct 21 23:24:38 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution2
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.702|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  102|  102|  102|  102|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1_L2   |  100|  100|         2|          1|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|   128|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    72|    -|
|Register         |        -|      -|     33|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     33|   200|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     2|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln3_fu_136_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln5_1_fu_194_p2      |     +    |      0|  0|   8|           8|           8|
    |add_ln5_2_fu_204_p2      |     +    |      0|  0|   8|           8|           8|
    |i_fu_142_p2              |     +    |      0|  0|  13|           4|           1|
    |j_fu_216_p2              |     +    |      0|  0|  13|           4|           1|
    |out_r_d0                 |     +    |      0|  0|  39|          32|          32|
    |icmp_ln3_fu_130_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln4_fu_148_p2       |   icmp   |      0|  0|   9|           4|           4|
    |select_ln5_1_fu_162_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln5_fu_154_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 128|          79|          69|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_112_p4  |   9|          2|    4|          8|
    |i_0_reg_108                   |   9|          2|    4|          8|
    |indvar_flatten_reg_97         |   9|          2|    7|         14|
    |j_0_reg_119                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         15|   21|         45|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_0_reg_108              |  4|   0|    4|          0|
    |icmp_ln3_reg_229         |  1|   0|    1|          0|
    |indvar_flatten_reg_97    |  7|   0|    7|          0|
    |j_0_reg_119              |  4|   0|    4|          0|
    |select_ln5_1_reg_238     |  4|   0|    4|          0|
    |zext_ln5_3_reg_243       |  8|   0|   64|         56|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 33|   0|   89|         56|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |      foo     | return value |
|ap_done         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |      foo     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |      foo     | return value |
|in1_address0    | out |    7|  ap_memory |      in1     |     array    |
|in1_ce0         | out |    1|  ap_memory |      in1     |     array    |
|in1_q0          |  in |   32|  ap_memory |      in1     |     array    |
|in2_address0    | out |    7|  ap_memory |      in2     |     array    |
|in2_ce0         | out |    1|  ap_memory |      in2     |     array    |
|in2_q0          |  in |   32|  ap_memory |      in2     |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

