/**
 * This file is sourced multiple times, with different macro expansions
 * for VH() and V().
 *
 * VH() is used to declare an ISR vector with a specified default handler
 *      implementation.
 * V() is used to simply declare an ISR vector which uses the
 *     default default handler.
 */

/* Generic ARM M4 */
VH(1, Reset, Default_Reset_Handler)
V(2, NMI)
V(3, Hard_Fault)
V(4, Mem_Manage_Fault)
V(5, Bus_Fault)
V(6, Usage_Fault)
#ifndef SHORT_ISR
V(11, SVCall)
V(12, DebugMonitor)
V(14, PendableSrvReq)
#undef SysTick
V(15, SysTick)


V(16, DMA0)
V(17, DMA1)
V(18, DMA2)
V(19, DMA3)
V(20, DMA4)
V(21, DMA5)
V(22, DMA6)
V(23, DMA7)
V(24, DMA8)
V(25, DMA9)
V(26, DMA10)
V(27, DMA11)
V(28, DMA12)
V(29, DMA13)
V(30, DMA14)
V(31, DMA15)
V(32, DMA_Error)
V(33, MCM)
V(34, FTFE)
V(35, Read_Collision)
V(36, LVD_LVW)
V(37, LLW)
V(38, WDOG_EWM)
V(39, RNG)
V(40, I2C0)
V(41, I2C1)
V(42, SPI0)
V(43, SPI1)
V(44, I2S0_Tx)
V(45, I2S0_Rx)
V(46, UART0_LON)
V(47, UART0_RX_TX)
V(48, UART0_ERR)
V(49, UART1_RX_TX)
V(50, UART1_ERR)
V(51, UART2_RX_TX)
V(52, UART2_ERR)
V(53, UART3_RX_TX)
V(54, UART3_ERR)
V(55, ADC0)
V(56, CMP0)
V(57, CMP1)
V(58, FTM0)
V(59, FTM1)
V(60, FTM2)
V(61, CMT)
V(62, RTC)
V(63, RTC_Seconds)
V(64, PIT0)
V(65, PIT1)
V(66, PIT2)
V(67, PIT3)
V(68, PDB0)
V(69, USB0)
V(70, USBDCD)
V(71, Reserved71)
V(72, DAC0)
V(73, MCG)
V(74, LPTMR0)
V(75, PORTA)
V(76, PORTB)
V(77, PORTC)
V(78, PORTD)
V(79, PORTE)
V(80, SWI)
V(81, SPI2)
V(82, UART4_RX_TX)
V(83, UART4_ERR)
V(84, UART5_RX_TX)
V(85, UART5_ERR)
V(86, CMP2)
V(87, FTM3)
V(88, DAC1)
V(89, ADC1)
V(90, I2C2)
V(91, CAN0_ORed_Message_buffer)
V(92, CAN0_Bus_Off)
V(93, CAN0_Error)
V(94, CAN0_Tx_Warning)
V(95, CAN0_Rx_Warning)
V(96, CAN0_Wake_Up)
V(97, SDHC)
#endif
