INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:19:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_7_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 1.532ns (28.298%)  route 3.882ns (71.702%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2170, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X2Y121         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_7_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_7_q_reg[2]/Q
                         net (fo=8, routed)           0.766     1.528    lsq1/handshake_lsq_lsq1_core/stq_addr_7_q[2]
    SLICE_X13Y122        LUT6 (Prop_lut6_I2_O)        0.043     1.571 r  lsq1/handshake_lsq_lsq1_core/hist_loadAddr[7]_INST_0_i_70/O
                         net (fo=1, routed)           0.000     1.571    lsq1/handshake_lsq_lsq1_core/hist_loadAddr[7]_INST_0_i_70_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.822 r  lsq1/handshake_lsq_lsq1_core/hist_loadAddr[7]_INST_0_i_32/CO[3]
                         net (fo=8, routed)           0.859     2.682    lsq1/handshake_lsq_lsq1_core/p_6_in338_in
    SLICE_X16Y113        LUT5 (Prop_lut5_I2_O)        0.043     2.725 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[24]_i_28/O
                         net (fo=1, routed)           0.000     2.725    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[24]_i_28_n_0
    SLICE_X16Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.971 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[24]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.971    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[24]_i_11_n_0
    SLICE_X16Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.021 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.021    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_10_n_0
    SLICE_X16Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.071 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     3.071    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_17_n_0
    SLICE_X16Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.121 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.121    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_33_n_0
    SLICE_X16Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.171 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.171    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[24]_i_10_n_0
    SLICE_X16Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.221 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.221    lsq1/handshake_lsq_lsq1_core/ldq_issue_2_q_reg_i_11_n_0
    SLICE_X16Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     3.373 f  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.468     3.841    lsq1/handshake_lsq_lsq1_core/TEMP_58_double_out1[33]
    SLICE_X17Y114        LUT6 (Prop_lut6_I1_O)        0.121     3.962 f  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_6/O
                         net (fo=33, routed)          0.173     4.134    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_6_n_0
    SLICE_X19Y113        LUT6 (Prop_lut6_I3_O)        0.043     4.177 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_31/O
                         net (fo=1, routed)           0.375     4.552    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_31_n_0
    SLICE_X17Y110        LUT6 (Prop_lut6_I5_O)        0.043     4.595 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_10/O
                         net (fo=2, routed)           0.248     4.843    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_10_n_0
    SLICE_X18Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.886 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_3/O
                         net (fo=1, routed)           0.219     5.105    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_3_n_0
    SLICE_X18Y108        LUT6 (Prop_lut6_I3_O)        0.043     5.148 r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q[31]_i_1/O
                         net (fo=33, routed)          0.774     5.922    lsq1/handshake_lsq_lsq1_core/p_25_in
    SLICE_X33Y99         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2170, unset)         0.483     6.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X33Y99         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[26]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X33Y99         FDRE (Setup_fdre_C_CE)      -0.194     5.953    lsq1/handshake_lsq_lsq1_core/ldq_data_2_q_reg[26]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  0.031    




