// Seed: 1463408255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam [1 : -1 'b0] id_10 = 1;
  logic id_11 = id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output tri id_13;
  input wire id_12;
  input wire _id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = ~1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_5,
      id_13,
      id_14,
      id_14,
      id_14,
      id_13
  );
  wor id_15;
  assign id_6[id_11!==1] = id_4;
  always @(negedge 1);
  wire [-1 : 1] id_16;
  assign id_13 = ~id_11;
  assign id_13 = 1'b0;
  assign id_15 = 1;
  wire id_17;
endmodule
