TimeQuest Timing Analyzer report for SimpleNiosII
Mon May 14 22:47:52 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Recovery: 'clk'
 15. Slow Model Removal: 'clk'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Recovery: 'clk'
 30. Fast Model Removal: 'clk'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; SimpleNiosII                                       ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; software/manodewiropstz/SimpleNiosII.sdc                    ; OK     ; Mon May 14 22:47:51 2018 ;
; HostSystem/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon May 14 22:47:51 2018 ;
+-------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 130.28 MHz ; 130.28 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 32.324 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 36.731 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 3.039 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 17.500 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.324 ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.015      ; 7.727      ;
; 32.329 ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 7.714      ;
; 32.418 ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 7.623      ;
; 32.510 ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.004      ; 7.530      ;
; 32.526 ; HostSystem_cpu:cpu|E_src1[14]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.015      ; 7.525      ;
; 32.577 ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 7.466      ;
; 32.624 ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 7.419      ;
; 32.651 ; HostSystem_cpu:cpu|R_logic_op[0]                                                                                                                                              ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.007      ; 7.392      ;
; 32.658 ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 7.385      ;
; 32.666 ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 7.375      ;
; 32.709 ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; -0.018     ; 7.309      ;
; 32.768 ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 7.275      ;
; 32.777 ; HostSystem_cpu:cpu|E_src2[3]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.004      ; 7.263      ;
; 32.806 ; HostSystem_cpu:cpu|R_logic_op[1]                                                                                                                                              ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.007      ; 7.237      ;
; 32.857 ; HostSystem_cpu:cpu|E_src2[5]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; -0.003     ; 7.176      ;
; 32.928 ; HostSystem_cpu:cpu|E_src1[6]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; -0.018     ; 7.090      ;
; 32.928 ; HostSystem_cpu:cpu|E_src1[21]                                                                                                                                                 ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.025      ; 7.133      ;
; 32.941 ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.025      ; 7.120      ;
; 32.946 ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.017      ; 7.107      ;
; 32.955 ; HostSystem_cpu:cpu|E_src2[0]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; -0.017     ; 7.064      ;
; 32.962 ; HostSystem_cpu:cpu|E_src2[7]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; -0.003     ; 7.071      ;
; 33.004 ; HostSystem_cpu:cpu|E_src1[0]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; -0.017     ; 7.015      ;
; 33.006 ; HostSystem_cpu:cpu|W_alu_result[14]                                                                                                                                           ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_we_reg                                                                                         ; clk          ; clk         ; 40.000       ; 0.086      ; 7.045      ;
; 33.012 ; HostSystem_cpu:cpu|W_alu_result[14]                                                                                                                                           ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a30~porta_we_reg                                                                                        ; clk          ; clk         ; 40.000       ; 0.079      ; 7.032      ;
; 33.035 ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.015      ; 7.016      ;
; 33.063 ; HostSystem_cpu:cpu|E_src2[1]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; -0.017     ; 6.956      ;
; 33.089 ; HostSystem_cpu:cpu|E_src1[15]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.015      ; 6.962      ;
; 33.125 ; HostSystem_cpu:cpu|E_src2[10]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 6.916      ;
; 33.127 ; HostSystem_cpu:cpu|E_src2[4]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.014      ; 6.923      ;
; 33.139 ; HostSystem_cpu:cpu|E_src1[9]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 6.904      ;
; 33.143 ; HostSystem_cpu:cpu|E_src1[14]                                                                                                                                                 ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.025      ; 6.918      ;
; 33.165 ; HostSystem_cpu:cpu|E_src2[8]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 6.876      ;
; 33.193 ; HostSystem_cpu:cpu|E_src2[15]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 6.848      ;
; 33.194 ; HostSystem_cpu:cpu|E_src1[1]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[31]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.022      ; 6.864      ;
; 33.194 ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.017      ; 6.859      ;
; 33.227 ; HostSystem_cpu:cpu|E_src1[8]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[31]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.014      ; 6.823      ;
; 33.231 ; HostSystem_cpu:cpu|E_src1[10]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 6.812      ;
; 33.250 ; HostSystem_cpu:cpu|E_src2[9]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 6.791      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_we_reg                                                                   ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg0                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg1                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg2                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg3                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg4                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg5                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg6                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg7                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg8                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg9                                                             ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.253 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg10                                                            ; HostSystem_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.089     ; 6.694      ;
; 33.254 ; HostSystem_cpu:cpu|E_src1[2]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[31]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.014      ; 6.796      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_we_reg                                                                  ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg0                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg1                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg2                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg3                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg4                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg5                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg6                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg7                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg8                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg9                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.263 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg10                                                           ; HostSystem_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.058     ; 6.715      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_we_reg                                                                  ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg0                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg1                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg2                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg3                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg4                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg5                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg6                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg7                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg8                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg9                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.268 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg10                                                           ; HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.077     ; 6.691      ;
; 33.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12] ; clk          ; clk         ; 40.000       ; 0.019      ; 6.785      ;
; 33.272 ; HostSystem_cpu:cpu|E_src1[7]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[31]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.014      ; 6.778      ;
; 33.275 ; HostSystem_cpu:cpu|E_src1[3]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.017      ; 6.778      ;
; 33.283 ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.015      ; 6.768      ;
; 33.291 ; HostSystem_cpu:cpu|E_src1[19]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[31]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.022      ; 6.767      ;
; 33.315 ; HostSystem_cpu:cpu|E_src2[14]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 6.726      ;
; 33.322 ; HostSystem_cpu:cpu|E_src2[2]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[31]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.012      ; 6.726      ;
; 33.324 ; HostSystem_cpu:cpu|W_alu_result[14]                                                                                                                                           ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_we_reg                                                                                        ; clk          ; clk         ; 40.000       ; 0.087      ; 6.728      ;
; 33.326 ; HostSystem_cpu:cpu|E_src1[5]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; -0.008     ; 6.702      ;
; 33.328 ; HostSystem_cpu:cpu|E_src1[11]                                                                                                                                                 ; HostSystem_cpu:cpu|W_alu_result[16]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.007      ; 6.715      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_we_reg                                                                  ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg0                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg1                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg2                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg3                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg4                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg5                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg6                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg7                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg8                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg9                                                            ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.334 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg10                                                           ; HostSystem_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                                              ; clk          ; clk         ; 40.000       ; -0.073     ; 6.629      ;
; 33.340 ; HostSystem_cpu:cpu|E_src2[6]                                                                                                                                                  ; HostSystem_cpu:cpu|W_alu_result[31]                                                                                                                                                                 ; clk          ; clk         ; 40.000       ; 0.012      ; 6.708      ;
; 33.360 ; HostSystem_cpu:cpu|E_src1[20]                                                                                                                                                 ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.025      ; 6.701      ;
; 33.385 ; HostSystem_cpu:cpu|E_src1[4]                                                                                                                                                  ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                     ; clk          ; clk         ; 40.000       ; 0.017      ; 6.668      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                            ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                  ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                  ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                 ; altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                   ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                      ; altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                             ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                  ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                              ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                              ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                             ; altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                          ; altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                            ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                            ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; HostSystem_cpu:cpu|d_writedata[9]                                                                                                                                                                                        ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|control_reg[9]                                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; HostSystem_cpu:cpu|R_compare_op[1]                                                                                                                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|baud_rate_counter[7]                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|baud_rate_counter[7]                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; HostSystem_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                              ; HostSystem_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[15]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[15]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                    ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                            ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; HostSystem_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; HostSystem_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.538 ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; HostSystem_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|do_start_rx                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                  ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.541 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                               ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.807      ;
; 0.542 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|baud_clk_en                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.543 ; HostSystem_cpu:cpu|E_valid                                                                                                                                                                                               ; HostSystem_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.545 ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.811      ;
; 0.545 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.811      ;
; 0.546 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.812      ;
; 0.547 ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                            ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.813      ;
; 0.550 ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.816      ;
; 0.571 ; HostSystem_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.837      ;
; 0.575 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.841      ;
; 0.576 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.842      ;
; 0.582 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                ; altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.848      ;
; 0.586 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                ; altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.852      ;
; 0.591 ; HostSystem_cpu:cpu|D_iw[14]                                                                                                                                                                                              ; HostSystem_cpu:cpu|R_ctrl_break                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.857      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                ; clk          ; clk         ; 40.000       ; 0.001      ; 3.306      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; clk          ; clk         ; 40.000       ; -0.008     ; 3.297      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                 ; clk          ; clk         ; 40.000       ; 0.001      ; 3.306      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                    ; clk          ; clk         ; 40.000       ; 0.001      ; 3.306      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                    ; clk          ; clk         ; 40.000       ; 0.000      ; 3.305      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                 ; clk          ; clk         ; 40.000       ; 0.005      ; 3.310      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                             ; clk          ; clk         ; 40.000       ; 0.014      ; 3.319      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                             ; clk          ; clk         ; 40.000       ; 0.014      ; 3.319      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[0]                                                                                    ; clk          ; clk         ; 40.000       ; -0.012     ; 3.293      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_br                                                                                  ; clk          ; clk         ; 40.000       ; 0.000      ; 3.305      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                    ; clk          ; clk         ; 40.000       ; -0.012     ; 3.293      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                    ; clk          ; clk         ; 40.000       ; -0.012     ; 3.293      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[13]                                                                            ; clk          ; clk         ; 40.000       ; 0.014      ; 3.319      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                            ; clk          ; clk         ; 40.000       ; 0.014      ; 3.319      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                            ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                            ; clk          ; clk         ; 40.000       ; 0.014      ; 3.319      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                            ; clk          ; clk         ; 40.000       ; 0.001      ; 3.306      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                             ; clk          ; clk         ; 40.000       ; 0.014      ; 3.319      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                   ; clk          ; clk         ; 40.000       ; -0.024     ; 3.281      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_alu_sub                                                                                  ; clk          ; clk         ; 40.000       ; -0.008     ; 3.297      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                          ; clk          ; clk         ; 40.000       ; -0.012     ; 3.293      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                  ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                  ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 3.288      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                 ; clk          ; clk         ; 40.000       ; -0.017     ; 3.288      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[19]                                                                            ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                  ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                    ; clk          ; clk         ; 40.000       ; 0.003      ; 3.308      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 3.288      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                  ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                    ; clk          ; clk         ; 40.000       ; 0.003      ; 3.308      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                            ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                              ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                              ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                               ; clk          ; clk         ; 40.000       ; -0.008     ; 3.297      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                            ; clk          ; clk         ; 40.000       ; 0.012      ; 3.317      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                  ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                    ; clk          ; clk         ; 40.000       ; 0.013      ; 3.318      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                    ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                  ; clk          ; clk         ; 40.000       ; 0.008      ; 3.313      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                  ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                    ; clk          ; clk         ; 40.000       ; 0.007      ; 3.312      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                    ; clk          ; clk         ; 40.000       ; -0.009     ; 3.296      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 3.288      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                     ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[1]                                                                                    ; clk          ; clk         ; 40.000       ; 0.013      ; 3.318      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 3.288      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                    ; clk          ; clk         ; 40.000       ; -0.009     ; 3.296      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 3.288      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_logical                                                                       ; clk          ; clk         ; 40.000       ; -0.013     ; 3.292      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                 ; clk          ; clk         ; 40.000       ; 0.006      ; 3.311      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                 ; clk          ; clk         ; 40.000       ; -0.002     ; 3.303      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                 ; clk          ; clk         ; 40.000       ; -0.002     ; 3.303      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                 ; clk          ; clk         ; 40.000       ; -0.025     ; 3.280      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[9]                                                                                    ; clk          ; clk         ; 40.000       ; 0.013      ; 3.318      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[21]                                                                            ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[4]                                                                            ; clk          ; clk         ; 40.000       ; 0.012      ; 3.317      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                            ; clk          ; clk         ; 40.000       ; 0.005      ; 3.310      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[18]                                                                            ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rdctl_inst                                                                          ; clk          ; clk         ; 40.000       ; -0.005     ; 3.300      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[20]                                                                                   ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[14]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[19]                                                                                   ; clk          ; clk         ; 40.000       ; -0.024     ; 3.281      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[13]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[14]                                                                           ; clk          ; clk         ; 40.000       ; -0.010     ; 3.295      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[13]                                                                           ; clk          ; clk         ; 40.000       ; 0.005      ; 3.310      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                      ; clk          ; clk         ; 40.000       ; -0.002     ; 3.303      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                     ; clk          ; clk         ; 40.000       ; -0.002     ; 3.303      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[10]                                                                           ; clk          ; clk         ; 40.000       ; 0.012      ; 3.317      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                            ; clk          ; clk         ; 40.000       ; 0.012      ; 3.317      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[18]                                                                                   ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[12]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                   ; clk          ; clk         ; 40.000       ; -0.004     ; 3.301      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_compare_op[1]                                                                            ; clk          ; clk         ; 40.000       ; 0.000      ; 3.305      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[21]                                                                                   ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[15]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                  ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                            ; clk          ; clk         ; 40.000       ; 0.007      ; 3.312      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                   ; clk          ; clk         ; 40.000       ; -0.007     ; 3.298      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[27]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[25]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[26]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[28]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[16]                                                                                 ; clk          ; clk         ; 40.000       ; -0.015     ; 3.290      ;
; 36.731 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[17]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 3.291      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                ; clk          ; clk         ; 0.000        ; 0.001      ; 3.306      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; clk          ; clk         ; 0.000        ; -0.008     ; 3.297      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                 ; clk          ; clk         ; 0.000        ; 0.001      ; 3.306      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 3.306      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.305      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                 ; clk          ; clk         ; 0.000        ; 0.005      ; 3.310      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.014      ; 3.319      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.014      ; 3.319      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[0]                                                                                    ; clk          ; clk         ; 0.000        ; -0.012     ; 3.293      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_br                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 3.305      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                    ; clk          ; clk         ; 0.000        ; -0.012     ; 3.293      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                    ; clk          ; clk         ; 0.000        ; -0.012     ; 3.293      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.014      ; 3.319      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.014      ; 3.319      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                            ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.014      ; 3.319      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.001      ; 3.306      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.014      ; 3.319      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                   ; clk          ; clk         ; 0.000        ; -0.024     ; 3.281      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_alu_sub                                                                                  ; clk          ; clk         ; 0.000        ; -0.008     ; 3.297      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                          ; clk          ; clk         ; 0.000        ; -0.012     ; 3.293      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                  ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                  ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 3.288      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                 ; clk          ; clk         ; 0.000        ; -0.017     ; 3.288      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[19]                                                                            ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                  ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.003      ; 3.308      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 3.288      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                  ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.003      ; 3.308      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                            ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                              ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                              ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                               ; clk          ; clk         ; 0.000        ; -0.008     ; 3.297      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.012      ; 3.317      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                  ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.013      ; 3.318      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                    ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.008      ; 3.313      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                  ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.007      ; 3.312      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                    ; clk          ; clk         ; 0.000        ; -0.009     ; 3.296      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 3.288      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                     ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.013      ; 3.318      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 3.288      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                    ; clk          ; clk         ; 0.000        ; -0.009     ; 3.296      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 3.288      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_logical                                                                       ; clk          ; clk         ; 0.000        ; -0.013     ; 3.292      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                 ; clk          ; clk         ; 0.000        ; 0.006      ; 3.311      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                 ; clk          ; clk         ; 0.000        ; -0.002     ; 3.303      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                 ; clk          ; clk         ; 0.000        ; -0.002     ; 3.303      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                 ; clk          ; clk         ; 0.000        ; -0.025     ; 3.280      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[9]                                                                                    ; clk          ; clk         ; 0.000        ; 0.013      ; 3.318      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[21]                                                                            ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.012      ; 3.317      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.005      ; 3.310      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[18]                                                                            ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rdctl_inst                                                                          ; clk          ; clk         ; 0.000        ; -0.005     ; 3.300      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[20]                                                                                   ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[14]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[19]                                                                                   ; clk          ; clk         ; 0.000        ; -0.024     ; 3.281      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[13]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[14]                                                                           ; clk          ; clk         ; 0.000        ; -0.010     ; 3.295      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[13]                                                                           ; clk          ; clk         ; 0.000        ; 0.005      ; 3.310      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                      ; clk          ; clk         ; 0.000        ; -0.002     ; 3.303      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                     ; clk          ; clk         ; 0.000        ; -0.002     ; 3.303      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.012      ; 3.317      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.012      ; 3.317      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[18]                                                                                   ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[12]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                   ; clk          ; clk         ; 0.000        ; -0.004     ; 3.301      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_compare_op[1]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.305      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[21]                                                                                   ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[15]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                  ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                            ; clk          ; clk         ; 0.000        ; 0.007      ; 3.312      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                   ; clk          ; clk         ; 0.000        ; -0.007     ; 3.298      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[27]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[25]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[26]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[28]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[16]                                                                                 ; clk          ; clk         ; 0.000        ; -0.015     ; 3.290      ;
; 3.039 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[17]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 3.291      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_bytena_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_bytena_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_we_reg        ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_we_reg        ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_memory_reg0   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; reset_reset_n ; clk        ; 4.556 ; 4.556 ; Rise       ; clk             ;
; serial_rxd    ; clk        ; 4.513 ; 4.513 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; reset_reset_n ; clk        ; -4.012 ; -4.012 ; Rise       ; clk             ;
; serial_rxd    ; clk        ; -3.952 ; -3.952 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk        ; 8.205 ; 8.205 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk        ; 8.205 ; 8.205 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 36.276 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; 38.129 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.751 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 17.500 ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_we_reg         ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg0   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg1   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg2   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg3   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg4   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg5   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg6   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg7   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg8   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg9   ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.276 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg10  ; HostSystem_cpu:cpu|av_ld_byte0_data[2] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.666      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.318 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a18~porta_address_reg10 ; HostSystem_cpu:cpu|av_ld_byte2_data[5] ; clk          ; clk         ; 40.000       ; -0.081     ; 3.633      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_we_reg         ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg0   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg1   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg2   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg3   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg4   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg5   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg6   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg7   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg8   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg9   ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.357 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg10  ; HostSystem_cpu:cpu|av_ld_byte0_data[0] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.565      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.366 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg10 ; HostSystem_cpu:cpu|av_ld_byte2_data[6] ; clk          ; clk         ; 40.000       ; -0.078     ; 3.588      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_we_reg        ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg0  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg1  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg2  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg3  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg4  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg5  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg6  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg7  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg8  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg9  ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.368 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a22~porta_address_reg10 ; HostSystem_cpu:cpu|av_ld_byte2_data[7] ; clk          ; clk         ; 40.000       ; -0.065     ; 3.599      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_we_reg         ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg0   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg1   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg2   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg3   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg4   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg5   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg6   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg7   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg8   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg9   ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.409 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a6~porta_address_reg10  ; HostSystem_cpu:cpu|av_ld_byte0_data[7] ; clk          ; clk         ; 40.000       ; -0.089     ; 3.534      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_we_reg         ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg0   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg1   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg2   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg3   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg4   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg5   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg6   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg7   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg8   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg9   ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.434 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a3~porta_address_reg10  ; HostSystem_cpu:cpu|av_ld_byte0_data[3] ; clk          ; clk         ; 40.000       ; -0.108     ; 3.490      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_we_reg         ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg0   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg1   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg2   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg3   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg4   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg5   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg6   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg7   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg8   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg9   ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.440 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg10  ; HostSystem_cpu:cpu|av_ld_byte0_data[1] ; clk          ; clk         ; 40.000       ; -0.110     ; 3.482      ;
; 36.467 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_we_reg         ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.475      ;
; 36.467 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg0   ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.475      ;
; 36.467 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg1   ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.475      ;
; 36.467 ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a2~porta_address_reg2   ; HostSystem_cpu:cpu|av_ld_byte0_data[5] ; clk          ; clk         ; 40.000       ; -0.090     ; 3.475      ;
+--------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                            ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                  ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                  ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                 ; altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                   ; HostSystem_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                      ; altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                             ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|framing_error                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|rx_overrun                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                              ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|break_detect                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                  ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                ; HostSystem_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                             ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                              ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                              ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                             ; altera_merlin_master_translator:cpu_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                ; HostSystem_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                          ; altera_merlin_master_translator:cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                            ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                            ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; HostSystem_cpu:cpu|R_compare_op[1]                                                                                                                                                                                       ; HostSystem_cpu:cpu|W_cmp_result                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; HostSystem_cpu:cpu|d_writedata[9]                                                                                                                                                                                        ; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|control_reg[9]                                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|baud_rate_counter[7]                                                                                                                                      ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|baud_rate_counter[7]                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[15]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[15]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[12]                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                             ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; HostSystem_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                              ; HostSystem_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; HostSystem_cpu:cpu|E_shift_rot_result[13]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                    ; HostSystem_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; HostSystem_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; HostSystem_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                            ; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; HostSystem_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; HostSystem_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; HostSystem_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; HostSystem_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; HostSystem_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|do_start_rx                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                            ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; HostSystem_cpu:cpu|E_valid                                                                                                                                                                                               ; HostSystem_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; HostSystem_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                  ; HostSystem_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; HostSystem_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                               ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                            ; altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|baud_clk_en                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                 ; HostSystem_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; HostSystem_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.407      ;
; 0.269 ; HostSystem_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                                ; HostSystem_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.421      ;
; 0.271 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.423      ;
; 0.272 ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                    ; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.424      ;
; 0.274 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                ; altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.426      ;
; 0.276 ; HostSystem_cpu:cpu|D_iw[14]                                                                                                                                                                                              ; HostSystem_cpu:cpu|R_ctrl_break                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.428      ;
; 0.277 ; HostSystem_cpu:cpu|d_read                                                                                                                                                                                                ; altera_merlin_master_translator:cpu_data_master_translator|write_accepted                                                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.429      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                ; clk          ; clk         ; 40.000       ; -0.001     ; 1.902      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; clk          ; clk         ; 40.000       ; -0.007     ; 1.896      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                 ; clk          ; clk         ; 40.000       ; -0.001     ; 1.902      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                    ; clk          ; clk         ; 40.000       ; -0.001     ; 1.902      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                    ; clk          ; clk         ; 40.000       ; -0.002     ; 1.901      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                 ; clk          ; clk         ; 40.000       ; 0.003      ; 1.906      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                             ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                             ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[0]                                                                                    ; clk          ; clk         ; 40.000       ; -0.011     ; 1.892      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_br                                                                                  ; clk          ; clk         ; 40.000       ; -0.002     ; 1.901      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                    ; clk          ; clk         ; 40.000       ; -0.011     ; 1.892      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                    ; clk          ; clk         ; 40.000       ; -0.011     ; 1.892      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[13]                                                                            ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                            ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                            ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                            ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                            ; clk          ; clk         ; 40.000       ; 0.000      ; 1.903      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                             ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                   ; clk          ; clk         ; 40.000       ; -0.021     ; 1.882      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_alu_sub                                                                                  ; clk          ; clk         ; 40.000       ; -0.009     ; 1.894      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                          ; clk          ; clk         ; 40.000       ; -0.011     ; 1.892      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                  ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                  ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 1.886      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                 ; clk          ; clk         ; 40.000       ; -0.017     ; 1.886      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[19]                                                                            ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                  ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                    ; clk          ; clk         ; 40.000       ; 0.003      ; 1.906      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 1.886      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                  ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                    ; clk          ; clk         ; 40.000       ; 0.003      ; 1.906      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                            ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                              ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                              ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                               ; clk          ; clk         ; 40.000       ; -0.009     ; 1.894      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                            ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                  ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                    ; clk          ; clk         ; 40.000       ; 0.011      ; 1.914      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                    ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                  ; clk          ; clk         ; 40.000       ; 0.006      ; 1.909      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                  ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                    ; clk          ; clk         ; 40.000       ; 0.005      ; 1.908      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                    ; clk          ; clk         ; 40.000       ; -0.010     ; 1.893      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 1.886      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                     ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[1]                                                                                    ; clk          ; clk         ; 40.000       ; 0.011      ; 1.914      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 1.886      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                    ; clk          ; clk         ; 40.000       ; -0.010     ; 1.893      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                  ; clk          ; clk         ; 40.000       ; -0.017     ; 1.886      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_logical                                                                       ; clk          ; clk         ; 40.000       ; -0.013     ; 1.890      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                 ; clk          ; clk         ; 40.000       ; 0.004      ; 1.907      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                 ; clk          ; clk         ; 40.000       ; -0.004     ; 1.899      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                 ; clk          ; clk         ; 40.000       ; -0.004     ; 1.899      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                 ; clk          ; clk         ; 40.000       ; -0.023     ; 1.880      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[9]                                                                                    ; clk          ; clk         ; 40.000       ; 0.011      ; 1.914      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[21]                                                                            ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[4]                                                                            ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                            ; clk          ; clk         ; 40.000       ; 0.003      ; 1.906      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[18]                                                                            ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rdctl_inst                                                                          ; clk          ; clk         ; 40.000       ; -0.005     ; 1.898      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[20]                                                                                   ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[14]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[19]                                                                                   ; clk          ; clk         ; 40.000       ; -0.021     ; 1.882      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[13]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[14]                                                                           ; clk          ; clk         ; 40.000       ; -0.011     ; 1.892      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[13]                                                                           ; clk          ; clk         ; 40.000       ; 0.003      ; 1.906      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                      ; clk          ; clk         ; 40.000       ; -0.004     ; 1.899      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                     ; clk          ; clk         ; 40.000       ; -0.004     ; 1.899      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[10]                                                                           ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                            ; clk          ; clk         ; 40.000       ; 0.010      ; 1.913      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[18]                                                                                   ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[12]                                                                                 ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                   ; clk          ; clk         ; 40.000       ; -0.003     ; 1.900      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_compare_op[1]                                                                            ; clk          ; clk         ; 40.000       ; -0.002     ; 1.901      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[21]                                                                                   ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[15]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                  ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                            ; clk          ; clk         ; 40.000       ; 0.005      ; 1.908      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                   ; clk          ; clk         ; 40.000       ; -0.008     ; 1.895      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[27]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[25]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[26]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[28]                                                                                 ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[16]                                                                                 ; clk          ; clk         ; 40.000       ; -0.014     ; 1.889      ;
; 38.129 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[17]                                                                                 ; clk          ; clk         ; 40.000       ; -0.012     ; 1.891      ;
+--------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                ; clk          ; clk         ; 0.000        ; -0.001     ; 1.902      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; clk          ; clk         ; 0.000        ; -0.007     ; 1.896      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                 ; clk          ; clk         ; 0.000        ; -0.001     ; 1.902      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_valid                                                                                    ; clk          ; clk         ; 0.000        ; -0.001     ; 1.902      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_valid                                                                                    ; clk          ; clk         ; 0.000        ; -0.002     ; 1.901      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_new_inst                                                                                 ; clk          ; clk         ; 0.000        ; 0.003      ; 1.906      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[4]                                                                             ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[5]                                                                             ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[0]                                                                                    ; clk          ; clk         ; 0.000        ; -0.011     ; 1.892      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_br                                                                                  ; clk          ; clk         ; 0.000        ; -0.002     ; 1.901      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[5]                                                                                    ; clk          ; clk         ; 0.000        ; -0.011     ; 1.892      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[4]                                                                                    ; clk          ; clk         ; 0.000        ; -0.011     ; 1.892      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[13]                                                                            ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[15]                                                                            ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[11]                                                                            ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[20]                                                                            ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_byteenable[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.000      ; 1.903      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[7]                                                                             ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[15]                                                                                   ; clk          ; clk         ; 0.000        ; -0.021     ; 1.882      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_alu_sub                                                                                  ; clk          ; clk         ; 0.000        ; -0.009     ; 1.894      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_jmp_direct                                                                          ; clk          ; clk         ; 0.000        ; -0.011     ; 1.892      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[8]                                                                                  ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[9]                                                                                  ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[9]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 1.886      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[10]                                                                                 ; clk          ; clk         ; 0.000        ; -0.017     ; 1.886      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[10]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[19]                                                                            ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[7]                                                                                  ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.003      ; 1.906      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[7]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 1.886      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[6]                                                                                  ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.003      ; 1.906      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[10]                                                                            ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[1]                                                                              ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_logic_op[0]                                                                              ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_logic                                                                               ; clk          ; clk         ; 0.000        ; -0.009     ; 1.894      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[6]                                                                            ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[5]                                                                                  ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.011      ; 1.914      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[9]                                                                                    ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[5]                                                                                  ; clk          ; clk         ; 0.000        ; 0.006      ; 1.909      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[4]                                                                                  ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.005      ; 1.908      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[8]                                                                                    ; clk          ; clk         ; 0.000        ; -0.010     ; 1.893      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[4]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 1.886      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_rot_right                                                                     ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.011      ; 1.914      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[3]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 1.886      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[6]                                                                                    ; clk          ; clk         ; 0.000        ; -0.010     ; 1.893      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[2]                                                                                  ; clk          ; clk         ; 0.000        ; -0.017     ; 1.886      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_shift_logical                                                                       ; clk          ; clk         ; 0.000        ; -0.013     ; 1.890      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[31]                                                                                 ; clk          ; clk         ; 0.000        ; 0.004      ; 1.907      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[30]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[29]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[28]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[27]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[26]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[25]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[24]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[23]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[22]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[21]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[20]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[19]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[18]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[17]                                                                                 ; clk          ; clk         ; 0.000        ; -0.004     ; 1.899      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[16]                                                                                 ; clk          ; clk         ; 0.000        ; -0.004     ; 1.899      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[15]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src1[14]                                                                                 ; clk          ; clk         ; 0.000        ; -0.023     ; 1.880      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|F_pc[9]                                                                                    ; clk          ; clk         ; 0.000        ; 0.011      ; 1.914      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[21]                                                                            ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[4]                                                                            ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[3]                                                                            ; clk          ; clk         ; 0.000        ; 0.003      ; 1.906      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|d_writedata[18]                                                                            ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_rdctl_inst                                                                          ; clk          ; clk         ; 0.000        ; -0.005     ; 1.898      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[20]                                                                                   ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[14]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[19]                                                                                   ; clk          ; clk         ; 0.000        ; -0.021     ; 1.882      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[13]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[14]                                                                           ; clk          ; clk         ; 0.000        ; -0.011     ; 1.892      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[13]                                                                           ; clk          ; clk         ; 0.000        ; 0.003      ; 1.906      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[9]                                                                      ; clk          ; clk         ; 0.000        ; -0.004     ; 1.899      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_shift_rot_result[10]                                                                     ; clk          ; clk         ; 0.000        ; -0.004     ; 1.899      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|W_alu_result[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.010      ; 1.913      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[18]                                                                                   ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[12]                                                                                 ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                   ; clk          ; clk         ; 0.000        ; -0.003     ; 1.900      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_compare_op[1]                                                                            ; clk          ; clk         ; 0.000        ; -0.002     ; 1.901      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|D_iw[21]                                                                                   ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[15]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[2]                                                                                  ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_hi_imm16                                                                            ; clk          ; clk         ; 0.000        ; 0.005      ; 1.908      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                   ; clk          ; clk         ; 0.000        ; -0.008     ; 1.895      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[27]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[25]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[26]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[28]                                                                                 ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[16]                                                                                 ; clk          ; clk         ; 0.000        ; -0.014     ; 1.889      ;
; 1.751 ; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; HostSystem_cpu:cpu|E_src2[17]                                                                                 ; clk          ; clk         ; 0.000        ; -0.012     ; 1.891      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_bytena_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_bytena_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_we_reg        ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a12~porta_we_reg        ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg0  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg1  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg10 ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg2  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg3  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg4  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg5  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg6  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg7  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg8  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_address_reg9  ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_bytena_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 17.500 ; 20.000       ; 2.500          ; High Pulse Width ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 17.500 ; 20.000       ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ram_block1a14~porta_memory_reg0   ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; reset_reset_n ; clk        ; 2.500 ; 2.500 ; Rise       ; clk             ;
; serial_rxd    ; clk        ; 2.489 ; 2.489 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; reset_reset_n ; clk        ; -2.230 ; -2.230 ; Rise       ; clk             ;
; serial_rxd    ; clk        ; -2.202 ; -2.202 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk        ; 4.464 ; 4.464 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk        ; 4.464 ; 4.464 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 32.324 ; 0.215 ; 36.731   ; 1.751   ; 17.500              ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  clk                 ; 32.324 ; 0.215 ; 36.731   ; 1.751   ; 17.500              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; reset_reset_n ; clk        ; 4.556 ; 4.556 ; Rise       ; clk             ;
; serial_rxd    ; clk        ; 4.513 ; 4.513 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; reset_reset_n ; clk        ; -2.230 ; -2.230 ; Rise       ; clk             ;
; serial_rxd    ; clk        ; -2.202 ; -2.202 ; Rise       ; clk             ;
+---------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk        ; 8.205 ; 8.205 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; serial_txd ; clk        ; 4.464 ; 4.464 ; Rise       ; clk             ;
+------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 20165    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 20165    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 420      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 420      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon May 14 22:47:50 2018
Info: Command: quartus_sta SimpleNiosII -c SimpleNiosII
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'software/manodewiropstz/SimpleNiosII.sdc'
Warning (332153): Family doesn't support jitter analysis.
Info (332104): Reading SDC File: 'HostSystem/synthesis/submodules/altera_reset_controller.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 32.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    32.324         0.000 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332146): Worst-case recovery slack is 36.731
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.731         0.000 clk 
Info (332146): Worst-case removal slack is 3.039
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.039         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 17.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.500         0.000 clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 36.276
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.276         0.000 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332146): Worst-case recovery slack is 38.129
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.129         0.000 clk 
Info (332146): Worst-case removal slack is 1.751
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.751         0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 17.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.500         0.000 clk 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 594 megabytes
    Info: Processing ended: Mon May 14 22:47:52 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


