<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>si4136reg.h source code [netbsd/sys/dev/ic/si4136reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/si4136reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='si4136reg.h.html'>si4136reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: si4136reg.h,v 1.6 2009/10/19 23:19:39 rmind Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2005 David Young.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This code was written by David Young.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THIS SOFTWARE IS PROVIDED BY David Young ``AS IS'' AND ANY</i></td></tr>
<tr><th id="18">18</th><td><i> * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="19">19</th><td><i> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A</i></td></tr>
<tr><th id="20">20</th><td><i> * PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL David</i></td></tr>
<tr><th id="21">21</th><td><i> * Young BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="22">22</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="23">23</th><td><i> * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="24">24</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="25">25</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="26">26</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY</i></td></tr>
<tr><th id="28">28</th><td><i> * OF SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_SI4136REG_H_">_DEV_IC_SI4136REG_H_</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_SI4136REG_H_" data-ref="_M/_DEV_IC_SI4136REG_H_">_DEV_IC_SI4136REG_H_</dfn></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Serial bus format for Silicon Laboratories Si4126/Si4136 RF synthesizer.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SI4126_TWI_DATA_MASK" data-ref="_M/SI4126_TWI_DATA_MASK">SI4126_TWI_DATA_MASK</dfn>	__BITS(21, 4)</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SI4126_TWI_ADDR_MASK" data-ref="_M/SI4126_TWI_ADDR_MASK">SI4126_TWI_ADDR_MASK</dfn>	__BITS(3, 0)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * Registers for Silicon Laboratories Si4126/Si4136 RF synthesizer.</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/SI4126_MAIN" data-ref="_M/SI4126_MAIN">SI4126_MAIN</dfn>	0	/* main configuration */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_AUXSEL_MASK" data-ref="_M/SI4126_MAIN_AUXSEL_MASK">SI4126_MAIN_AUXSEL_MASK</dfn>	__BITS(13, 12)	/* aux. output pin function */</u></td></tr>
<tr><th id="45">45</th><td><i>/* reserved */</i></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_AUXSEL_RSVD" data-ref="_M/SI4126_MAIN_AUXSEL_RSVD">SI4126_MAIN_AUXSEL_RSVD</dfn>		__SHIFTIN(0x0, SI4126_MAIN_AUXSEL_MASK)</u></td></tr>
<tr><th id="47">47</th><td><i>/* force low */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_AUXSEL_FRCLOW" data-ref="_M/SI4126_MAIN_AUXSEL_FRCLOW">SI4126_MAIN_AUXSEL_FRCLOW</dfn>	__SHIFTIN(0x1, SI4126_MAIN_AUXSEL_MASK)</u></td></tr>
<tr><th id="49">49</th><td><i>/* Lock Detect (LDETB) */</i></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_AUXSEL_LDETB" data-ref="_M/SI4126_MAIN_AUXSEL_LDETB">SI4126_MAIN_AUXSEL_LDETB</dfn>	__SHIFTIN(0x3, SI4126_MAIN_AUXSEL_MASK)</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_IFDIV_MASK" data-ref="_M/SI4126_MAIN_IFDIV_MASK">SI4126_MAIN_IFDIV_MASK</dfn>	__BITS(11, 10)	/* IFOUT = IFVCO</u></td></tr>
<tr><th id="53">53</th><td><u>						 * frequency / 2**IFDIV.</u></td></tr>
<tr><th id="54">54</th><td><u>						 */</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* 1: divide crystal input (XIN) by 2 */</i></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_XINDIV2" data-ref="_M/SI4126_MAIN_XINDIV2">SI4126_MAIN_XINDIV2</dfn>	__BIT(6)</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_LPWR" data-ref="_M/SI4126_MAIN_LPWR">SI4126_MAIN_LPWR</dfn>	__BIT(5)	/* 1: low-power mode */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/SI4126_MAIN_AUTOPDB" data-ref="_M/SI4126_MAIN_AUTOPDB">SI4126_MAIN_AUTOPDB</dfn>	__BIT(3)	/* 1: equivalent to</u></td></tr>
<tr><th id="60">60</th><td><u>						 *    reg[SI4126_POWER] &lt;-</u></td></tr>
<tr><th id="61">61</th><td><u>						 *    SI4126_POWER_PDIB |</u></td></tr>
<tr><th id="62">62</th><td><u>						 *    SI4126_POWER_PDRB.</u></td></tr>
<tr><th id="63">63</th><td><u>						 *</u></td></tr>
<tr><th id="64">64</th><td><u>						 * 0: power-down under control</u></td></tr>
<tr><th id="65">65</th><td><u>						 *    of reg[SI4126_POWER].</u></td></tr>
<tr><th id="66">66</th><td><u>						 */</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/SI4126_GAIN" data-ref="_M/SI4126_GAIN">SI4126_GAIN</dfn>	1		/* phase detector gain */</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/SI4126_GAIN_KPI_MASK" data-ref="_M/SI4126_GAIN_KPI_MASK">SI4126_GAIN_KPI_MASK</dfn>	__BITS(5, 4)	/* IF phase detector gain */</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/SI4126_GAIN_KP2_MASK" data-ref="_M/SI4126_GAIN_KP2_MASK">SI4126_GAIN_KP2_MASK</dfn>	__BITS(3, 2)	/* RF2 phase detector gain */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/SI4126_GAIN_KP1_MASK" data-ref="_M/SI4126_GAIN_KP1_MASK">SI4126_GAIN_KP1_MASK</dfn>	__BITS(1, 0)	/* RF1 phase detector gain */</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/SI4126_POWER" data-ref="_M/SI4126_POWER">SI4126_POWER</dfn>	2		/* powerdown */</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/SI4126_POWER_PDIB" data-ref="_M/SI4126_POWER_PDIB">SI4126_POWER_PDIB</dfn>	__BIT(1)	/* 1: IF synthesizer on */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/SI4126_POWER_PDRB" data-ref="_M/SI4126_POWER_PDRB">SI4126_POWER_PDRB</dfn>	__BIT(0)	/* 1: RF synthesizer on */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/SI4126_RF1N" data-ref="_M/SI4126_RF1N">SI4126_RF1N</dfn>	3		/* RF1 N divider */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/SI4126_RF2N" data-ref="_M/SI4126_RF2N">SI4126_RF2N</dfn>	4		/* RF2 N divider */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/SI4126_IFN" data-ref="_M/SI4126_IFN">SI4126_IFN</dfn>	5		/* IF N divider */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/SI4126_RF1R" data-ref="_M/SI4126_RF1R">SI4126_RF1R</dfn>	6		/* RF1 R divider */</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/SI4126_RF2R" data-ref="_M/SI4126_RF2R">SI4126_RF2R</dfn>	7		/* RF2 R divider */</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/SI4126_IFR" data-ref="_M/SI4126_IFR">SI4126_IFR</dfn>	8		/* IF R divider */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#<span data-ppcond="31">endif</span> /* _DEV_IC_SI4136REG_H_ */</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/if_atw_cardbus.c.html'>netbsd/sys/dev/cardbus/if_atw_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
