git clone --depth 1 --no-tags https://github.com/anupkumarreddy/generic_metric_analyzer.git f:/verilog_sva_gh_scraper/data/full_repos/755423753
git clone --depth 1 --no-tags https://github.com/Dinesh-9999/ROUTER-1X3-VERIFICATION-PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/756911377
git clone --depth 1 --no-tags https://github.com/ninju08/Universal_Shift_Reg.git f:/verilog_sva_gh_scraper/data/full_repos/756497601
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/address_filter_tb_combined.git f:/verilog_sva_gh_scraper/data/full_repos/758393061
git clone --depth 1 --no-tags https://github.com/sivabararthi/TBlint.git f:/verilog_sva_gh_scraper/data/full_repos/757349372
git clone --depth 1 --no-tags https://github.com/perlindgren/can-clic.git f:/verilog_sva_gh_scraper/data/full_repos/756623253
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/ResetGen.git f:/verilog_sva_gh_scraper/data/full_repos/761275243
git clone --depth 1 --no-tags https://github.com/Zelmoghazy/APB-GPIO.git f:/verilog_sva_gh_scraper/data/full_repos/764223630
git clone --depth 1 --no-tags https://github.com/hafizmuhammadahmad01/dsdlab5.git f:/verilog_sva_gh_scraper/data/full_repos/767111622
git clone --depth 1 --no-tags https://github.com/steins-ut/UARTMachine.git f:/verilog_sva_gh_scraper/data/full_repos/767156294
git clone --depth 1 --no-tags https://github.com/BatyaPng/RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/752387463
git clone --depth 1 --no-tags https://github.com/SidK123/I2C_SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/755808424
git clone --depth 1 --no-tags https://github.com/lukemorrison1341/SerDes.git f:/verilog_sva_gh_scraper/data/full_repos/752002135
git clone --depth 1 --no-tags https://github.com/KarthikReddy1911/Technical-Papers.git f:/verilog_sva_gh_scraper/data/full_repos/763679911
git clone --depth 1 --no-tags https://github.com/ahmedashrafalaaser/ALU-Verification-plan.git f:/verilog_sva_gh_scraper/data/full_repos/766861695
git clone --depth 1 --no-tags https://github.com/allenlyj/SequenceParser.git f:/verilog_sva_gh_scraper/data/full_repos/762012688
git clone --depth 1 --no-tags https://github.com/M0rp/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/762401905
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/CND-training-verification-course-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/754246943
git clone --depth 1 --no-tags https://github.com/9z9z9z9z/APS.git f:/verilog_sva_gh_scraper/data/full_repos/765348108
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/70_day_Design-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/766182707
git clone --depth 1 --no-tags https://github.com/Sandeepan26/Verifcation_SV_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/758947193
git clone --depth 1 --no-tags https://github.com/DeflateAwning/eaglesong-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/748839911
git clone --depth 1 --no-tags https://github.com/weichung1008/simple-UVM-environment-for-synchronizing-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/758780931
git clone --depth 1 --no-tags https://github.com/jasonhsu93/CPU-Classic-RISC-Pipeline-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/750172999
git clone --depth 1 --no-tags https://github.com/MCR748/100line-processor.git f:/verilog_sva_gh_scraper/data/full_repos/755885277
git clone --depth 1 --no-tags https://github.com/gvGabi/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761052111
git clone --depth 1 --no-tags https://github.com/Lcgunn/552-Project.git f:/verilog_sva_gh_scraper/data/full_repos/762849091
git clone --depth 1 --no-tags https://github.com/saifalomari99/FPGA_Projects_SaifAlomari.git f:/verilog_sva_gh_scraper/data/full_repos/761555994
git clone --depth 1 --no-tags https://github.com/IlyaFonichev/Verilog_labs.git f:/verilog_sva_gh_scraper/data/full_repos/764241037
git clone --depth 1 --no-tags https://github.com/saibhargav5/Asynchronous_FIFO_ECE593_Group4.git f:/verilog_sva_gh_scraper/data/full_repos/748932006
git clone --depth 1 --no-tags https://github.com/LordR31/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/762638969
git clone --depth 1 --no-tags https://github.com/bgelb/gpsrx.git f:/verilog_sva_gh_scraper/data/full_repos/751629460
git clone --depth 1 --no-tags https://github.com/Allicai/EECE-LabWork.git f:/verilog_sva_gh_scraper/data/full_repos/758089511
git clone --depth 1 --no-tags https://github.com/jameswbaker/cis5710-hw2.git f:/verilog_sva_gh_scraper/data/full_repos/751543904
git clone --depth 1 --no-tags https://github.com/pchar4/tetris-chip-project.git f:/verilog_sva_gh_scraper/data/full_repos/763296714
git clone --depth 1 --no-tags https://github.com/oleg1322/Verilog-SPI-interface.git f:/verilog_sva_gh_scraper/data/full_repos/749766841
git clone --depth 1 --no-tags https://github.com/CoraYi/Coding_Challenge.git f:/verilog_sva_gh_scraper/data/full_repos/750586330
git clone --depth 1 --no-tags https://github.com/KaS1999/Universal-Verification-Methodology.git f:/verilog_sva_gh_scraper/data/full_repos/750974334
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-9-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751126436
git clone --depth 1 --no-tags https://github.com/mingo99/RU.git f:/verilog_sva_gh_scraper/data/full_repos/750286084
git clone --depth 1 --no-tags https://github.com/idsyr/exp_mips.git f:/verilog_sva_gh_scraper/data/full_repos/751480382
git clone --depth 1 --no-tags https://github.com/awise03/EECE2323.git f:/verilog_sva_gh_scraper/data/full_repos/751994416
git clone --depth 1 --no-tags https://github.com/AndrewRatkov/curcuit_stack.git f:/verilog_sva_gh_scraper/data/full_repos/755105794
git clone --depth 1 --no-tags https://github.com/marnovandermaas/ibex-scorecard.git f:/verilog_sva_gh_scraper/data/full_repos/754112162
git clone --depth 1 --no-tags https://github.com/omerbdemir/packet_parser.git f:/verilog_sva_gh_scraper/data/full_repos/749359203
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/dpram.git f:/verilog_sva_gh_scraper/data/full_repos/757881133
git clone --depth 1 --no-tags https://github.com/PeterDing372/digital.git f:/verilog_sva_gh_scraper/data/full_repos/755260615
git clone --depth 1 --no-tags https://github.com/Sameekshapu/sr_latch.git f:/verilog_sva_gh_scraper/data/full_repos/757346575
git clone --depth 1 --no-tags https://github.com/tms4517/logicLocking.git f:/verilog_sva_gh_scraper/data/full_repos/761727336
git clone --depth 1 --no-tags https://github.com/valmyr/SystemVerilog_Embedded.git f:/verilog_sva_gh_scraper/data/full_repos/757281082
git clone --depth 1 --no-tags https://github.com/Shreyast27/DPRAM.git f:/verilog_sva_gh_scraper/data/full_repos/758088097
git clone --depth 1 --no-tags https://github.com/Jagatheshgiri/Adder.git f:/verilog_sva_gh_scraper/data/full_repos/758364295
git clone --depth 1 --no-tags https://github.com/rabbitrace/NOC.git f:/verilog_sva_gh_scraper/data/full_repos/760236593
git clone --depth 1 --no-tags https://github.com/alikhawja/lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/752756816
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/Lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/760095345
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-and-verify-APB-RAM-using-sv-and-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/762611008
git clone --depth 1 --no-tags https://github.com/Siris-Limx/3d_diffusion_soc.git f:/verilog_sva_gh_scraper/data/full_repos/766609022
git clone --depth 1 --no-tags https://github.com/Ibrahim-Hussain1/Single-cycle-MIPS-processor-.git f:/verilog_sva_gh_scraper/data/full_repos/766850150
git clone --depth 1 --no-tags https://github.com/parvathy10/universal-shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/756652572
git clone --depth 1 --no-tags https://github.com/Ans-Qasim123/lab4.git f:/verilog_sva_gh_scraper/data/full_repos/767090662
git clone --depth 1 --no-tags https://github.com/umamah2004/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/767098910
git clone --depth 1 --no-tags https://github.com/AdanShahid119/Digital-System-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/753096848
git clone --depth 1 --no-tags https://github.com/haseeb-hassan/lab-5.git f:/verilog_sva_gh_scraper/data/full_repos/767332302
git clone --depth 1 --no-tags https://github.com/justinsim02/UVM-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/767356625
git clone --depth 1 --no-tags https://github.com/Ammar-10xe/RISCV-Virtual-Memory-Address-Translation.git f:/verilog_sva_gh_scraper/data/full_repos/765620734
git clone --depth 1 --no-tags https://github.com/Naderatef10/System-verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/767809647
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/128-x-256-b-SRAM-Memory-Array.git f:/verilog_sva_gh_scraper/data/full_repos/762874640
git clone --depth 1 --no-tags https://github.com/davidz1234567890/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/764197642
git clone --depth 1 --no-tags https://github.com/thomaspoike/ooo-design.git f:/verilog_sva_gh_scraper/data/full_repos/766096385
git clone --depth 1 --no-tags https://github.com/brundamarpadaga/SV-project.git f:/verilog_sva_gh_scraper/data/full_repos/766702645
git clone --depth 1 --no-tags https://github.com/vpandhare1/ECE571-Project.git f:/verilog_sva_gh_scraper/data/full_repos/763238340
git clone --depth 1 --no-tags https://github.com/kass-andra-go/proc_riscv_kass_andra_go.git f:/verilog_sva_gh_scraper/data/full_repos/758476530
git clone --depth 1 --no-tags https://github.com/Rohan2198/cis5710.git f:/verilog_sva_gh_scraper/data/full_repos/749947852
git clone --depth 1 --no-tags https://github.com/fraktal-luk/SV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/767187971
git clone --depth 1 --no-tags https://github.com/FloriCristea0/Laborator_TSC.git f:/verilog_sva_gh_scraper/data/full_repos/762748635
git clone --depth 1 --no-tags https://github.com/JarcauCristian/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761015064
git clone --depth 1 --no-tags https://github.com/MaracineanuConstantin/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761051603
git clone --depth 1 --no-tags https://github.com/JA1TYE/tt06-TYE-tiny-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/750405570
git clone --depth 1 --no-tags https://github.com/Dragon-Git/win-handler.git f:/verilog_sva_gh_scraper/data/full_repos/749307872
git clone --depth 1 --no-tags https://github.com/EuJin-1234/8-bit-multiplier_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/748671916
git clone --depth 1 --no-tags https://github.com/panostom/embedded_systems_pico_blaze.git f:/verilog_sva_gh_scraper/data/full_repos/749792613
git clone --depth 1 --no-tags https://github.com/Vishal2020Raja/LFAdder.git f:/verilog_sva_gh_scraper/data/full_repos/750309412
git clone --depth 1 --no-tags https://github.com/joaopmarinho/Risc-v-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/752000987
git clone --depth 1 --no-tags https://github.com/jeffdi/mest-hdl-test.git f:/verilog_sva_gh_scraper/data/full_repos/752491661
git clone --depth 1 --no-tags https://github.com/berfinduman/riscv_superscalar.git f:/verilog_sva_gh_scraper/data/full_repos/754107804
git clone --depth 1 --no-tags https://github.com/GlennWilliam/TugOfWar.git f:/verilog_sva_gh_scraper/data/full_repos/759185100
git clone --depth 1 --no-tags https://github.com/celcius-plus-273/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/752329531
git clone --depth 1 --no-tags https://github.com/rakshitharnayak/sr_latch_verification.git f:/verilog_sva_gh_scraper/data/full_repos/757253510
git clone --depth 1 --no-tags https://github.com/Maani02/sr_ff_uvm_verification.git f:/verilog_sva_gh_scraper/data/full_repos/757258463
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/SR_COVERAGE.git f:/verilog_sva_gh_scraper/data/full_repos/757254818
git clone --depth 1 --no-tags https://github.com/Rakesh2916728272727/UVM_SR_LATCH.git f:/verilog_sva_gh_scraper/data/full_repos/757290001
git clone --depth 1 --no-tags https://github.com/weilincao/verilog_playground.git f:/verilog_sva_gh_scraper/data/full_repos/756958653
git clone --depth 1 --no-tags https://github.com/mohdUsman-6508/verilog-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/756963164
git clone --depth 1 --no-tags https://github.com/manchii/ejemplos-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/756905659
git clone --depth 1 --no-tags https://github.com/haseeb-hassan/lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/759928535
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_3.git f:/verilog_sva_gh_scraper/data/full_repos/759935847
git clone --depth 1 --no-tags https://github.com/AlexEduardo-zip/TP2_ISL_Multiplicador_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/760235188
git clone --depth 1 --no-tags https://github.com/umamah2004/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/760011108
git clone --depth 1 --no-tags https://github.com/nafeesanawar/Baccarat-Game.git f:/verilog_sva_gh_scraper/data/full_repos/761545944
git clone --depth 1 --no-tags https://github.com/sreemanvitha/Team-8-Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/752127056
