Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Aug  5 19:21:32 2018
| Host         : DESKTOP-0IINNRC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: JC[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.976        0.000                      0                  797        0.188        0.000                      0                  797        4.500        0.000                       0                   370  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.976        0.000                      0                  797        0.188        0.000                      0                  797        4.500        0.000                       0                   370  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 5.192ns (57.438%)  route 3.847ns (42.562%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  direction_reg[2]/Q
                         net (fo=14, routed)          0.791     6.458    Surface/speedA/Q[1]
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.124     6.582 r  Surface/speedA/pwm1_i_4/O
                         net (fo=2, routed)           0.822     7.404    Surface/speedB/B[2]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[2]_P[0])
                                                      3.656    11.060 r  Surface/speedB/pwm1/P[0]
                         net (fo=2, routed)           1.064    12.124    Ucarriage/MagPWM/P[0]
    SLICE_X13Y7          LUT4 (Prop_lut4_I1_O)        0.124    12.248 r  Ucarriage/MagPWM/pwm0_carry_i_8__0/O
                         net (fo=1, routed)           0.000    12.248    Surface/speedB/S[0]
    SLICE_X13Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.780 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.780    Surface/speedB/pwm0_carry_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.894 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.170    14.065    Surface/speedB/pwm0_carry__0_n_0
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.124    14.189 r  Surface/speedB/pwm_i_1/O
                         net (fo=1, routed)           0.000    14.189    Surface/speedB/pwm_i_1_n_0
    SLICE_X2Y8           FDSE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.518    14.859    Surface/speedB/clk_IBUF_BUFG
    SLICE_X2Y8           FDSE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y8           FDSE (Setup_fdse_C_D)        0.081    15.165    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 direction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 5.196ns (58.938%)  route 3.620ns (41.062%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  direction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  direction_reg[2]/Q
                         net (fo=14, routed)          0.791     6.458    Surface/speedA/Q[1]
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.124     6.582 r  Surface/speedA/pwm1_i_4/O
                         net (fo=2, routed)           0.822     7.404    Surface/speedA/B[2]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[2]_P[2])
                                                      3.656    11.060 r  Surface/speedA/pwm1/P[2]
                         net (fo=2, routed)           0.957    12.017    Ucarriage/MagPWM/pwm1_0[2]
    SLICE_X12Y7          LUT4 (Prop_lut4_I1_O)        0.124    12.141 r  Ucarriage/MagPWM/pwm0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    12.141    Surface/speedA/cntr_reg[6][1]
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.674 r  Surface/speedA/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.674    Surface/speedA/pwm0_carry_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.791 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.050    13.841    Surface/speedA/pwm0_carry__0_n_0
    SLICE_X2Y8           LUT2 (Prop_lut2_I0_O)        0.124    13.965 r  Surface/speedA/pwm_i_1__0/O
                         net (fo=1, routed)           0.000    13.965    Surface/speedA/pwm_i_1__0_n_0
    SLICE_X2Y8           FDSE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.518    14.859    Surface/speedA/clk_IBUF_BUFG
    SLICE_X2Y8           FDSE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y8           FDSE (Setup_fdse_C_D)        0.077    15.161    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 Ucarriage/MagPWM/pwm1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/MagPWM/pwm_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.589ns  (logic 4.763ns (72.288%)  route 1.826ns (27.712%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.656     5.177    Ucarriage/MagPWM/clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  Ucarriage/MagPWM/pwm1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.186 r  Ucarriage/MagPWM/pwm1/P[0]
                         net (fo=2, routed)           1.188    10.374    Ucarriage/MagPWM/pwm1_n_105
    SLICE_X12Y10         LUT4 (Prop_lut4_I1_O)        0.124    10.498 r  Ucarriage/MagPWM/pwm0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.498    Ucarriage/MagPWM/pwm0_carry_i_8_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.011 r  Ucarriage/MagPWM/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.011    Ucarriage/MagPWM/pwm0_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.128 r  Ucarriage/MagPWM/pwm0_carry__0/CO[3]
                         net (fo=2, routed)           0.638    11.766    Ucarriage/MagPWM/pwm0_carry__0_n_0
    SLICE_X14Y12         FDRE                                         r  Ucarriage/MagPWM/pwm_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.446    14.787    Ucarriage/MagPWM/clk_IBUF_BUFG
    SLICE_X14Y12         FDRE                                         r  Ucarriage/MagPWM/pwm_reg_lopt_replica/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X14Y12         FDRE (Setup_fdre_C_D)        0.186    15.198    Ucarriage/MagPWM/pwm_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 Ucarriage/MagPWM/pwm1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ucarriage/MagPWM/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 4.763ns (80.038%)  route 1.188ns (19.962%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.656     5.177    Ucarriage/MagPWM/clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  Ucarriage/MagPWM/pwm1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.186 r  Ucarriage/MagPWM/pwm1/P[0]
                         net (fo=2, routed)           1.188    10.374    Ucarriage/MagPWM/pwm1_n_105
    SLICE_X12Y10         LUT4 (Prop_lut4_I1_O)        0.124    10.498 r  Ucarriage/MagPWM/pwm0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.498    Ucarriage/MagPWM/pwm0_carry_i_8_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.011 r  Ucarriage/MagPWM/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.011    Ucarriage/MagPWM/pwm0_carry_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.128 r  Ucarriage/MagPWM/pwm0_carry__0/CO[3]
                         net (fo=2, routed)           0.000    11.128    Ucarriage/MagPWM/pwm0_carry__0_n_0
    SLICE_X12Y11         FDRE                                         r  Ucarriage/MagPWM/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.447    14.788    Ucarriage/MagPWM/clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  Ucarriage/MagPWM/pwm_reg/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDRE (Setup_fdre_C_D)        0.186    15.199    Ucarriage/MagPWM/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/delcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.764%)  route 3.422ns (78.236%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.625     5.146    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  Uultrasonic_proximity/delcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  Uultrasonic_proximity/delcnt_reg[3]/Q
                         net (fo=2, routed)           1.370     6.972    Uultrasonic_proximity/delcnt_reg[3]
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  Uultrasonic_proximity/outen_i_5/O
                         net (fo=1, routed)           0.401     7.497    Uultrasonic_proximity/outen_i_5_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.406     8.027    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.151 f  Uultrasonic_proximity/outen_i_1/O
                         net (fo=13, routed)          0.640     8.791    Uultrasonic_proximity/outtogg
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     9.520    Uultrasonic_proximity/outcnt[9]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.507    14.848    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[1]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    Uultrasonic_proximity/outcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/delcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.764%)  route 3.422ns (78.236%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.625     5.146    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  Uultrasonic_proximity/delcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  Uultrasonic_proximity/delcnt_reg[3]/Q
                         net (fo=2, routed)           1.370     6.972    Uultrasonic_proximity/delcnt_reg[3]
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  Uultrasonic_proximity/outen_i_5/O
                         net (fo=1, routed)           0.401     7.497    Uultrasonic_proximity/outen_i_5_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.406     8.027    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.151 f  Uultrasonic_proximity/outen_i_1/O
                         net (fo=13, routed)          0.640     8.791    Uultrasonic_proximity/outtogg
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     9.520    Uultrasonic_proximity/outcnt[9]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.507    14.848    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[2]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    Uultrasonic_proximity/outcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/delcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.764%)  route 3.422ns (78.236%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.625     5.146    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  Uultrasonic_proximity/delcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  Uultrasonic_proximity/delcnt_reg[3]/Q
                         net (fo=2, routed)           1.370     6.972    Uultrasonic_proximity/delcnt_reg[3]
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  Uultrasonic_proximity/outen_i_5/O
                         net (fo=1, routed)           0.401     7.497    Uultrasonic_proximity/outen_i_5_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.406     8.027    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.151 f  Uultrasonic_proximity/outen_i_1/O
                         net (fo=13, routed)          0.640     8.791    Uultrasonic_proximity/outtogg
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     9.520    Uultrasonic_proximity/outcnt[9]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.507    14.848    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[3]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    Uultrasonic_proximity/outcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/delcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.764%)  route 3.422ns (78.236%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.625     5.146    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  Uultrasonic_proximity/delcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  Uultrasonic_proximity/delcnt_reg[3]/Q
                         net (fo=2, routed)           1.370     6.972    Uultrasonic_proximity/delcnt_reg[3]
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  Uultrasonic_proximity/outen_i_5/O
                         net (fo=1, routed)           0.401     7.497    Uultrasonic_proximity/outen_i_5_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.406     8.027    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.151 f  Uultrasonic_proximity/outen_i_1/O
                         net (fo=13, routed)          0.640     8.791    Uultrasonic_proximity/outtogg
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     9.520    Uultrasonic_proximity/outcnt[9]_i_1_n_0
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.507    14.848    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[4]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    Uultrasonic_proximity/outcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/delcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.952ns (22.036%)  route 3.368ns (77.964%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.625     5.146    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  Uultrasonic_proximity/delcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  Uultrasonic_proximity/delcnt_reg[3]/Q
                         net (fo=2, routed)           1.370     6.972    Uultrasonic_proximity/delcnt_reg[3]
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  Uultrasonic_proximity/outen_i_5/O
                         net (fo=1, routed)           0.401     7.497    Uultrasonic_proximity/outen_i_5_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.406     8.027    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.151 f  Uultrasonic_proximity/outen_i_1/O
                         net (fo=13, routed)          0.640     8.791    Uultrasonic_proximity/outtogg
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.551     9.466    Uultrasonic_proximity/outcnt[9]_i_1_n_0
    SLICE_X64Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.508    14.849    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[9]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.524    14.562    Uultrasonic_proximity/outcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 Uultrasonic_proximity/delcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.374ns  (logic 0.952ns (21.764%)  route 3.422ns (78.236%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.625     5.146    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  Uultrasonic_proximity/delcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  Uultrasonic_proximity/delcnt_reg[3]/Q
                         net (fo=2, routed)           1.370     6.972    Uultrasonic_proximity/delcnt_reg[3]
    SLICE_X63Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.096 r  Uultrasonic_proximity/outen_i_5/O
                         net (fo=1, routed)           0.401     7.497    Uultrasonic_proximity/outen_i_5_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  Uultrasonic_proximity/outen_i_3/O
                         net (fo=1, routed)           0.406     8.027    Uultrasonic_proximity/outen_i_3_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.124     8.151 f  Uultrasonic_proximity/outen_i_1/O
                         net (fo=13, routed)          0.640     8.791    Uultrasonic_proximity/outtogg
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.915 r  Uultrasonic_proximity/outcnt[9]_i_1/O
                         net (fo=11, routed)          0.605     9.520    Uultrasonic_proximity/outcnt[9]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.507    14.848    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[5]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    Uultrasonic_proximity/outcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  5.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/outcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/outcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.592     1.475    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X65Y91         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Uultrasonic_proximity/outcnt_reg[6]/Q
                         net (fo=6, routed)           0.136     1.753    Uultrasonic_proximity/outcnt_reg_n_0_[6]
    SLICE_X64Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  Uultrasonic_proximity/outcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Uultrasonic_proximity/outcnt[0]
    SLICE_X64Y91         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.862     1.990    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  Uultrasonic_proximity/outcnt_reg[0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.121     1.609    Uultrasonic_proximity/outcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Directions/hist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/directionbit_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.586     1.469    Directions/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  Directions/hist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.128     1.597 f  Directions/hist_reg[0]/Q
                         net (fo=1, routed)           0.054     1.652    Directions/hist_reg_n_0_[0]
    SLICE_X5Y18          LUT5 (Prop_lut5_I3_O)        0.099     1.751 r  Directions/directionbit_inv_i_1/O
                         net (fo=1, routed)           0.000     1.751    Directions/directionbit_inv_i_1_n_0
    SLICE_X5Y18          FDRE                                         r  Directions/directionbit_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.855     1.982    Directions/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  Directions/directionbit_reg_inv/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.091     1.560    Directions/directionbit_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_onehot_brk_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brk_dn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  FSM_onehot_brk_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  FSM_onehot_brk_state_reg[0]/Q
                         net (fo=3, routed)           0.110     1.723    FSM_onehot_brk_state_reg_n_0_[0]
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  brk_dn_i_1/O
                         net (fo=1, routed)           0.000     1.768    brk_dn_i_1_n_0
    SLICE_X5Y13          FDRE                                         r  brk_dn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDRE                                         r  brk_dn_reg/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y13          FDRE (Hold_fdre_C_D)         0.092     1.577    brk_dn_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Surface/stall_detect/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/stall_detect/stall_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.473    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Surface/stall_detect/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Surface/stall_detect/count_reg[16]/Q
                         net (fo=3, routed)           0.110     1.724    Surface/stall_detect/count_reg[16]
    SLICE_X1Y16          LUT4 (Prop_lut4_I1_O)        0.045     1.769 r  Surface/stall_detect/stall_i_1/O
                         net (fo=1, routed)           0.000     1.769    Surface/stall_detect/stall_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  Surface/stall_detect/stall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.859     1.986    Surface/stall_detect/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  Surface/stall_detect/stall_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    Surface/stall_detect/stall_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.508%)  route 0.121ns (42.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.591     1.474    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  Uultrasonic_proximity/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Uultrasonic_proximity/count_reg[15]/Q
                         net (fo=4, routed)           0.121     1.759    Uultrasonic_proximity/count_reg[15]
    SLICE_X5Y10          FDRE                                         r  Uultrasonic_proximity/countf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.862     1.989    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  Uultrasonic_proximity/countf_reg[9]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.076     1.566    Uultrasonic_proximity/countf_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Directions/update_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/lastupdate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.766%)  route 0.142ns (50.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.586     1.469    Directions/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  Directions/update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Directions/update_reg/Q
                         net (fo=3, routed)           0.142     1.752    Directions/update
    SLICE_X5Y18          FDRE                                         r  Directions/lastupdate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.855     1.982    Directions/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  Directions/lastupdate_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.076     1.558    Directions/lastupdate_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.878%)  route 0.119ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.591     1.474    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  Uultrasonic_proximity/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Uultrasonic_proximity/count_reg[13]/Q
                         net (fo=4, routed)           0.119     1.757    Uultrasonic_proximity/count_reg[13]
    SLICE_X5Y9           FDRE                                         r  Uultrasonic_proximity/countf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.863     1.990    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  Uultrasonic_proximity/countf_reg[7]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.071     1.562    Uultrasonic_proximity/countf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM_onehot_tur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_tur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  FSM_onehot_tur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  FSM_onehot_tur_state_reg[3]/Q
                         net (fo=3, routed)           0.125     1.739    FSM_onehot_tur_state_reg_n_0_[3]
    SLICE_X5Y12          FDRE                                         r  FSM_onehot_tur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  FSM_onehot_tur_state_reg[0]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.070     1.543    FSM_onehot_tur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/countf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.453%)  route 0.121ns (42.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.591     1.474    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  Uultrasonic_proximity/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Uultrasonic_proximity/count_reg[19]/Q
                         net (fo=4, routed)           0.121     1.760    Uultrasonic_proximity/count_reg[19]
    SLICE_X5Y10          FDRE                                         r  Uultrasonic_proximity/countf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.862     1.989    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  Uultrasonic_proximity/countf_reg[13]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X5Y10          FDRE (Hold_fdre_C_D)         0.072     1.562    Uultrasonic_proximity/countf_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Uultrasonic_proximity/hist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Uultrasonic_proximity/obstreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.590     1.473    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Uultrasonic_proximity/hist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  Uultrasonic_proximity/hist_reg[0]/Q
                         net (fo=1, routed)           0.062     1.663    Uultrasonic_proximity/hist_reg_n_0_[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I3_O)        0.099     1.762 r  Uultrasonic_proximity/obstreg_i_1/O
                         net (fo=1, routed)           0.000     1.762    Uultrasonic_proximity/obstreg_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  Uultrasonic_proximity/obstreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.860     1.987    Uultrasonic_proximity/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Uultrasonic_proximity/obstreg_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.091     1.564    Uultrasonic_proximity/obstreg_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    Directions/MotorDirection_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    Directions/direction_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    Directions/directionbit_reg_inv/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    Directions/hist_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    Directions/hist_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    Directions/hist_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    Directions/hist_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    Directions/hist_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y18    Directions/lastupdate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   Ucarriage/MagPWM/pwm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y12   Ucarriage/MagPWM/pwm_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    Ucarriage/FSM_sequential_magstate_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    Ucarriage/FSM_sequential_magstate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   Ucarriage/MagPWM/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   Ucarriage/MagPWM/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y11   Ucarriage/MagPWM/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    Ucarriage/magcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    Ucarriage/magcnt_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y14    Ucarriage/magcnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Surface/stall_detect/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Surface/stall_detect/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Surface/stall_detect/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    Surface/stall_detect/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Surface/stall_detect/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Surface/stall_detect/count_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y5    Ucarriage/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    FSM_onehot_brk_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    FSM_onehot_brk_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    FSM_onehot_brk_state_reg[3]/C



