
GccApplication10.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800200  000011a4  00001238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000011a4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003f  0080020c  0080020c  00001244  2**0
                  ALLOC
  3 .stab         00002934  00000000  00000000  00001244  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000950  00000000  00000000  00003b78  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  000044c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000130a  00000000  00000000  000045a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000002e0  00000000  00000000  000058b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000007c9  00000000  00000000  00005b92  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000394  00000000  00000000  0000635c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000040b  00000000  00000000  000066f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000097f  00000000  00000000  00006afb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 89 00 	jmp	0x112	; 0x112 <__ctors_end>
       4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
       8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
       c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      10:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      14:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      18:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      1c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      20:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      24:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      28:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      2c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      30:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      34:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      38:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      3c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      40:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      44:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      48:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      4c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      50:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      54:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      58:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      5c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      60:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      64:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      68:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      6c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      70:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      74:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      78:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      7c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      80:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      84:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      88:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      8c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      90:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      94:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      98:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      9c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      a0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      a4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      a8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      ac:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      b0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      b4:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__vector_45>
      b8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      bc:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      c0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      c4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      c8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      cc:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      d0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      d4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      d8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      dc:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      e0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      e4:	08 4a       	sbci	r16, 0xA8	; 168
      e6:	d7 3b       	cpi	r29, 0xB7	; 183
      e8:	3b ce       	rjmp	.-906    	; 0xfffffd60 <__eeprom_end+0xff7efd60>
      ea:	01 6e       	ori	r16, 0xE1	; 225
      ec:	84 bc       	out	0x24, r8	; 36
      ee:	bf fd       	.word	0xfdbf	; ????
      f0:	c1 2f       	mov	r28, r17
      f2:	3d 6c       	ori	r19, 0xCD	; 205
      f4:	74 31       	cpi	r23, 0x14	; 20
      f6:	9a bd       	out	0x2a, r25	; 42
      f8:	56 83       	std	Z+6, r21	; 0x06
      fa:	3d da       	rcall	.-2950   	; 0xfffff576 <__eeprom_end+0xff7ef576>
      fc:	3d 00       	.word	0x003d	; ????
      fe:	c7 7f       	andi	r28, 0xF7	; 247
     100:	11 be       	out	0x31, r1	; 49
     102:	d9 e4       	ldi	r29, 0x49	; 73
     104:	bb 4c       	sbci	r27, 0xCB	; 203
     106:	3e 91       	ld	r19, -X
     108:	6b aa       	sts	0x9b, r22
     10a:	aa be       	out	0x3a, r10	; 58
     10c:	00 00       	nop
     10e:	00 80       	ld	r0, Z
     110:	3f 00       	.word	0x003f	; ????

00000112 <__ctors_end>:
     112:	11 24       	eor	r1, r1
     114:	1f be       	out	0x3f, r1	; 63
     116:	cf ef       	ldi	r28, 0xFF	; 255
     118:	d1 e2       	ldi	r29, 0x21	; 33
     11a:	de bf       	out	0x3e, r29	; 62
     11c:	cd bf       	out	0x3d, r28	; 61
     11e:	00 e0       	ldi	r16, 0x00	; 0
     120:	0c bf       	out	0x3c, r16	; 60

00000122 <__do_copy_data>:
     122:	12 e0       	ldi	r17, 0x02	; 2
     124:	a0 e0       	ldi	r26, 0x00	; 0
     126:	b2 e0       	ldi	r27, 0x02	; 2
     128:	e4 ea       	ldi	r30, 0xA4	; 164
     12a:	f1 e1       	ldi	r31, 0x11	; 17
     12c:	00 e0       	ldi	r16, 0x00	; 0
     12e:	0b bf       	out	0x3b, r16	; 59
     130:	02 c0       	rjmp	.+4      	; 0x136 <__do_copy_data+0x14>
     132:	07 90       	elpm	r0, Z+
     134:	0d 92       	st	X+, r0
     136:	ac 30       	cpi	r26, 0x0C	; 12
     138:	b1 07       	cpc	r27, r17
     13a:	d9 f7       	brne	.-10     	; 0x132 <__do_copy_data+0x10>

0000013c <__do_clear_bss>:
     13c:	12 e0       	ldi	r17, 0x02	; 2
     13e:	ac e0       	ldi	r26, 0x0C	; 12
     140:	b2 e0       	ldi	r27, 0x02	; 2
     142:	01 c0       	rjmp	.+2      	; 0x146 <.do_clear_bss_start>

00000144 <.do_clear_bss_loop>:
     144:	1d 92       	st	X+, r1

00000146 <.do_clear_bss_start>:
     146:	ab 34       	cpi	r26, 0x4B	; 75
     148:	b1 07       	cpc	r27, r17
     14a:	e1 f7       	brne	.-8      	; 0x144 <.do_clear_bss_loop>
     14c:	0e 94 a2 05 	call	0xb44	; 0xb44 <main>
     150:	0c 94 d0 08 	jmp	0x11a0	; 0x11a0 <_exit>

00000154 <__bad_interrupt>:
     154:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000158 <timer4_init>:
volatile uint8_t tot_overflow;


void timer4_init(void)
{
	tot_overflow=0;
     158:	10 92 32 02 	sts	0x0232, r1
	TCCR4B = 0x00; //stop
     15c:	e1 ea       	ldi	r30, 0xA1	; 161
     15e:	f0 e0       	ldi	r31, 0x00	; 0
     160:	10 82       	st	Z, r1
	TCNT4H = 0xC6; //Counter higher 8 bit value
     162:	86 ec       	ldi	r24, 0xC6	; 198
     164:	80 93 a5 00 	sts	0x00A5, r24
	TCNT4L = 0x67; //Counter lower 8 bit value
     168:	87 e6       	ldi	r24, 0x67	; 103
     16a:	80 93 a4 00 	sts	0x00A4, r24
	OCR4AH = 0x00; //Output compare Register (OCR)- Not used
     16e:	10 92 a9 00 	sts	0x00A9, r1
	OCR4AL = 0x00; //Output compare Register (OCR)- Not used
     172:	10 92 a8 00 	sts	0x00A8, r1
	OCR4BH = 0x00; //Output compare Register (OCR)- Not used
     176:	10 92 ab 00 	sts	0x00AB, r1
	OCR4BL = 0x00; //Output compare Register (OCR)- Not used
     17a:	10 92 aa 00 	sts	0x00AA, r1
	OCR4CH = 0x00; //Output compare Register (OCR)- Not used
     17e:	10 92 ad 00 	sts	0x00AD, r1
	OCR4CL = 0x00; //Output compare Register (OCR)- Not used
     182:	10 92 ac 00 	sts	0x00AC, r1
	ICR4H  = 0x00; //Input Capture Register (ICR)- Not used
     186:	10 92 a7 00 	sts	0x00A7, r1
	ICR4L  = 0x00; //Input Capture Register (ICR)- Not used
     18a:	10 92 a6 00 	sts	0x00A6, r1
	TCCR4A = 0x00;
     18e:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4C = 0x00;
     192:	10 92 a2 00 	sts	0x00A2, r1
	TCCR4B = 0x01; //start Timer
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	80 83       	st	Z, r24
}
     19a:	08 95       	ret

0000019c <__vector_45>:

// TIMER4 overflow interrupt service routine
// called whenever TCNT4 overflows
ISR(TIMER4_OVF_vect)
{
     19c:	1f 92       	push	r1
     19e:	0f 92       	push	r0
     1a0:	0f b6       	in	r0, 0x3f	; 63
     1a2:	0f 92       	push	r0
     1a4:	11 24       	eor	r1, r1
     1a6:	8f 93       	push	r24
	// keep a track of number of overflows
	tot_overflow++;
     1a8:	80 91 32 02 	lds	r24, 0x0232
     1ac:	8f 5f       	subi	r24, 0xFF	; 255
     1ae:	80 93 32 02 	sts	0x0232, r24
	//TIMER4 has overflowed
	TCNT4H = 0xC6; //reload counter high value
     1b2:	86 ec       	ldi	r24, 0xC6	; 198
     1b4:	80 93 a5 00 	sts	0x00A5, r24
	TCNT4L = 0x67; //reload counter low value
     1b8:	87 e6       	ldi	r24, 0x67	; 103
     1ba:	80 93 a4 00 	sts	0x00A4, r24
}
     1be:	8f 91       	pop	r24
     1c0:	0f 90       	pop	r0
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	0f 90       	pop	r0
     1c6:	1f 90       	pop	r1
     1c8:	18 95       	reti

000001ca <start_timer4>:

void start_timer4(void)
{
	cli(); //Clears the global interrupts
     1ca:	f8 94       	cli
	timer4_init();
     1cc:	0e 94 ac 00 	call	0x158	; 0x158 <timer4_init>
	TIMSK4 = 0x01; //timer4 overflow interrupt enable
     1d0:	81 e0       	ldi	r24, 0x01	; 1
     1d2:	80 93 72 00 	sts	0x0072, r24
	sei();   //Enables the global interrupts
     1d6:	78 94       	sei

}
     1d8:	08 95       	ret

000001da <millis>:

int millis(void)
{
     1da:	1f 93       	push	r17
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
	int time =0;
	time=tot_overflow + (TCNT4-50791)/14745;
     1e0:	10 91 32 02 	lds	r17, 0x0232
     1e4:	c0 91 a4 00 	lds	r28, 0x00A4
     1e8:	d0 91 a5 00 	lds	r29, 0x00A5
	start_timer4();
     1ec:	0e 94 e5 00 	call	0x1ca	; 0x1ca <start_timer4>
}

int millis(void)
{
	int time =0;
	time=tot_overflow + (TCNT4-50791)/14745;
     1f0:	ce 01       	movw	r24, r28
     1f2:	a0 e0       	ldi	r26, 0x00	; 0
     1f4:	b0 e0       	ldi	r27, 0x00	; 0
     1f6:	bc 01       	movw	r22, r24
     1f8:	cd 01       	movw	r24, r26
     1fa:	67 56       	subi	r22, 0x67	; 103
     1fc:	76 4c       	sbci	r23, 0xC6	; 198
     1fe:	80 40       	sbci	r24, 0x00	; 0
     200:	90 40       	sbci	r25, 0x00	; 0
     202:	29 e9       	ldi	r18, 0x99	; 153
     204:	39 e3       	ldi	r19, 0x39	; 57
     206:	40 e0       	ldi	r20, 0x00	; 0
     208:	50 e0       	ldi	r21, 0x00	; 0
     20a:	0e 94 93 08 	call	0x1126	; 0x1126 <__divmodsi4>
     20e:	81 2f       	mov	r24, r17
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	28 0f       	add	r18, r24
     214:	39 1f       	adc	r19, r25
	start_timer4();
	return time;

}
     216:	82 2f       	mov	r24, r18
     218:	93 2f       	mov	r25, r19
     21a:	df 91       	pop	r29
     21c:	cf 91       	pop	r28
     21e:	1f 91       	pop	r17
     220:	08 95       	ret

00000222 <lcd_set_4bit>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     222:	86 e6       	ldi	r24, 0x66	; 102
     224:	9e e0       	ldi	r25, 0x0E	; 14
     226:	01 97       	sbiw	r24, 0x01	; 1
     228:	f1 f7       	brne	.-4      	; 0x226 <lcd_set_4bit+0x4>
     22a:	00 00       	nop
//Function to Reset LCD
void lcd_set_4bit()
{
	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     22c:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     22e:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3 in the upper nibble
     230:	80 e3       	ldi	r24, 0x30	; 48
     232:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     234:	42 9a       	sbi	0x08, 2	; 8
     236:	ef ef       	ldi	r30, 0xFF	; 255
     238:	f7 e4       	ldi	r31, 0x47	; 71
     23a:	31 97       	sbiw	r30, 0x01	; 1
     23c:	f1 f7       	brne	.-4      	; 0x23a <lcd_set_4bit+0x18>
     23e:	00 c0       	rjmp	.+0      	; 0x240 <lcd_set_4bit+0x1e>
     240:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     242:	42 98       	cbi	0x08, 2	; 8
     244:	e6 e6       	ldi	r30, 0x66	; 102
     246:	fe e0       	ldi	r31, 0x0E	; 14
     248:	31 97       	sbiw	r30, 0x01	; 1
     24a:	f1 f7       	brne	.-4      	; 0x248 <lcd_set_4bit+0x26>
     24c:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     24e:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     250:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3 in the upper nibble
     252:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     254:	42 9a       	sbi	0x08, 2	; 8
     256:	ef ef       	ldi	r30, 0xFF	; 255
     258:	f7 e4       	ldi	r31, 0x47	; 71
     25a:	31 97       	sbiw	r30, 0x01	; 1
     25c:	f1 f7       	brne	.-4      	; 0x25a <lcd_set_4bit+0x38>
     25e:	00 c0       	rjmp	.+0      	; 0x260 <lcd_set_4bit+0x3e>
     260:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     262:	42 98       	cbi	0x08, 2	; 8
     264:	e6 e6       	ldi	r30, 0x66	; 102
     266:	fe e0       	ldi	r31, 0x0E	; 14
     268:	31 97       	sbiw	r30, 0x01	; 1
     26a:	f1 f7       	brne	.-4      	; 0x268 <lcd_set_4bit+0x46>
     26c:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     26e:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     270:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3 in the upper nibble
     272:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     274:	42 9a       	sbi	0x08, 2	; 8
     276:	8f ef       	ldi	r24, 0xFF	; 255
     278:	97 e4       	ldi	r25, 0x47	; 71
     27a:	01 97       	sbiw	r24, 0x01	; 1
     27c:	f1 f7       	brne	.-4      	; 0x27a <lcd_set_4bit+0x58>
     27e:	00 c0       	rjmp	.+0      	; 0x280 <lcd_set_4bit+0x5e>
     280:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     282:	42 98       	cbi	0x08, 2	; 8
     284:	e6 e6       	ldi	r30, 0x66	; 102
     286:	fe e0       	ldi	r31, 0x0E	; 14
     288:	31 97       	sbiw	r30, 0x01	; 1
     28a:	f1 f7       	brne	.-4      	; 0x288 <lcd_set_4bit+0x66>
     28c:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     28e:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     290:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x20;				//Sending 2 in the upper nibble to initialize LCD 4-bit mode
     292:	80 e2       	ldi	r24, 0x20	; 32
     294:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     296:	42 9a       	sbi	0x08, 2	; 8
     298:	8f ef       	ldi	r24, 0xFF	; 255
     29a:	97 e4       	ldi	r25, 0x47	; 71
     29c:	01 97       	sbiw	r24, 0x01	; 1
     29e:	f1 f7       	brne	.-4      	; 0x29c <lcd_set_4bit+0x7a>
     2a0:	00 c0       	rjmp	.+0      	; 0x2a2 <lcd_set_4bit+0x80>
     2a2:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     2a4:	42 98       	cbi	0x08, 2	; 8
}
     2a6:	08 95       	ret

000002a8 <lcd_wr_command>:
void lcd_wr_command(unsigned char cmd)
{
	unsigned char temp;
	temp = cmd;
	temp = temp & 0xF0;
	lcd_port &= 0x0F;
     2a8:	98 b1       	in	r25, 0x08	; 8
     2aa:	9f 70       	andi	r25, 0x0F	; 15
     2ac:	98 b9       	out	0x08, r25	; 8
	lcd_port |= temp;
     2ae:	98 b1       	in	r25, 0x08	; 8
//Function to write command on LCD
void lcd_wr_command(unsigned char cmd)
{
	unsigned char temp;
	temp = cmd;
	temp = temp & 0xF0;
     2b0:	28 2f       	mov	r18, r24
     2b2:	20 7f       	andi	r18, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= temp;
     2b4:	92 2b       	or	r25, r18
     2b6:	98 b9       	out	0x08, r25	; 8
	cbit(lcd_port,RS);
     2b8:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     2ba:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     2bc:	42 9a       	sbi	0x08, 2	; 8
     2be:	ef ef       	ldi	r30, 0xFF	; 255
     2c0:	f7 e4       	ldi	r31, 0x47	; 71
     2c2:	31 97       	sbiw	r30, 0x01	; 1
     2c4:	f1 f7       	brne	.-4      	; 0x2c2 <lcd_wr_command+0x1a>
     2c6:	00 c0       	rjmp	.+0      	; 0x2c8 <lcd_wr_command+0x20>
     2c8:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     2ca:	42 98       	cbi	0x08, 2	; 8
	
	cmd = cmd & 0x0F;
	cmd = cmd<<4;
	lcd_port &= 0x0F;
     2cc:	98 b1       	in	r25, 0x08	; 8
     2ce:	9f 70       	andi	r25, 0x0F	; 15
     2d0:	98 b9       	out	0x08, r25	; 8
	lcd_port |= cmd;
     2d2:	98 b1       	in	r25, 0x08	; 8
	sbit(lcd_port,EN);
	_delay_ms(5);
	cbit(lcd_port,EN);
	
	cmd = cmd & 0x0F;
	cmd = cmd<<4;
     2d4:	82 95       	swap	r24
     2d6:	80 7f       	andi	r24, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= cmd;
     2d8:	89 2b       	or	r24, r25
     2da:	88 b9       	out	0x08, r24	; 8
	cbit(lcd_port,RS);
     2dc:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     2de:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     2e0:	42 9a       	sbi	0x08, 2	; 8
     2e2:	8f ef       	ldi	r24, 0xFF	; 255
     2e4:	97 e4       	ldi	r25, 0x47	; 71
     2e6:	01 97       	sbiw	r24, 0x01	; 1
     2e8:	f1 f7       	brne	.-4      	; 0x2e6 <lcd_wr_command+0x3e>
     2ea:	00 c0       	rjmp	.+0      	; 0x2ec <lcd_wr_command+0x44>
     2ec:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     2ee:	42 98       	cbi	0x08, 2	; 8
}
     2f0:	08 95       	ret

000002f2 <lcd_init>:
     2f2:	86 e6       	ldi	r24, 0x66	; 102
     2f4:	9e e0       	ldi	r25, 0x0E	; 14
     2f6:	01 97       	sbiw	r24, 0x01	; 1
     2f8:	f1 f7       	brne	.-4      	; 0x2f6 <lcd_init+0x4>
     2fa:	00 00       	nop
//Function to Initialize LCD
void lcd_init()
{
	_delay_ms(1);

	lcd_wr_command(0x28); //4-bit mode and 5x8 dot character font
     2fc:	88 e2       	ldi	r24, 0x28	; 40
     2fe:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
	lcd_wr_command(0x01); //Clear LCD display
     302:	81 e0       	ldi	r24, 0x01	; 1
     304:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
	lcd_wr_command(0x06); //Auto increment cursor position
     308:	86 e0       	ldi	r24, 0x06	; 6
     30a:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
	lcd_wr_command(0x0E); //Turn on LCD and cursor
     30e:	8e e0       	ldi	r24, 0x0E	; 14
     310:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
	lcd_wr_command(0x80); //Set cursor position
     314:	80 e8       	ldi	r24, 0x80	; 128
     316:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
}
     31a:	08 95       	ret

0000031c <lcd_wr_char>:
void lcd_wr_char(char letter)
{
	char temp;
	temp = letter;
	temp = (temp & 0xF0);
	lcd_port &= 0x0F;
     31c:	98 b1       	in	r25, 0x08	; 8
     31e:	9f 70       	andi	r25, 0x0F	; 15
     320:	98 b9       	out	0x08, r25	; 8
	lcd_port |= temp;
     322:	98 b1       	in	r25, 0x08	; 8
//Function to write data on LCD
void lcd_wr_char(char letter)
{
	char temp;
	temp = letter;
	temp = (temp & 0xF0);
     324:	28 2f       	mov	r18, r24
     326:	20 7f       	andi	r18, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= temp;
     328:	92 2b       	or	r25, r18
     32a:	98 b9       	out	0x08, r25	; 8
	sbit(lcd_port,RS);
     32c:	40 9a       	sbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     32e:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     330:	42 9a       	sbi	0x08, 2	; 8
     332:	ef ef       	ldi	r30, 0xFF	; 255
     334:	f7 e4       	ldi	r31, 0x47	; 71
     336:	31 97       	sbiw	r30, 0x01	; 1
     338:	f1 f7       	brne	.-4      	; 0x336 <lcd_wr_char+0x1a>
     33a:	00 c0       	rjmp	.+0      	; 0x33c <lcd_wr_char+0x20>
     33c:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     33e:	42 98       	cbi	0x08, 2	; 8

	letter = letter & 0x0F;
	letter = letter<<4;
	lcd_port &= 0x0F;
     340:	98 b1       	in	r25, 0x08	; 8
     342:	9f 70       	andi	r25, 0x0F	; 15
     344:	98 b9       	out	0x08, r25	; 8
	lcd_port |= letter;
     346:	98 b1       	in	r25, 0x08	; 8
	sbit(lcd_port,EN);
	_delay_ms(5);
	cbit(lcd_port,EN);

	letter = letter & 0x0F;
	letter = letter<<4;
     348:	82 95       	swap	r24
     34a:	80 7f       	andi	r24, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= letter;
     34c:	89 2b       	or	r24, r25
     34e:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,RS);
     350:	40 9a       	sbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     352:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     354:	42 9a       	sbi	0x08, 2	; 8
     356:	8f ef       	ldi	r24, 0xFF	; 255
     358:	97 e4       	ldi	r25, 0x47	; 71
     35a:	01 97       	sbiw	r24, 0x01	; 1
     35c:	f1 f7       	brne	.-4      	; 0x35a <lcd_wr_char+0x3e>
     35e:	00 c0       	rjmp	.+0      	; 0x360 <lcd_wr_char+0x44>
     360:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     362:	42 98       	cbi	0x08, 2	; 8
}
     364:	08 95       	ret

00000366 <lcd_home>:


void lcd_home()
{
	lcd_wr_command(0x80);
     366:	80 e8       	ldi	r24, 0x80	; 128
     368:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
}
     36c:	08 95       	ret

0000036e <lcd_string>:


//Function to Print String on LCD
void lcd_string(char *str)
{
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	ec 01       	movw	r28, r24
	while(*str != '\0')
     374:	88 81       	ld	r24, Y
     376:	88 23       	and	r24, r24
     378:	31 f0       	breq	.+12     	; 0x386 <lcd_string+0x18>
	lcd_wr_command(0x80);
}


//Function to Print String on LCD
void lcd_string(char *str)
     37a:	21 96       	adiw	r28, 0x01	; 1
{
	while(*str != '\0')
	{
		lcd_wr_char(*str);
     37c:	0e 94 8e 01 	call	0x31c	; 0x31c <lcd_wr_char>


//Function to Print String on LCD
void lcd_string(char *str)
{
	while(*str != '\0')
     380:	89 91       	ld	r24, Y+
     382:	88 23       	and	r24, r24
     384:	d9 f7       	brne	.-10     	; 0x37c <lcd_string+0xe>
	{
		lcd_wr_char(*str);
		str++;
	}
}
     386:	df 91       	pop	r29
     388:	cf 91       	pop	r28
     38a:	08 95       	ret

0000038c <lcd_cursor>:

//Position the LCD cursor at "row", "column"

void lcd_cursor (char row, char column)
{
	switch (row) {
     38c:	82 30       	cpi	r24, 0x02	; 2
     38e:	79 f0       	breq	.+30     	; 0x3ae <lcd_cursor+0x22>
     390:	83 30       	cpi	r24, 0x03	; 3
     392:	18 f4       	brcc	.+6      	; 0x39a <lcd_cursor+0xe>
     394:	81 30       	cpi	r24, 0x01	; 1
     396:	c9 f4       	brne	.+50     	; 0x3ca <lcd_cursor+0x3e>
     398:	05 c0       	rjmp	.+10     	; 0x3a4 <lcd_cursor+0x18>
     39a:	83 30       	cpi	r24, 0x03	; 3
     39c:	69 f0       	breq	.+26     	; 0x3b8 <lcd_cursor+0x2c>
     39e:	84 30       	cpi	r24, 0x04	; 4
     3a0:	a1 f4       	brne	.+40     	; 0x3ca <lcd_cursor+0x3e>
     3a2:	0f c0       	rjmp	.+30     	; 0x3c2 <lcd_cursor+0x36>
		case 1: lcd_wr_command (0x80 + column - 1); break;
     3a4:	86 2f       	mov	r24, r22
     3a6:	81 58       	subi	r24, 0x81	; 129
     3a8:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
     3ac:	08 95       	ret
		case 2: lcd_wr_command (0xc0 + column - 1); break;
     3ae:	86 2f       	mov	r24, r22
     3b0:	81 54       	subi	r24, 0x41	; 65
     3b2:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
     3b6:	08 95       	ret
		case 3: lcd_wr_command (0x94 + column - 1); break;
     3b8:	86 2f       	mov	r24, r22
     3ba:	8d 56       	subi	r24, 0x6D	; 109
     3bc:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
     3c0:	08 95       	ret
		case 4: lcd_wr_command (0xd4 + column - 1); break;
     3c2:	86 2f       	mov	r24, r22
     3c4:	8d 52       	subi	r24, 0x2D	; 45
     3c6:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
     3ca:	08 95       	ret

000003cc <lcd_print>:
	}
}

//Function to print any input value up to the desired digit on LCD
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
     3cc:	0f 93       	push	r16
     3ce:	1f 93       	push	r17
     3d0:	cf 93       	push	r28
     3d2:	df 93       	push	r29
     3d4:	8a 01       	movw	r16, r20
     3d6:	e9 01       	movw	r28, r18
	unsigned char flag=0;
	if(row==0||coloumn==0)
     3d8:	88 23       	and	r24, r24
     3da:	11 f0       	breq	.+4      	; 0x3e0 <lcd_print+0x14>
     3dc:	66 23       	and	r22, r22
     3de:	19 f4       	brne	.+6      	; 0x3e6 <lcd_print+0x1a>
	{
		lcd_home();
     3e0:	0e 94 b3 01 	call	0x366	; 0x366 <lcd_home>
     3e4:	02 c0       	rjmp	.+4      	; 0x3ea <lcd_print+0x1e>
	}
	else
	{
		lcd_cursor(row,coloumn);
     3e6:	0e 94 c6 01 	call	0x38c	; 0x38c <lcd_cursor>
	}
	if(digits==5 || flag==1)
     3ea:	c5 30       	cpi	r28, 0x05	; 5
     3ec:	d1 05       	cpc	r29, r1
     3ee:	71 f4       	brne	.+28     	; 0x40c <lcd_print+0x40>
	{
		million=value/10000+48;
     3f0:	c8 01       	movw	r24, r16
     3f2:	60 e1       	ldi	r22, 0x10	; 16
     3f4:	77 e2       	ldi	r23, 0x27	; 39
     3f6:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     3fa:	cb 01       	movw	r24, r22
     3fc:	c0 96       	adiw	r24, 0x30	; 48
     3fe:	90 93 2d 02 	sts	0x022D, r25
     402:	80 93 2c 02 	sts	0x022C, r24
		lcd_wr_char(million);
     406:	0e 94 8e 01 	call	0x31c	; 0x31c <lcd_wr_char>
     40a:	03 c0       	rjmp	.+6      	; 0x412 <lcd_print+0x46>
		flag=1;
	}
	if(digits==4 || flag==1)
     40c:	c4 30       	cpi	r28, 0x04	; 4
     40e:	d1 05       	cpc	r29, r1
     410:	b9 f4       	brne	.+46     	; 0x440 <lcd_print+0x74>
	{
		temp = value/1000;
     412:	c8 01       	movw	r24, r16
     414:	68 ee       	ldi	r22, 0xE8	; 232
     416:	73 e0       	ldi	r23, 0x03	; 3
     418:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     41c:	cb 01       	movw	r24, r22
     41e:	70 93 2f 02 	sts	0x022F, r23
     422:	60 93 2e 02 	sts	0x022E, r22
		thousand = temp%10 + 48;
     426:	6a e0       	ldi	r22, 0x0A	; 10
     428:	70 e0       	ldi	r23, 0x00	; 0
     42a:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     42e:	c0 96       	adiw	r24, 0x30	; 48
     430:	90 93 46 02 	sts	0x0246, r25
     434:	80 93 45 02 	sts	0x0245, r24
		lcd_wr_char(thousand);
     438:	0e 94 8e 01 	call	0x31c	; 0x31c <lcd_wr_char>
		flag=1;
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	01 c0       	rjmp	.+2      	; 0x442 <lcd_print+0x76>
}

//Function to print any input value up to the desired digit on LCD
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
	unsigned char flag=0;
     440:	80 e0       	ldi	r24, 0x00	; 0
		temp = value/1000;
		thousand = temp%10 + 48;
		lcd_wr_char(thousand);
		flag=1;
	}
	if(digits==3 || flag==1)
     442:	c3 30       	cpi	r28, 0x03	; 3
     444:	d1 05       	cpc	r29, r1
     446:	11 f0       	breq	.+4      	; 0x44c <lcd_print+0x80>
     448:	81 30       	cpi	r24, 0x01	; 1
     44a:	b1 f4       	brne	.+44     	; 0x478 <lcd_print+0xac>
	{
		temp = value/100;
     44c:	c8 01       	movw	r24, r16
     44e:	64 e6       	ldi	r22, 0x64	; 100
     450:	70 e0       	ldi	r23, 0x00	; 0
     452:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     456:	cb 01       	movw	r24, r22
     458:	70 93 2f 02 	sts	0x022F, r23
     45c:	60 93 2e 02 	sts	0x022E, r22
		hundred = temp%10 + 48;
     460:	6a e0       	ldi	r22, 0x0A	; 10
     462:	70 e0       	ldi	r23, 0x00	; 0
     464:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     468:	c0 96       	adiw	r24, 0x30	; 48
     46a:	90 93 3e 02 	sts	0x023E, r25
     46e:	80 93 3d 02 	sts	0x023D, r24
		lcd_wr_char(hundred);
     472:	0e 94 8e 01 	call	0x31c	; 0x31c <lcd_wr_char>
		flag=1;
     476:	81 e0       	ldi	r24, 0x01	; 1
	}
	if(digits==2 || flag==1)
     478:	c2 30       	cpi	r28, 0x02	; 2
     47a:	d1 05       	cpc	r29, r1
     47c:	11 f0       	breq	.+4      	; 0x482 <lcd_print+0xb6>
     47e:	81 30       	cpi	r24, 0x01	; 1
     480:	b1 f4       	brne	.+44     	; 0x4ae <lcd_print+0xe2>
	{
		temp = value/10;
     482:	2a e0       	ldi	r18, 0x0A	; 10
     484:	30 e0       	ldi	r19, 0x00	; 0
     486:	c8 01       	movw	r24, r16
     488:	b9 01       	movw	r22, r18
     48a:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     48e:	cb 01       	movw	r24, r22
     490:	70 93 2f 02 	sts	0x022F, r23
     494:	60 93 2e 02 	sts	0x022E, r22
		tens = temp%10 + 48;
     498:	b9 01       	movw	r22, r18
     49a:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     49e:	c0 96       	adiw	r24, 0x30	; 48
     4a0:	90 93 38 02 	sts	0x0238, r25
     4a4:	80 93 37 02 	sts	0x0237, r24
		lcd_wr_char(tens);
     4a8:	0e 94 8e 01 	call	0x31c	; 0x31c <lcd_wr_char>
		flag=1;
     4ac:	81 e0       	ldi	r24, 0x01	; 1
	}
	if(digits==1 || flag==1)
     4ae:	c1 30       	cpi	r28, 0x01	; 1
     4b0:	d1 05       	cpc	r29, r1
     4b2:	11 f0       	breq	.+4      	; 0x4b8 <lcd_print+0xec>
     4b4:	81 30       	cpi	r24, 0x01	; 1
     4b6:	61 f4       	brne	.+24     	; 0x4d0 <lcd_print+0x104>
	{
		unit = value%10 + 48;
     4b8:	c8 01       	movw	r24, r16
     4ba:	6a e0       	ldi	r22, 0x0A	; 10
     4bc:	70 e0       	ldi	r23, 0x00	; 0
     4be:	0e 94 7f 08 	call	0x10fe	; 0x10fe <__udivmodhi4>
     4c2:	c0 96       	adiw	r24, 0x30	; 48
     4c4:	90 93 44 02 	sts	0x0244, r25
     4c8:	80 93 43 02 	sts	0x0243, r24
		lcd_wr_char(unit);
     4cc:	0e 94 8e 01 	call	0x31c	; 0x31c <lcd_wr_char>
	}
	if(digits>5)
     4d0:	c6 30       	cpi	r28, 0x06	; 6
     4d2:	d1 05       	cpc	r29, r1
     4d4:	1c f0       	brlt	.+6      	; 0x4dc <lcd_print+0x110>
	{
		lcd_wr_char('E');
     4d6:	85 e4       	ldi	r24, 0x45	; 69
     4d8:	0e 94 8e 01 	call	0x31c	; 0x31c <lcd_wr_char>
	}
}
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	1f 91       	pop	r17
     4e2:	0f 91       	pop	r16
     4e4:	08 95       	ret

000004e6 <display_clear>:
	

void display_clear(void)
{
	lcd_wr_command(0x01);
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_wr_command>
}	
     4ec:	08 95       	ret

000004ee <lcd_port_config>:

//------------------------------------------------------------------------------
//Function to configure LCD port
void lcd_port_config (void)
{
 DDRC = DDRC | 0xF7;      //all the LCD pin's direction set as output
     4ee:	87 b1       	in	r24, 0x07	; 7
     4f0:	87 6f       	ori	r24, 0xF7	; 247
     4f2:	87 b9       	out	0x07, r24	; 7
 PORTC = PORTC & 0x80;    // all the LCD pins are set to logic 0 except PORTC 7
     4f4:	88 b1       	in	r24, 0x08	; 8
     4f6:	80 78       	andi	r24, 0x80	; 128
     4f8:	88 b9       	out	0x08, r24	; 8
}
     4fa:	08 95       	ret

000004fc <twi_init>:

//TWI initialize
// bit rate:72
void twi_init(void)
{
 TWCR = 0x00;   //disable twi
     4fc:	ec eb       	ldi	r30, 0xBC	; 188
     4fe:	f0 e0       	ldi	r31, 0x00	; 0
     500:	10 82       	st	Z, r1
 TWBR = 0x10; //set bit rate
     502:	80 e1       	ldi	r24, 0x10	; 16
     504:	80 93 b8 00 	sts	0x00B8, r24
 TWSR = 0x00; //set prescale
     508:	10 92 b9 00 	sts	0x00B9, r1
 TWAR = 0x00; //set slave address
     50c:	10 92 ba 00 	sts	0x00BA, r1
 TWCR = 0x04; //enable twi
     510:	84 e0       	ldi	r24, 0x04	; 4
     512:	80 83       	st	Z, r24
}
     514:	08 95       	ret

00000516 <write_byte>:
// Outputs:		none
// Description:	Writes a byte to the RTC given the address register 
//------------------------------------------------------------------------------
void write_byte(unsigned char data_out,unsigned char address)
{
 TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);       // send START condition  
     516:	94 ea       	ldi	r25, 0xA4	; 164
     518:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     51c:	ec eb       	ldi	r30, 0xBC	; 188
     51e:	f0 e0       	ldi	r31, 0x00	; 0
     520:	90 81       	ld	r25, Z
     522:	99 23       	and	r25, r25
     524:	ec f7       	brge	.-6      	; 0x520 <write_byte+0xa>
     526:	ef ef       	ldi	r30, 0xFF	; 255
     528:	ff e8       	ldi	r31, 0x8F	; 143
     52a:	31 97       	sbiw	r30, 0x01	; 1
     52c:	f1 f7       	brne	.-4      	; 0x52a <write_byte+0x14>
     52e:	00 c0       	rjmp	.+0      	; 0x530 <write_byte+0x1a>
     530:	00 00       	nop
 _delay_ms(10);                                    

 TWDR = SLA_W;                                     // load SLA_W into TWDR Register
     532:	96 ea       	ldi	r25, 0xA6	; 166
     534:	90 93 bb 00 	sts	0x00BB, r25
 TWCR  = (1<<TWINT) | (0<<TWSTA) | (1<<TWEN);      // clear TWINT flag to start tramnsmission of slave address 
     538:	94 e8       	ldi	r25, 0x84	; 132
     53a:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     53e:	ec eb       	ldi	r30, 0xBC	; 188
     540:	f0 e0       	ldi	r31, 0x00	; 0
     542:	90 81       	ld	r25, Z
     544:	99 23       	and	r25, r25
     546:	ec f7       	brge	.-6      	; 0x542 <write_byte+0x2c>
     548:	ef ef       	ldi	r30, 0xFF	; 255
     54a:	ff e8       	ldi	r31, 0x8F	; 143
     54c:	31 97       	sbiw	r30, 0x01	; 1
     54e:	f1 f7       	brne	.-4      	; 0x54c <write_byte+0x36>
     550:	00 c0       	rjmp	.+0      	; 0x552 <write_byte+0x3c>
     552:	00 00       	nop
 _delay_ms(10);

 TWDR = address;                                   // send address of register byte want to access register
     554:	60 93 bb 00 	sts	0x00BB, r22
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of address 
     558:	94 e8       	ldi	r25, 0x84	; 132
     55a:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     55e:	ec eb       	ldi	r30, 0xBC	; 188
     560:	f0 e0       	ldi	r31, 0x00	; 0
     562:	90 81       	ld	r25, Z
     564:	99 23       	and	r25, r25
     566:	ec f7       	brge	.-6      	; 0x562 <write_byte+0x4c>
     568:	ef ef       	ldi	r30, 0xFF	; 255
     56a:	ff e8       	ldi	r31, 0x8F	; 143
     56c:	31 97       	sbiw	r30, 0x01	; 1
     56e:	f1 f7       	brne	.-4      	; 0x56c <write_byte+0x56>
     570:	00 c0       	rjmp	.+0      	; 0x572 <write_byte+0x5c>
     572:	00 00       	nop
 _delay_ms(10);

 TWDR = data_out;                       // convert the character to equivalent BCD value and load into TWDR
     574:	80 93 bb 00 	sts	0x00BB, r24
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of data byte
     578:	84 e8       	ldi	r24, 0x84	; 132
     57a:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     57e:	ec eb       	ldi	r30, 0xBC	; 188
     580:	f0 e0       	ldi	r31, 0x00	; 0
     582:	80 81       	ld	r24, Z
     584:	88 23       	and	r24, r24
     586:	ec f7       	brge	.-6      	; 0x582 <write_byte+0x6c>
     588:	8f ef       	ldi	r24, 0xFF	; 255
     58a:	9f e8       	ldi	r25, 0x8F	; 143
     58c:	01 97       	sbiw	r24, 0x01	; 1
     58e:	f1 f7       	brne	.-4      	; 0x58c <write_byte+0x76>
     590:	00 c0       	rjmp	.+0      	; 0x592 <write_byte+0x7c>
     592:	00 00       	nop
 _delay_ms(10);

 TWCR = (1<<TWINT) | (1<<TWSTO) | (1<<TWEN);       // send STOP condition
     594:	84 e9       	ldi	r24, 0x94	; 148
     596:	80 93 bc 00 	sts	0x00BC, r24
}
     59a:	08 95       	ret

0000059c <read_byte>:
unsigned char read_byte(unsigned char address)
{  
 unsigned char rtc_recv_data;

 
TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);      // send START condition  
     59c:	94 ea       	ldi	r25, 0xA4	; 164
     59e:	90 93 bc 00 	sts	0x00BC, r25
while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5a2:	ec eb       	ldi	r30, 0xBC	; 188
     5a4:	f0 e0       	ldi	r31, 0x00	; 0
     5a6:	90 81       	ld	r25, Z
     5a8:	99 23       	and	r25, r25
     5aa:	ec f7       	brge	.-6      	; 0x5a6 <read_byte+0xa>

 

 TWDR = SLA_W;									   // load SLA_W into TWDR Register
     5ac:	96 ea       	ldi	r25, 0xA6	; 166
     5ae:	90 93 bb 00 	sts	0x00BB, r25
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of slave address 
     5b2:	94 e8       	ldi	r25, 0x84	; 132
     5b4:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5b8:	ec eb       	ldi	r30, 0xBC	; 188
     5ba:	f0 e0       	ldi	r31, 0x00	; 0
     5bc:	90 81       	ld	r25, Z
     5be:	99 23       	and	r25, r25
     5c0:	ec f7       	brge	.-6      	; 0x5bc <read_byte+0x20>

 TWDR = address;                                   // send address of register byte want to access register
     5c2:	80 93 bb 00 	sts	0x00BB, r24
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of slave address 
     5c6:	84 e8       	ldi	r24, 0x84	; 132
     5c8:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5cc:	ec eb       	ldi	r30, 0xBC	; 188
     5ce:	f0 e0       	ldi	r31, 0x00	; 0
     5d0:	80 81       	ld	r24, Z
     5d2:	88 23       	and	r24, r24
     5d4:	ec f7       	brge	.-6      	; 0x5d0 <read_byte+0x34>
 


 TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);       // send RESTART condition
     5d6:	84 ea       	ldi	r24, 0xA4	; 164
     5d8:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5dc:	ec eb       	ldi	r30, 0xBC	; 188
     5de:	f0 e0       	ldi	r31, 0x00	; 0
     5e0:	80 81       	ld	r24, Z
     5e2:	88 23       	and	r24, r24
     5e4:	ec f7       	brge	.-6      	; 0x5e0 <read_byte+0x44>


 
 TWDR = SLA_R;									   // load SLA_R into TWDR Register
     5e6:	87 ea       	ldi	r24, 0xA7	; 167
     5e8:	80 93 bb 00 	sts	0x00BB, r24
 TWCR  = (1<<TWINT) | (0<<TWSTA) | (1<<TWEN);      // clear TWINT flag to start tramnsmission of slave address 
     5ec:	84 e8       	ldi	r24, 0x84	; 132
     5ee:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5f2:	ec eb       	ldi	r30, 0xBC	; 188
     5f4:	f0 e0       	ldi	r31, 0x00	; 0
     5f6:	80 81       	ld	r24, Z
     5f8:	88 23       	and	r24, r24
     5fa:	ec f7       	brge	.-6      	; 0x5f6 <read_byte+0x5a>
 
 
 

 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to read the addressed register
     5fc:	84 e8       	ldi	r24, 0x84	; 132
     5fe:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     602:	ec eb       	ldi	r30, 0xBC	; 188
     604:	f0 e0       	ldi	r31, 0x00	; 0
     606:	80 81       	ld	r24, Z
     608:	88 23       	and	r24, r24
     60a:	ec f7       	brge	.-6      	; 0x606 <read_byte+0x6a>
 rtc_recv_data = TWDR;
     60c:	eb eb       	ldi	r30, 0xBB	; 187
     60e:	f0 e0       	ldi	r31, 0x00	; 0
     610:	80 81       	ld	r24, Z
 
 TWDR = 00;                                        // laod the NO-ACK value to TWDR register 
     612:	10 82       	st	Z, r1
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of NO_ACK signal
     614:	94 e8       	ldi	r25, 0x84	; 132
     616:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     61a:	ec eb       	ldi	r30, 0xBC	; 188
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	90 81       	ld	r25, Z
     620:	99 23       	and	r25, r25
     622:	ec f7       	brge	.-6      	; 0x61e <read_byte+0x82>
  
 return(rtc_recv_data);                            // return the read value to called function
}
     624:	08 95       	ret

00000626 <init_devices>:


// initialise the devices 
void init_devices()
{
 cli();              // disable all interrupts 
     626:	f8 94       	cli
 lcd_port_config();  // configure the LCD port 
     628:	0e 94 77 02 	call	0x4ee	; 0x4ee <lcd_port_config>
 lcd_set_4bit();
     62c:	0e 94 11 01 	call	0x222	; 0x222 <lcd_set_4bit>
 lcd_init();
     630:	0e 94 79 01 	call	0x2f2	; 0x2f2 <lcd_init>
 twi_init();         // configur the I2cC, i.e TWI module 
     634:	0e 94 7e 02 	call	0x4fc	; 0x4fc <twi_init>
 sei();              // re-enable interrupts
     638:	78 94       	sei
 //all peripherals are now initialized
}
     63a:	08 95       	ret

0000063c <pr_int>:

void pr_int(int a,int b,int c,int d) /* get negative values*/
{
     63c:	ef 92       	push	r14
     63e:	ff 92       	push	r15
     640:	0f 93       	push	r16
     642:	1f 93       	push	r17
     644:	cf 93       	push	r28
     646:	df 93       	push	r29
     648:	c8 2f       	mov	r28, r24
     64a:	d6 2f       	mov	r29, r22
     64c:	8a 01       	movw	r16, r20
     64e:	79 01       	movw	r14, r18
	if (c<0)
     650:	55 23       	and	r21, r21
     652:	a4 f4       	brge	.+40     	; 0x67c <pr_int+0x40>
	{
		lcd_cursor(a,b);
     654:	0e 94 c6 01 	call	0x38c	; 0x38c <lcd_cursor>
		lcd_string("-");
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	92 e0       	ldi	r25, 0x02	; 2
     65c:	0e 94 b7 01 	call	0x36e	; 0x36e <lcd_string>
		lcd_print(a,b+1,abs(c),d);
     660:	6d 2f       	mov	r22, r29
     662:	6f 5f       	subi	r22, 0xFF	; 255
     664:	a8 01       	movw	r20, r16
     666:	11 23       	and	r17, r17
     668:	24 f4       	brge	.+8      	; 0x672 <pr_int+0x36>
     66a:	44 27       	eor	r20, r20
     66c:	55 27       	eor	r21, r21
     66e:	40 1b       	sub	r20, r16
     670:	51 0b       	sbc	r21, r17
     672:	8c 2f       	mov	r24, r28
     674:	97 01       	movw	r18, r14
     676:	0e 94 e6 01 	call	0x3cc	; 0x3cc <lcd_print>
     67a:	0d c0       	rjmp	.+26     	; 0x696 <pr_int+0x5a>
	} 
	else
	{
		lcd_cursor(a,b);
     67c:	0e 94 c6 01 	call	0x38c	; 0x38c <lcd_cursor>
		lcd_string("+");
     680:	82 e0       	ldi	r24, 0x02	; 2
     682:	92 e0       	ldi	r25, 0x02	; 2
     684:	0e 94 b7 01 	call	0x36e	; 0x36e <lcd_string>
		lcd_print(a,b+1,c,d);
     688:	6d 2f       	mov	r22, r29
     68a:	6f 5f       	subi	r22, 0xFF	; 255
     68c:	8c 2f       	mov	r24, r28
     68e:	a8 01       	movw	r20, r16
     690:	97 01       	movw	r18, r14
     692:	0e 94 e6 01 	call	0x3cc	; 0x3cc <lcd_print>
	}
}
     696:	df 91       	pop	r29
     698:	cf 91       	pop	r28
     69a:	1f 91       	pop	r17
     69c:	0f 91       	pop	r16
     69e:	ff 90       	pop	r15
     6a0:	ef 90       	pop	r14
     6a2:	08 95       	ret

000006a4 <sign>:
		return (n-65536);
	}
	else
		return n;
		
}
     6a4:	08 95       	ret

000006a6 <init_adxl>:
// Main Programme start here.
//-------------------------------------------------------------------------------
void init_adxl(void)
{   
 
 init_devices();
     6a6:	0e 94 13 03 	call	0x626	; 0x626 <init_devices>

	write_byte(0x0,0x2D);
     6aa:	80 e0       	ldi	r24, 0x00	; 0
     6ac:	6d e2       	ldi	r22, 0x2D	; 45
     6ae:	0e 94 8b 02 	call	0x516	; 0x516 <write_byte>
	write_byte(0x8,0x2D);
     6b2:	88 e0       	ldi	r24, 0x08	; 8
     6b4:	6d e2       	ldi	r22, 0x2D	; 45
     6b6:	0e 94 8b 02 	call	0x516	; 0x516 <write_byte>
}
     6ba:	08 95       	ret

000006bc <acc_angle>:

int acc_angle(void)
{
     6bc:	cf 92       	push	r12
     6be:	df 92       	push	r13
     6c0:	ef 92       	push	r14
     6c2:	ff 92       	push	r15
     6c4:	0f 93       	push	r16
     6c6:	1f 93       	push	r17
     6c8:	cf 93       	push	r28
     6ca:	df 93       	push	r29
		int x_acc,y_acc,z_acc;
		//long x,y,z;
		float angle;
 
	  
	   x_byte1 = read_byte(X1);
     6cc:	82 e3       	ldi	r24, 0x32	; 50
     6ce:	0e 94 ce 02 	call	0x59c	; 0x59c <read_byte>
	   //x_byte1=(x_byte1*1000)/256;
	   //lcd_print(1,1,x_byte1,3);
	   
	   x_byte2 = read_byte(X2);
     6d2:	83 e3       	ldi	r24, 0x33	; 51
     6d4:	0e 94 ce 02 	call	0x59c	; 0x59c <read_byte>
	   //lcd_print(2,1,abs(x_byte2),3);
	   
	   y_byte1 = read_byte(Y1);
     6d8:	84 e3       	ldi	r24, 0x34	; 52
     6da:	0e 94 ce 02 	call	0x59c	; 0x59c <read_byte>
     6de:	08 2f       	mov	r16, r24
	   //lcd_print(1,6,y_byte1,3);
	   
	   y_byte2 = read_byte(Y2);
     6e0:	85 e3       	ldi	r24, 0x35	; 53
     6e2:	0e 94 ce 02 	call	0x59c	; 0x59c <read_byte>
     6e6:	d8 2f       	mov	r29, r24
	   //lcd_print(2,6,y_byte2,3);
	   
	   z_byte1 = read_byte(Z1);
     6e8:	86 e3       	ldi	r24, 0x36	; 54
     6ea:	0e 94 ce 02 	call	0x59c	; 0x59c <read_byte>
     6ee:	c8 2f       	mov	r28, r24
	   //lcd_print(1,10,z_byte1,3);
	   
	   z_byte2 = read_byte(Z2);
     6f0:	87 e3       	ldi	r24, 0x37	; 55
     6f2:	0e 94 ce 02 	call	0x59c	; 0x59c <read_byte>
     6f6:	c8 2e       	mov	r12, r24
	  x_acc=sign(x_byte);
	  
	  //pr_int(1,1,x_byte,3); 
	  
	  y_byte=y_byte2;
	  y_byte = (y_byte << 8);
     6f8:	3d 2f       	mov	r19, r29
     6fa:	20 e0       	ldi	r18, 0x00	; 0
	  y_byte |= y_byte1;
     6fc:	80 2f       	mov	r24, r16
     6fe:	90 e0       	ldi	r25, 0x00	; 0
	  y_acc=sign(y_byte);
     700:	82 2b       	or	r24, r18
     702:	93 2b       	or	r25, r19
     704:	0e 94 52 03 	call	0x6a4	; 0x6a4 <sign>
     708:	8c 01       	movw	r16, r24
	  
	  //pr_int(2,5,y_byte,3); 	
	  
	  z_byte=z_byte2;
	  z_byte = (z_byte << 8);
     70a:	3c 2d       	mov	r19, r12
     70c:	20 e0       	ldi	r18, 0x00	; 0
	  z_byte |= z_byte1;
     70e:	8c 2f       	mov	r24, r28
     710:	90 e0       	ldi	r25, 0x00	; 0
	  z_acc=sign(z_byte);
     712:	82 2b       	or	r24, r18
     714:	93 2b       	or	r25, r19
     716:	0e 94 52 03 	call	0x6a4	; 0x6a4 <sign>
     71a:	ec 01       	movw	r28, r24
	  
	  
	  //pr_int(1,10,z_byte,3);  
	  
	  angle=(atan((y_acc*1.0)/(z_acc*1.0)));
     71c:	b8 01       	movw	r22, r16
     71e:	88 27       	eor	r24, r24
     720:	77 fd       	sbrc	r23, 7
     722:	80 95       	com	r24
     724:	98 2f       	mov	r25, r24
     726:	0e 94 39 07 	call	0xe72	; 0xe72 <__floatsisf>
     72a:	6b 01       	movw	r12, r22
     72c:	7c 01       	movw	r14, r24
     72e:	be 01       	movw	r22, r28
     730:	88 27       	eor	r24, r24
     732:	77 fd       	sbrc	r23, 7
     734:	80 95       	com	r24
     736:	98 2f       	mov	r25, r24
     738:	0e 94 39 07 	call	0xe72	; 0xe72 <__floatsisf>
     73c:	9b 01       	movw	r18, r22
     73e:	ac 01       	movw	r20, r24
     740:	c7 01       	movw	r24, r14
     742:	b6 01       	movw	r22, r12
     744:	0e 94 9e 06 	call	0xd3c	; 0xd3c <__divsf3>
     748:	0e 94 72 06 	call	0xce4	; 0xce4 <atan>
	  angle *= 180.0/3.14;
     74c:	23 ea       	ldi	r18, 0xA3	; 163
     74e:	3c e4       	ldi	r19, 0x4C	; 76
     750:	45 e6       	ldi	r20, 0x65	; 101
     752:	52 e4       	ldi	r21, 0x42	; 66
     754:	0e 94 19 08 	call	0x1032	; 0x1032 <__mulsf3>
	  //pr_int(1,1,angle,3);
	  
	return angle;
     758:	0e 94 06 07 	call	0xe0c	; 0xe0c <__fixsfsi>
}
     75c:	86 2f       	mov	r24, r22
     75e:	97 2f       	mov	r25, r23
     760:	df 91       	pop	r29
     762:	cf 91       	pop	r28
     764:	1f 91       	pop	r17
     766:	0f 91       	pop	r16
     768:	ff 90       	pop	r15
     76a:	ef 90       	pop	r14
     76c:	df 90       	pop	r13
     76e:	cf 90       	pop	r12
     770:	08 95       	ret

00000772 <Compute>:
double kp, ki, kd;
double outMax=255,outMin=-255;


void Compute()
{
     772:	4f 92       	push	r4
     774:	5f 92       	push	r5
     776:	6f 92       	push	r6
     778:	7f 92       	push	r7
     77a:	8f 92       	push	r8
     77c:	9f 92       	push	r9
     77e:	af 92       	push	r10
     780:	bf 92       	push	r11
     782:	cf 92       	push	r12
     784:	df 92       	push	r13
     786:	ef 92       	push	r14
     788:	ff 92       	push	r15
     78a:	0f 93       	push	r16
     78c:	1f 93       	push	r17
     78e:	cf 93       	push	r28
     790:	df 93       	push	r29
	/*How long since we last calculated*/
	double timeChange = (double)millis();
     792:	0e 94 ed 00 	call	0x1da	; 0x1da <millis>
     796:	9c 01       	movw	r18, r24
     798:	b9 01       	movw	r22, r18
     79a:	88 27       	eor	r24, r24
     79c:	77 fd       	sbrc	r23, 7
     79e:	80 95       	com	r24
     7a0:	98 2f       	mov	r25, r24
     7a2:	0e 94 39 07 	call	0xe72	; 0xe72 <__floatsisf>
     7a6:	76 2e       	mov	r7, r22
     7a8:	67 2e       	mov	r6, r23
     7aa:	58 2e       	mov	r5, r24
     7ac:	49 2e       	mov	r4, r25
	
	/*Compute all the working error variables*/
	double error = Input - Setpoint;
     7ae:	c0 90 3f 02 	lds	r12, 0x023F
     7b2:	d0 90 40 02 	lds	r13, 0x0240
     7b6:	e0 90 41 02 	lds	r14, 0x0241
     7ba:	f0 90 42 02 	lds	r15, 0x0242
	errSum += (error * timeChange);//+(lastErr*lastTime)+(lastErr2*lastTime2);
     7be:	c7 01       	movw	r24, r14
     7c0:	b6 01       	movw	r22, r12
     7c2:	07 2d       	mov	r16, r7
     7c4:	16 2d       	mov	r17, r6
     7c6:	25 2d       	mov	r18, r5
     7c8:	34 2d       	mov	r19, r4
     7ca:	a9 01       	movw	r20, r18
     7cc:	98 01       	movw	r18, r16
     7ce:	0e 94 19 08 	call	0x1032	; 0x1032 <__mulsf3>
     7d2:	20 91 18 02 	lds	r18, 0x0218
     7d6:	30 91 19 02 	lds	r19, 0x0219
     7da:	40 91 1a 02 	lds	r20, 0x021A
     7de:	50 91 1b 02 	lds	r21, 0x021B
     7e2:	0e 94 0e 06 	call	0xc1c	; 0xc1c <__addsf3>
     7e6:	06 2f       	mov	r16, r22
     7e8:	17 2f       	mov	r17, r23
     7ea:	d8 2f       	mov	r29, r24
     7ec:	c9 2f       	mov	r28, r25
     7ee:	86 2f       	mov	r24, r22
     7f0:	91 2f       	mov	r25, r17
     7f2:	ad 2f       	mov	r26, r29
     7f4:	bc 2f       	mov	r27, r28
     7f6:	80 93 18 02 	sts	0x0218, r24
     7fa:	90 93 19 02 	sts	0x0219, r25
     7fe:	a0 93 1a 02 	sts	0x021A, r26
     802:	b0 93 1b 02 	sts	0x021B, r27
	if (errSum >= 255)
     806:	bc 01       	movw	r22, r24
     808:	cd 01       	movw	r24, r26
     80a:	20 e0       	ldi	r18, 0x00	; 0
     80c:	30 e0       	ldi	r19, 0x00	; 0
     80e:	4f e7       	ldi	r20, 0x7F	; 127
     810:	53 e4       	ldi	r21, 0x43	; 67
     812:	0e 94 0e 08 	call	0x101c	; 0x101c <__gesf2>
     816:	88 23       	and	r24, r24
     818:	6c f0       	brlt	.+26     	; 0x834 <Compute+0xc2>
	{
		errSum = 255;
     81a:	80 e0       	ldi	r24, 0x00	; 0
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	af e7       	ldi	r26, 0x7F	; 127
     820:	b3 e4       	ldi	r27, 0x43	; 67
     822:	80 93 18 02 	sts	0x0218, r24
     826:	90 93 19 02 	sts	0x0219, r25
     82a:	a0 93 1a 02 	sts	0x021A, r26
     82e:	b0 93 1b 02 	sts	0x021B, r27
     832:	1a c0       	rjmp	.+52     	; 0x868 <Compute+0xf6>
	}
	else if (errSum <= -255)
     834:	80 2f       	mov	r24, r16
     836:	91 2f       	mov	r25, r17
     838:	ad 2f       	mov	r26, r29
     83a:	bc 2f       	mov	r27, r28
     83c:	bc 01       	movw	r22, r24
     83e:	cd 01       	movw	r24, r26
     840:	20 e0       	ldi	r18, 0x00	; 0
     842:	30 e0       	ldi	r19, 0x00	; 0
     844:	4f e7       	ldi	r20, 0x7F	; 127
     846:	53 ec       	ldi	r21, 0xC3	; 195
     848:	0e 94 9a 06 	call	0xd34	; 0xd34 <__cmpsf2>
     84c:	18 16       	cp	r1, r24
     84e:	64 f0       	brlt	.+24     	; 0x868 <Compute+0xf6>
	{
		errSum = -255;
     850:	80 e0       	ldi	r24, 0x00	; 0
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	af e7       	ldi	r26, 0x7F	; 127
     856:	b3 ec       	ldi	r27, 0xC3	; 195
     858:	80 93 18 02 	sts	0x0218, r24
     85c:	90 93 19 02 	sts	0x0219, r25
     860:	a0 93 1a 02 	sts	0x021A, r26
     864:	b0 93 1b 02 	sts	0x021B, r27
	}
	double dErr = (error - lastErr) / timeChange;
	
	/*Compute PID Output*/
	Output = kp * error + ki * errSum + kd * dErr;
     868:	c7 01       	movw	r24, r14
     86a:	b6 01       	movw	r22, r12
     86c:	20 91 47 02 	lds	r18, 0x0247
     870:	30 91 48 02 	lds	r19, 0x0248
     874:	40 91 49 02 	lds	r20, 0x0249
     878:	50 91 4a 02 	lds	r21, 0x024A
     87c:	0e 94 19 08 	call	0x1032	; 0x1032 <__mulsf3>
     880:	4b 01       	movw	r8, r22
     882:	5c 01       	movw	r10, r24
     884:	60 91 39 02 	lds	r22, 0x0239
     888:	70 91 3a 02 	lds	r23, 0x023A
     88c:	80 91 3b 02 	lds	r24, 0x023B
     890:	90 91 3c 02 	lds	r25, 0x023C
     894:	20 91 18 02 	lds	r18, 0x0218
     898:	30 91 19 02 	lds	r19, 0x0219
     89c:	40 91 1a 02 	lds	r20, 0x021A
     8a0:	50 91 1b 02 	lds	r21, 0x021B
     8a4:	0e 94 19 08 	call	0x1032	; 0x1032 <__mulsf3>
     8a8:	9b 01       	movw	r18, r22
     8aa:	ac 01       	movw	r20, r24
     8ac:	c5 01       	movw	r24, r10
     8ae:	b4 01       	movw	r22, r8
     8b0:	0e 94 0e 06 	call	0xc1c	; 0xc1c <__addsf3>
     8b4:	4b 01       	movw	r8, r22
     8b6:	5c 01       	movw	r10, r24
	}
	else if (errSum <= -255)
	{
		errSum = -255;
	}
	double dErr = (error - lastErr) / timeChange;
     8b8:	c7 01       	movw	r24, r14
     8ba:	b6 01       	movw	r22, r12
     8bc:	20 91 14 02 	lds	r18, 0x0214
     8c0:	30 91 15 02 	lds	r19, 0x0215
     8c4:	40 91 16 02 	lds	r20, 0x0216
     8c8:	50 91 17 02 	lds	r21, 0x0217
     8cc:	0e 94 0d 06 	call	0xc1a	; 0xc1a <__subsf3>
     8d0:	07 2d       	mov	r16, r7
     8d2:	16 2d       	mov	r17, r6
     8d4:	25 2d       	mov	r18, r5
     8d6:	34 2d       	mov	r19, r4
     8d8:	a9 01       	movw	r20, r18
     8da:	98 01       	movw	r18, r16
     8dc:	0e 94 9e 06 	call	0xd3c	; 0xd3c <__divsf3>
	
	/*Compute PID Output*/
	Output = kp * error + ki * errSum + kd * dErr;
     8e0:	20 91 28 02 	lds	r18, 0x0228
     8e4:	30 91 29 02 	lds	r19, 0x0229
     8e8:	40 91 2a 02 	lds	r20, 0x022A
     8ec:	50 91 2b 02 	lds	r21, 0x022B
     8f0:	0e 94 19 08 	call	0x1032	; 0x1032 <__mulsf3>
     8f4:	9b 01       	movw	r18, r22
     8f6:	ac 01       	movw	r20, r24
     8f8:	c5 01       	movw	r24, r10
     8fa:	b4 01       	movw	r22, r8
     8fc:	0e 94 0e 06 	call	0xc1c	; 0xc1c <__addsf3>
     900:	16 2f       	mov	r17, r22
     902:	d7 2f       	mov	r29, r23
     904:	c8 2f       	mov	r28, r24
     906:	09 2f       	mov	r16, r25
     908:	86 2f       	mov	r24, r22
     90a:	9d 2f       	mov	r25, r29
     90c:	ac 2f       	mov	r26, r28
     90e:	b0 2f       	mov	r27, r16
     910:	80 93 33 02 	sts	0x0233, r24
     914:	90 93 34 02 	sts	0x0234, r25
     918:	a0 93 35 02 	sts	0x0235, r26
     91c:	b0 93 36 02 	sts	0x0236, r27
	if (Output >= 255)
     920:	bc 01       	movw	r22, r24
     922:	cd 01       	movw	r24, r26
     924:	20 e0       	ldi	r18, 0x00	; 0
     926:	30 e0       	ldi	r19, 0x00	; 0
     928:	4f e7       	ldi	r20, 0x7F	; 127
     92a:	53 e4       	ldi	r21, 0x43	; 67
     92c:	0e 94 0e 08 	call	0x101c	; 0x101c <__gesf2>
     930:	88 23       	and	r24, r24
     932:	6c f0       	brlt	.+26     	; 0x94e <Compute+0x1dc>
	{
		Output = 255;
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	af e7       	ldi	r26, 0x7F	; 127
     93a:	b3 e4       	ldi	r27, 0x43	; 67
     93c:	80 93 33 02 	sts	0x0233, r24
     940:	90 93 34 02 	sts	0x0234, r25
     944:	a0 93 35 02 	sts	0x0235, r26
     948:	b0 93 36 02 	sts	0x0236, r27
     94c:	1a c0       	rjmp	.+52     	; 0x982 <Compute+0x210>
	}
	else if (Output <= -255)
     94e:	81 2f       	mov	r24, r17
     950:	9d 2f       	mov	r25, r29
     952:	ac 2f       	mov	r26, r28
     954:	b0 2f       	mov	r27, r16
     956:	bc 01       	movw	r22, r24
     958:	cd 01       	movw	r24, r26
     95a:	20 e0       	ldi	r18, 0x00	; 0
     95c:	30 e0       	ldi	r19, 0x00	; 0
     95e:	4f e7       	ldi	r20, 0x7F	; 127
     960:	53 ec       	ldi	r21, 0xC3	; 195
     962:	0e 94 9a 06 	call	0xd34	; 0xd34 <__cmpsf2>
     966:	18 16       	cp	r1, r24
     968:	64 f0       	brlt	.+24     	; 0x982 <Compute+0x210>
	{
		Output = -255;
     96a:	80 e0       	ldi	r24, 0x00	; 0
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	af e7       	ldi	r26, 0x7F	; 127
     970:	b3 ec       	ldi	r27, 0xC3	; 195
     972:	80 93 33 02 	sts	0x0233, r24
     976:	90 93 34 02 	sts	0x0234, r25
     97a:	a0 93 35 02 	sts	0x0235, r26
     97e:	b0 93 36 02 	sts	0x0236, r27
	}
	
	/*Remember some variables for next time*/
	lastErr2=lastErr;
     982:	80 91 14 02 	lds	r24, 0x0214
     986:	90 91 15 02 	lds	r25, 0x0215
     98a:	a0 91 16 02 	lds	r26, 0x0216
     98e:	b0 91 17 02 	lds	r27, 0x0217
     992:	80 93 10 02 	sts	0x0210, r24
     996:	90 93 11 02 	sts	0x0211, r25
     99a:	a0 93 12 02 	sts	0x0212, r26
     99e:	b0 93 13 02 	sts	0x0213, r27
	lastErr = error;
     9a2:	c0 92 14 02 	sts	0x0214, r12
     9a6:	d0 92 15 02 	sts	0x0215, r13
     9aa:	e0 92 16 02 	sts	0x0216, r14
     9ae:	f0 92 17 02 	sts	0x0217, r15
	
	lastTime2=lastTime;
     9b2:	80 91 24 02 	lds	r24, 0x0224
     9b6:	90 91 25 02 	lds	r25, 0x0225
     9ba:	a0 91 26 02 	lds	r26, 0x0226
     9be:	b0 91 27 02 	lds	r27, 0x0227
     9c2:	80 93 20 02 	sts	0x0220, r24
     9c6:	90 93 21 02 	sts	0x0221, r25
     9ca:	a0 93 22 02 	sts	0x0222, r26
     9ce:	b0 93 23 02 	sts	0x0223, r27
	lastTime = timeChange;
     9d2:	87 2d       	mov	r24, r7
     9d4:	96 2d       	mov	r25, r6
     9d6:	a5 2d       	mov	r26, r5
     9d8:	b4 2d       	mov	r27, r4
     9da:	80 93 24 02 	sts	0x0224, r24
     9de:	90 93 25 02 	sts	0x0225, r25
     9e2:	a0 93 26 02 	sts	0x0226, r26
     9e6:	b0 93 27 02 	sts	0x0227, r27
}
     9ea:	df 91       	pop	r29
     9ec:	cf 91       	pop	r28
     9ee:	1f 91       	pop	r17
     9f0:	0f 91       	pop	r16
     9f2:	ff 90       	pop	r15
     9f4:	ef 90       	pop	r14
     9f6:	df 90       	pop	r13
     9f8:	cf 90       	pop	r12
     9fa:	bf 90       	pop	r11
     9fc:	af 90       	pop	r10
     9fe:	9f 90       	pop	r9
     a00:	8f 90       	pop	r8
     a02:	7f 90       	pop	r7
     a04:	6f 90       	pop	r6
     a06:	5f 90       	pop	r5
     a08:	4f 90       	pop	r4
     a0a:	08 95       	ret

00000a0c <motion_pin_config>:

void motion_pin_config (void)
{
	DDRL = DDRL | 0xE4;    //set direction of the PORTL2.5,6,7 pins as output
     a0c:	aa e0       	ldi	r26, 0x0A	; 10
     a0e:	b1 e0       	ldi	r27, 0x01	; 1
     a10:	8c 91       	ld	r24, X
     a12:	84 6e       	ori	r24, 0xE4	; 228
     a14:	8c 93       	st	X, r24
	PORTL = PORTL & 0x18;  //set initial value of the PORTL2.5,6,7 pins to logic 0
     a16:	eb e0       	ldi	r30, 0x0B	; 11
     a18:	f1 e0       	ldi	r31, 0x01	; 1
     a1a:	80 81       	ld	r24, Z
     a1c:	88 71       	andi	r24, 0x18	; 24
     a1e:	80 83       	st	Z, r24
	DDRL = DDRL | 0x18;    //Setting PL3 and PL4 pins as output for PWM generation
     a20:	8c 91       	ld	r24, X
     a22:	88 61       	ori	r24, 0x18	; 24
     a24:	8c 93       	st	X, r24
	PORTL = PORTL | 0x18;  //PL3 and PL4 pins are for velocity control using PWM
     a26:	80 81       	ld	r24, Z
     a28:	88 61       	ori	r24, 0x18	; 24
     a2a:	80 83       	st	Z, r24
}
     a2c:	08 95       	ret

00000a2e <port_init>:

//Function to initialize ports
void port_init()
{
	motion_pin_config();
     a2e:	0e 94 06 05 	call	0xa0c	; 0xa0c <motion_pin_config>
}
     a32:	08 95       	ret

00000a34 <timer5_init>:
// TIMER5 initialize - prescale:1024
// WGM: 5) PWM 8bit fast, TOP=0x00FF
// timer5 value: 56.250Hz
void timer5_init(void)
{
	TCCR5B = 0x00; //stop
     a34:	e1 e2       	ldi	r30, 0x21	; 33
     a36:	f1 e0       	ldi	r31, 0x01	; 1
     a38:	10 82       	st	Z, r1
	TCNT5H = 0xFF; //setup
     a3a:	8f ef       	ldi	r24, 0xFF	; 255
     a3c:	80 93 25 01 	sts	0x0125, r24
	TCNT5L = 0x01;
     a40:	91 e0       	ldi	r25, 0x01	; 1
     a42:	90 93 24 01 	sts	0x0124, r25
	OCR5AH = 0x00;
     a46:	10 92 29 01 	sts	0x0129, r1
	OCR5AL = 0xFF;
     a4a:	80 93 28 01 	sts	0x0128, r24
	OCR5BH = 0x00;
     a4e:	10 92 2b 01 	sts	0x012B, r1
	OCR5BL = 0xFF;
     a52:	80 93 2a 01 	sts	0x012A, r24
	TCCR5A = 0xA1;
     a56:	81 ea       	ldi	r24, 0xA1	; 161
     a58:	80 93 20 01 	sts	0x0120, r24
	TCCR5C = 0x00;
     a5c:	10 92 22 01 	sts	0x0122, r1
	TCCR5B = 0x0D; //start Timer
     a60:	8d e0       	ldi	r24, 0x0D	; 13
     a62:	80 83       	st	Z, r24
}
     a64:	08 95       	ret

00000a66 <set_PWM_value>:

// Function for robot velocity control
void set_PWM_value(unsigned char value) 	//set 8 bit PWM value
{
	OCR5AH = 0x00;
     a66:	10 92 29 01 	sts	0x0129, r1
	OCR5AL = value;
     a6a:	80 93 28 01 	sts	0x0128, r24
	OCR5BH = 0x00;
     a6e:	10 92 2b 01 	sts	0x012B, r1
	OCR5BL = value+4;
     a72:	8c 5f       	subi	r24, 0xFC	; 252
     a74:	80 93 2a 01 	sts	0x012A, r24
}
     a78:	08 95       	ret

00000a7a <motion_set>:
//Function used for setting motor's direction
void motion_set (unsigned char Direction)
{
	unsigned char PortLRestore = 0;

	PortLRestore = PORTL; 			// reading the PORTL's original status
     a7a:	eb e0       	ldi	r30, 0x0B	; 11
     a7c:	f1 e0       	ldi	r31, 0x01	; 1
     a7e:	90 81       	ld	r25, Z
	PortLRestore &= 0x18; 			// setting lower direction nibbel to 0
     a80:	98 71       	andi	r25, 0x18	; 24
	PortLRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTL status
     a82:	89 2b       	or	r24, r25
	PORTL = PortLRestore; 			// setting the command to the port
     a84:	80 83       	st	Z, r24
}
     a86:	08 95       	ret

00000a88 <forward>:

void forward (void) 		//both inputs forward
{
	motion_set(0xA0);
     a88:	80 ea       	ldi	r24, 0xA0	; 160
     a8a:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     a8e:	08 95       	ret

00000a90 <back>:

void back (void) 			//both inputs backward
{
	motion_set(0x44);
     a90:	84 e4       	ldi	r24, 0x44	; 68
     a92:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     a96:	08 95       	ret

00000a98 <left>:

void left (void) 			//input12 backward, input34 forward
{
	motion_set(0x84);
     a98:	84 e8       	ldi	r24, 0x84	; 132
     a9a:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     a9e:	08 95       	ret

00000aa0 <right>:

void right (void) 			//input34 backward, input12 forward
{
	motion_set(0x60);
     aa0:	80 e6       	ldi	r24, 0x60	; 96
     aa2:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     aa6:	08 95       	ret

00000aa8 <soft_left>:

void soft_left (void) 		//input12 stationary, input34 forward
{
	motion_set(0x80);
     aa8:	80 e8       	ldi	r24, 0x80	; 128
     aaa:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     aae:	08 95       	ret

00000ab0 <soft_right>:

void soft_right (void)      //input12 forward, input34 stationary
{
	motion_set(0x20);
     ab0:	80 e2       	ldi	r24, 0x20	; 32
     ab2:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     ab6:	08 95       	ret

00000ab8 <soft_left_2>:

void soft_left_2 (void)     //input12 backward, input34 stationary
{
	motion_set(0x40);
     ab8:	80 e4       	ldi	r24, 0x40	; 64
     aba:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     abe:	08 95       	ret

00000ac0 <soft_right_2>:

void soft_right_2 (void)    //input12 stationary, input34 backward
{
	motion_set(0x04);
     ac0:	84 e0       	ldi	r24, 0x04	; 4
     ac2:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     ac6:	08 95       	ret

00000ac8 <stop>:

void stop (void)            // both input stationary
{
	motion_set(0x00);
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	0e 94 3d 05 	call	0xa7a	; 0xa7a <motion_set>
}
     ace:	08 95       	ret

00000ad0 <init_devices1>:

void init_devices1 (void)
{
	cli(); //Clears the global interrupts
     ad0:	f8 94       	cli
	
	lcd_port_config();  // configure the LCD port
     ad2:	0e 94 77 02 	call	0x4ee	; 0x4ee <lcd_port_config>
	lcd_set_4bit();
     ad6:	0e 94 11 01 	call	0x222	; 0x222 <lcd_set_4bit>
	lcd_init();
     ada:	0e 94 79 01 	call	0x2f2	; 0x2f2 <lcd_init>
	port_init();
     ade:	0e 94 17 05 	call	0xa2e	; 0xa2e <port_init>
	timer5_init();
     ae2:	0e 94 1a 05 	call	0xa34	; 0xa34 <timer5_init>
	sei(); //Enables the global interrupts
     ae6:	78 94       	sei
}
     ae8:	08 95       	ret

00000aea <SetTunings>:


void SetTunings(double Kp, double Ki, double Kd)
{
     aea:	8f 92       	push	r8
     aec:	9f 92       	push	r9
     aee:	af 92       	push	r10
     af0:	bf 92       	push	r11
     af2:	ef 92       	push	r14
     af4:	ff 92       	push	r15
     af6:	0f 93       	push	r16
     af8:	1f 93       	push	r17
     afa:	4b 01       	movw	r8, r22
     afc:	5c 01       	movw	r10, r24
     afe:	da 01       	movw	r26, r20
     b00:	c9 01       	movw	r24, r18
	kp = Kp;
     b02:	80 92 47 02 	sts	0x0247, r8
     b06:	90 92 48 02 	sts	0x0248, r9
     b0a:	a0 92 49 02 	sts	0x0249, r10
     b0e:	b0 92 4a 02 	sts	0x024A, r11
	ki = Ki;
     b12:	80 93 39 02 	sts	0x0239, r24
     b16:	90 93 3a 02 	sts	0x023A, r25
     b1a:	a0 93 3b 02 	sts	0x023B, r26
     b1e:	b0 93 3c 02 	sts	0x023C, r27
	kd = Kd;
     b22:	e0 92 28 02 	sts	0x0228, r14
     b26:	f0 92 29 02 	sts	0x0229, r15
     b2a:	00 93 2a 02 	sts	0x022A, r16
     b2e:	10 93 2b 02 	sts	0x022B, r17
}
     b32:	1f 91       	pop	r17
     b34:	0f 91       	pop	r16
     b36:	ff 90       	pop	r15
     b38:	ef 90       	pop	r14
     b3a:	bf 90       	pop	r11
     b3c:	af 90       	pop	r10
     b3e:	9f 90       	pop	r9
     b40:	8f 90       	pop	r8
     b42:	08 95       	ret

00000b44 <main>:

int main(void)
{
	int acc_Angle;
	unsigned char pwm_value = 0;   // variable for velocity control
	init_adxl();
     b44:	0e 94 53 03 	call	0x6a6	; 0x6a6 <init_adxl>
	init_devices1();
     b48:	0e 94 68 05 	call	0xad0	; 0xad0 <init_devices1>
	start_timer4();
     b4c:	0e 94 e5 00 	call	0x1ca	; 0x1ca <start_timer4>
	
	SetTunings(7,0,0);
     b50:	60 e0       	ldi	r22, 0x00	; 0
     b52:	70 e0       	ldi	r23, 0x00	; 0
     b54:	80 ee       	ldi	r24, 0xE0	; 224
     b56:	90 e4       	ldi	r25, 0x40	; 64
     b58:	20 e0       	ldi	r18, 0x00	; 0
     b5a:	30 e0       	ldi	r19, 0x00	; 0
     b5c:	a9 01       	movw	r20, r18
     b5e:	79 01       	movw	r14, r18
     b60:	8a 01       	movw	r16, r20
     b62:	0e 94 75 05 	call	0xaea	; 0xaea <SetTunings>
	while(1)
	{    
		
		acc_Angle=acc_angle();
     b66:	0e 94 5e 03 	call	0x6bc	; 0x6bc <acc_angle>
     b6a:	ec 01       	movw	r28, r24
		Input=(double)acc_Angle;
     b6c:	be 01       	movw	r22, r28
     b6e:	88 27       	eor	r24, r24
     b70:	77 fd       	sbrc	r23, 7
     b72:	80 95       	com	r24
     b74:	98 2f       	mov	r25, r24
     b76:	0e 94 39 07 	call	0xe72	; 0xe72 <__floatsisf>
     b7a:	dc 01       	movw	r26, r24
     b7c:	cb 01       	movw	r24, r22
     b7e:	80 93 3f 02 	sts	0x023F, r24
     b82:	90 93 40 02 	sts	0x0240, r25
     b86:	a0 93 41 02 	sts	0x0241, r26
     b8a:	b0 93 42 02 	sts	0x0242, r27
		//stop();
		//_delay_ms(10);
		Compute();
     b8e:	0e 94 b9 03 	call	0x772	; 0x772 <Compute>
		if (Output>0)
     b92:	c0 90 33 02 	lds	r12, 0x0233
     b96:	d0 90 34 02 	lds	r13, 0x0234
     b9a:	e0 90 35 02 	lds	r14, 0x0235
     b9e:	f0 90 36 02 	lds	r15, 0x0236
     ba2:	c7 01       	movw	r24, r14
     ba4:	b6 01       	movw	r22, r12
     ba6:	20 e0       	ldi	r18, 0x00	; 0
     ba8:	30 e0       	ldi	r19, 0x00	; 0
     baa:	a9 01       	movw	r20, r18
     bac:	0e 94 0e 08 	call	0x101c	; 0x101c <__gesf2>
     bb0:	18 16       	cp	r1, r24
     bb2:	54 f4       	brge	.+20     	; 0xbc8 <main+0x84>
		{
			set_PWM_value(Output);
     bb4:	c7 01       	movw	r24, r14
     bb6:	b6 01       	movw	r22, r12
     bb8:	0e 94 0b 07 	call	0xe16	; 0xe16 <__fixunssfsi>
     bbc:	86 2f       	mov	r24, r22
     bbe:	0e 94 33 05 	call	0xa66	; 0xa66 <set_PWM_value>
			forward();
     bc2:	0e 94 44 05 	call	0xa88	; 0xa88 <forward>
     bc6:	0a c0       	rjmp	.+20     	; 0xbdc <main+0x98>
		}
		else
		{
			set_PWM_value(-Output);
     bc8:	c7 01       	movw	r24, r14
     bca:	b6 01       	movw	r22, r12
     bcc:	90 58       	subi	r25, 0x80	; 128
     bce:	0e 94 0b 07 	call	0xe16	; 0xe16 <__fixunssfsi>
     bd2:	86 2f       	mov	r24, r22
     bd4:	0e 94 33 05 	call	0xa66	; 0xa66 <set_PWM_value>
			back();
     bd8:	0e 94 48 05 	call	0xa90	; 0xa90 <back>
		}
		
		pr_int(2,1,acc_Angle,3);
     bdc:	82 e0       	ldi	r24, 0x02	; 2
     bde:	90 e0       	ldi	r25, 0x00	; 0
     be0:	61 e0       	ldi	r22, 0x01	; 1
     be2:	70 e0       	ldi	r23, 0x00	; 0
     be4:	ae 01       	movw	r20, r28
     be6:	23 e0       	ldi	r18, 0x03	; 3
     be8:	30 e0       	ldi	r19, 0x00	; 0
     bea:	0e 94 1e 03 	call	0x63c	; 0x63c <pr_int>
		pr_int(1,1,Output,5);
     bee:	60 91 33 02 	lds	r22, 0x0233
     bf2:	70 91 34 02 	lds	r23, 0x0234
     bf6:	80 91 35 02 	lds	r24, 0x0235
     bfa:	90 91 36 02 	lds	r25, 0x0236
     bfe:	0e 94 06 07 	call	0xe0c	; 0xe0c <__fixsfsi>
     c02:	8b 01       	movw	r16, r22
     c04:	9c 01       	movw	r18, r24
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	61 e0       	ldi	r22, 0x01	; 1
     c0c:	70 e0       	ldi	r23, 0x00	; 0
     c0e:	a8 01       	movw	r20, r16
     c10:	25 e0       	ldi	r18, 0x05	; 5
     c12:	30 e0       	ldi	r19, 0x00	; 0
     c14:	0e 94 1e 03 	call	0x63c	; 0x63c <pr_int>
		
		
	}
     c18:	a6 cf       	rjmp	.-180    	; 0xb66 <main+0x22>

00000c1a <__subsf3>:
     c1a:	50 58       	subi	r21, 0x80	; 128

00000c1c <__addsf3>:
     c1c:	bb 27       	eor	r27, r27
     c1e:	aa 27       	eor	r26, r26
     c20:	0e d0       	rcall	.+28     	; 0xc3e <__addsf3x>
     c22:	c2 c1       	rjmp	.+900    	; 0xfa8 <__fp_round>
     c24:	b3 d1       	rcall	.+870    	; 0xf8c <__fp_pscA>
     c26:	30 f0       	brcs	.+12     	; 0xc34 <__addsf3+0x18>
     c28:	b8 d1       	rcall	.+880    	; 0xf9a <__fp_pscB>
     c2a:	20 f0       	brcs	.+8      	; 0xc34 <__addsf3+0x18>
     c2c:	31 f4       	brne	.+12     	; 0xc3a <__addsf3+0x1e>
     c2e:	9f 3f       	cpi	r25, 0xFF	; 255
     c30:	11 f4       	brne	.+4      	; 0xc36 <__addsf3+0x1a>
     c32:	1e f4       	brtc	.+6      	; 0xc3a <__addsf3+0x1e>
     c34:	83 c1       	rjmp	.+774    	; 0xf3c <__fp_nan>
     c36:	0e f4       	brtc	.+2      	; 0xc3a <__addsf3+0x1e>
     c38:	e0 95       	com	r30
     c3a:	e7 fb       	bst	r30, 7
     c3c:	79 c1       	rjmp	.+754    	; 0xf30 <__fp_inf>

00000c3e <__addsf3x>:
     c3e:	e9 2f       	mov	r30, r25
     c40:	c4 d1       	rcall	.+904    	; 0xfca <__fp_split3>
     c42:	80 f3       	brcs	.-32     	; 0xc24 <__addsf3+0x8>
     c44:	ba 17       	cp	r27, r26
     c46:	62 07       	cpc	r22, r18
     c48:	73 07       	cpc	r23, r19
     c4a:	84 07       	cpc	r24, r20
     c4c:	95 07       	cpc	r25, r21
     c4e:	18 f0       	brcs	.+6      	; 0xc56 <__addsf3x+0x18>
     c50:	71 f4       	brne	.+28     	; 0xc6e <__addsf3x+0x30>
     c52:	9e f5       	brtc	.+102    	; 0xcba <__addsf3x+0x7c>
     c54:	dc c1       	rjmp	.+952    	; 0x100e <__fp_zero>
     c56:	0e f4       	brtc	.+2      	; 0xc5a <__addsf3x+0x1c>
     c58:	e0 95       	com	r30
     c5a:	0b 2e       	mov	r0, r27
     c5c:	ba 2f       	mov	r27, r26
     c5e:	a0 2d       	mov	r26, r0
     c60:	0b 01       	movw	r0, r22
     c62:	b9 01       	movw	r22, r18
     c64:	90 01       	movw	r18, r0
     c66:	0c 01       	movw	r0, r24
     c68:	ca 01       	movw	r24, r20
     c6a:	a0 01       	movw	r20, r0
     c6c:	11 24       	eor	r1, r1
     c6e:	ff 27       	eor	r31, r31
     c70:	59 1b       	sub	r21, r25
     c72:	99 f0       	breq	.+38     	; 0xc9a <__addsf3x+0x5c>
     c74:	59 3f       	cpi	r21, 0xF9	; 249
     c76:	50 f4       	brcc	.+20     	; 0xc8c <__addsf3x+0x4e>
     c78:	50 3e       	cpi	r21, 0xE0	; 224
     c7a:	68 f1       	brcs	.+90     	; 0xcd6 <__addsf3x+0x98>
     c7c:	1a 16       	cp	r1, r26
     c7e:	f0 40       	sbci	r31, 0x00	; 0
     c80:	a2 2f       	mov	r26, r18
     c82:	23 2f       	mov	r18, r19
     c84:	34 2f       	mov	r19, r20
     c86:	44 27       	eor	r20, r20
     c88:	58 5f       	subi	r21, 0xF8	; 248
     c8a:	f3 cf       	rjmp	.-26     	; 0xc72 <__addsf3x+0x34>
     c8c:	46 95       	lsr	r20
     c8e:	37 95       	ror	r19
     c90:	27 95       	ror	r18
     c92:	a7 95       	ror	r26
     c94:	f0 40       	sbci	r31, 0x00	; 0
     c96:	53 95       	inc	r21
     c98:	c9 f7       	brne	.-14     	; 0xc8c <__addsf3x+0x4e>
     c9a:	7e f4       	brtc	.+30     	; 0xcba <__addsf3x+0x7c>
     c9c:	1f 16       	cp	r1, r31
     c9e:	ba 0b       	sbc	r27, r26
     ca0:	62 0b       	sbc	r22, r18
     ca2:	73 0b       	sbc	r23, r19
     ca4:	84 0b       	sbc	r24, r20
     ca6:	ba f0       	brmi	.+46     	; 0xcd6 <__addsf3x+0x98>
     ca8:	91 50       	subi	r25, 0x01	; 1
     caa:	a1 f0       	breq	.+40     	; 0xcd4 <__addsf3x+0x96>
     cac:	ff 0f       	add	r31, r31
     cae:	bb 1f       	adc	r27, r27
     cb0:	66 1f       	adc	r22, r22
     cb2:	77 1f       	adc	r23, r23
     cb4:	88 1f       	adc	r24, r24
     cb6:	c2 f7       	brpl	.-16     	; 0xca8 <__addsf3x+0x6a>
     cb8:	0e c0       	rjmp	.+28     	; 0xcd6 <__addsf3x+0x98>
     cba:	ba 0f       	add	r27, r26
     cbc:	62 1f       	adc	r22, r18
     cbe:	73 1f       	adc	r23, r19
     cc0:	84 1f       	adc	r24, r20
     cc2:	48 f4       	brcc	.+18     	; 0xcd6 <__addsf3x+0x98>
     cc4:	87 95       	ror	r24
     cc6:	77 95       	ror	r23
     cc8:	67 95       	ror	r22
     cca:	b7 95       	ror	r27
     ccc:	f7 95       	ror	r31
     cce:	9e 3f       	cpi	r25, 0xFE	; 254
     cd0:	08 f0       	brcs	.+2      	; 0xcd4 <__addsf3x+0x96>
     cd2:	b3 cf       	rjmp	.-154    	; 0xc3a <__addsf3+0x1e>
     cd4:	93 95       	inc	r25
     cd6:	88 0f       	add	r24, r24
     cd8:	08 f0       	brcs	.+2      	; 0xcdc <__addsf3x+0x9e>
     cda:	99 27       	eor	r25, r25
     cdc:	ee 0f       	add	r30, r30
     cde:	97 95       	ror	r25
     ce0:	87 95       	ror	r24
     ce2:	08 95       	ret

00000ce4 <atan>:
     ce4:	df 93       	push	r29
     ce6:	dd 27       	eor	r29, r29
     ce8:	b9 2f       	mov	r27, r25
     cea:	bf 77       	andi	r27, 0x7F	; 127
     cec:	40 e8       	ldi	r20, 0x80	; 128
     cee:	5f e3       	ldi	r21, 0x3F	; 63
     cf0:	16 16       	cp	r1, r22
     cf2:	17 06       	cpc	r1, r23
     cf4:	48 07       	cpc	r20, r24
     cf6:	5b 07       	cpc	r21, r27
     cf8:	10 f4       	brcc	.+4      	; 0xcfe <atan+0x1a>
     cfa:	d9 2f       	mov	r29, r25
     cfc:	93 d1       	rcall	.+806    	; 0x1024 <inverse>
     cfe:	9f 93       	push	r25
     d00:	8f 93       	push	r24
     d02:	7f 93       	push	r23
     d04:	6f 93       	push	r22
     d06:	f8 d1       	rcall	.+1008   	; 0x10f8 <square>
     d08:	e4 ee       	ldi	r30, 0xE4	; 228
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	1a d1       	rcall	.+564    	; 0xf42 <__fp_powser>
     d0e:	4c d1       	rcall	.+664    	; 0xfa8 <__fp_round>
     d10:	2f 91       	pop	r18
     d12:	3f 91       	pop	r19
     d14:	4f 91       	pop	r20
     d16:	5f 91       	pop	r21
     d18:	98 d1       	rcall	.+816    	; 0x104a <__mulsf3x>
     d1a:	dd 23       	and	r29, r29
     d1c:	49 f0       	breq	.+18     	; 0xd30 <atan+0x4c>
     d1e:	90 58       	subi	r25, 0x80	; 128
     d20:	a2 ea       	ldi	r26, 0xA2	; 162
     d22:	2a ed       	ldi	r18, 0xDA	; 218
     d24:	3f e0       	ldi	r19, 0x0F	; 15
     d26:	49 ec       	ldi	r20, 0xC9	; 201
     d28:	5f e3       	ldi	r21, 0x3F	; 63
     d2a:	d0 78       	andi	r29, 0x80	; 128
     d2c:	5d 27       	eor	r21, r29
     d2e:	87 df       	rcall	.-242    	; 0xc3e <__addsf3x>
     d30:	df 91       	pop	r29
     d32:	3a c1       	rjmp	.+628    	; 0xfa8 <__fp_round>

00000d34 <__cmpsf2>:
     d34:	d9 d0       	rcall	.+434    	; 0xee8 <__fp_cmp>
     d36:	08 f4       	brcc	.+2      	; 0xd3a <__cmpsf2+0x6>
     d38:	81 e0       	ldi	r24, 0x01	; 1
     d3a:	08 95       	ret

00000d3c <__divsf3>:
     d3c:	0c d0       	rcall	.+24     	; 0xd56 <__divsf3x>
     d3e:	34 c1       	rjmp	.+616    	; 0xfa8 <__fp_round>
     d40:	2c d1       	rcall	.+600    	; 0xf9a <__fp_pscB>
     d42:	40 f0       	brcs	.+16     	; 0xd54 <__divsf3+0x18>
     d44:	23 d1       	rcall	.+582    	; 0xf8c <__fp_pscA>
     d46:	30 f0       	brcs	.+12     	; 0xd54 <__divsf3+0x18>
     d48:	21 f4       	brne	.+8      	; 0xd52 <__divsf3+0x16>
     d4a:	5f 3f       	cpi	r21, 0xFF	; 255
     d4c:	19 f0       	breq	.+6      	; 0xd54 <__divsf3+0x18>
     d4e:	f0 c0       	rjmp	.+480    	; 0xf30 <__fp_inf>
     d50:	51 11       	cpse	r21, r1
     d52:	5e c1       	rjmp	.+700    	; 0x1010 <__fp_szero>
     d54:	f3 c0       	rjmp	.+486    	; 0xf3c <__fp_nan>

00000d56 <__divsf3x>:
     d56:	39 d1       	rcall	.+626    	; 0xfca <__fp_split3>
     d58:	98 f3       	brcs	.-26     	; 0xd40 <__divsf3+0x4>

00000d5a <__divsf3_pse>:
     d5a:	99 23       	and	r25, r25
     d5c:	c9 f3       	breq	.-14     	; 0xd50 <__divsf3+0x14>
     d5e:	55 23       	and	r21, r21
     d60:	b1 f3       	breq	.-20     	; 0xd4e <__divsf3+0x12>
     d62:	95 1b       	sub	r25, r21
     d64:	55 0b       	sbc	r21, r21
     d66:	bb 27       	eor	r27, r27
     d68:	aa 27       	eor	r26, r26
     d6a:	62 17       	cp	r22, r18
     d6c:	73 07       	cpc	r23, r19
     d6e:	84 07       	cpc	r24, r20
     d70:	38 f0       	brcs	.+14     	; 0xd80 <__divsf3_pse+0x26>
     d72:	9f 5f       	subi	r25, 0xFF	; 255
     d74:	5f 4f       	sbci	r21, 0xFF	; 255
     d76:	22 0f       	add	r18, r18
     d78:	33 1f       	adc	r19, r19
     d7a:	44 1f       	adc	r20, r20
     d7c:	aa 1f       	adc	r26, r26
     d7e:	a9 f3       	breq	.-22     	; 0xd6a <__divsf3_pse+0x10>
     d80:	33 d0       	rcall	.+102    	; 0xde8 <__divsf3_pse+0x8e>
     d82:	0e 2e       	mov	r0, r30
     d84:	3a f0       	brmi	.+14     	; 0xd94 <__divsf3_pse+0x3a>
     d86:	e0 e8       	ldi	r30, 0x80	; 128
     d88:	30 d0       	rcall	.+96     	; 0xdea <__divsf3_pse+0x90>
     d8a:	91 50       	subi	r25, 0x01	; 1
     d8c:	50 40       	sbci	r21, 0x00	; 0
     d8e:	e6 95       	lsr	r30
     d90:	00 1c       	adc	r0, r0
     d92:	ca f7       	brpl	.-14     	; 0xd86 <__divsf3_pse+0x2c>
     d94:	29 d0       	rcall	.+82     	; 0xde8 <__divsf3_pse+0x8e>
     d96:	fe 2f       	mov	r31, r30
     d98:	27 d0       	rcall	.+78     	; 0xde8 <__divsf3_pse+0x8e>
     d9a:	66 0f       	add	r22, r22
     d9c:	77 1f       	adc	r23, r23
     d9e:	88 1f       	adc	r24, r24
     da0:	bb 1f       	adc	r27, r27
     da2:	26 17       	cp	r18, r22
     da4:	37 07       	cpc	r19, r23
     da6:	48 07       	cpc	r20, r24
     da8:	ab 07       	cpc	r26, r27
     daa:	b0 e8       	ldi	r27, 0x80	; 128
     dac:	09 f0       	breq	.+2      	; 0xdb0 <__divsf3_pse+0x56>
     dae:	bb 0b       	sbc	r27, r27
     db0:	80 2d       	mov	r24, r0
     db2:	bf 01       	movw	r22, r30
     db4:	ff 27       	eor	r31, r31
     db6:	93 58       	subi	r25, 0x83	; 131
     db8:	5f 4f       	sbci	r21, 0xFF	; 255
     dba:	2a f0       	brmi	.+10     	; 0xdc6 <__divsf3_pse+0x6c>
     dbc:	9e 3f       	cpi	r25, 0xFE	; 254
     dbe:	51 05       	cpc	r21, r1
     dc0:	68 f0       	brcs	.+26     	; 0xddc <__divsf3_pse+0x82>
     dc2:	b6 c0       	rjmp	.+364    	; 0xf30 <__fp_inf>
     dc4:	25 c1       	rjmp	.+586    	; 0x1010 <__fp_szero>
     dc6:	5f 3f       	cpi	r21, 0xFF	; 255
     dc8:	ec f3       	brlt	.-6      	; 0xdc4 <__divsf3_pse+0x6a>
     dca:	98 3e       	cpi	r25, 0xE8	; 232
     dcc:	dc f3       	brlt	.-10     	; 0xdc4 <__divsf3_pse+0x6a>
     dce:	86 95       	lsr	r24
     dd0:	77 95       	ror	r23
     dd2:	67 95       	ror	r22
     dd4:	b7 95       	ror	r27
     dd6:	f7 95       	ror	r31
     dd8:	9f 5f       	subi	r25, 0xFF	; 255
     dda:	c9 f7       	brne	.-14     	; 0xdce <__divsf3_pse+0x74>
     ddc:	88 0f       	add	r24, r24
     dde:	91 1d       	adc	r25, r1
     de0:	96 95       	lsr	r25
     de2:	87 95       	ror	r24
     de4:	97 f9       	bld	r25, 7
     de6:	08 95       	ret
     de8:	e1 e0       	ldi	r30, 0x01	; 1
     dea:	66 0f       	add	r22, r22
     dec:	77 1f       	adc	r23, r23
     dee:	88 1f       	adc	r24, r24
     df0:	bb 1f       	adc	r27, r27
     df2:	62 17       	cp	r22, r18
     df4:	73 07       	cpc	r23, r19
     df6:	84 07       	cpc	r24, r20
     df8:	ba 07       	cpc	r27, r26
     dfa:	20 f0       	brcs	.+8      	; 0xe04 <__divsf3_pse+0xaa>
     dfc:	62 1b       	sub	r22, r18
     dfe:	73 0b       	sbc	r23, r19
     e00:	84 0b       	sbc	r24, r20
     e02:	ba 0b       	sbc	r27, r26
     e04:	ee 1f       	adc	r30, r30
     e06:	88 f7       	brcc	.-30     	; 0xdea <__divsf3_pse+0x90>
     e08:	e0 95       	com	r30
     e0a:	08 95       	ret

00000e0c <__fixsfsi>:
     e0c:	04 d0       	rcall	.+8      	; 0xe16 <__fixunssfsi>
     e0e:	68 94       	set
     e10:	b1 11       	cpse	r27, r1
     e12:	fe c0       	rjmp	.+508    	; 0x1010 <__fp_szero>
     e14:	08 95       	ret

00000e16 <__fixunssfsi>:
     e16:	e1 d0       	rcall	.+450    	; 0xfda <__fp_splitA>
     e18:	88 f0       	brcs	.+34     	; 0xe3c <__fixunssfsi+0x26>
     e1a:	9f 57       	subi	r25, 0x7F	; 127
     e1c:	90 f0       	brcs	.+36     	; 0xe42 <__fixunssfsi+0x2c>
     e1e:	b9 2f       	mov	r27, r25
     e20:	99 27       	eor	r25, r25
     e22:	b7 51       	subi	r27, 0x17	; 23
     e24:	a0 f0       	brcs	.+40     	; 0xe4e <__fixunssfsi+0x38>
     e26:	d1 f0       	breq	.+52     	; 0xe5c <__fixunssfsi+0x46>
     e28:	66 0f       	add	r22, r22
     e2a:	77 1f       	adc	r23, r23
     e2c:	88 1f       	adc	r24, r24
     e2e:	99 1f       	adc	r25, r25
     e30:	1a f0       	brmi	.+6      	; 0xe38 <__fixunssfsi+0x22>
     e32:	ba 95       	dec	r27
     e34:	c9 f7       	brne	.-14     	; 0xe28 <__fixunssfsi+0x12>
     e36:	12 c0       	rjmp	.+36     	; 0xe5c <__fixunssfsi+0x46>
     e38:	b1 30       	cpi	r27, 0x01	; 1
     e3a:	81 f0       	breq	.+32     	; 0xe5c <__fixunssfsi+0x46>
     e3c:	e8 d0       	rcall	.+464    	; 0x100e <__fp_zero>
     e3e:	b1 e0       	ldi	r27, 0x01	; 1
     e40:	08 95       	ret
     e42:	e5 c0       	rjmp	.+458    	; 0x100e <__fp_zero>
     e44:	67 2f       	mov	r22, r23
     e46:	78 2f       	mov	r23, r24
     e48:	88 27       	eor	r24, r24
     e4a:	b8 5f       	subi	r27, 0xF8	; 248
     e4c:	39 f0       	breq	.+14     	; 0xe5c <__fixunssfsi+0x46>
     e4e:	b9 3f       	cpi	r27, 0xF9	; 249
     e50:	cc f3       	brlt	.-14     	; 0xe44 <__fixunssfsi+0x2e>
     e52:	86 95       	lsr	r24
     e54:	77 95       	ror	r23
     e56:	67 95       	ror	r22
     e58:	b3 95       	inc	r27
     e5a:	d9 f7       	brne	.-10     	; 0xe52 <__fixunssfsi+0x3c>
     e5c:	3e f4       	brtc	.+14     	; 0xe6c <__fixunssfsi+0x56>
     e5e:	90 95       	com	r25
     e60:	80 95       	com	r24
     e62:	70 95       	com	r23
     e64:	61 95       	neg	r22
     e66:	7f 4f       	sbci	r23, 0xFF	; 255
     e68:	8f 4f       	sbci	r24, 0xFF	; 255
     e6a:	9f 4f       	sbci	r25, 0xFF	; 255
     e6c:	08 95       	ret

00000e6e <__floatunsisf>:
     e6e:	e8 94       	clt
     e70:	09 c0       	rjmp	.+18     	; 0xe84 <__floatsisf+0x12>

00000e72 <__floatsisf>:
     e72:	97 fb       	bst	r25, 7
     e74:	3e f4       	brtc	.+14     	; 0xe84 <__floatsisf+0x12>
     e76:	90 95       	com	r25
     e78:	80 95       	com	r24
     e7a:	70 95       	com	r23
     e7c:	61 95       	neg	r22
     e7e:	7f 4f       	sbci	r23, 0xFF	; 255
     e80:	8f 4f       	sbci	r24, 0xFF	; 255
     e82:	9f 4f       	sbci	r25, 0xFF	; 255
     e84:	99 23       	and	r25, r25
     e86:	a9 f0       	breq	.+42     	; 0xeb2 <__floatsisf+0x40>
     e88:	f9 2f       	mov	r31, r25
     e8a:	96 e9       	ldi	r25, 0x96	; 150
     e8c:	bb 27       	eor	r27, r27
     e8e:	93 95       	inc	r25
     e90:	f6 95       	lsr	r31
     e92:	87 95       	ror	r24
     e94:	77 95       	ror	r23
     e96:	67 95       	ror	r22
     e98:	b7 95       	ror	r27
     e9a:	f1 11       	cpse	r31, r1
     e9c:	f8 cf       	rjmp	.-16     	; 0xe8e <__floatsisf+0x1c>
     e9e:	fa f4       	brpl	.+62     	; 0xede <__floatsisf+0x6c>
     ea0:	bb 0f       	add	r27, r27
     ea2:	11 f4       	brne	.+4      	; 0xea8 <__floatsisf+0x36>
     ea4:	60 ff       	sbrs	r22, 0
     ea6:	1b c0       	rjmp	.+54     	; 0xede <__floatsisf+0x6c>
     ea8:	6f 5f       	subi	r22, 0xFF	; 255
     eaa:	7f 4f       	sbci	r23, 0xFF	; 255
     eac:	8f 4f       	sbci	r24, 0xFF	; 255
     eae:	9f 4f       	sbci	r25, 0xFF	; 255
     eb0:	16 c0       	rjmp	.+44     	; 0xede <__floatsisf+0x6c>
     eb2:	88 23       	and	r24, r24
     eb4:	11 f0       	breq	.+4      	; 0xeba <__floatsisf+0x48>
     eb6:	96 e9       	ldi	r25, 0x96	; 150
     eb8:	11 c0       	rjmp	.+34     	; 0xedc <__floatsisf+0x6a>
     eba:	77 23       	and	r23, r23
     ebc:	21 f0       	breq	.+8      	; 0xec6 <__floatsisf+0x54>
     ebe:	9e e8       	ldi	r25, 0x8E	; 142
     ec0:	87 2f       	mov	r24, r23
     ec2:	76 2f       	mov	r23, r22
     ec4:	05 c0       	rjmp	.+10     	; 0xed0 <__floatsisf+0x5e>
     ec6:	66 23       	and	r22, r22
     ec8:	71 f0       	breq	.+28     	; 0xee6 <__floatsisf+0x74>
     eca:	96 e8       	ldi	r25, 0x86	; 134
     ecc:	86 2f       	mov	r24, r22
     ece:	70 e0       	ldi	r23, 0x00	; 0
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	2a f0       	brmi	.+10     	; 0xede <__floatsisf+0x6c>
     ed4:	9a 95       	dec	r25
     ed6:	66 0f       	add	r22, r22
     ed8:	77 1f       	adc	r23, r23
     eda:	88 1f       	adc	r24, r24
     edc:	da f7       	brpl	.-10     	; 0xed4 <__floatsisf+0x62>
     ede:	88 0f       	add	r24, r24
     ee0:	96 95       	lsr	r25
     ee2:	87 95       	ror	r24
     ee4:	97 f9       	bld	r25, 7
     ee6:	08 95       	ret

00000ee8 <__fp_cmp>:
     ee8:	99 0f       	add	r25, r25
     eea:	00 08       	sbc	r0, r0
     eec:	55 0f       	add	r21, r21
     eee:	aa 0b       	sbc	r26, r26
     ef0:	e0 e8       	ldi	r30, 0x80	; 128
     ef2:	fe ef       	ldi	r31, 0xFE	; 254
     ef4:	16 16       	cp	r1, r22
     ef6:	17 06       	cpc	r1, r23
     ef8:	e8 07       	cpc	r30, r24
     efa:	f9 07       	cpc	r31, r25
     efc:	c0 f0       	brcs	.+48     	; 0xf2e <__fp_cmp+0x46>
     efe:	12 16       	cp	r1, r18
     f00:	13 06       	cpc	r1, r19
     f02:	e4 07       	cpc	r30, r20
     f04:	f5 07       	cpc	r31, r21
     f06:	98 f0       	brcs	.+38     	; 0xf2e <__fp_cmp+0x46>
     f08:	62 1b       	sub	r22, r18
     f0a:	73 0b       	sbc	r23, r19
     f0c:	84 0b       	sbc	r24, r20
     f0e:	95 0b       	sbc	r25, r21
     f10:	39 f4       	brne	.+14     	; 0xf20 <__fp_cmp+0x38>
     f12:	0a 26       	eor	r0, r26
     f14:	61 f0       	breq	.+24     	; 0xf2e <__fp_cmp+0x46>
     f16:	23 2b       	or	r18, r19
     f18:	24 2b       	or	r18, r20
     f1a:	25 2b       	or	r18, r21
     f1c:	21 f4       	brne	.+8      	; 0xf26 <__fp_cmp+0x3e>
     f1e:	08 95       	ret
     f20:	0a 26       	eor	r0, r26
     f22:	09 f4       	brne	.+2      	; 0xf26 <__fp_cmp+0x3e>
     f24:	a1 40       	sbci	r26, 0x01	; 1
     f26:	a6 95       	lsr	r26
     f28:	8f ef       	ldi	r24, 0xFF	; 255
     f2a:	81 1d       	adc	r24, r1
     f2c:	81 1d       	adc	r24, r1
     f2e:	08 95       	ret

00000f30 <__fp_inf>:
     f30:	97 f9       	bld	r25, 7
     f32:	9f 67       	ori	r25, 0x7F	; 127
     f34:	80 e8       	ldi	r24, 0x80	; 128
     f36:	70 e0       	ldi	r23, 0x00	; 0
     f38:	60 e0       	ldi	r22, 0x00	; 0
     f3a:	08 95       	ret

00000f3c <__fp_nan>:
     f3c:	9f ef       	ldi	r25, 0xFF	; 255
     f3e:	80 ec       	ldi	r24, 0xC0	; 192
     f40:	08 95       	ret

00000f42 <__fp_powser>:
     f42:	df 93       	push	r29
     f44:	cf 93       	push	r28
     f46:	1f 93       	push	r17
     f48:	0f 93       	push	r16
     f4a:	ff 92       	push	r15
     f4c:	ef 92       	push	r14
     f4e:	df 92       	push	r13
     f50:	7b 01       	movw	r14, r22
     f52:	8c 01       	movw	r16, r24
     f54:	68 94       	set
     f56:	05 c0       	rjmp	.+10     	; 0xf62 <__fp_powser+0x20>
     f58:	da 2e       	mov	r13, r26
     f5a:	ef 01       	movw	r28, r30
     f5c:	76 d0       	rcall	.+236    	; 0x104a <__mulsf3x>
     f5e:	fe 01       	movw	r30, r28
     f60:	e8 94       	clt
     f62:	a5 91       	lpm	r26, Z+
     f64:	25 91       	lpm	r18, Z+
     f66:	35 91       	lpm	r19, Z+
     f68:	45 91       	lpm	r20, Z+
     f6a:	55 91       	lpm	r21, Z+
     f6c:	ae f3       	brts	.-22     	; 0xf58 <__fp_powser+0x16>
     f6e:	ef 01       	movw	r28, r30
     f70:	66 de       	rcall	.-820    	; 0xc3e <__addsf3x>
     f72:	fe 01       	movw	r30, r28
     f74:	97 01       	movw	r18, r14
     f76:	a8 01       	movw	r20, r16
     f78:	da 94       	dec	r13
     f7a:	79 f7       	brne	.-34     	; 0xf5a <__fp_powser+0x18>
     f7c:	df 90       	pop	r13
     f7e:	ef 90       	pop	r14
     f80:	ff 90       	pop	r15
     f82:	0f 91       	pop	r16
     f84:	1f 91       	pop	r17
     f86:	cf 91       	pop	r28
     f88:	df 91       	pop	r29
     f8a:	08 95       	ret

00000f8c <__fp_pscA>:
     f8c:	00 24       	eor	r0, r0
     f8e:	0a 94       	dec	r0
     f90:	16 16       	cp	r1, r22
     f92:	17 06       	cpc	r1, r23
     f94:	18 06       	cpc	r1, r24
     f96:	09 06       	cpc	r0, r25
     f98:	08 95       	ret

00000f9a <__fp_pscB>:
     f9a:	00 24       	eor	r0, r0
     f9c:	0a 94       	dec	r0
     f9e:	12 16       	cp	r1, r18
     fa0:	13 06       	cpc	r1, r19
     fa2:	14 06       	cpc	r1, r20
     fa4:	05 06       	cpc	r0, r21
     fa6:	08 95       	ret

00000fa8 <__fp_round>:
     fa8:	09 2e       	mov	r0, r25
     faa:	03 94       	inc	r0
     fac:	00 0c       	add	r0, r0
     fae:	11 f4       	brne	.+4      	; 0xfb4 <__fp_round+0xc>
     fb0:	88 23       	and	r24, r24
     fb2:	52 f0       	brmi	.+20     	; 0xfc8 <__fp_round+0x20>
     fb4:	bb 0f       	add	r27, r27
     fb6:	40 f4       	brcc	.+16     	; 0xfc8 <__fp_round+0x20>
     fb8:	bf 2b       	or	r27, r31
     fba:	11 f4       	brne	.+4      	; 0xfc0 <__fp_round+0x18>
     fbc:	60 ff       	sbrs	r22, 0
     fbe:	04 c0       	rjmp	.+8      	; 0xfc8 <__fp_round+0x20>
     fc0:	6f 5f       	subi	r22, 0xFF	; 255
     fc2:	7f 4f       	sbci	r23, 0xFF	; 255
     fc4:	8f 4f       	sbci	r24, 0xFF	; 255
     fc6:	9f 4f       	sbci	r25, 0xFF	; 255
     fc8:	08 95       	ret

00000fca <__fp_split3>:
     fca:	57 fd       	sbrc	r21, 7
     fcc:	90 58       	subi	r25, 0x80	; 128
     fce:	44 0f       	add	r20, r20
     fd0:	55 1f       	adc	r21, r21
     fd2:	59 f0       	breq	.+22     	; 0xfea <__fp_splitA+0x10>
     fd4:	5f 3f       	cpi	r21, 0xFF	; 255
     fd6:	71 f0       	breq	.+28     	; 0xff4 <__fp_splitA+0x1a>
     fd8:	47 95       	ror	r20

00000fda <__fp_splitA>:
     fda:	88 0f       	add	r24, r24
     fdc:	97 fb       	bst	r25, 7
     fde:	99 1f       	adc	r25, r25
     fe0:	61 f0       	breq	.+24     	; 0xffa <__fp_splitA+0x20>
     fe2:	9f 3f       	cpi	r25, 0xFF	; 255
     fe4:	79 f0       	breq	.+30     	; 0x1004 <__fp_splitA+0x2a>
     fe6:	87 95       	ror	r24
     fe8:	08 95       	ret
     fea:	12 16       	cp	r1, r18
     fec:	13 06       	cpc	r1, r19
     fee:	14 06       	cpc	r1, r20
     ff0:	55 1f       	adc	r21, r21
     ff2:	f2 cf       	rjmp	.-28     	; 0xfd8 <__fp_split3+0xe>
     ff4:	46 95       	lsr	r20
     ff6:	f1 df       	rcall	.-30     	; 0xfda <__fp_splitA>
     ff8:	08 c0       	rjmp	.+16     	; 0x100a <__fp_splitA+0x30>
     ffa:	16 16       	cp	r1, r22
     ffc:	17 06       	cpc	r1, r23
     ffe:	18 06       	cpc	r1, r24
    1000:	99 1f       	adc	r25, r25
    1002:	f1 cf       	rjmp	.-30     	; 0xfe6 <__fp_splitA+0xc>
    1004:	86 95       	lsr	r24
    1006:	71 05       	cpc	r23, r1
    1008:	61 05       	cpc	r22, r1
    100a:	08 94       	sec
    100c:	08 95       	ret

0000100e <__fp_zero>:
    100e:	e8 94       	clt

00001010 <__fp_szero>:
    1010:	bb 27       	eor	r27, r27
    1012:	66 27       	eor	r22, r22
    1014:	77 27       	eor	r23, r23
    1016:	cb 01       	movw	r24, r22
    1018:	97 f9       	bld	r25, 7
    101a:	08 95       	ret

0000101c <__gesf2>:
    101c:	65 df       	rcall	.-310    	; 0xee8 <__fp_cmp>
    101e:	08 f4       	brcc	.+2      	; 0x1022 <__gesf2+0x6>
    1020:	8f ef       	ldi	r24, 0xFF	; 255
    1022:	08 95       	ret

00001024 <inverse>:
    1024:	9b 01       	movw	r18, r22
    1026:	ac 01       	movw	r20, r24
    1028:	60 e0       	ldi	r22, 0x00	; 0
    102a:	70 e0       	ldi	r23, 0x00	; 0
    102c:	80 e8       	ldi	r24, 0x80	; 128
    102e:	9f e3       	ldi	r25, 0x3F	; 63
    1030:	85 ce       	rjmp	.-758    	; 0xd3c <__divsf3>

00001032 <__mulsf3>:
    1032:	0b d0       	rcall	.+22     	; 0x104a <__mulsf3x>
    1034:	b9 cf       	rjmp	.-142    	; 0xfa8 <__fp_round>
    1036:	aa df       	rcall	.-172    	; 0xf8c <__fp_pscA>
    1038:	28 f0       	brcs	.+10     	; 0x1044 <__mulsf3+0x12>
    103a:	af df       	rcall	.-162    	; 0xf9a <__fp_pscB>
    103c:	18 f0       	brcs	.+6      	; 0x1044 <__mulsf3+0x12>
    103e:	95 23       	and	r25, r21
    1040:	09 f0       	breq	.+2      	; 0x1044 <__mulsf3+0x12>
    1042:	76 cf       	rjmp	.-276    	; 0xf30 <__fp_inf>
    1044:	7b cf       	rjmp	.-266    	; 0xf3c <__fp_nan>
    1046:	11 24       	eor	r1, r1
    1048:	e3 cf       	rjmp	.-58     	; 0x1010 <__fp_szero>

0000104a <__mulsf3x>:
    104a:	bf df       	rcall	.-130    	; 0xfca <__fp_split3>
    104c:	a0 f3       	brcs	.-24     	; 0x1036 <__mulsf3+0x4>

0000104e <__mulsf3_pse>:
    104e:	95 9f       	mul	r25, r21
    1050:	d1 f3       	breq	.-12     	; 0x1046 <__mulsf3+0x14>
    1052:	95 0f       	add	r25, r21
    1054:	50 e0       	ldi	r21, 0x00	; 0
    1056:	55 1f       	adc	r21, r21
    1058:	62 9f       	mul	r22, r18
    105a:	f0 01       	movw	r30, r0
    105c:	72 9f       	mul	r23, r18
    105e:	bb 27       	eor	r27, r27
    1060:	f0 0d       	add	r31, r0
    1062:	b1 1d       	adc	r27, r1
    1064:	63 9f       	mul	r22, r19
    1066:	aa 27       	eor	r26, r26
    1068:	f0 0d       	add	r31, r0
    106a:	b1 1d       	adc	r27, r1
    106c:	aa 1f       	adc	r26, r26
    106e:	64 9f       	mul	r22, r20
    1070:	66 27       	eor	r22, r22
    1072:	b0 0d       	add	r27, r0
    1074:	a1 1d       	adc	r26, r1
    1076:	66 1f       	adc	r22, r22
    1078:	82 9f       	mul	r24, r18
    107a:	22 27       	eor	r18, r18
    107c:	b0 0d       	add	r27, r0
    107e:	a1 1d       	adc	r26, r1
    1080:	62 1f       	adc	r22, r18
    1082:	73 9f       	mul	r23, r19
    1084:	b0 0d       	add	r27, r0
    1086:	a1 1d       	adc	r26, r1
    1088:	62 1f       	adc	r22, r18
    108a:	83 9f       	mul	r24, r19
    108c:	a0 0d       	add	r26, r0
    108e:	61 1d       	adc	r22, r1
    1090:	22 1f       	adc	r18, r18
    1092:	74 9f       	mul	r23, r20
    1094:	33 27       	eor	r19, r19
    1096:	a0 0d       	add	r26, r0
    1098:	61 1d       	adc	r22, r1
    109a:	23 1f       	adc	r18, r19
    109c:	84 9f       	mul	r24, r20
    109e:	60 0d       	add	r22, r0
    10a0:	21 1d       	adc	r18, r1
    10a2:	82 2f       	mov	r24, r18
    10a4:	76 2f       	mov	r23, r22
    10a6:	6a 2f       	mov	r22, r26
    10a8:	11 24       	eor	r1, r1
    10aa:	9f 57       	subi	r25, 0x7F	; 127
    10ac:	50 40       	sbci	r21, 0x00	; 0
    10ae:	8a f0       	brmi	.+34     	; 0x10d2 <__mulsf3_pse+0x84>
    10b0:	e1 f0       	breq	.+56     	; 0x10ea <__mulsf3_pse+0x9c>
    10b2:	88 23       	and	r24, r24
    10b4:	4a f0       	brmi	.+18     	; 0x10c8 <__mulsf3_pse+0x7a>
    10b6:	ee 0f       	add	r30, r30
    10b8:	ff 1f       	adc	r31, r31
    10ba:	bb 1f       	adc	r27, r27
    10bc:	66 1f       	adc	r22, r22
    10be:	77 1f       	adc	r23, r23
    10c0:	88 1f       	adc	r24, r24
    10c2:	91 50       	subi	r25, 0x01	; 1
    10c4:	50 40       	sbci	r21, 0x00	; 0
    10c6:	a9 f7       	brne	.-22     	; 0x10b2 <__mulsf3_pse+0x64>
    10c8:	9e 3f       	cpi	r25, 0xFE	; 254
    10ca:	51 05       	cpc	r21, r1
    10cc:	70 f0       	brcs	.+28     	; 0x10ea <__mulsf3_pse+0x9c>
    10ce:	30 cf       	rjmp	.-416    	; 0xf30 <__fp_inf>
    10d0:	9f cf       	rjmp	.-194    	; 0x1010 <__fp_szero>
    10d2:	5f 3f       	cpi	r21, 0xFF	; 255
    10d4:	ec f3       	brlt	.-6      	; 0x10d0 <__mulsf3_pse+0x82>
    10d6:	98 3e       	cpi	r25, 0xE8	; 232
    10d8:	dc f3       	brlt	.-10     	; 0x10d0 <__mulsf3_pse+0x82>
    10da:	86 95       	lsr	r24
    10dc:	77 95       	ror	r23
    10de:	67 95       	ror	r22
    10e0:	b7 95       	ror	r27
    10e2:	f7 95       	ror	r31
    10e4:	e7 95       	ror	r30
    10e6:	9f 5f       	subi	r25, 0xFF	; 255
    10e8:	c1 f7       	brne	.-16     	; 0x10da <__mulsf3_pse+0x8c>
    10ea:	fe 2b       	or	r31, r30
    10ec:	88 0f       	add	r24, r24
    10ee:	91 1d       	adc	r25, r1
    10f0:	96 95       	lsr	r25
    10f2:	87 95       	ror	r24
    10f4:	97 f9       	bld	r25, 7
    10f6:	08 95       	ret

000010f8 <square>:
    10f8:	9b 01       	movw	r18, r22
    10fa:	ac 01       	movw	r20, r24
    10fc:	9a cf       	rjmp	.-204    	; 0x1032 <__mulsf3>

000010fe <__udivmodhi4>:
    10fe:	aa 1b       	sub	r26, r26
    1100:	bb 1b       	sub	r27, r27
    1102:	51 e1       	ldi	r21, 0x11	; 17
    1104:	07 c0       	rjmp	.+14     	; 0x1114 <__udivmodhi4_ep>

00001106 <__udivmodhi4_loop>:
    1106:	aa 1f       	adc	r26, r26
    1108:	bb 1f       	adc	r27, r27
    110a:	a6 17       	cp	r26, r22
    110c:	b7 07       	cpc	r27, r23
    110e:	10 f0       	brcs	.+4      	; 0x1114 <__udivmodhi4_ep>
    1110:	a6 1b       	sub	r26, r22
    1112:	b7 0b       	sbc	r27, r23

00001114 <__udivmodhi4_ep>:
    1114:	88 1f       	adc	r24, r24
    1116:	99 1f       	adc	r25, r25
    1118:	5a 95       	dec	r21
    111a:	a9 f7       	brne	.-22     	; 0x1106 <__udivmodhi4_loop>
    111c:	80 95       	com	r24
    111e:	90 95       	com	r25
    1120:	bc 01       	movw	r22, r24
    1122:	cd 01       	movw	r24, r26
    1124:	08 95       	ret

00001126 <__divmodsi4>:
    1126:	97 fb       	bst	r25, 7
    1128:	09 2e       	mov	r0, r25
    112a:	05 26       	eor	r0, r21
    112c:	0e d0       	rcall	.+28     	; 0x114a <__divmodsi4_neg1>
    112e:	57 fd       	sbrc	r21, 7
    1130:	04 d0       	rcall	.+8      	; 0x113a <__divmodsi4_neg2>
    1132:	14 d0       	rcall	.+40     	; 0x115c <__udivmodsi4>
    1134:	0a d0       	rcall	.+20     	; 0x114a <__divmodsi4_neg1>
    1136:	00 1c       	adc	r0, r0
    1138:	38 f4       	brcc	.+14     	; 0x1148 <__divmodsi4_exit>

0000113a <__divmodsi4_neg2>:
    113a:	50 95       	com	r21
    113c:	40 95       	com	r20
    113e:	30 95       	com	r19
    1140:	21 95       	neg	r18
    1142:	3f 4f       	sbci	r19, 0xFF	; 255
    1144:	4f 4f       	sbci	r20, 0xFF	; 255
    1146:	5f 4f       	sbci	r21, 0xFF	; 255

00001148 <__divmodsi4_exit>:
    1148:	08 95       	ret

0000114a <__divmodsi4_neg1>:
    114a:	f6 f7       	brtc	.-4      	; 0x1148 <__divmodsi4_exit>
    114c:	90 95       	com	r25
    114e:	80 95       	com	r24
    1150:	70 95       	com	r23
    1152:	61 95       	neg	r22
    1154:	7f 4f       	sbci	r23, 0xFF	; 255
    1156:	8f 4f       	sbci	r24, 0xFF	; 255
    1158:	9f 4f       	sbci	r25, 0xFF	; 255
    115a:	08 95       	ret

0000115c <__udivmodsi4>:
    115c:	a1 e2       	ldi	r26, 0x21	; 33
    115e:	1a 2e       	mov	r1, r26
    1160:	aa 1b       	sub	r26, r26
    1162:	bb 1b       	sub	r27, r27
    1164:	fd 01       	movw	r30, r26
    1166:	0d c0       	rjmp	.+26     	; 0x1182 <__udivmodsi4_ep>

00001168 <__udivmodsi4_loop>:
    1168:	aa 1f       	adc	r26, r26
    116a:	bb 1f       	adc	r27, r27
    116c:	ee 1f       	adc	r30, r30
    116e:	ff 1f       	adc	r31, r31
    1170:	a2 17       	cp	r26, r18
    1172:	b3 07       	cpc	r27, r19
    1174:	e4 07       	cpc	r30, r20
    1176:	f5 07       	cpc	r31, r21
    1178:	20 f0       	brcs	.+8      	; 0x1182 <__udivmodsi4_ep>
    117a:	a2 1b       	sub	r26, r18
    117c:	b3 0b       	sbc	r27, r19
    117e:	e4 0b       	sbc	r30, r20
    1180:	f5 0b       	sbc	r31, r21

00001182 <__udivmodsi4_ep>:
    1182:	66 1f       	adc	r22, r22
    1184:	77 1f       	adc	r23, r23
    1186:	88 1f       	adc	r24, r24
    1188:	99 1f       	adc	r25, r25
    118a:	1a 94       	dec	r1
    118c:	69 f7       	brne	.-38     	; 0x1168 <__udivmodsi4_loop>
    118e:	60 95       	com	r22
    1190:	70 95       	com	r23
    1192:	80 95       	com	r24
    1194:	90 95       	com	r25
    1196:	9b 01       	movw	r18, r22
    1198:	ac 01       	movw	r20, r24
    119a:	bd 01       	movw	r22, r26
    119c:	cf 01       	movw	r24, r30
    119e:	08 95       	ret

000011a0 <_exit>:
    11a0:	f8 94       	cli

000011a2 <__stop_program>:
    11a2:	ff cf       	rjmp	.-2      	; 0x11a2 <__stop_program>
