Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  6 16:24:20 2019
| Host         : 18-11125MS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file state_machine_top_timing_summary_routed.rpt -pb state_machine_top_timing_summary_routed.pb -rpx state_machine_top_timing_summary_routed.rpx -warn_on_violation
| Design       : state_machine_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: counter/clk_divider_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
 9999994.000         0.000                      0                   69         0.264         0.000                      0                   69         4.500         0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                 Period(ns)      Frequency(MHz)
-----        ------------                 ----------      --------------
sys_clk_pin  {0.000 5.000}                9999999.776     0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin    9999994.000         0.000                      0                   69         0.264         0.000                      0                   69         4.500         0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  9999994.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/clk_divider_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 1.058ns (22.408%)  route 3.664ns (77.592%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.046     9.867    counter/count[31]_i_1_n_0
    SLICE_X0Y26          FDRE                                         r  counter/clk_divider_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  counter/clk_divider_reg/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X0Y26          FDRE (Setup_fdre_C_CE)      -0.205 10000005.000    counter/clk_divider_reg
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.058ns (21.938%)  route 3.765ns (78.062%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.147     9.968    counter/count[31]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.507 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[1]/C
                         clock pessimism              0.297 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y21          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.058ns (22.361%)  route 3.674ns (77.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.056     9.877    counter/count[31]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[21]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[21]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.058ns (22.361%)  route 3.674ns (77.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.056     9.877    counter/count[31]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[22]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[22]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.058ns (22.361%)  route 3.674ns (77.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.056     9.877    counter/count[31]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[23]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[23]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.058ns (22.361%)  route 3.674ns (77.639%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.056     9.877    counter/count[31]_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.504 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[24]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y26          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[24]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.058ns (21.681%)  route 3.822ns (78.319%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.205    10.025    counter/count[31]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.505 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[25]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[25]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.058ns (21.681%)  route 3.822ns (78.319%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.205    10.025    counter/count[31]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.505 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[26]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[26]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.058ns (21.681%)  route 3.822ns (78.319%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.205    10.025    counter/count[31]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.505 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[27]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[27]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                              9999994.000    

Slack (MET) :             9999994.000ns  (required time - arrival time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.058ns (21.681%)  route 3.822ns (78.319%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624     5.145    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.828     6.429    counter/count[4]
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.124     6.553 f  counter/count[31]_i_7/O
                         net (fo=1, routed)           1.037     7.590    counter/count[31]_i_7_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.152     7.742 f  counter/count[31]_i_3/O
                         net (fo=1, routed)           0.753     8.495    counter/count[31]_i_3_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I1_O)        0.326     8.821 r  counter/count[31]_i_1/O
                         net (fo=36, routed)          1.205    10.025    counter/count[31]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    W5                                                0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862 10000003.000    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.505 10000005.000    counter/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[28]/C
                         clock pessimism              0.260 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429 10000005.000    counter/count_reg[28]
  -------------------------------------------------------------------
                         required time                      10000004.000    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                              9999994.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.466    counter/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.727    counter/count[12]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  counter/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.835    counter/data0[12]
    SLICE_X1Y23          FDRE                                         r  counter/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    counter/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  counter/count_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    counter/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.465    counter/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  counter/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.726    counter/count[16]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  counter/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.834    counter/data0[16]
    SLICE_X1Y24          FDRE                                         r  counter/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     1.977    counter/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  counter/count_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    counter/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.465    counter/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.726    counter/count[20]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  counter/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.834    counter/data0[20]
    SLICE_X1Y25          FDRE                                         r  counter/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     1.977    counter/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter/count_reg[20]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    counter/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.466    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.727    counter/count[24]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  counter/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.835    counter/data0[24]
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[24]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    counter/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    counter/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.729    counter/count[28]
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.837    counter/data0[28]
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    counter/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  counter/count_reg[28]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    counter/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.729    counter/count[4]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.837    counter/data0[4]
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     1.981    counter/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  counter/count_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.468    counter/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  counter/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.729    counter/count[8]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.837    counter/data0[8]
    SLICE_X1Y22          FDRE                                         r  counter/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     1.980    counter/clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  counter/count_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    counter/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.465    counter/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  counter/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter/count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.722    counter/count[13]
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  counter/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.837    counter/data0[13]
    SLICE_X1Y24          FDRE                                         r  counter/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     1.977    counter/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  counter/count_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    counter/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.465    counter/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter/count_reg[17]/Q
                         net (fo=2, routed)           0.116     1.722    counter/count[17]
    SLICE_X1Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  counter/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.837    counter/data0[17]
    SLICE_X1Y25          FDRE                                         r  counter/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     1.977    counter/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  counter/count_reg[17]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    counter/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Destination:            counter/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.466    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.723    counter/count[21]
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  counter/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.838    counter/data0[21]
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     1.978    counter/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  counter/count_reg[21]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    counter/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10000000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)    Slack(ns)    Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10000000.000  9999998.000  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y26    counter/clk_divider_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X0Y21    counter/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y23    counter/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y23    counter/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y23    counter/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y24    counter/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y24    counter/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y24    counter/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000000.000  9999999.000  SLICE_X1Y24    counter/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X0Y26    counter/clk_divider_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X0Y21    counter/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y23    counter/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y23    counter/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y23    counter/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y24    counter/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y24    counter/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y24    counter/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y24    counter/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         9999994.000   9999994.000  SLICE_X1Y25    counter/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X0Y26    counter/clk_divider_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y23    counter/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y23    counter/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y23    counter/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y24    counter/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y24    counter/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y24    counter/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y24    counter/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y25    counter/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000         4.500        SLICE_X1Y25    counter/count_reg[18]/C



