
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M
Install: C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202103synp1, Build 142R, Built Jun 17 2021 10:57:57, @

Modified Files: 56
FID:  path (prevtimestamp, timestamp)
61       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\generic\smartfusion2.vhd (N/A, 2021-07-13 15:36:15)
62       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\arith.vhd (N/A, 2021-07-13 15:36:15)
63       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\location.map (N/A, 2021-07-13 15:36:15)
64       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\numeric.vhd (N/A, 2021-07-13 15:36:15)
65       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std.vhd (N/A, 2021-07-13 15:36:15)
66       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd (N/A, 2021-07-13 15:36:15)
67       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std_textio.vhd (N/A, 2021-07-13 15:36:15)
68       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\unsigned.vhd (N/A, 2021-07-13 15:36:15)
69       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd\hyperents.vhd (N/A, 2021-07-13 15:36:15)
70       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (N/A, 2021-07-13 15:36:15)
71       C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd\umr_capim.vhd (N/A, 2021-07-13 15:36:15)
72       C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (N/A, 2021-12-26 00:35:29)
73       C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (N/A, 2021-12-26 00:35:29)
74       C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (N/A, 2021-12-26 00:35:29)
75       C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (N/A, 2021-12-26 00:35:29)
76       C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (N/A, 2021-12-26 00:35:29)
77       C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (N/A, 2021-12-26 00:35:29)
78       C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (N/A, 2021-12-26 00:35:29)
79       C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29)
80       C:\Users\RG\Documents\MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd (N/A, 2021-12-26 00:35:29)
81       C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29)
82       C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29)
83       C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd (N/A, 2021-12-26 00:35:29)
84       C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd (N/A, 2021-12-26 00:35:29)
85       C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd (N/A, 2021-12-26 00:35:30)
86       C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd (N/A, 2021-12-26 00:35:30)
87       C:\Users\RG\Documents\MicroController\hdl\Timestamp.vhd (N/A, 2021-12-26 00:35:30)
88       C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd (N/A, 2021-12-26 00:35:30)
0        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2021-02-12 14:49:18, N/A)
1        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2021-02-12 14:49:18, N/A)
2        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2021-02-12 14:49:18, N/A)
3        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2021-02-12 14:49:18, N/A)
4        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2021-02-11 20:34:35, N/A)
5        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (2021-02-11 20:34:35, N/A)
6        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2021-02-11 20:34:37, N/A)
7        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\work\sb\sb.vhd (2021-12-12 10:37:28, N/A)
8        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd (2021-12-13 15:59:21, N/A)
9        C:\Users\jl\source\repos\hermess\hermess-MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (2021-12-13 15:59:22, N/A)
10       C:\Users\jl\source\repos\hermess\hermess-MicroController\component\work\sb_sb\sb_sb.vhd (2021-12-13 15:59:23, N/A)
11       C:\Users\jl\source\repos\hermess\hermess-MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd (2021-12-13 15:59:17, N/A)
12       C:\Users\jl\source\repos\hermess\hermess-MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd (2021-12-13 15:59:17, N/A)
59       C:\Users\jl\source\repos\hermess\hermess-MicroController\hdl\MemorySynchronizer.vhd (2021-09-28 18:13:11, N/A)
13       C:\Users\jl\source\repos\hermess\hermess-MicroController\hdl\STAMP.vhd (2021-09-28 18:13:11, N/A)
60       C:\Users\jl\source\repos\hermess\hermess-MicroController\hdl\Timestamp.vhd (2021-09-28 18:12:26, N/A)
15       C:\Users\jl\source\repos\hermess\hermess-MicroController\hdl\spi_master.vhd (2021-02-25 12:56:18, N/A)
16       J:\LiberoSoC\SynplifyPro\lib\generic\smartfusion2.vhd (2020-11-03 08:58:10, N/A)
17       J:\LiberoSoC\SynplifyPro\lib\vhd2008\arith.vhd (2020-11-03 08:58:13, N/A)
18       J:\LiberoSoC\SynplifyPro\lib\vhd2008\location.map (2020-11-03 08:58:13, N/A)
19       J:\LiberoSoC\SynplifyPro\lib\vhd2008\numeric.vhd (2020-11-03 08:58:13, N/A)
20       J:\LiberoSoC\SynplifyPro\lib\vhd2008\std.vhd (2020-11-03 08:58:13, N/A)
21       J:\LiberoSoC\SynplifyPro\lib\vhd2008\std1164.vhd (2020-11-03 08:58:13, N/A)
22       J:\LiberoSoC\SynplifyPro\lib\vhd2008\std_textio.vhd (2020-11-03 08:58:13, N/A)
23       J:\LiberoSoC\SynplifyPro\lib\vhd2008\unsigned.vhd (2020-11-03 08:58:13, N/A)
24       J:\LiberoSoC\SynplifyPro\lib\vhd\hyperents.vhd (2020-11-03 08:58:13, N/A)
25       J:\LiberoSoC\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2020-11-03 08:58:13, N/A)
26       J:\LiberoSoC\SynplifyPro\lib\vhd\umr_capim.vhd (2020-11-03 08:58:13, N/A)

*******************************************************************
Modules that may have changed as a result of file changes: 21
MID:  lib.cell.view
0        coreapb3_lib.coreapb3.coreapb3_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
2        coreapb3_lib.coreapb3_iaddr_reg.rtl may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
4        coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
6        work.coreresetp.rtl may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.rtl may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
48       work.memorysynchronizer.arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd (N/A, 2021-12-26 00:35:30) <-- (architecture and entity definition)
10       work.mss_010.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
12       work.rcosc_1mhz.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
14       work.rcosc_1mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
16       work.rcosc_25_50mhz.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
18       work.rcosc_25_50mhz_fab.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
20       work.sb.rtl may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
22       work.sb_sb.rtl may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
24       work.sb_sb_ccc_0_fccc.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
26       work.sb_sb_fabosc_0_osc.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
28       work.sb_sb_mss.rtl may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb_MSS\sb_sb_MSS.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
30       work.spi_master.logic may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd (N/A, 2021-12-26 00:35:30) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\hdl\spi_master.vhd (N/A, 2021-12-26 00:35:30) <-- (architecture and entity definition)
32       work.stamp.architecture_stamp may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\hdl\STAMP.vhd (N/A, 2021-12-26 00:35:30) <-- (architecture and entity definition)
46       work.timestamp.behaviour may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\hdl\MemorySynchronizer.vhd (N/A, 2021-12-26 00:35:30) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\hdl\Timestamp.vhd (N/A, 2021-12-26 00:35:30) <-- (architecture and entity definition)
36       work.xtlosc.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
38       work.xtlosc_fab.def_arch may have changed because the following files changed:
                        C:\Users\RG\Documents\MicroController\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (N/A, 2021-12-26 00:35:29) <-- (architecture and entity definition)
                        C:\Users\RG\Documents\MicroController\component\work\sb\sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)
                        C:\Users\RG\Documents\MicroController\component\work\sb_sb\sb_sb.vhd (N/A, 2021-12-26 00:35:29) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
