# do sim.do
# vsim -c work.tb_cpu 
# Start time: 13:13:09 on May 04,2025
# Loading sv_std.std
# Loading work.tb_cpu
# Loading work.all_pkgs
# Loading work.cpu_single_cycle_sv_unit
# Loading work.cpu_single_cycle
# Loading work.pc_register_sv_unit
# Loading work.pc_register
# Loading work.instr_mem_sv_unit
# Loading work.instr_mem
# Loading work.decoder_sv_unit
# Loading work.decoder
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.alu_ctrl_sv_unit
# Loading work.alu_ctrl
# Loading work.data_mem_sv_unit
# Loading work.data_mem
# Loading work.writeback_mux_sv_unit
# Loading work.writeback_mux
# Loading work.control_unit_sv_unit
# Loading work.control_unit
# ---------------------------------------------
# x5 = 30
# x6 = 37
# ---------------------------------------------
# ** Note: $finish    : D:/RTL100Challange/risc-v/tb_cpu.sv(37)
#    Time: 110 ps  Iteration: 0  Instance: /tb_cpu
# End time: 13:13:10 on May 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
