// Seed: 719442841
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply1 id_7
);
  logic id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  wand id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5
);
  assign {-1'b0, id_5, id_2, 1, id_5, id_5} = !(1);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire id_7;
  ;
endmodule
