$date
	Mon Nov 27 23:09:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$var reg 2 % t1 [1:0] $end
$var reg 2 & t2 [1:0] $end
$var integer 32 ' i [31:0] $end
$scope module d1 $end
$var wire 1 " d $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
0$
0#
0"
0!
$end
#5
1#
1$
b1 &
b0 %
b0 '
#6
b11 &
b1 %
b1 '
#7
0#
#10
1"
b1 &
b10 '
#11
1!
1#
#12
0!
0"
b10 &
b11 '
#13
0#
#15
1"
b1 &
b100 '
#16
1!
1#
#17
0!
0"
b10 %
b101 '
#19
0#
#20
1"
b0 &
b1 %
b110 '
#21
0"
1#
b10 &
b111 '
#22
0#
#24
1"
b1000 '
#25
1!
1#
#27
0!
0"
b11 &
b1001 '
#28
0#
#31
1"
b1010 '
