{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717209429291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717209429291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  1 03:37:09 2024 " "Processing started: Sat Jun  1 03:37:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717209429291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209429291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209429291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717209429536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717209429537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/bin7segdecoderen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/bin7segdecoderen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoderEN-Behavioral " "Found design unit 1: Bin7SegDecoderEN-Behavioral" {  } { { "init/Bin7SegDecoderEN.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/Bin7SegDecoderEN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435354 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoderEN " "Found entity 1: Bin7SegDecoderEN" {  } { { "init/Bin7SegDecoderEN.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/Bin7SegDecoderEN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init-Behavioral " "Found design unit 1: init-Behavioral" {  } { { "init/init.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/init.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435356 ""} { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init/init.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/init.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/confdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/confdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConFDisplay-Behavioral " "Found design unit 1: ConFDisplay-Behavioral" {  } { { "init/ConFDisplay.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/ConFDisplay.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConFDisplay " "Found entity 1: ConFDisplay" {  } { { "init/ConFDisplay.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/ConFDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init/bintobcd50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init/bintobcd50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD50-behavioral " "Found design unit 1: BinToBCD50-behavioral" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435359 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD50 " "Found entity 1: BinToBCD50" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "donassignment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file donassignment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DonAssignment-Behavioral " "Found design unit 1: DonAssignment-Behavioral" {  } { { "DonAssignment.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DonAssignment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435360 ""} { "Info" "ISGN_ENTITY_NAME" "1 DonAssignment " "Found entity 1: DonAssignment" {  } { { "DonAssignment.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DonAssignment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightandreactiontime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lightandreactiontime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LightAndReactionTime-Behavioral " "Found design unit 1: LightAndReactionTime-Behavioral" {  } { { "LightAndReactionTime.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/LightAndReactionTime.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435362 ""} { "Info" "ISGN_ENTITY_NAME" "1 LightAndReactionTime " "Found entity 1: LightAndReactionTime" {  } { { "LightAndReactionTime.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/LightAndReactionTime.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behav " "Found design unit 1: DebounceUnit-Behav" {  } { { "DebounceUnit.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DebounceUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435363 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/DebounceUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomtimegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randomtimegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandomTimeGen-Behav " "Found design unit 1: RandomTimeGen-Behav" {  } { { "RandomTimeGen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435366 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandomTimeGen " "Found entity 1: RandomTimeGen" {  } { { "RandomTimeGen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-behavioral " "Found design unit 1: BinToBCD-behavioral" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435367 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-Behavioral " "Found design unit 1: pulse_gen-Behavioral" {  } { { "pulse_gen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/pulse_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435368 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeelementar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeelementar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteElementar " "Found entity 1: TesteElementar" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TesteElementar " "Elaborating entity \"TesteElementar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717209435418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConFDisplay ConFDisplay:inst38 " "Elaborating entity \"ConFDisplay\" for hierarchy \"ConFDisplay:inst38\"" {  } { { "TesteElementar.bdf" "inst38" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 888 1096 1304 968 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:inst50 " "Elaborating entity \"init\" for hierarchy \"init:inst50\"" {  } { { "TesteElementar.bdf" "inst50" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 888 744 1000 1064 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DebounceUnit DebounceUnit:DB1 " "Elaborating entity \"DebounceUnit\" for hierarchy \"DebounceUnit:DB1\"" {  } { { "TesteElementar.bdf" "DB1" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 616 112 272 696 "DB1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:1Hz " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:1Hz\"" {  } { { "TesteElementar.bdf" "1Hz" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 1056 304 448 1136 "1Hz" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:10Hz " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:10Hz\"" {  } { { "TesteElementar.bdf" "10Hz" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 1184 304 448 1264 "10Hz" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoderEN Bin7SegDecoderEN:inst42 " "Elaborating entity \"Bin7SegDecoderEN\" for hierarchy \"Bin7SegDecoderEN:inst42\"" {  } { { "TesteElementar.bdf" "inst42" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 1024 1336 1544 1104 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD50 BinToBCD50:inst39 " "Elaborating entity \"BinToBCD50\" for hierarchy \"BinToBCD50:inst39\"" {  } { { "TesteElementar.bdf" "inst39" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 976 1096 1296 1056 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435434 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tens BinToBCD50.vhd(28) " "VHDL Process Statement warning at BinToBCD50.vhd(28): signal \"tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717209435435 "|TesteElementar|BinToBCD50:inst39"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones BinToBCD50.vhd(29) " "VHDL Process Statement warning at BinToBCD50.vhd(29): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717209435435 "|TesteElementar|BinToBCD50:inst39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LightAndReactionTime LightAndReactionTime:inst15 " "Elaborating entity \"LightAndReactionTime\" for hierarchy \"LightAndReactionTime:inst15\"" {  } { { "TesteElementar.bdf" "inst15" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 136 808 1000 248 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen pulse_gen:pulse " "Elaborating entity \"pulse_gen\" for hierarchy \"pulse_gen:pulse\"" {  } { { "TesteElementar.bdf" "pulse" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 88 296 440 168 "pulse" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DonAssignment DonAssignment:don " "Elaborating entity \"DonAssignment\" for hierarchy \"DonAssignment:don\"" {  } { { "TesteElementar.bdf" "don" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 232 512 728 344 "don" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomTimeGen RandomTimeGen:inst7 " "Elaborating entity \"RandomTimeGen\" for hierarchy \"RandomTimeGen:inst7\"" {  } { { "TesteElementar.bdf" "inst7" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 136 504 704 216 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD BinToBCD:inst2 " "Elaborating entity \"BinToBCD\" for hierarchy \"BinToBCD:inst2\"" {  } { { "TesteElementar.bdf" "inst2" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 136 1104 1312 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435439 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "thousands BinToBCD.vhd(34) " "VHDL Process Statement warning at BinToBCD.vhd(34): signal \"thousands\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717209435440 "|BinToBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hundreds BinToBCD.vhd(35) " "VHDL Process Statement warning at BinToBCD.vhd(35): signal \"hundreds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717209435440 "|BinToBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tens BinToBCD.vhd(36) " "VHDL Process Statement warning at BinToBCD.vhd(36): signal \"tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717209435440 "|BinToBCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones BinToBCD.vhd(37) " "VHDL Process Statement warning at BinToBCD.vhd(37): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinToBCD.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/BinToBCD.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717209435440 "|BinToBCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst3 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst3\"" {  } { { "TesteElementar.bdf" "inst3" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 0 1472 1680 80 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435440 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst39\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst39\|Mod1\"" {  } { { "init/BinToBCD50.vhd" "Mod1" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717209435659 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst39\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst39\|Div0\"" {  } { { "init/BinToBCD50.vhd" "Div0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717209435659 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD50:inst39\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD50:inst39\|Mod0\"" {  } { { "init/BinToBCD50.vhd" "Mod0" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717209435659 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717209435659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD50:inst39\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinToBCD50:inst39\|lpm_divide:Mod1\"" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD50:inst39\|lpm_divide:Mod1 " "Instantiated megafunction \"BinToBCD50:inst39\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435686 ""}  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717209435686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD50:inst39\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToBCD50:inst39\|lpm_divide:Div0\"" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD50:inst39\|lpm_divide:Div0 " "Instantiated megafunction \"BinToBCD50:inst39\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435806 ""}  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717209435806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717209435854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209435854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD50:inst39\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToBCD50:inst39\|lpm_divide:Mod0\"" {  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209435861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD50:inst39\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToBCD50:inst39\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717209435861 ""}  } { { "init/BinToBCD50.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/init/BinToBCD50.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717209435861 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RandomTimeGen.vhd" "" { Text "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/RandomTimeGen.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717209436033 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717209436033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 848 1376 1552 864 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 848 1376 1552 864 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 848 1376 1552 864 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 832 1376 1552 848 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 832 1376 1552 848 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 832 1376 1552 848 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 832 1376 1552 848 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 816 1376 1552 832 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 816 1376 1552 832 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 816 1376 1552 832 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 800 1376 1552 816 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 800 1376 1552 816 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "TesteElementar.bdf" "" { Schematic "C:/Universidade/University/1 ano/2 Semestre/LSD/Projeto Final/Projeto/TesteElementar.bdf" { { 800 1376 1552 816 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717209436078 "|TesteElementar|HEX3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717209436078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717209436143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717209436613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717209436613 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "392 " "Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717209436660 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717209436660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717209436660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717209436660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717209436679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  1 03:37:16 2024 " "Processing ended: Sat Jun  1 03:37:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717209436679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717209436679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717209436679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717209436679 ""}
