vendor_name = ModelSim
source_file = 1, E:/AX301/8_uart_test/uart_tx/rtl/uarttx.v
source_file = 1, E:/AX301/8_uart_test/uart_tx/rtl/testuart.v
source_file = 1, E:/AX301/8_uart_test/uart_tx/rtl/clkdiv.v
source_file = 1, E:/AX301/8_uart_test/uart_tx/rtl/uart_tx.bdf
source_file = 1, E:/AX301/8_uart_test/uart_tx/uart_tx.sdc
source_file = 1, E:/AX301/8_uart_test/uart_tx/db/uart_tx.cbx.xml
design_name = uart_tx
instance = comp, \inst1|dataout[5]\, inst1|dataout[5], uart_tx, 1
instance = comp, \inst1|dataout[3]\, inst1|dataout[3], uart_tx, 1
instance = comp, \inst1|dataout[6]\, inst1|dataout[6], uart_tx, 1
instance = comp, \inst1|dataout[4]\, inst1|dataout[4], uart_tx, 1
instance = comp, \inst1|dataout[2]\, inst1|dataout[2], uart_tx, 1
instance = comp, \inst1|dataout[1]\, inst1|dataout[1], uart_tx, 1
instance = comp, \inst1|dataout[7]\, inst1|dataout[7], uart_tx, 1
instance = comp, \inst2|Add0~4\, inst2|Add0~4, uart_tx, 1
instance = comp, \inst2|Add0~10\, inst2|Add0~10, uart_tx, 1
instance = comp, \inst1|dataout[1]~7\, inst1|dataout[1]~7, uart_tx, 1
instance = comp, \inst1|dataout[2]~9\, inst1|dataout[2]~9, uart_tx, 1
instance = comp, \inst1|dataout[3]~11\, inst1|dataout[3]~11, uart_tx, 1
instance = comp, \inst1|dataout[4]~13\, inst1|dataout[4]~13, uart_tx, 1
instance = comp, \inst1|dataout[5]~15\, inst1|dataout[5]~15, uart_tx, 1
instance = comp, \inst1|cnt[1]\, inst1|cnt[1], uart_tx, 1
instance = comp, \inst1|cnt[2]\, inst1|cnt[2], uart_tx, 1
instance = comp, \inst1|cnt[3]\, inst1|cnt[3], uart_tx, 1
instance = comp, \inst1|cnt[0]\, inst1|cnt[0], uart_tx, 1
instance = comp, \inst1|cnt[4]\, inst1|cnt[4], uart_tx, 1
instance = comp, \inst1|cnt[5]\, inst1|cnt[5], uart_tx, 1
instance = comp, \inst1|cnt[6]\, inst1|cnt[6], uart_tx, 1
instance = comp, \inst1|cnt[7]\, inst1|cnt[7], uart_tx, 1
instance = comp, \inst1|dataout[6]~18\, inst1|dataout[6]~18, uart_tx, 1
instance = comp, \inst1|dataout[7]~21\, inst1|dataout[7]~21, uart_tx, 1
instance = comp, \inst1|cnt[0]~8\, inst1|cnt[0]~8, uart_tx, 1
instance = comp, \inst1|cnt[1]~10\, inst1|cnt[1]~10, uart_tx, 1
instance = comp, \inst1|cnt[2]~12\, inst1|cnt[2]~12, uart_tx, 1
instance = comp, \inst1|cnt[3]~14\, inst1|cnt[3]~14, uart_tx, 1
instance = comp, \inst1|cnt[4]~16\, inst1|cnt[4]~16, uart_tx, 1
instance = comp, \inst1|cnt[5]~18\, inst1|cnt[5]~18, uart_tx, 1
instance = comp, \inst1|cnt[6]~20\, inst1|cnt[6]~20, uart_tx, 1
instance = comp, \inst1|cnt[7]~22\, inst1|cnt[7]~22, uart_tx, 1
instance = comp, \inst|Add0~10\, inst|Add0~10, uart_tx, 1
instance = comp, \inst|Add0~26\, inst|Add0~26, uart_tx, 1
instance = comp, \inst2|cnt[5]\, inst2|cnt[5], uart_tx, 1
instance = comp, \inst2|Selector5~0\, inst2|Selector5~0, uart_tx, 1
instance = comp, \inst2|Selector5~1\, inst2|Selector5~1, uart_tx, 1
instance = comp, \inst2|Selector5~2\, inst2|Selector5~2, uart_tx, 1
instance = comp, \inst2|Selector5~3\, inst2|Selector5~3, uart_tx, 1
instance = comp, \inst1|dataout[0]\, inst1|dataout[0], uart_tx, 1
instance = comp, \inst2|Selector5~4\, inst2|Selector5~4, uart_tx, 1
instance = comp, \inst2|Selector5~5\, inst2|Selector5~5, uart_tx, 1
instance = comp, \inst2|presult\, inst2|presult, uart_tx, 1
instance = comp, \inst2|Selector5~6\, inst2|Selector5~6, uart_tx, 1
instance = comp, \inst2|Selector5~7\, inst2|Selector5~7, uart_tx, 1
instance = comp, \inst2|Selector5~8\, inst2|Selector5~8, uart_tx, 1
instance = comp, \inst2|Selector5~9\, inst2|Selector5~9, uart_tx, 1
instance = comp, \inst2|cnt[2]\, inst2|cnt[2], uart_tx, 1
instance = comp, \inst2|cnt~3\, inst2|cnt~3, uart_tx, 1
instance = comp, \inst1|Equal0~0\, inst1|Equal0~0, uart_tx, 1
instance = comp, \inst1|Equal0~1\, inst1|Equal0~1, uart_tx, 1
instance = comp, \inst1|dataout[0]~17\, inst1|dataout[0]~17, uart_tx, 1
instance = comp, \inst2|cnt~8\, inst2|cnt~8, uart_tx, 1
instance = comp, \inst2|cnt~9\, inst2|cnt~9, uart_tx, 1
instance = comp, \inst1|dataout[0]~20\, inst1|dataout[0]~20, uart_tx, 1
instance = comp, \inst2|presult~0\, inst2|presult~0, uart_tx, 1
instance = comp, \inst2|Selector5~10\, inst2|Selector5~10, uart_tx, 1
instance = comp, \inst2|Selector5~11\, inst2|Selector5~11, uart_tx, 1
instance = comp, \inst2|presult~1\, inst2|presult~1, uart_tx, 1
instance = comp, \inst2|presult~2\, inst2|presult~2, uart_tx, 1
instance = comp, \inst2|presult~3\, inst2|presult~3, uart_tx, 1
instance = comp, \inst2|presult~4\, inst2|presult~4, uart_tx, 1
instance = comp, \inst2|presult~5\, inst2|presult~5, uart_tx, 1
instance = comp, \inst2|WideOr10~0\, inst2|WideOr10~0, uart_tx, 1
instance = comp, \inst2|cnt~14\, inst2|cnt~14, uart_tx, 1
instance = comp, \inst2|wrsigrise\, inst2|wrsigrise, uart_tx, 1
instance = comp, \inst|cnt[5]\, inst|cnt[5], uart_tx, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, uart_tx, 1
instance = comp, \inst|cnt[13]\, inst|cnt[13], uart_tx, 1
instance = comp, \inst|Equal0~3\, inst|Equal0~3, uart_tx, 1
instance = comp, \inst|Equal1~1\, inst|Equal1~1, uart_tx, 1
instance = comp, \inst1|Equal0~2\, inst1|Equal0~2, uart_tx, 1
instance = comp, \inst1|wrsig\, inst1|wrsig, uart_tx, 1
instance = comp, \inst2|wrsigbuf\, inst2|wrsigbuf, uart_tx, 1
instance = comp, \inst2|wrsigrise~0\, inst2|wrsigrise~0, uart_tx, 1
instance = comp, \inst2|presult~6\, inst2|presult~6, uart_tx, 1
instance = comp, \inst2|presult~7\, inst2|presult~7, uart_tx, 1
instance = comp, \clk50~input\, clk50~input, uart_tx, 1
instance = comp, \clk50~inputclkctrl\, clk50~inputclkctrl, uart_tx, 1
instance = comp, \inst2|wrsigbuf~feeder\, inst2|wrsigbuf~feeder, uart_tx, 1
instance = comp, \tx~output\, tx~output, uart_tx, 1
instance = comp, \inst|Add0~0\, inst|Add0~0, uart_tx, 1
instance = comp, \rst_n~input\, rst_n~input, uart_tx, 1
instance = comp, \inst|cnt[0]\, inst|cnt[0], uart_tx, 1
instance = comp, \inst|Add0~2\, inst|Add0~2, uart_tx, 1
instance = comp, \inst|cnt~0\, inst|cnt~0, uart_tx, 1
instance = comp, \inst|cnt[1]\, inst|cnt[1], uart_tx, 1
instance = comp, \inst|Add0~4\, inst|Add0~4, uart_tx, 1
instance = comp, \inst|cnt~1\, inst|cnt~1, uart_tx, 1
instance = comp, \inst|cnt[2]\, inst|cnt[2], uart_tx, 1
instance = comp, \inst|Add0~6\, inst|Add0~6, uart_tx, 1
instance = comp, \inst|Add0~8\, inst|Add0~8, uart_tx, 1
instance = comp, \inst|cnt[4]\, inst|cnt[4], uart_tx, 1
instance = comp, \inst|Add0~12\, inst|Add0~12, uart_tx, 1
instance = comp, \inst|Add0~14\, inst|Add0~14, uart_tx, 1
instance = comp, \inst|cnt[7]\, inst|cnt[7], uart_tx, 1
instance = comp, \inst|Add0~16\, inst|Add0~16, uart_tx, 1
instance = comp, \inst|Add0~18\, inst|Add0~18, uart_tx, 1
instance = comp, \inst|cnt[9]\, inst|cnt[9], uart_tx, 1
instance = comp, \inst|Add0~20\, inst|Add0~20, uart_tx, 1
instance = comp, \inst|cnt[10]\, inst|cnt[10], uart_tx, 1
instance = comp, \inst|Add0~22\, inst|Add0~22, uart_tx, 1
instance = comp, \inst|cnt[11]\, inst|cnt[11], uart_tx, 1
instance = comp, \inst|Equal0~2\, inst|Equal0~2, uart_tx, 1
instance = comp, \inst|Add0~24\, inst|Add0~24, uart_tx, 1
instance = comp, \inst|cnt[12]\, inst|cnt[12], uart_tx, 1
instance = comp, \inst|Add0~28\, inst|Add0~28, uart_tx, 1
instance = comp, \inst|cnt[14]\, inst|cnt[14], uart_tx, 1
instance = comp, \inst|Add0~30\, inst|Add0~30, uart_tx, 1
instance = comp, \inst|cnt[15]\, inst|cnt[15], uart_tx, 1
instance = comp, \inst|Equal0~1\, inst|Equal0~1, uart_tx, 1
instance = comp, \inst|cnt~2\, inst|cnt~2, uart_tx, 1
instance = comp, \inst|cnt[8]\, inst|cnt[8], uart_tx, 1
instance = comp, \inst|cnt~3\, inst|cnt~3, uart_tx, 1
instance = comp, \inst|cnt[6]\, inst|cnt[6], uart_tx, 1
instance = comp, \inst|Equal1~0\, inst|Equal1~0, uart_tx, 1
instance = comp, \inst|Equal1~2\, inst|Equal1~2, uart_tx, 1
instance = comp, \inst|cnt[3]\, inst|cnt[3], uart_tx, 1
instance = comp, \inst|Equal0~4\, inst|Equal0~4, uart_tx, 1
instance = comp, \inst|clkout~0\, inst|clkout~0, uart_tx, 1
instance = comp, \inst|clkout\, inst|clkout, uart_tx, 1
instance = comp, \inst|clkout~clkctrl\, inst|clkout~clkctrl, uart_tx, 1
instance = comp, \inst2|cnt~10\, inst2|cnt~10, uart_tx, 1
instance = comp, \inst2|Equal0~0\, inst2|Equal0~0, uart_tx, 1
instance = comp, \inst2|cnt[0]~13\, inst2|cnt[0]~13, uart_tx, 1
instance = comp, \inst2|Add0~0\, inst2|Add0~0, uart_tx, 1
instance = comp, \inst2|cnt~16\, inst2|cnt~16, uart_tx, 1
instance = comp, \inst2|cnt[0]\, inst2|cnt[0], uart_tx, 1
instance = comp, \inst2|Add0~2\, inst2|Add0~2, uart_tx, 1
instance = comp, \inst2|cnt~15\, inst2|cnt~15, uart_tx, 1
instance = comp, \inst2|cnt[1]\, inst2|cnt[1], uart_tx, 1
instance = comp, \inst2|Add0~6\, inst2|Add0~6, uart_tx, 1
instance = comp, \inst2|cnt~12\, inst2|cnt~12, uart_tx, 1
instance = comp, \inst2|cnt[3]\, inst2|cnt[3], uart_tx, 1
instance = comp, \inst2|Add0~8\, inst2|Add0~8, uart_tx, 1
instance = comp, \inst2|Add0~12\, inst2|Add0~12, uart_tx, 1
instance = comp, \inst2|cnt~11\, inst2|cnt~11, uart_tx, 1
instance = comp, \inst2|cnt[6]\, inst2|cnt[6], uart_tx, 1
instance = comp, \inst2|Add0~14\, inst2|Add0~14, uart_tx, 1
instance = comp, \inst2|cnt[3]~0\, inst2|cnt[3]~0, uart_tx, 1
instance = comp, \inst2|cnt[3]~2\, inst2|cnt[3]~2, uart_tx, 1
instance = comp, \inst2|cnt~4\, inst2|cnt~4, uart_tx, 1
instance = comp, \inst2|cnt[7]\, inst2|cnt[7], uart_tx, 1
instance = comp, \inst2|cnt[3]~1\, inst2|cnt[3]~1, uart_tx, 1
instance = comp, \inst2|cnt~5\, inst2|cnt~5, uart_tx, 1
instance = comp, \inst2|cnt~6\, inst2|cnt~6, uart_tx, 1
instance = comp, \inst2|cnt~7\, inst2|cnt~7, uart_tx, 1
instance = comp, \inst2|cnt[4]\, inst2|cnt[4], uart_tx, 1
instance = comp, \inst2|Equal0~1\, inst2|Equal0~1, uart_tx, 1
instance = comp, \inst2|Equal0~2\, inst2|Equal0~2, uart_tx, 1
instance = comp, \inst2|idle~0\, inst2|idle~0, uart_tx, 1
instance = comp, \inst2|idle~1\, inst2|idle~1, uart_tx, 1
instance = comp, \inst2|idle\, inst2|idle, uart_tx, 1
instance = comp, \inst2|send~0\, inst2|send~0, uart_tx, 1
instance = comp, \inst2|send\, inst2|send, uart_tx, 1
instance = comp, \inst2|tx~0\, inst2|tx~0, uart_tx, 1
instance = comp, \inst2|tx\, inst2|tx, uart_tx, 1
