
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003780  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08003908  08003908  00013908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003994  08003994  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003994  08003994  00013994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800399c  0800399c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800399c  0800399c  0001399c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039a0  080039a0  000139a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080039a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000084  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000f4  200000f4  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d497  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fef  00000000  00000000  0002d537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007a8  00000000  00000000  0002f528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006d0  00000000  00000000  0002fcd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021e9b  00000000  00000000  000303a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b8cd  00000000  00000000  0005223b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c44b7  00000000  00000000  0005db08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00121fbf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002358  00000000  00000000  00122014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080038f0 	.word	0x080038f0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	080038f0 	.word	0x080038f0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b08a      	sub	sp, #40	; 0x28
 80004c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004c6:	f107 0314 	add.w	r3, r7, #20
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
 80004ce:	605a      	str	r2, [r3, #4]
 80004d0:	609a      	str	r2, [r3, #8]
 80004d2:	60da      	str	r2, [r3, #12]
 80004d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80004d6:	2300      	movs	r3, #0
 80004d8:	613b      	str	r3, [r7, #16]
 80004da:	4b3a      	ldr	r3, [pc, #232]	; (80005c4 <MX_GPIO_Init+0x104>)
 80004dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004de:	4a39      	ldr	r2, [pc, #228]	; (80005c4 <MX_GPIO_Init+0x104>)
 80004e0:	f043 0310 	orr.w	r3, r3, #16
 80004e4:	6313      	str	r3, [r2, #48]	; 0x30
 80004e6:	4b37      	ldr	r3, [pc, #220]	; (80005c4 <MX_GPIO_Init+0x104>)
 80004e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ea:	f003 0310 	and.w	r3, r3, #16
 80004ee:	613b      	str	r3, [r7, #16]
 80004f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004f2:	2300      	movs	r3, #0
 80004f4:	60fb      	str	r3, [r7, #12]
 80004f6:	4b33      	ldr	r3, [pc, #204]	; (80005c4 <MX_GPIO_Init+0x104>)
 80004f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fa:	4a32      	ldr	r2, [pc, #200]	; (80005c4 <MX_GPIO_Init+0x104>)
 80004fc:	f043 0304 	orr.w	r3, r3, #4
 8000500:	6313      	str	r3, [r2, #48]	; 0x30
 8000502:	4b30      	ldr	r3, [pc, #192]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000506:	f003 0304 	and.w	r3, r3, #4
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800050e:	2300      	movs	r3, #0
 8000510:	60bb      	str	r3, [r7, #8]
 8000512:	4b2c      	ldr	r3, [pc, #176]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000516:	4a2b      	ldr	r2, [pc, #172]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000518:	f043 0320 	orr.w	r3, r3, #32
 800051c:	6313      	str	r3, [r2, #48]	; 0x30
 800051e:	4b29      	ldr	r3, [pc, #164]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000522:	f003 0320 	and.w	r3, r3, #32
 8000526:	60bb      	str	r3, [r7, #8]
 8000528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800052a:	2300      	movs	r3, #0
 800052c:	607b      	str	r3, [r7, #4]
 800052e:	4b25      	ldr	r3, [pc, #148]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	4a24      	ldr	r2, [pc, #144]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000538:	6313      	str	r3, [r2, #48]	; 0x30
 800053a:	4b22      	ldr	r3, [pc, #136]	; (80005c4 <MX_GPIO_Init+0x104>)
 800053c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800053e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000546:	2300      	movs	r3, #0
 8000548:	603b      	str	r3, [r7, #0]
 800054a:	4b1e      	ldr	r3, [pc, #120]	; (80005c4 <MX_GPIO_Init+0x104>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	4a1d      	ldr	r2, [pc, #116]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000550:	f043 0301 	orr.w	r3, r3, #1
 8000554:	6313      	str	r3, [r2, #48]	; 0x30
 8000556:	4b1b      	ldr	r3, [pc, #108]	; (80005c4 <MX_GPIO_Init+0x104>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055a:	f003 0301 	and.w	r3, r3, #1
 800055e:	603b      	str	r3, [r7, #0]
 8000560:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin, GPIO_PIN_SET);
 8000562:	2201      	movs	r2, #1
 8000564:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000568:	4817      	ldr	r0, [pc, #92]	; (80005c8 <MX_GPIO_Init+0x108>)
 800056a:	f000 feb1 	bl	80012d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 800056e:	2310      	movs	r3, #16
 8000570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000572:	2300      	movs	r3, #0
 8000574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000576:	2302      	movs	r3, #2
 8000578:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 800057a:	f107 0314 	add.w	r3, r7, #20
 800057e:	4619      	mov	r1, r3
 8000580:	4812      	ldr	r0, [pc, #72]	; (80005cc <MX_GPIO_Init+0x10c>)
 8000582:	f000 fcf1 	bl	8000f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin;
 8000586:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800058a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058c:	2301      	movs	r3, #1
 800058e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	2300      	movs	r3, #0
 8000592:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000594:	2300      	movs	r3, #0
 8000596:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000598:	f107 0314 	add.w	r3, r7, #20
 800059c:	4619      	mov	r1, r3
 800059e:	480a      	ldr	r0, [pc, #40]	; (80005c8 <MX_GPIO_Init+0x108>)
 80005a0:	f000 fce2 	bl	8000f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEYUP_Pin;
 80005a4:	2301      	movs	r3, #1
 80005a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a8:	2300      	movs	r3, #0
 80005aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80005ac:	2302      	movs	r3, #2
 80005ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEYUP_GPIO_Port, &GPIO_InitStruct);
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	4619      	mov	r1, r3
 80005b6:	4806      	ldr	r0, [pc, #24]	; (80005d0 <MX_GPIO_Init+0x110>)
 80005b8:	f000 fcd6 	bl	8000f68 <HAL_GPIO_Init>

}
 80005bc:	bf00      	nop
 80005be:	3728      	adds	r7, #40	; 0x28
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	40023800 	.word	0x40023800
 80005c8:	40021400 	.word	0x40021400
 80005cc:	40021000 	.word	0x40021000
 80005d0:	40020000 	.word	0x40020000

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d8:	f000 fa8c 	bl	8000af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005dc:	f000 f80c 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e0:	f7ff ff6e 	bl	80004c0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80005e4:	f000 f9e2 	bl	80009ac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart1);	//重定向初始化串口1
 80005e8:	4802      	ldr	r0, [pc, #8]	; (80005f4 <main+0x20>)
 80005ea:	f000 f875 	bl	80006d8 <RetargetInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  KEY_Printf();
 80005ee:	f002 fb57 	bl	8002ca0 <KEY_Printf>
 80005f2:	e7fc      	b.n	80005ee <main+0x1a>
 80005f4:	2000009c 	.word	0x2000009c

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	; 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 0320 	add.w	r3, r7, #32
 8000602:	2230      	movs	r2, #48	; 0x30
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f002 fbd6 	bl	8002db8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	4b28      	ldr	r3, [pc, #160]	; (80006c4 <SystemClock_Config+0xcc>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000624:	4a27      	ldr	r2, [pc, #156]	; (80006c4 <SystemClock_Config+0xcc>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	; 0x40
 800062c:	4b25      	ldr	r3, [pc, #148]	; (80006c4 <SystemClock_Config+0xcc>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000638:	2300      	movs	r3, #0
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	4b22      	ldr	r3, [pc, #136]	; (80006c8 <SystemClock_Config+0xd0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a21      	ldr	r2, [pc, #132]	; (80006c8 <SystemClock_Config+0xd0>)
 8000642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <SystemClock_Config+0xd0>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000654:	2301      	movs	r3, #1
 8000656:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000658:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800065c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800065e:	2302      	movs	r3, #2
 8000660:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000662:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000666:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000668:	2304      	movs	r3, #4
 800066a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800066c:	23a8      	movs	r3, #168	; 0xa8
 800066e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000674:	2304      	movs	r3, #4
 8000676:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	f107 0320 	add.w	r3, r7, #32
 800067c:	4618      	mov	r0, r3
 800067e:	f000 fe41 	bl	8001304 <HAL_RCC_OscConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000688:	f000 f820 	bl	80006cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068c:	230f      	movs	r3, #15
 800068e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000690:	2302      	movs	r3, #2
 8000692:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000698:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800069c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800069e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2105      	movs	r1, #5
 80006aa:	4618      	mov	r0, r3
 80006ac:	f001 f8a2 	bl	80017f4 <HAL_RCC_ClockConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006b6:	f000 f809 	bl	80006cc <Error_Handler>
  }
}
 80006ba:	bf00      	nop
 80006bc:	3750      	adds	r7, #80	; 0x50
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40023800 	.word	0x40023800
 80006c8:	40007000 	.word	0x40007000

080006cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d0:	b672      	cpsid	i
}
 80006d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d4:	e7fe      	b.n	80006d4 <Error_Handler+0x8>
	...

080006d8 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80006e0:	4a07      	ldr	r2, [pc, #28]	; (8000700 <RetargetInit+0x28>)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80006e6:	4b07      	ldr	r3, [pc, #28]	; (8000704 <RetargetInit+0x2c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	6898      	ldr	r0, [r3, #8]
 80006ec:	2300      	movs	r3, #0
 80006ee:	2202      	movs	r2, #2
 80006f0:	2100      	movs	r1, #0
 80006f2:	f002 fbdf 	bl	8002eb4 <setvbuf>
}
 80006f6:	bf00      	nop
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20000098 	.word	0x20000098
 8000704:	2000000c 	.word	0x2000000c

08000708 <_isatty>:

int _isatty(int fd) {
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	2b00      	cmp	r3, #0
 8000714:	db04      	blt.n	8000720 <_isatty+0x18>
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	2b02      	cmp	r3, #2
 800071a:	dc01      	bgt.n	8000720 <_isatty+0x18>
    return 1;
 800071c:	2301      	movs	r3, #1
 800071e:	e005      	b.n	800072c <_isatty+0x24>

  errno = EBADF;
 8000720:	f002 fb20 	bl	8002d64 <__errno>
 8000724:	4603      	mov	r3, r0
 8000726:	2209      	movs	r2, #9
 8000728:	601a      	str	r2, [r3, #0]
  return 0;
 800072a:	2300      	movs	r3, #0
}
 800072c:	4618      	mov	r0, r3
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}

08000734 <_write>:

int _write(int fd, char* ptr, int len) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	2b01      	cmp	r3, #1
 8000744:	d002      	beq.n	800074c <_write+0x18>
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	2b02      	cmp	r3, #2
 800074a:	d111      	bne.n	8000770 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800074c:	4b0e      	ldr	r3, [pc, #56]	; (8000788 <_write+0x54>)
 800074e:	6818      	ldr	r0, [r3, #0]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	b29a      	uxth	r2, r3
 8000754:	f04f 33ff 	mov.w	r3, #4294967295
 8000758:	68b9      	ldr	r1, [r7, #8]
 800075a:	f001 fa94 	bl	8001c86 <HAL_UART_Transmit>
 800075e:	4603      	mov	r3, r0
 8000760:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000762:	7dfb      	ldrb	r3, [r7, #23]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d101      	bne.n	800076c <_write+0x38>
      return len;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	e008      	b.n	800077e <_write+0x4a>
    else
      return EIO;
 800076c:	2305      	movs	r3, #5
 800076e:	e006      	b.n	800077e <_write+0x4a>
  }
  errno = EBADF;
 8000770:	f002 faf8 	bl	8002d64 <__errno>
 8000774:	4603      	mov	r3, r0
 8000776:	2209      	movs	r2, #9
 8000778:	601a      	str	r2, [r3, #0]
  return -1;
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800077e:	4618      	mov	r0, r3
 8000780:	3718      	adds	r7, #24
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000098 	.word	0x20000098

0800078c <_close>:

int _close(int fd) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2b00      	cmp	r3, #0
 8000798:	db04      	blt.n	80007a4 <_close+0x18>
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	2b02      	cmp	r3, #2
 800079e:	dc01      	bgt.n	80007a4 <_close+0x18>
    return 0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	e006      	b.n	80007b2 <_close+0x26>

  errno = EBADF;
 80007a4:	f002 fade 	bl	8002d64 <__errno>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2209      	movs	r2, #9
 80007ac:	601a      	str	r2, [r3, #0]
  return -1;
 80007ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b084      	sub	sp, #16
 80007be:	af00      	add	r7, sp, #0
 80007c0:	60f8      	str	r0, [r7, #12]
 80007c2:	60b9      	str	r1, [r7, #8]
 80007c4:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80007c6:	f002 facd 	bl	8002d64 <__errno>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2209      	movs	r2, #9
 80007ce:	601a      	str	r2, [r3, #0]
  return -1;
 80007d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	3710      	adds	r7, #16
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <_read>:

int _read(int fd, char* ptr, int len) {
 80007dc:	b580      	push	{r7, lr}
 80007de:	b086      	sub	sp, #24
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	60f8      	str	r0, [r7, #12]
 80007e4:	60b9      	str	r1, [r7, #8]
 80007e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d110      	bne.n	8000810 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <_read+0x4c>)
 80007f0:	6818      	ldr	r0, [r3, #0]
 80007f2:	f04f 33ff 	mov.w	r3, #4294967295
 80007f6:	2201      	movs	r2, #1
 80007f8:	68b9      	ldr	r1, [r7, #8]
 80007fa:	f001 fad6 	bl	8001daa <HAL_UART_Receive>
 80007fe:	4603      	mov	r3, r0
 8000800:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000802:	7dfb      	ldrb	r3, [r7, #23]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d101      	bne.n	800080c <_read+0x30>
      return 1;
 8000808:	2301      	movs	r3, #1
 800080a:	e008      	b.n	800081e <_read+0x42>
    else
      return EIO;
 800080c:	2305      	movs	r3, #5
 800080e:	e006      	b.n	800081e <_read+0x42>
  }
  errno = EBADF;
 8000810:	f002 faa8 	bl	8002d64 <__errno>
 8000814:	4603      	mov	r3, r0
 8000816:	2209      	movs	r2, #9
 8000818:	601a      	str	r2, [r3, #0]
  return -1;
 800081a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800081e:	4618      	mov	r0, r3
 8000820:	3718      	adds	r7, #24
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	20000098 	.word	0x20000098

0800082c <_fstat>:

int _fstat(int fd, struct stat* st) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
 8000834:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	2b00      	cmp	r3, #0
 800083a:	db08      	blt.n	800084e <_fstat+0x22>
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2b02      	cmp	r3, #2
 8000840:	dc05      	bgt.n	800084e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000848:	605a      	str	r2, [r3, #4]
    return 0;
 800084a:	2300      	movs	r3, #0
 800084c:	e005      	b.n	800085a <_fstat+0x2e>
  }

  errno = EBADF;
 800084e:	f002 fa89 	bl	8002d64 <__errno>
 8000852:	4603      	mov	r3, r0
 8000854:	2209      	movs	r2, #9
 8000856:	601a      	str	r2, [r3, #0]
  return 0;
 8000858:	2300      	movs	r3, #0
}
 800085a:	4618      	mov	r0, r3
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800086a:	2300      	movs	r3, #0
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <HAL_MspInit+0x4c>)
 8000870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000872:	4a0f      	ldr	r2, [pc, #60]	; (80008b0 <HAL_MspInit+0x4c>)
 8000874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000878:	6453      	str	r3, [r2, #68]	; 0x44
 800087a:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <HAL_MspInit+0x4c>)
 800087c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	603b      	str	r3, [r7, #0]
 800088a:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <HAL_MspInit+0x4c>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088e:	4a08      	ldr	r2, [pc, #32]	; (80008b0 <HAL_MspInit+0x4c>)
 8000890:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000894:	6413      	str	r3, [r2, #64]	; 0x40
 8000896:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <HAL_MspInit+0x4c>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800089e:	603b      	str	r3, [r7, #0]
 80008a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008a2:	bf00      	nop
 80008a4:	370c      	adds	r7, #12
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	40023800 	.word	0x40023800

080008b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008b8:	e7fe      	b.n	80008b8 <NMI_Handler+0x4>

080008ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ba:	b480      	push	{r7}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008be:	e7fe      	b.n	80008be <HardFault_Handler+0x4>

080008c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c4:	e7fe      	b.n	80008c4 <MemManage_Handler+0x4>

080008c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ca:	e7fe      	b.n	80008ca <BusFault_Handler+0x4>

080008cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d0:	e7fe      	b.n	80008d0 <UsageFault_Handler+0x4>

080008d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d2:	b480      	push	{r7}
 80008d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008d6:	bf00      	nop
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr

080008ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000900:	f000 f94a 	bl	8000b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}

08000908 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800090c:	4802      	ldr	r0, [pc, #8]	; (8000918 <USART1_IRQHandler+0x10>)
 800090e:	f001 faef 	bl	8001ef0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	2000009c 	.word	0x2000009c

0800091c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b086      	sub	sp, #24
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000924:	4a14      	ldr	r2, [pc, #80]	; (8000978 <_sbrk+0x5c>)
 8000926:	4b15      	ldr	r3, [pc, #84]	; (800097c <_sbrk+0x60>)
 8000928:	1ad3      	subs	r3, r2, r3
 800092a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000930:	4b13      	ldr	r3, [pc, #76]	; (8000980 <_sbrk+0x64>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d102      	bne.n	800093e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000938:	4b11      	ldr	r3, [pc, #68]	; (8000980 <_sbrk+0x64>)
 800093a:	4a12      	ldr	r2, [pc, #72]	; (8000984 <_sbrk+0x68>)
 800093c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <_sbrk+0x64>)
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4413      	add	r3, r2
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	429a      	cmp	r2, r3
 800094a:	d207      	bcs.n	800095c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800094c:	f002 fa0a 	bl	8002d64 <__errno>
 8000950:	4603      	mov	r3, r0
 8000952:	220c      	movs	r2, #12
 8000954:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000956:	f04f 33ff 	mov.w	r3, #4294967295
 800095a:	e009      	b.n	8000970 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800095c:	4b08      	ldr	r3, [pc, #32]	; (8000980 <_sbrk+0x64>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000962:	4b07      	ldr	r3, [pc, #28]	; (8000980 <_sbrk+0x64>)
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	4413      	add	r3, r2
 800096a:	4a05      	ldr	r2, [pc, #20]	; (8000980 <_sbrk+0x64>)
 800096c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800096e:	68fb      	ldr	r3, [r7, #12]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3718      	adds	r7, #24
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20020000 	.word	0x20020000
 800097c:	00000400 	.word	0x00000400
 8000980:	2000008c 	.word	0x2000008c
 8000984:	200000f8 	.word	0x200000f8

08000988 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800098c:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <SystemInit+0x20>)
 800098e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000992:	4a05      	ldr	r2, [pc, #20]	; (80009a8 <SystemInit+0x20>)
 8000994:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000998:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009b2:	4a12      	ldr	r2, [pc, #72]	; (80009fc <MX_USART1_UART_Init+0x50>)
 80009b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ca:	4b0b      	ldr	r3, [pc, #44]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009d0:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009d2:	220c      	movs	r2, #12
 80009d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d6:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009dc:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	; (80009f8 <MX_USART1_UART_Init+0x4c>)
 80009e4:	f001 f902 	bl	8001bec <HAL_UART_Init>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009ee:	f7ff fe6d 	bl	80006cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	2000009c 	.word	0x2000009c
 80009fc:	40011000 	.word	0x40011000

08000a00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08a      	sub	sp, #40	; 0x28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a1d      	ldr	r2, [pc, #116]	; (8000a94 <HAL_UART_MspInit+0x94>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d134      	bne.n	8000a8c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
 8000a26:	4b1c      	ldr	r3, [pc, #112]	; (8000a98 <HAL_UART_MspInit+0x98>)
 8000a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a2a:	4a1b      	ldr	r2, [pc, #108]	; (8000a98 <HAL_UART_MspInit+0x98>)
 8000a2c:	f043 0310 	orr.w	r3, r3, #16
 8000a30:	6453      	str	r3, [r2, #68]	; 0x44
 8000a32:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <HAL_UART_MspInit+0x98>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a36:	f003 0310 	and.w	r3, r3, #16
 8000a3a:	613b      	str	r3, [r7, #16]
 8000a3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <HAL_UART_MspInit+0x98>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a14      	ldr	r2, [pc, #80]	; (8000a98 <HAL_UART_MspInit+0x98>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b12      	ldr	r3, [pc, #72]	; (8000a98 <HAL_UART_MspInit+0x98>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a6c:	2307      	movs	r3, #7
 8000a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	4619      	mov	r1, r3
 8000a76:	4809      	ldr	r0, [pc, #36]	; (8000a9c <HAL_UART_MspInit+0x9c>)
 8000a78:	f000 fa76 	bl	8000f68 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2100      	movs	r1, #0
 8000a80:	2025      	movs	r0, #37	; 0x25
 8000a82:	f000 f9a8 	bl	8000dd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a86:	2025      	movs	r0, #37	; 0x25
 8000a88:	f000 f9c1 	bl	8000e0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000a8c:	bf00      	nop
 8000a8e:	3728      	adds	r7, #40	; 0x28
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	40011000 	.word	0x40011000
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40020000 	.word	0x40020000

08000aa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000aa0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ad8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aa4:	480d      	ldr	r0, [pc, #52]	; (8000adc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000aa6:	490e      	ldr	r1, [pc, #56]	; (8000ae0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000aa8:	4a0e      	ldr	r2, [pc, #56]	; (8000ae4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aac:	e002      	b.n	8000ab4 <LoopCopyDataInit>

08000aae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab2:	3304      	adds	r3, #4

08000ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab8:	d3f9      	bcc.n	8000aae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aba:	4a0b      	ldr	r2, [pc, #44]	; (8000ae8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000abc:	4c0b      	ldr	r4, [pc, #44]	; (8000aec <LoopFillZerobss+0x26>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac0:	e001      	b.n	8000ac6 <LoopFillZerobss>

08000ac2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac4:	3204      	adds	r2, #4

08000ac6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac8:	d3fb      	bcc.n	8000ac2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000aca:	f7ff ff5d 	bl	8000988 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ace:	f002 f94f 	bl	8002d70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ad2:	f7ff fd7f 	bl	80005d4 <main>
  bx  lr    
 8000ad6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ad8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ae4:	080039a4 	.word	0x080039a4
  ldr r2, =_sbss
 8000ae8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000aec:	200000f4 	.word	0x200000f4

08000af0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000af0:	e7fe      	b.n	8000af0 <ADC_IRQHandler>
	...

08000af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000af8:	4b0e      	ldr	r3, [pc, #56]	; (8000b34 <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0d      	ldr	r2, [pc, #52]	; (8000b34 <HAL_Init+0x40>)
 8000afe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b04:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <HAL_Init+0x40>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <HAL_Init+0x40>)
 8000b0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b10:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <HAL_Init+0x40>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a07      	ldr	r2, [pc, #28]	; (8000b34 <HAL_Init+0x40>)
 8000b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	f000 f94f 	bl	8000dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b22:	200f      	movs	r0, #15
 8000b24:	f000 f808 	bl	8000b38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b28:	f7ff fe9c 	bl	8000864 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40023c00 	.word	0x40023c00

08000b38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b40:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <HAL_InitTick+0x54>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <HAL_InitTick+0x58>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b56:	4618      	mov	r0, r3
 8000b58:	f000 f967 	bl	8000e2a <HAL_SYSTICK_Config>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e00e      	b.n	8000b84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2b0f      	cmp	r3, #15
 8000b6a:	d80a      	bhi.n	8000b82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295
 8000b74:	f000 f92f 	bl	8000dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b78:	4a06      	ldr	r2, [pc, #24]	; (8000b94 <HAL_InitTick+0x5c>)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	e000      	b.n	8000b84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	20000000 	.word	0x20000000
 8000b90:	20000008 	.word	0x20000008
 8000b94:	20000004 	.word	0x20000004

08000b98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <HAL_IncTick+0x20>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b06      	ldr	r3, [pc, #24]	; (8000bbc <HAL_IncTick+0x24>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4413      	add	r3, r2
 8000ba8:	4a04      	ldr	r2, [pc, #16]	; (8000bbc <HAL_IncTick+0x24>)
 8000baa:	6013      	str	r3, [r2, #0]
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	20000008 	.word	0x20000008
 8000bbc:	200000e0 	.word	0x200000e0

08000bc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc4:	4b03      	ldr	r3, [pc, #12]	; (8000bd4 <HAL_GetTick+0x14>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	200000e0 	.word	0x200000e0

08000bd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000be0:	f7ff ffee 	bl	8000bc0 <HAL_GetTick>
 8000be4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bf0:	d005      	beq.n	8000bfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bf2:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <HAL_Delay+0x44>)
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bfe:	bf00      	nop
 8000c00:	f7ff ffde 	bl	8000bc0 <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	68fa      	ldr	r2, [r7, #12]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d8f7      	bhi.n	8000c00 <HAL_Delay+0x28>
  {
  }
}
 8000c10:	bf00      	nop
 8000c12:	bf00      	nop
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000008 	.word	0x20000008

08000c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f003 0307 	and.w	r3, r3, #7
 8000c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c30:	4b0c      	ldr	r3, [pc, #48]	; (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c36:	68ba      	ldr	r2, [r7, #8]
 8000c38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c52:	4a04      	ldr	r2, [pc, #16]	; (8000c64 <__NVIC_SetPriorityGrouping+0x44>)
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	60d3      	str	r3, [r2, #12]
}
 8000c58:	bf00      	nop
 8000c5a:	3714      	adds	r7, #20
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c6c:	4b04      	ldr	r3, [pc, #16]	; (8000c80 <__NVIC_GetPriorityGrouping+0x18>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	0a1b      	lsrs	r3, r3, #8
 8000c72:	f003 0307 	and.w	r3, r3, #7
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db0b      	blt.n	8000cae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	f003 021f 	and.w	r2, r3, #31
 8000c9c:	4907      	ldr	r1, [pc, #28]	; (8000cbc <__NVIC_EnableIRQ+0x38>)
 8000c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca2:	095b      	lsrs	r3, r3, #5
 8000ca4:	2001      	movs	r0, #1
 8000ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8000caa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	e000e100 	.word	0xe000e100

08000cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	6039      	str	r1, [r7, #0]
 8000cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db0a      	blt.n	8000cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	490c      	ldr	r1, [pc, #48]	; (8000d0c <__NVIC_SetPriority+0x4c>)
 8000cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cde:	0112      	lsls	r2, r2, #4
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	440b      	add	r3, r1
 8000ce4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce8:	e00a      	b.n	8000d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4908      	ldr	r1, [pc, #32]	; (8000d10 <__NVIC_SetPriority+0x50>)
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 030f 	and.w	r3, r3, #15
 8000cf6:	3b04      	subs	r3, #4
 8000cf8:	0112      	lsls	r2, r2, #4
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	761a      	strb	r2, [r3, #24]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000e100 	.word	0xe000e100
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b089      	sub	sp, #36	; 0x24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	f1c3 0307 	rsb	r3, r3, #7
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	bf28      	it	cs
 8000d32:	2304      	movcs	r3, #4
 8000d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	2b06      	cmp	r3, #6
 8000d3c:	d902      	bls.n	8000d44 <NVIC_EncodePriority+0x30>
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3b03      	subs	r3, #3
 8000d42:	e000      	b.n	8000d46 <NVIC_EncodePriority+0x32>
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d48:	f04f 32ff 	mov.w	r2, #4294967295
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43da      	mvns	r2, r3
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	401a      	ands	r2, r3
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	fa01 f303 	lsl.w	r3, r1, r3
 8000d66:	43d9      	mvns	r1, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	4313      	orrs	r3, r2
         );
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3724      	adds	r7, #36	; 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
	...

08000d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d8c:	d301      	bcc.n	8000d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00f      	b.n	8000db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d92:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <SysTick_Config+0x40>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f7ff ff8e 	bl	8000cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <SysTick_Config+0x40>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000daa:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <SysTick_Config+0x40>)
 8000dac:	2207      	movs	r2, #7
 8000dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff29 	bl	8000c20 <__NVIC_SetPriorityGrouping>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b086      	sub	sp, #24
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	4603      	mov	r3, r0
 8000dde:	60b9      	str	r1, [r7, #8]
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de8:	f7ff ff3e 	bl	8000c68 <__NVIC_GetPriorityGrouping>
 8000dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	68b9      	ldr	r1, [r7, #8]
 8000df2:	6978      	ldr	r0, [r7, #20]
 8000df4:	f7ff ff8e 	bl	8000d14 <NVIC_EncodePriority>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff ff5d 	bl	8000cc0 <__NVIC_SetPriority>
}
 8000e06:	bf00      	nop
 8000e08:	3718      	adds	r7, #24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b082      	sub	sp, #8
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	4603      	mov	r3, r0
 8000e16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff ff31 	bl	8000c84 <__NVIC_EnableIRQ>
}
 8000e22:	bf00      	nop
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff ffa2 	bl	8000d7c <SysTick_Config>
 8000e38:	4603      	mov	r3, r0
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b084      	sub	sp, #16
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e4e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000e50:	f7ff feb6 	bl	8000bc0 <HAL_GetTick>
 8000e54:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d008      	beq.n	8000e74 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2280      	movs	r2, #128	; 0x80
 8000e66:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000e70:	2301      	movs	r3, #1
 8000e72:	e052      	b.n	8000f1a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f022 0216 	bic.w	r2, r2, #22
 8000e82:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	695a      	ldr	r2, [r3, #20]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e92:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d103      	bne.n	8000ea4 <HAL_DMA_Abort+0x62>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d007      	beq.n	8000eb4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	681a      	ldr	r2, [r3, #0]
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f022 0208 	bic.w	r2, r2, #8
 8000eb2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f022 0201 	bic.w	r2, r2, #1
 8000ec2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ec4:	e013      	b.n	8000eee <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ec6:	f7ff fe7b 	bl	8000bc0 <HAL_GetTick>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	2b05      	cmp	r3, #5
 8000ed2:	d90c      	bls.n	8000eee <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2220      	movs	r2, #32
 8000ed8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2203      	movs	r2, #3
 8000ede:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e015      	b.n	8000f1a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f003 0301 	and.w	r3, r3, #1
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d1e4      	bne.n	8000ec6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f00:	223f      	movs	r2, #63	; 0x3f
 8000f02:	409a      	lsls	r2, r3
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	2200      	movs	r2, #0
 8000f14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d004      	beq.n	8000f40 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2280      	movs	r2, #128	; 0x80
 8000f3a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e00c      	b.n	8000f5a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2205      	movs	r2, #5
 8000f44:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f022 0201 	bic.w	r2, r2, #1
 8000f56:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b089      	sub	sp, #36	; 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f72:	2300      	movs	r3, #0
 8000f74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61fb      	str	r3, [r7, #28]
 8000f82:	e16b      	b.n	800125c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f84:	2201      	movs	r2, #1
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	4013      	ands	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	429a      	cmp	r2, r3
 8000f9e:	f040 815a 	bne.w	8001256 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d005      	beq.n	8000fba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d130      	bne.n	800101c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	005b      	lsls	r3, r3, #1
 8000fc4:	2203      	movs	r2, #3
 8000fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	68da      	ldr	r2, [r3, #12]
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	005b      	lsls	r3, r3, #1
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	69ba      	ldr	r2, [r7, #24]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	43db      	mvns	r3, r3
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	091b      	lsrs	r3, r3, #4
 8001006:	f003 0201 	and.w	r2, r3, #1
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	4313      	orrs	r3, r2
 8001014:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0303 	and.w	r3, r3, #3
 8001024:	2b03      	cmp	r3, #3
 8001026:	d017      	beq.n	8001058 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	2203      	movs	r2, #3
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	689a      	ldr	r2, [r3, #8]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0303 	and.w	r3, r3, #3
 8001060:	2b02      	cmp	r3, #2
 8001062:	d123      	bne.n	80010ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	08da      	lsrs	r2, r3, #3
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3208      	adds	r2, #8
 800106c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001070:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	f003 0307 	and.w	r3, r3, #7
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	220f      	movs	r2, #15
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	691a      	ldr	r2, [r3, #16]
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	08da      	lsrs	r2, r3, #3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3208      	adds	r2, #8
 80010a6:	69b9      	ldr	r1, [r7, #24]
 80010a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	2203      	movs	r2, #3
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4013      	ands	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f003 0203 	and.w	r2, r3, #3
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	f000 80b4 	beq.w	8001256 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	4b60      	ldr	r3, [pc, #384]	; (8001274 <HAL_GPIO_Init+0x30c>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	4a5f      	ldr	r2, [pc, #380]	; (8001274 <HAL_GPIO_Init+0x30c>)
 80010f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010fc:	6453      	str	r3, [r2, #68]	; 0x44
 80010fe:	4b5d      	ldr	r3, [pc, #372]	; (8001274 <HAL_GPIO_Init+0x30c>)
 8001100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001102:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800110a:	4a5b      	ldr	r2, [pc, #364]	; (8001278 <HAL_GPIO_Init+0x310>)
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	089b      	lsrs	r3, r3, #2
 8001110:	3302      	adds	r3, #2
 8001112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001116:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	f003 0303 	and.w	r3, r3, #3
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	220f      	movs	r2, #15
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43db      	mvns	r3, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4013      	ands	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a52      	ldr	r2, [pc, #328]	; (800127c <HAL_GPIO_Init+0x314>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d02b      	beq.n	800118e <HAL_GPIO_Init+0x226>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a51      	ldr	r2, [pc, #324]	; (8001280 <HAL_GPIO_Init+0x318>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d025      	beq.n	800118a <HAL_GPIO_Init+0x222>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a50      	ldr	r2, [pc, #320]	; (8001284 <HAL_GPIO_Init+0x31c>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d01f      	beq.n	8001186 <HAL_GPIO_Init+0x21e>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4f      	ldr	r2, [pc, #316]	; (8001288 <HAL_GPIO_Init+0x320>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d019      	beq.n	8001182 <HAL_GPIO_Init+0x21a>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4e      	ldr	r2, [pc, #312]	; (800128c <HAL_GPIO_Init+0x324>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d013      	beq.n	800117e <HAL_GPIO_Init+0x216>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a4d      	ldr	r2, [pc, #308]	; (8001290 <HAL_GPIO_Init+0x328>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d00d      	beq.n	800117a <HAL_GPIO_Init+0x212>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a4c      	ldr	r2, [pc, #304]	; (8001294 <HAL_GPIO_Init+0x32c>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d007      	beq.n	8001176 <HAL_GPIO_Init+0x20e>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a4b      	ldr	r2, [pc, #300]	; (8001298 <HAL_GPIO_Init+0x330>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d101      	bne.n	8001172 <HAL_GPIO_Init+0x20a>
 800116e:	2307      	movs	r3, #7
 8001170:	e00e      	b.n	8001190 <HAL_GPIO_Init+0x228>
 8001172:	2308      	movs	r3, #8
 8001174:	e00c      	b.n	8001190 <HAL_GPIO_Init+0x228>
 8001176:	2306      	movs	r3, #6
 8001178:	e00a      	b.n	8001190 <HAL_GPIO_Init+0x228>
 800117a:	2305      	movs	r3, #5
 800117c:	e008      	b.n	8001190 <HAL_GPIO_Init+0x228>
 800117e:	2304      	movs	r3, #4
 8001180:	e006      	b.n	8001190 <HAL_GPIO_Init+0x228>
 8001182:	2303      	movs	r3, #3
 8001184:	e004      	b.n	8001190 <HAL_GPIO_Init+0x228>
 8001186:	2302      	movs	r3, #2
 8001188:	e002      	b.n	8001190 <HAL_GPIO_Init+0x228>
 800118a:	2301      	movs	r3, #1
 800118c:	e000      	b.n	8001190 <HAL_GPIO_Init+0x228>
 800118e:	2300      	movs	r3, #0
 8001190:	69fa      	ldr	r2, [r7, #28]
 8001192:	f002 0203 	and.w	r2, r2, #3
 8001196:	0092      	lsls	r2, r2, #2
 8001198:	4093      	lsls	r3, r2
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4313      	orrs	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011a0:	4935      	ldr	r1, [pc, #212]	; (8001278 <HAL_GPIO_Init+0x310>)
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	089b      	lsrs	r3, r3, #2
 80011a6:	3302      	adds	r3, #2
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011ae:	4b3b      	ldr	r3, [pc, #236]	; (800129c <HAL_GPIO_Init+0x334>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d003      	beq.n	80011d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011d2:	4a32      	ldr	r2, [pc, #200]	; (800129c <HAL_GPIO_Init+0x334>)
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011d8:	4b30      	ldr	r3, [pc, #192]	; (800129c <HAL_GPIO_Init+0x334>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d003      	beq.n	80011fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	4313      	orrs	r3, r2
 80011fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011fc:	4a27      	ldr	r2, [pc, #156]	; (800129c <HAL_GPIO_Init+0x334>)
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001202:	4b26      	ldr	r3, [pc, #152]	; (800129c <HAL_GPIO_Init+0x334>)
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	43db      	mvns	r3, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4013      	ands	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001226:	4a1d      	ldr	r2, [pc, #116]	; (800129c <HAL_GPIO_Init+0x334>)
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800122c:	4b1b      	ldr	r3, [pc, #108]	; (800129c <HAL_GPIO_Init+0x334>)
 800122e:	68db      	ldr	r3, [r3, #12]
 8001230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	43db      	mvns	r3, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d003      	beq.n	8001250 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001250:	4a12      	ldr	r2, [pc, #72]	; (800129c <HAL_GPIO_Init+0x334>)
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3301      	adds	r3, #1
 800125a:	61fb      	str	r3, [r7, #28]
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	2b0f      	cmp	r3, #15
 8001260:	f67f ae90 	bls.w	8000f84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3724      	adds	r7, #36	; 0x24
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40023800 	.word	0x40023800
 8001278:	40013800 	.word	0x40013800
 800127c:	40020000 	.word	0x40020000
 8001280:	40020400 	.word	0x40020400
 8001284:	40020800 	.word	0x40020800
 8001288:	40020c00 	.word	0x40020c00
 800128c:	40021000 	.word	0x40021000
 8001290:	40021400 	.word	0x40021400
 8001294:	40021800 	.word	0x40021800
 8001298:	40021c00 	.word	0x40021c00
 800129c:	40013c00 	.word	0x40013c00

080012a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	460b      	mov	r3, r1
 80012aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691a      	ldr	r2, [r3, #16]
 80012b0:	887b      	ldrh	r3, [r7, #2]
 80012b2:	4013      	ands	r3, r2
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d002      	beq.n	80012be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80012b8:	2301      	movs	r3, #1
 80012ba:	73fb      	strb	r3, [r7, #15]
 80012bc:	e001      	b.n	80012c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012be:	2300      	movs	r3, #0
 80012c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	460b      	mov	r3, r1
 80012da:	807b      	strh	r3, [r7, #2]
 80012dc:	4613      	mov	r3, r2
 80012de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012e0:	787b      	ldrb	r3, [r7, #1]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d003      	beq.n	80012ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012e6:	887a      	ldrh	r2, [r7, #2]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012ec:	e003      	b.n	80012f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ee:	887b      	ldrh	r3, [r7, #2]
 80012f0:	041a      	lsls	r2, r3, #16
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	619a      	str	r2, [r3, #24]
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d101      	bne.n	8001316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e264      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	2b00      	cmp	r3, #0
 8001320:	d075      	beq.n	800140e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001322:	4ba3      	ldr	r3, [pc, #652]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 030c 	and.w	r3, r3, #12
 800132a:	2b04      	cmp	r3, #4
 800132c:	d00c      	beq.n	8001348 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800132e:	4ba0      	ldr	r3, [pc, #640]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001336:	2b08      	cmp	r3, #8
 8001338:	d112      	bne.n	8001360 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800133a:	4b9d      	ldr	r3, [pc, #628]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001342:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001346:	d10b      	bne.n	8001360 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001348:	4b99      	ldr	r3, [pc, #612]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d05b      	beq.n	800140c <HAL_RCC_OscConfig+0x108>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d157      	bne.n	800140c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e23f      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001368:	d106      	bne.n	8001378 <HAL_RCC_OscConfig+0x74>
 800136a:	4b91      	ldr	r3, [pc, #580]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a90      	ldr	r2, [pc, #576]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e01d      	b.n	80013b4 <HAL_RCC_OscConfig+0xb0>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001380:	d10c      	bne.n	800139c <HAL_RCC_OscConfig+0x98>
 8001382:	4b8b      	ldr	r3, [pc, #556]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a8a      	ldr	r2, [pc, #552]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001388:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800138c:	6013      	str	r3, [r2, #0]
 800138e:	4b88      	ldr	r3, [pc, #544]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a87      	ldr	r2, [pc, #540]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	e00b      	b.n	80013b4 <HAL_RCC_OscConfig+0xb0>
 800139c:	4b84      	ldr	r3, [pc, #528]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a83      	ldr	r2, [pc, #524]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 80013a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	4b81      	ldr	r3, [pc, #516]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a80      	ldr	r2, [pc, #512]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 80013ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d013      	beq.n	80013e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013bc:	f7ff fc00 	bl	8000bc0 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	e008      	b.n	80013d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c4:	f7ff fbfc 	bl	8000bc0 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b64      	cmp	r3, #100	; 0x64
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e204      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	4b76      	ldr	r3, [pc, #472]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0f0      	beq.n	80013c4 <HAL_RCC_OscConfig+0xc0>
 80013e2:	e014      	b.n	800140e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e4:	f7ff fbec 	bl	8000bc0 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013ec:	f7ff fbe8 	bl	8000bc0 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b64      	cmp	r3, #100	; 0x64
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e1f0      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fe:	4b6c      	ldr	r3, [pc, #432]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d1f0      	bne.n	80013ec <HAL_RCC_OscConfig+0xe8>
 800140a:	e000      	b.n	800140e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d063      	beq.n	80014e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800141a:	4b65      	ldr	r3, [pc, #404]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 030c 	and.w	r3, r3, #12
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00b      	beq.n	800143e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001426:	4b62      	ldr	r3, [pc, #392]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800142e:	2b08      	cmp	r3, #8
 8001430:	d11c      	bne.n	800146c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001432:	4b5f      	ldr	r3, [pc, #380]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d116      	bne.n	800146c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143e:	4b5c      	ldr	r3, [pc, #368]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <HAL_RCC_OscConfig+0x152>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d001      	beq.n	8001456 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e1c4      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001456:	4b56      	ldr	r3, [pc, #344]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	4952      	ldr	r1, [pc, #328]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001466:	4313      	orrs	r3, r2
 8001468:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146a:	e03a      	b.n	80014e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d020      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001474:	4b4f      	ldr	r3, [pc, #316]	; (80015b4 <HAL_RCC_OscConfig+0x2b0>)
 8001476:	2201      	movs	r2, #1
 8001478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147a:	f7ff fba1 	bl	8000bc0 <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001482:	f7ff fb9d 	bl	8000bc0 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e1a5      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001494:	4b46      	ldr	r3, [pc, #280]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f0      	beq.n	8001482 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a0:	4b43      	ldr	r3, [pc, #268]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	691b      	ldr	r3, [r3, #16]
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	4940      	ldr	r1, [pc, #256]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 80014b0:	4313      	orrs	r3, r2
 80014b2:	600b      	str	r3, [r1, #0]
 80014b4:	e015      	b.n	80014e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b6:	4b3f      	ldr	r3, [pc, #252]	; (80015b4 <HAL_RCC_OscConfig+0x2b0>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014bc:	f7ff fb80 	bl	8000bc0 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c4:	f7ff fb7c 	bl	8000bc0 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e184      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	4b36      	ldr	r3, [pc, #216]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d030      	beq.n	8001550 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d016      	beq.n	8001524 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f6:	4b30      	ldr	r3, [pc, #192]	; (80015b8 <HAL_RCC_OscConfig+0x2b4>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014fc:	f7ff fb60 	bl	8000bc0 <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001504:	f7ff fb5c 	bl	8000bc0 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e164      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001516:	4b26      	ldr	r3, [pc, #152]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001518:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0f0      	beq.n	8001504 <HAL_RCC_OscConfig+0x200>
 8001522:	e015      	b.n	8001550 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001524:	4b24      	ldr	r3, [pc, #144]	; (80015b8 <HAL_RCC_OscConfig+0x2b4>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152a:	f7ff fb49 	bl	8000bc0 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001532:	f7ff fb45 	bl	8000bc0 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e14d      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001546:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f0      	bne.n	8001532 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 80a0 	beq.w	800169e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800155e:	2300      	movs	r3, #0
 8001560:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d10f      	bne.n	800158e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001578:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800157c:	6413      	str	r3, [r2, #64]	; 0x40
 800157e:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800158a:	2301      	movs	r3, #1
 800158c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800158e:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <HAL_RCC_OscConfig+0x2b8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001596:	2b00      	cmp	r3, #0
 8001598:	d121      	bne.n	80015de <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800159a:	4b08      	ldr	r3, [pc, #32]	; (80015bc <HAL_RCC_OscConfig+0x2b8>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a07      	ldr	r2, [pc, #28]	; (80015bc <HAL_RCC_OscConfig+0x2b8>)
 80015a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015a6:	f7ff fb0b 	bl	8000bc0 <HAL_GetTick>
 80015aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ac:	e011      	b.n	80015d2 <HAL_RCC_OscConfig+0x2ce>
 80015ae:	bf00      	nop
 80015b0:	40023800 	.word	0x40023800
 80015b4:	42470000 	.word	0x42470000
 80015b8:	42470e80 	.word	0x42470e80
 80015bc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c0:	f7ff fafe 	bl	8000bc0 <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e106      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d2:	4b85      	ldr	r3, [pc, #532]	; (80017e8 <HAL_RCC_OscConfig+0x4e4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d0f0      	beq.n	80015c0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d106      	bne.n	80015f4 <HAL_RCC_OscConfig+0x2f0>
 80015e6:	4b81      	ldr	r3, [pc, #516]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 80015e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ea:	4a80      	ldr	r2, [pc, #512]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 80015ec:	f043 0301 	orr.w	r3, r3, #1
 80015f0:	6713      	str	r3, [r2, #112]	; 0x70
 80015f2:	e01c      	b.n	800162e <HAL_RCC_OscConfig+0x32a>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	2b05      	cmp	r3, #5
 80015fa:	d10c      	bne.n	8001616 <HAL_RCC_OscConfig+0x312>
 80015fc:	4b7b      	ldr	r3, [pc, #492]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 80015fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001600:	4a7a      	ldr	r2, [pc, #488]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001602:	f043 0304 	orr.w	r3, r3, #4
 8001606:	6713      	str	r3, [r2, #112]	; 0x70
 8001608:	4b78      	ldr	r3, [pc, #480]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 800160a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160c:	4a77      	ldr	r2, [pc, #476]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 800160e:	f043 0301 	orr.w	r3, r3, #1
 8001612:	6713      	str	r3, [r2, #112]	; 0x70
 8001614:	e00b      	b.n	800162e <HAL_RCC_OscConfig+0x32a>
 8001616:	4b75      	ldr	r3, [pc, #468]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800161a:	4a74      	ldr	r2, [pc, #464]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 800161c:	f023 0301 	bic.w	r3, r3, #1
 8001620:	6713      	str	r3, [r2, #112]	; 0x70
 8001622:	4b72      	ldr	r3, [pc, #456]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001626:	4a71      	ldr	r2, [pc, #452]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001628:	f023 0304 	bic.w	r3, r3, #4
 800162c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d015      	beq.n	8001662 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001636:	f7ff fac3 	bl	8000bc0 <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800163c:	e00a      	b.n	8001654 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800163e:	f7ff fabf 	bl	8000bc0 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	f241 3288 	movw	r2, #5000	; 0x1388
 800164c:	4293      	cmp	r3, r2
 800164e:	d901      	bls.n	8001654 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001650:	2303      	movs	r3, #3
 8001652:	e0c5      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001654:	4b65      	ldr	r3, [pc, #404]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d0ee      	beq.n	800163e <HAL_RCC_OscConfig+0x33a>
 8001660:	e014      	b.n	800168c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001662:	f7ff faad 	bl	8000bc0 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001668:	e00a      	b.n	8001680 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800166a:	f7ff faa9 	bl	8000bc0 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	f241 3288 	movw	r2, #5000	; 0x1388
 8001678:	4293      	cmp	r3, r2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e0af      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001680:	4b5a      	ldr	r3, [pc, #360]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1ee      	bne.n	800166a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800168c:	7dfb      	ldrb	r3, [r7, #23]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d105      	bne.n	800169e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001692:	4b56      	ldr	r3, [pc, #344]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001696:	4a55      	ldr	r2, [pc, #340]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001698:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800169c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f000 809b 	beq.w	80017de <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016a8:	4b50      	ldr	r3, [pc, #320]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f003 030c 	and.w	r3, r3, #12
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d05c      	beq.n	800176e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	2b02      	cmp	r3, #2
 80016ba:	d141      	bne.n	8001740 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016bc:	4b4c      	ldr	r3, [pc, #304]	; (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c2:	f7ff fa7d 	bl	8000bc0 <HAL_GetTick>
 80016c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c8:	e008      	b.n	80016dc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ca:	f7ff fa79 	bl	8000bc0 <HAL_GetTick>
 80016ce:	4602      	mov	r2, r0
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b02      	cmp	r3, #2
 80016d6:	d901      	bls.n	80016dc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80016d8:	2303      	movs	r3, #3
 80016da:	e081      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016dc:	4b43      	ldr	r3, [pc, #268]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1f0      	bne.n	80016ca <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69da      	ldr	r2, [r3, #28]
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	431a      	orrs	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f6:	019b      	lsls	r3, r3, #6
 80016f8:	431a      	orrs	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fe:	085b      	lsrs	r3, r3, #1
 8001700:	3b01      	subs	r3, #1
 8001702:	041b      	lsls	r3, r3, #16
 8001704:	431a      	orrs	r2, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800170a:	061b      	lsls	r3, r3, #24
 800170c:	4937      	ldr	r1, [pc, #220]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 800170e:	4313      	orrs	r3, r2
 8001710:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001712:	4b37      	ldr	r3, [pc, #220]	; (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 8001714:	2201      	movs	r2, #1
 8001716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001718:	f7ff fa52 	bl	8000bc0 <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001720:	f7ff fa4e 	bl	8000bc0 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e056      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001732:	4b2e      	ldr	r3, [pc, #184]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x41c>
 800173e:	e04e      	b.n	80017de <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001740:	4b2b      	ldr	r3, [pc, #172]	; (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001746:	f7ff fa3b 	bl	8000bc0 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800174e:	f7ff fa37 	bl	8000bc0 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e03f      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001760:	4b22      	ldr	r3, [pc, #136]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f0      	bne.n	800174e <HAL_RCC_OscConfig+0x44a>
 800176c:	e037      	b.n	80017de <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d101      	bne.n	800177a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e032      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800177a:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	699b      	ldr	r3, [r3, #24]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d028      	beq.n	80017da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001792:	429a      	cmp	r2, r3
 8001794:	d121      	bne.n	80017da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d11a      	bne.n	80017da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017a4:	68fa      	ldr	r2, [r7, #12]
 80017a6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80017aa:	4013      	ands	r3, r2
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80017b0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d111      	bne.n	80017da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c0:	085b      	lsrs	r3, r3, #1
 80017c2:	3b01      	subs	r3, #1
 80017c4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d107      	bne.n	80017da <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d001      	beq.n	80017de <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e000      	b.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80017de:	2300      	movs	r3, #0
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	3718      	adds	r7, #24
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40007000 	.word	0x40007000
 80017ec:	40023800 	.word	0x40023800
 80017f0:	42470060 	.word	0x42470060

080017f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e0cc      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001808:	4b68      	ldr	r3, [pc, #416]	; (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d90c      	bls.n	8001830 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001816:	4b65      	ldr	r3, [pc, #404]	; (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800181e:	4b63      	ldr	r3, [pc, #396]	; (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d001      	beq.n	8001830 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e0b8      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d020      	beq.n	800187e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	2b00      	cmp	r3, #0
 8001846:	d005      	beq.n	8001854 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001848:	4b59      	ldr	r3, [pc, #356]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	4a58      	ldr	r2, [pc, #352]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001852:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0308 	and.w	r3, r3, #8
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001860:	4b53      	ldr	r3, [pc, #332]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	4a52      	ldr	r2, [pc, #328]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800186a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800186c:	4b50      	ldr	r3, [pc, #320]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	494d      	ldr	r1, [pc, #308]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800187a:	4313      	orrs	r3, r2
 800187c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d044      	beq.n	8001914 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d107      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	4b47      	ldr	r3, [pc, #284]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d119      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e07f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d003      	beq.n	80018b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ae:	2b03      	cmp	r3, #3
 80018b0:	d107      	bne.n	80018c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b2:	4b3f      	ldr	r3, [pc, #252]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d109      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e06f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c2:	4b3b      	ldr	r3, [pc, #236]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e067      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018d2:	4b37      	ldr	r3, [pc, #220]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f023 0203 	bic.w	r2, r3, #3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	4934      	ldr	r1, [pc, #208]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e4:	f7ff f96c 	bl	8000bc0 <HAL_GetTick>
 80018e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ea:	e00a      	b.n	8001902 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ec:	f7ff f968 	bl	8000bc0 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e04f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001902:	4b2b      	ldr	r3, [pc, #172]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f003 020c 	and.w	r2, r3, #12
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	429a      	cmp	r2, r3
 8001912:	d1eb      	bne.n	80018ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001914:	4b25      	ldr	r3, [pc, #148]	; (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0307 	and.w	r3, r3, #7
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	429a      	cmp	r2, r3
 8001920:	d20c      	bcs.n	800193c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001922:	4b22      	ldr	r3, [pc, #136]	; (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800192a:	4b20      	ldr	r3, [pc, #128]	; (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e032      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d008      	beq.n	800195a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001948:	4b19      	ldr	r3, [pc, #100]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	4916      	ldr	r1, [pc, #88]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	4313      	orrs	r3, r2
 8001958:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0308 	and.w	r3, r3, #8
 8001962:	2b00      	cmp	r3, #0
 8001964:	d009      	beq.n	800197a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	490e      	ldr	r1, [pc, #56]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001976:	4313      	orrs	r3, r2
 8001978:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800197a:	f000 f821 	bl	80019c0 <HAL_RCC_GetSysClockFreq>
 800197e:	4602      	mov	r2, r0
 8001980:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	091b      	lsrs	r3, r3, #4
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	490a      	ldr	r1, [pc, #40]	; (80019b4 <HAL_RCC_ClockConfig+0x1c0>)
 800198c:	5ccb      	ldrb	r3, [r1, r3]
 800198e:	fa22 f303 	lsr.w	r3, r2, r3
 8001992:	4a09      	ldr	r2, [pc, #36]	; (80019b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001996:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_RCC_ClockConfig+0x1c8>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff f8cc 	bl	8000b38 <HAL_InitTick>

  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40023c00 	.word	0x40023c00
 80019b0:	40023800 	.word	0x40023800
 80019b4:	08003918 	.word	0x08003918
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000004 	.word	0x20000004

080019c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019c4:	b084      	sub	sp, #16
 80019c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	2300      	movs	r3, #0
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	2300      	movs	r3, #0
 80019d2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019d8:	4b67      	ldr	r3, [pc, #412]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b08      	cmp	r3, #8
 80019e2:	d00d      	beq.n	8001a00 <HAL_RCC_GetSysClockFreq+0x40>
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	f200 80bd 	bhi.w	8001b64 <HAL_RCC_GetSysClockFreq+0x1a4>
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <HAL_RCC_GetSysClockFreq+0x34>
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d003      	beq.n	80019fa <HAL_RCC_GetSysClockFreq+0x3a>
 80019f2:	e0b7      	b.n	8001b64 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019f4:	4b61      	ldr	r3, [pc, #388]	; (8001b7c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80019f6:	60bb      	str	r3, [r7, #8]
       break;
 80019f8:	e0b7      	b.n	8001b6a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019fa:	4b61      	ldr	r3, [pc, #388]	; (8001b80 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80019fc:	60bb      	str	r3, [r7, #8]
      break;
 80019fe:	e0b4      	b.n	8001b6a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a00:	4b5d      	ldr	r3, [pc, #372]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a08:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0a:	4b5b      	ldr	r3, [pc, #364]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d04d      	beq.n	8001ab2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a16:	4b58      	ldr	r3, [pc, #352]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	099b      	lsrs	r3, r3, #6
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f04f 0300 	mov.w	r3, #0
 8001a22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a26:	f04f 0100 	mov.w	r1, #0
 8001a2a:	ea02 0800 	and.w	r8, r2, r0
 8001a2e:	ea03 0901 	and.w	r9, r3, r1
 8001a32:	4640      	mov	r0, r8
 8001a34:	4649      	mov	r1, r9
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	014b      	lsls	r3, r1, #5
 8001a40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a44:	0142      	lsls	r2, r0, #5
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	ebb0 0008 	subs.w	r0, r0, r8
 8001a4e:	eb61 0109 	sbc.w	r1, r1, r9
 8001a52:	f04f 0200 	mov.w	r2, #0
 8001a56:	f04f 0300 	mov.w	r3, #0
 8001a5a:	018b      	lsls	r3, r1, #6
 8001a5c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a60:	0182      	lsls	r2, r0, #6
 8001a62:	1a12      	subs	r2, r2, r0
 8001a64:	eb63 0301 	sbc.w	r3, r3, r1
 8001a68:	f04f 0000 	mov.w	r0, #0
 8001a6c:	f04f 0100 	mov.w	r1, #0
 8001a70:	00d9      	lsls	r1, r3, #3
 8001a72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a76:	00d0      	lsls	r0, r2, #3
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	eb12 0208 	adds.w	r2, r2, r8
 8001a80:	eb43 0309 	adc.w	r3, r3, r9
 8001a84:	f04f 0000 	mov.w	r0, #0
 8001a88:	f04f 0100 	mov.w	r1, #0
 8001a8c:	0259      	lsls	r1, r3, #9
 8001a8e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001a92:	0250      	lsls	r0, r2, #9
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4610      	mov	r0, r2
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	f7fe fb90 	bl	80001c8 <__aeabi_uldivmod>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4613      	mov	r3, r2
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	e04a      	b.n	8001b48 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ab2:	4b31      	ldr	r3, [pc, #196]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	099b      	lsrs	r3, r3, #6
 8001ab8:	461a      	mov	r2, r3
 8001aba:	f04f 0300 	mov.w	r3, #0
 8001abe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001ac2:	f04f 0100 	mov.w	r1, #0
 8001ac6:	ea02 0400 	and.w	r4, r2, r0
 8001aca:	ea03 0501 	and.w	r5, r3, r1
 8001ace:	4620      	mov	r0, r4
 8001ad0:	4629      	mov	r1, r5
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	f04f 0300 	mov.w	r3, #0
 8001ada:	014b      	lsls	r3, r1, #5
 8001adc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001ae0:	0142      	lsls	r2, r0, #5
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	1b00      	subs	r0, r0, r4
 8001ae8:	eb61 0105 	sbc.w	r1, r1, r5
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	f04f 0300 	mov.w	r3, #0
 8001af4:	018b      	lsls	r3, r1, #6
 8001af6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001afa:	0182      	lsls	r2, r0, #6
 8001afc:	1a12      	subs	r2, r2, r0
 8001afe:	eb63 0301 	sbc.w	r3, r3, r1
 8001b02:	f04f 0000 	mov.w	r0, #0
 8001b06:	f04f 0100 	mov.w	r1, #0
 8001b0a:	00d9      	lsls	r1, r3, #3
 8001b0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b10:	00d0      	lsls	r0, r2, #3
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	1912      	adds	r2, r2, r4
 8001b18:	eb45 0303 	adc.w	r3, r5, r3
 8001b1c:	f04f 0000 	mov.w	r0, #0
 8001b20:	f04f 0100 	mov.w	r1, #0
 8001b24:	0299      	lsls	r1, r3, #10
 8001b26:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001b2a:	0290      	lsls	r0, r2, #10
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	4610      	mov	r0, r2
 8001b32:	4619      	mov	r1, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	461a      	mov	r2, r3
 8001b38:	f04f 0300 	mov.w	r3, #0
 8001b3c:	f7fe fb44 	bl	80001c8 <__aeabi_uldivmod>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4613      	mov	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	0c1b      	lsrs	r3, r3, #16
 8001b4e:	f003 0303 	and.w	r3, r3, #3
 8001b52:	3301      	adds	r3, #1
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b58:	68fa      	ldr	r2, [r7, #12]
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b60:	60bb      	str	r3, [r7, #8]
      break;
 8001b62:	e002      	b.n	8001b6a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001b66:	60bb      	str	r3, [r7, #8]
      break;
 8001b68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b6a:	68bb      	ldr	r3, [r7, #8]
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3710      	adds	r7, #16
 8001b70:	46bd      	mov	sp, r7
 8001b72:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b76:	bf00      	nop
 8001b78:	40023800 	.word	0x40023800
 8001b7c:	00f42400 	.word	0x00f42400
 8001b80:	007a1200 	.word	0x007a1200

08001b84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000000 	.word	0x20000000

08001b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ba0:	f7ff fff0 	bl	8001b84 <HAL_RCC_GetHCLKFreq>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	4b05      	ldr	r3, [pc, #20]	; (8001bbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	0a9b      	lsrs	r3, r3, #10
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	4903      	ldr	r1, [pc, #12]	; (8001bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bb2:	5ccb      	ldrb	r3, [r1, r3]
 8001bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	08003928 	.word	0x08003928

08001bc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001bc8:	f7ff ffdc 	bl	8001b84 <HAL_RCC_GetHCLKFreq>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	4b05      	ldr	r3, [pc, #20]	; (8001be4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	0b5b      	lsrs	r3, r3, #13
 8001bd4:	f003 0307 	and.w	r3, r3, #7
 8001bd8:	4903      	ldr	r1, [pc, #12]	; (8001be8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bda:	5ccb      	ldrb	r3, [r1, r3]
 8001bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40023800 	.word	0x40023800
 8001be8:	08003928 	.word	0x08003928

08001bec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e03f      	b.n	8001c7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d106      	bne.n	8001c18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7fe fef4 	bl	8000a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2224      	movs	r2, #36	; 0x24
 8001c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68da      	ldr	r2, [r3, #12]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 fe1d 	bl	8002870 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	691a      	ldr	r2, [r3, #16]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	695a      	ldr	r2, [r3, #20]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68da      	ldr	r2, [r3, #12]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2220      	movs	r2, #32
 8001c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2220      	movs	r2, #32
 8001c78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}

08001c86 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c86:	b580      	push	{r7, lr}
 8001c88:	b08a      	sub	sp, #40	; 0x28
 8001c8a:	af02      	add	r7, sp, #8
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	603b      	str	r3, [r7, #0]
 8001c92:	4613      	mov	r3, r2
 8001c94:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c96:	2300      	movs	r3, #0
 8001c98:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b20      	cmp	r3, #32
 8001ca4:	d17c      	bne.n	8001da0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d002      	beq.n	8001cb2 <HAL_UART_Transmit+0x2c>
 8001cac:	88fb      	ldrh	r3, [r7, #6]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e075      	b.n	8001da2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d101      	bne.n	8001cc4 <HAL_UART_Transmit+0x3e>
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	e06e      	b.n	8001da2 <HAL_UART_Transmit+0x11c>
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2221      	movs	r2, #33	; 0x21
 8001cd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001cda:	f7fe ff71 	bl	8000bc0 <HAL_GetTick>
 8001cde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	88fa      	ldrh	r2, [r7, #6]
 8001ce4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	88fa      	ldrh	r2, [r7, #6]
 8001cea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cf4:	d108      	bne.n	8001d08 <HAL_UART_Transmit+0x82>
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d104      	bne.n	8001d08 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	61bb      	str	r3, [r7, #24]
 8001d06:	e003      	b.n	8001d10 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2200      	movs	r2, #0
 8001d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001d18:	e02a      	b.n	8001d70 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	2200      	movs	r2, #0
 8001d22:	2180      	movs	r1, #128	; 0x80
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f000 fb9b 	bl	8002460 <UART_WaitOnFlagUntilTimeout>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e036      	b.n	8001da2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10b      	bne.n	8001d52 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	461a      	mov	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d48:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	61bb      	str	r3, [r7, #24]
 8001d50:	e007      	b.n	8001d62 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	781a      	ldrb	r2, [r3, #0]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	3301      	adds	r3, #1
 8001d60:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1cf      	bne.n	8001d1a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	2200      	movs	r2, #0
 8001d82:	2140      	movs	r1, #64	; 0x40
 8001d84:	68f8      	ldr	r0, [r7, #12]
 8001d86:	f000 fb6b 	bl	8002460 <UART_WaitOnFlagUntilTimeout>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e006      	b.n	8001da2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2220      	movs	r2, #32
 8001d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	e000      	b.n	8001da2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001da0:	2302      	movs	r3, #2
  }
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3720      	adds	r7, #32
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b08a      	sub	sp, #40	; 0x28
 8001dae:	af02      	add	r7, sp, #8
 8001db0:	60f8      	str	r0, [r7, #12]
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	603b      	str	r3, [r7, #0]
 8001db6:	4613      	mov	r3, r2
 8001db8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001dc4:	b2db      	uxtb	r3, r3
 8001dc6:	2b20      	cmp	r3, #32
 8001dc8:	f040 808c 	bne.w	8001ee4 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d002      	beq.n	8001dd8 <HAL_UART_Receive+0x2e>
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d101      	bne.n	8001ddc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e084      	b.n	8001ee6 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d101      	bne.n	8001dea <HAL_UART_Receive+0x40>
 8001de6:	2302      	movs	r3, #2
 8001de8:	e07d      	b.n	8001ee6 <HAL_UART_Receive+0x13c>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2200      	movs	r2, #0
 8001df6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2222      	movs	r2, #34	; 0x22
 8001dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2200      	movs	r2, #0
 8001e04:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e06:	f7fe fedb 	bl	8000bc0 <HAL_GetTick>
 8001e0a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	88fa      	ldrh	r2, [r7, #6]
 8001e10:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	88fa      	ldrh	r2, [r7, #6]
 8001e16:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e20:	d108      	bne.n	8001e34 <HAL_UART_Receive+0x8a>
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d104      	bne.n	8001e34 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	61bb      	str	r3, [r7, #24]
 8001e32:	e003      	b.n	8001e3c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001e44:	e043      	b.n	8001ece <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2120      	movs	r1, #32
 8001e50:	68f8      	ldr	r0, [r7, #12]
 8001e52:	f000 fb05 	bl	8002460 <UART_WaitOnFlagUntilTimeout>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e042      	b.n	8001ee6 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10c      	bne.n	8001e80 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	3302      	adds	r3, #2
 8001e7c:	61bb      	str	r3, [r7, #24]
 8001e7e:	e01f      	b.n	8001ec0 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e88:	d007      	beq.n	8001e9a <HAL_UART_Receive+0xf0>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10a      	bne.n	8001ea8 <HAL_UART_Receive+0xfe>
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d106      	bne.n	8001ea8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	701a      	strb	r2, [r3, #0]
 8001ea6:	e008      	b.n	8001eba <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1b6      	bne.n	8001e46 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	e000      	b.n	8001ee6 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8001ee4:	2302      	movs	r3, #2
  }
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3720      	adds	r7, #32
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b0ba      	sub	sp, #232	; 0xe8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001f2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d10f      	bne.n	8001f56 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f3a:	f003 0320 	and.w	r3, r3, #32
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <HAL_UART_IRQHandler+0x66>
 8001f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f46:	f003 0320 	and.w	r3, r3, #32
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 fbd3 	bl	80026fa <UART_Receive_IT>
      return;
 8001f54:	e256      	b.n	8002404 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001f56:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 80de 	beq.w	800211c <HAL_UART_IRQHandler+0x22c>
 8001f60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d106      	bne.n	8001f7a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f70:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	f000 80d1 	beq.w	800211c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00b      	beq.n	8001f9e <HAL_UART_IRQHandler+0xae>
 8001f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d005      	beq.n	8001f9e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	f043 0201 	orr.w	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d00b      	beq.n	8001fc2 <HAL_UART_IRQHandler+0xd2>
 8001faa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d005      	beq.n	8001fc2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	f043 0202 	orr.w	r2, r3, #2
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00b      	beq.n	8001fe6 <HAL_UART_IRQHandler+0xf6>
 8001fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d005      	beq.n	8001fe6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	f043 0204 	orr.w	r2, r3, #4
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001fe6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d011      	beq.n	8002016 <HAL_UART_IRQHandler+0x126>
 8001ff2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ff6:	f003 0320 	and.w	r3, r3, #32
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d105      	bne.n	800200a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001ffe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d005      	beq.n	8002016 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f043 0208 	orr.w	r2, r3, #8
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 81ed 	beq.w	80023fa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002024:	f003 0320 	and.w	r3, r3, #32
 8002028:	2b00      	cmp	r3, #0
 800202a:	d008      	beq.n	800203e <HAL_UART_IRQHandler+0x14e>
 800202c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002030:	f003 0320 	and.w	r3, r3, #32
 8002034:	2b00      	cmp	r3, #0
 8002036:	d002      	beq.n	800203e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f000 fb5e 	bl	80026fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	695b      	ldr	r3, [r3, #20]
 8002044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002048:	2b40      	cmp	r3, #64	; 0x40
 800204a:	bf0c      	ite	eq
 800204c:	2301      	moveq	r3, #1
 800204e:	2300      	movne	r3, #0
 8002050:	b2db      	uxtb	r3, r3
 8002052:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d103      	bne.n	800206a <HAL_UART_IRQHandler+0x17a>
 8002062:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002066:	2b00      	cmp	r3, #0
 8002068:	d04f      	beq.n	800210a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 fa66 	bl	800253c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	695b      	ldr	r3, [r3, #20]
 8002076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800207a:	2b40      	cmp	r3, #64	; 0x40
 800207c:	d141      	bne.n	8002102 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	3314      	adds	r3, #20
 8002084:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002088:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800208c:	e853 3f00 	ldrex	r3, [r3]
 8002090:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002094:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002098:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800209c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	3314      	adds	r3, #20
 80020a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80020aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80020ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80020b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80020ba:	e841 2300 	strex	r3, r2, [r1]
 80020be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80020c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1d9      	bne.n	800207e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d013      	beq.n	80020fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d6:	4a7d      	ldr	r2, [pc, #500]	; (80022cc <HAL_UART_IRQHandler+0x3dc>)
 80020d8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe ff1f 	bl	8000f22 <HAL_DMA_Abort_IT>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d016      	beq.n	8002118 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80020f4:	4610      	mov	r0, r2
 80020f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f8:	e00e      	b.n	8002118 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f99a 	bl	8002434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002100:	e00a      	b.n	8002118 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f996 	bl	8002434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002108:	e006      	b.n	8002118 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f992 	bl	8002434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002116:	e170      	b.n	80023fa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002118:	bf00      	nop
    return;
 800211a:	e16e      	b.n	80023fa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002120:	2b01      	cmp	r3, #1
 8002122:	f040 814a 	bne.w	80023ba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 8143 	beq.w	80023ba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002138:	f003 0310 	and.w	r3, r3, #16
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 813c 	beq.w	80023ba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	60bb      	str	r3, [r7, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002162:	2b40      	cmp	r3, #64	; 0x40
 8002164:	f040 80b4 	bne.w	80022d0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002174:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002178:	2b00      	cmp	r3, #0
 800217a:	f000 8140 	beq.w	80023fe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002182:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002186:	429a      	cmp	r2, r3
 8002188:	f080 8139 	bcs.w	80023fe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002192:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800219e:	f000 8088 	beq.w	80022b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	330c      	adds	r3, #12
 80021a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021b0:	e853 3f00 	ldrex	r3, [r3]
 80021b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80021b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80021bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80021c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	330c      	adds	r3, #12
 80021ca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80021ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80021d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80021da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80021de:	e841 2300 	strex	r3, r2, [r1]
 80021e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80021e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1d9      	bne.n	80021a2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	3314      	adds	r3, #20
 80021f4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021f8:	e853 3f00 	ldrex	r3, [r3]
 80021fc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80021fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002200:	f023 0301 	bic.w	r3, r3, #1
 8002204:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	3314      	adds	r3, #20
 800220e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002212:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002216:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002218:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800221a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800221e:	e841 2300 	strex	r3, r2, [r1]
 8002222:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002224:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002226:	2b00      	cmp	r3, #0
 8002228:	d1e1      	bne.n	80021ee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	3314      	adds	r3, #20
 8002230:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002232:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002234:	e853 3f00 	ldrex	r3, [r3]
 8002238:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800223a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800223c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002240:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	3314      	adds	r3, #20
 800224a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800224e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002250:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002252:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002254:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002256:	e841 2300 	strex	r3, r2, [r1]
 800225a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800225c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1e3      	bne.n	800222a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2220      	movs	r2, #32
 8002266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	330c      	adds	r3, #12
 8002276:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002278:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800227a:	e853 3f00 	ldrex	r3, [r3]
 800227e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002280:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002282:	f023 0310 	bic.w	r3, r3, #16
 8002286:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	330c      	adds	r3, #12
 8002290:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002294:	65ba      	str	r2, [r7, #88]	; 0x58
 8002296:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002298:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800229a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800229c:	e841 2300 	strex	r3, r2, [r1]
 80022a0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80022a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1e3      	bne.n	8002270 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fe fdc8 	bl	8000e42 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	b29b      	uxth	r3, r3
 80022c0:	4619      	mov	r1, r3
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f000 f8c0 	bl	8002448 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80022c8:	e099      	b.n	80023fe <HAL_UART_IRQHandler+0x50e>
 80022ca:	bf00      	nop
 80022cc:	08002603 	.word	0x08002603
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022d8:	b29b      	uxth	r3, r3
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 808b 	beq.w	8002402 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80022ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f000 8086 	beq.w	8002402 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	330c      	adds	r3, #12
 80022fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002300:	e853 3f00 	ldrex	r3, [r3]
 8002304:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002308:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800230c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	330c      	adds	r3, #12
 8002316:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800231a:	647a      	str	r2, [r7, #68]	; 0x44
 800231c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002320:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002322:	e841 2300 	strex	r3, r2, [r1]
 8002326:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1e3      	bne.n	80022f6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3314      	adds	r3, #20
 8002334:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	e853 3f00 	ldrex	r3, [r3]
 800233c:	623b      	str	r3, [r7, #32]
   return(result);
 800233e:	6a3b      	ldr	r3, [r7, #32]
 8002340:	f023 0301 	bic.w	r3, r3, #1
 8002344:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	3314      	adds	r3, #20
 800234e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002352:	633a      	str	r2, [r7, #48]	; 0x30
 8002354:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002356:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002358:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800235a:	e841 2300 	strex	r3, r2, [r1]
 800235e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1e3      	bne.n	800232e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2220      	movs	r2, #32
 800236a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	330c      	adds	r3, #12
 800237a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	e853 3f00 	ldrex	r3, [r3]
 8002382:	60fb      	str	r3, [r7, #12]
   return(result);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f023 0310 	bic.w	r3, r3, #16
 800238a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	330c      	adds	r3, #12
 8002394:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002398:	61fa      	str	r2, [r7, #28]
 800239a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800239c:	69b9      	ldr	r1, [r7, #24]
 800239e:	69fa      	ldr	r2, [r7, #28]
 80023a0:	e841 2300 	strex	r3, r2, [r1]
 80023a4:	617b      	str	r3, [r7, #20]
   return(result);
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1e3      	bne.n	8002374 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80023ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80023b0:	4619      	mov	r1, r3
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 f848 	bl	8002448 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80023b8:	e023      	b.n	8002402 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80023ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <HAL_UART_IRQHandler+0x4ea>
 80023c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f000 f929 	bl	800262a <UART_Transmit_IT>
    return;
 80023d8:	e014      	b.n	8002404 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80023da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d00e      	beq.n	8002404 <HAL_UART_IRQHandler+0x514>
 80023e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d008      	beq.n	8002404 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f969 	bl	80026ca <UART_EndTransmit_IT>
    return;
 80023f8:	e004      	b.n	8002404 <HAL_UART_IRQHandler+0x514>
    return;
 80023fa:	bf00      	nop
 80023fc:	e002      	b.n	8002404 <HAL_UART_IRQHandler+0x514>
      return;
 80023fe:	bf00      	nop
 8002400:	e000      	b.n	8002404 <HAL_UART_IRQHandler+0x514>
      return;
 8002402:	bf00      	nop
  }
}
 8002404:	37e8      	adds	r7, #232	; 0xe8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop

0800240c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	460b      	mov	r3, r1
 8002452:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b090      	sub	sp, #64	; 0x40
 8002464:	af00      	add	r7, sp, #0
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	4613      	mov	r3, r2
 800246e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002470:	e050      	b.n	8002514 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002472:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002478:	d04c      	beq.n	8002514 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800247a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800247c:	2b00      	cmp	r3, #0
 800247e:	d007      	beq.n	8002490 <UART_WaitOnFlagUntilTimeout+0x30>
 8002480:	f7fe fb9e 	bl	8000bc0 <HAL_GetTick>
 8002484:	4602      	mov	r2, r0
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800248c:	429a      	cmp	r2, r3
 800248e:	d241      	bcs.n	8002514 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	330c      	adds	r3, #12
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800249a:	e853 3f00 	ldrex	r3, [r3]
 800249e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	330c      	adds	r3, #12
 80024ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024b0:	637a      	str	r2, [r7, #52]	; 0x34
 80024b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80024b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80024b8:	e841 2300 	strex	r3, r2, [r1]
 80024bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80024be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1e5      	bne.n	8002490 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	3314      	adds	r3, #20
 80024ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	e853 3f00 	ldrex	r3, [r3]
 80024d2:	613b      	str	r3, [r7, #16]
   return(result);
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	f023 0301 	bic.w	r3, r3, #1
 80024da:	63bb      	str	r3, [r7, #56]	; 0x38
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	3314      	adds	r3, #20
 80024e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024e4:	623a      	str	r2, [r7, #32]
 80024e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024e8:	69f9      	ldr	r1, [r7, #28]
 80024ea:	6a3a      	ldr	r2, [r7, #32]
 80024ec:	e841 2300 	strex	r3, r2, [r1]
 80024f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d1e5      	bne.n	80024c4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2220      	movs	r2, #32
 8002504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e00f      	b.n	8002534 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	4013      	ands	r3, r2
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	429a      	cmp	r2, r3
 8002522:	bf0c      	ite	eq
 8002524:	2301      	moveq	r3, #1
 8002526:	2300      	movne	r3, #0
 8002528:	b2db      	uxtb	r3, r3
 800252a:	461a      	mov	r2, r3
 800252c:	79fb      	ldrb	r3, [r7, #7]
 800252e:	429a      	cmp	r2, r3
 8002530:	d09f      	beq.n	8002472 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002532:	2300      	movs	r3, #0
}
 8002534:	4618      	mov	r0, r3
 8002536:	3740      	adds	r7, #64	; 0x40
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800253c:	b480      	push	{r7}
 800253e:	b095      	sub	sp, #84	; 0x54
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	330c      	adds	r3, #12
 800254a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800254c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254e:	e853 3f00 	ldrex	r3, [r3]
 8002552:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002556:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800255a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	330c      	adds	r3, #12
 8002562:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002564:	643a      	str	r2, [r7, #64]	; 0x40
 8002566:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002568:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800256a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800256c:	e841 2300 	strex	r3, r2, [r1]
 8002570:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1e5      	bne.n	8002544 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	3314      	adds	r3, #20
 800257e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	e853 3f00 	ldrex	r3, [r3]
 8002586:	61fb      	str	r3, [r7, #28]
   return(result);
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f023 0301 	bic.w	r3, r3, #1
 800258e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	3314      	adds	r3, #20
 8002596:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002598:	62fa      	str	r2, [r7, #44]	; 0x2c
 800259a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800259c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800259e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025a0:	e841 2300 	strex	r3, r2, [r1]
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1e5      	bne.n	8002578 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d119      	bne.n	80025e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	330c      	adds	r3, #12
 80025ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	e853 3f00 	ldrex	r3, [r3]
 80025c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	f023 0310 	bic.w	r3, r3, #16
 80025ca:	647b      	str	r3, [r7, #68]	; 0x44
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	330c      	adds	r3, #12
 80025d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80025d4:	61ba      	str	r2, [r7, #24]
 80025d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025d8:	6979      	ldr	r1, [r7, #20]
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	e841 2300 	strex	r3, r2, [r1]
 80025e0:	613b      	str	r3, [r7, #16]
   return(result);
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1e5      	bne.n	80025b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2220      	movs	r2, #32
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80025f6:	bf00      	nop
 80025f8:	3754      	adds	r7, #84	; 0x54
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b084      	sub	sp, #16
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800260e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f7ff ff09 	bl	8002434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002622:	bf00      	nop
 8002624:	3710      	adds	r7, #16
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800262a:	b480      	push	{r7}
 800262c:	b085      	sub	sp, #20
 800262e:	af00      	add	r7, sp, #0
 8002630:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b21      	cmp	r3, #33	; 0x21
 800263c:	d13e      	bne.n	80026bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002646:	d114      	bne.n	8002672 <UART_Transmit_IT+0x48>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d110      	bne.n	8002672 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	461a      	mov	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002664:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	1c9a      	adds	r2, r3, #2
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	621a      	str	r2, [r3, #32]
 8002670:	e008      	b.n	8002684 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	1c59      	adds	r1, r3, #1
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6211      	str	r1, [r2, #32]
 800267c:	781a      	ldrb	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002688:	b29b      	uxth	r3, r3
 800268a:	3b01      	subs	r3, #1
 800268c:	b29b      	uxth	r3, r3
 800268e:	687a      	ldr	r2, [r7, #4]
 8002690:	4619      	mov	r1, r3
 8002692:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10f      	bne.n	80026b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	68da      	ldr	r2, [r3, #12]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	68da      	ldr	r2, [r3, #12]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	e000      	b.n	80026be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80026bc:	2302      	movs	r3, #2
  }
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3714      	adds	r7, #20
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr

080026ca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026e0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2220      	movs	r2, #32
 80026e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff fe8e 	bl	800240c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b08c      	sub	sp, #48	; 0x30
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b22      	cmp	r3, #34	; 0x22
 800270c:	f040 80ab 	bne.w	8002866 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002718:	d117      	bne.n	800274a <UART_Receive_IT+0x50>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d113      	bne.n	800274a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002722:	2300      	movs	r3, #0
 8002724:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	b29b      	uxth	r3, r3
 8002734:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002738:	b29a      	uxth	r2, r3
 800273a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800273c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002742:	1c9a      	adds	r2, r3, #2
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	629a      	str	r2, [r3, #40]	; 0x28
 8002748:	e026      	b.n	8002798 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800274e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002750:	2300      	movs	r3, #0
 8002752:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800275c:	d007      	beq.n	800276e <UART_Receive_IT+0x74>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10a      	bne.n	800277c <UART_Receive_IT+0x82>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d106      	bne.n	800277c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	b2da      	uxtb	r2, r3
 8002776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002778:	701a      	strb	r2, [r3, #0]
 800277a:	e008      	b.n	800278e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002788:	b2da      	uxtb	r2, r3
 800278a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800278c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002792:	1c5a      	adds	r2, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800279c:	b29b      	uxth	r3, r3
 800279e:	3b01      	subs	r3, #1
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	4619      	mov	r1, r3
 80027a6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d15a      	bne.n	8002862 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	68da      	ldr	r2, [r3, #12]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f022 0220 	bic.w	r2, r2, #32
 80027ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695a      	ldr	r2, [r3, #20]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 0201 	bic.w	r2, r2, #1
 80027da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2220      	movs	r2, #32
 80027e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d135      	bne.n	8002858 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	330c      	adds	r3, #12
 80027f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	e853 3f00 	ldrex	r3, [r3]
 8002800:	613b      	str	r3, [r7, #16]
   return(result);
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	f023 0310 	bic.w	r3, r3, #16
 8002808:	627b      	str	r3, [r7, #36]	; 0x24
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	330c      	adds	r3, #12
 8002810:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002812:	623a      	str	r2, [r7, #32]
 8002814:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002816:	69f9      	ldr	r1, [r7, #28]
 8002818:	6a3a      	ldr	r2, [r7, #32]
 800281a:	e841 2300 	strex	r3, r2, [r1]
 800281e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1e5      	bne.n	80027f2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0310 	and.w	r3, r3, #16
 8002830:	2b10      	cmp	r3, #16
 8002832:	d10a      	bne.n	800284a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002834:	2300      	movs	r3, #0
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800284e:	4619      	mov	r1, r3
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f7ff fdf9 	bl	8002448 <HAL_UARTEx_RxEventCallback>
 8002856:	e002      	b.n	800285e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7ff fde1 	bl	8002420 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800285e:	2300      	movs	r3, #0
 8002860:	e002      	b.n	8002868 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	e000      	b.n	8002868 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002866:	2302      	movs	r3, #2
  }
}
 8002868:	4618      	mov	r0, r3
 800286a:	3730      	adds	r7, #48	; 0x30
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002874:	b09f      	sub	sp, #124	; 0x7c
 8002876:	af00      	add	r7, sp, #0
 8002878:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800287a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002884:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002886:	68d9      	ldr	r1, [r3, #12]
 8002888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	ea40 0301 	orr.w	r3, r0, r1
 8002890:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002892:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	431a      	orrs	r2, r3
 800289c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	431a      	orrs	r2, r3
 80028a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	4313      	orrs	r3, r2
 80028a8:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80028aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80028b4:	f021 010c 	bic.w	r1, r1, #12
 80028b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80028be:	430b      	orrs	r3, r1
 80028c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80028c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	695b      	ldr	r3, [r3, #20]
 80028c8:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80028cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028ce:	6999      	ldr	r1, [r3, #24]
 80028d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	ea40 0301 	orr.w	r3, r0, r1
 80028d8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80028da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	4bc5      	ldr	r3, [pc, #788]	; (8002bf4 <UART_SetConfig+0x384>)
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d004      	beq.n	80028ee <UART_SetConfig+0x7e>
 80028e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	4bc3      	ldr	r3, [pc, #780]	; (8002bf8 <UART_SetConfig+0x388>)
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d103      	bne.n	80028f6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028ee:	f7ff f969 	bl	8001bc4 <HAL_RCC_GetPCLK2Freq>
 80028f2:	6778      	str	r0, [r7, #116]	; 0x74
 80028f4:	e002      	b.n	80028fc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028f6:	f7ff f951 	bl	8001b9c <HAL_RCC_GetPCLK1Freq>
 80028fa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002904:	f040 80b6 	bne.w	8002a74 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002908:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800290a:	461c      	mov	r4, r3
 800290c:	f04f 0500 	mov.w	r5, #0
 8002910:	4622      	mov	r2, r4
 8002912:	462b      	mov	r3, r5
 8002914:	1891      	adds	r1, r2, r2
 8002916:	6439      	str	r1, [r7, #64]	; 0x40
 8002918:	415b      	adcs	r3, r3
 800291a:	647b      	str	r3, [r7, #68]	; 0x44
 800291c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002920:	1912      	adds	r2, r2, r4
 8002922:	eb45 0303 	adc.w	r3, r5, r3
 8002926:	f04f 0000 	mov.w	r0, #0
 800292a:	f04f 0100 	mov.w	r1, #0
 800292e:	00d9      	lsls	r1, r3, #3
 8002930:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002934:	00d0      	lsls	r0, r2, #3
 8002936:	4602      	mov	r2, r0
 8002938:	460b      	mov	r3, r1
 800293a:	1911      	adds	r1, r2, r4
 800293c:	6639      	str	r1, [r7, #96]	; 0x60
 800293e:	416b      	adcs	r3, r5
 8002940:	667b      	str	r3, [r7, #100]	; 0x64
 8002942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	461a      	mov	r2, r3
 8002948:	f04f 0300 	mov.w	r3, #0
 800294c:	1891      	adds	r1, r2, r2
 800294e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002950:	415b      	adcs	r3, r3
 8002952:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002954:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002958:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800295c:	f7fd fc34 	bl	80001c8 <__aeabi_uldivmod>
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	4ba5      	ldr	r3, [pc, #660]	; (8002bfc <UART_SetConfig+0x38c>)
 8002966:	fba3 2302 	umull	r2, r3, r3, r2
 800296a:	095b      	lsrs	r3, r3, #5
 800296c:	011e      	lsls	r6, r3, #4
 800296e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002970:	461c      	mov	r4, r3
 8002972:	f04f 0500 	mov.w	r5, #0
 8002976:	4622      	mov	r2, r4
 8002978:	462b      	mov	r3, r5
 800297a:	1891      	adds	r1, r2, r2
 800297c:	6339      	str	r1, [r7, #48]	; 0x30
 800297e:	415b      	adcs	r3, r3
 8002980:	637b      	str	r3, [r7, #52]	; 0x34
 8002982:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002986:	1912      	adds	r2, r2, r4
 8002988:	eb45 0303 	adc.w	r3, r5, r3
 800298c:	f04f 0000 	mov.w	r0, #0
 8002990:	f04f 0100 	mov.w	r1, #0
 8002994:	00d9      	lsls	r1, r3, #3
 8002996:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800299a:	00d0      	lsls	r0, r2, #3
 800299c:	4602      	mov	r2, r0
 800299e:	460b      	mov	r3, r1
 80029a0:	1911      	adds	r1, r2, r4
 80029a2:	65b9      	str	r1, [r7, #88]	; 0x58
 80029a4:	416b      	adcs	r3, r5
 80029a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	461a      	mov	r2, r3
 80029ae:	f04f 0300 	mov.w	r3, #0
 80029b2:	1891      	adds	r1, r2, r2
 80029b4:	62b9      	str	r1, [r7, #40]	; 0x28
 80029b6:	415b      	adcs	r3, r3
 80029b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80029be:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80029c2:	f7fd fc01 	bl	80001c8 <__aeabi_uldivmod>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
 80029ca:	4b8c      	ldr	r3, [pc, #560]	; (8002bfc <UART_SetConfig+0x38c>)
 80029cc:	fba3 1302 	umull	r1, r3, r3, r2
 80029d0:	095b      	lsrs	r3, r3, #5
 80029d2:	2164      	movs	r1, #100	; 0x64
 80029d4:	fb01 f303 	mul.w	r3, r1, r3
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	00db      	lsls	r3, r3, #3
 80029dc:	3332      	adds	r3, #50	; 0x32
 80029de:	4a87      	ldr	r2, [pc, #540]	; (8002bfc <UART_SetConfig+0x38c>)
 80029e0:	fba2 2303 	umull	r2, r3, r2, r3
 80029e4:	095b      	lsrs	r3, r3, #5
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80029ec:	441e      	add	r6, r3
 80029ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029f0:	4618      	mov	r0, r3
 80029f2:	f04f 0100 	mov.w	r1, #0
 80029f6:	4602      	mov	r2, r0
 80029f8:	460b      	mov	r3, r1
 80029fa:	1894      	adds	r4, r2, r2
 80029fc:	623c      	str	r4, [r7, #32]
 80029fe:	415b      	adcs	r3, r3
 8002a00:	627b      	str	r3, [r7, #36]	; 0x24
 8002a02:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a06:	1812      	adds	r2, r2, r0
 8002a08:	eb41 0303 	adc.w	r3, r1, r3
 8002a0c:	f04f 0400 	mov.w	r4, #0
 8002a10:	f04f 0500 	mov.w	r5, #0
 8002a14:	00dd      	lsls	r5, r3, #3
 8002a16:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002a1a:	00d4      	lsls	r4, r2, #3
 8002a1c:	4622      	mov	r2, r4
 8002a1e:	462b      	mov	r3, r5
 8002a20:	1814      	adds	r4, r2, r0
 8002a22:	653c      	str	r4, [r7, #80]	; 0x50
 8002a24:	414b      	adcs	r3, r1
 8002a26:	657b      	str	r3, [r7, #84]	; 0x54
 8002a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	f04f 0300 	mov.w	r3, #0
 8002a32:	1891      	adds	r1, r2, r2
 8002a34:	61b9      	str	r1, [r7, #24]
 8002a36:	415b      	adcs	r3, r3
 8002a38:	61fb      	str	r3, [r7, #28]
 8002a3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a3e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002a42:	f7fd fbc1 	bl	80001c8 <__aeabi_uldivmod>
 8002a46:	4602      	mov	r2, r0
 8002a48:	460b      	mov	r3, r1
 8002a4a:	4b6c      	ldr	r3, [pc, #432]	; (8002bfc <UART_SetConfig+0x38c>)
 8002a4c:	fba3 1302 	umull	r1, r3, r3, r2
 8002a50:	095b      	lsrs	r3, r3, #5
 8002a52:	2164      	movs	r1, #100	; 0x64
 8002a54:	fb01 f303 	mul.w	r3, r1, r3
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	3332      	adds	r3, #50	; 0x32
 8002a5e:	4a67      	ldr	r2, [pc, #412]	; (8002bfc <UART_SetConfig+0x38c>)
 8002a60:	fba2 2303 	umull	r2, r3, r2, r3
 8002a64:	095b      	lsrs	r3, r3, #5
 8002a66:	f003 0207 	and.w	r2, r3, #7
 8002a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4432      	add	r2, r6
 8002a70:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a72:	e0b9      	b.n	8002be8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a76:	461c      	mov	r4, r3
 8002a78:	f04f 0500 	mov.w	r5, #0
 8002a7c:	4622      	mov	r2, r4
 8002a7e:	462b      	mov	r3, r5
 8002a80:	1891      	adds	r1, r2, r2
 8002a82:	6139      	str	r1, [r7, #16]
 8002a84:	415b      	adcs	r3, r3
 8002a86:	617b      	str	r3, [r7, #20]
 8002a88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a8c:	1912      	adds	r2, r2, r4
 8002a8e:	eb45 0303 	adc.w	r3, r5, r3
 8002a92:	f04f 0000 	mov.w	r0, #0
 8002a96:	f04f 0100 	mov.w	r1, #0
 8002a9a:	00d9      	lsls	r1, r3, #3
 8002a9c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002aa0:	00d0      	lsls	r0, r2, #3
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	eb12 0804 	adds.w	r8, r2, r4
 8002aaa:	eb43 0905 	adc.w	r9, r3, r5
 8002aae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f04f 0100 	mov.w	r1, #0
 8002ab8:	f04f 0200 	mov.w	r2, #0
 8002abc:	f04f 0300 	mov.w	r3, #0
 8002ac0:	008b      	lsls	r3, r1, #2
 8002ac2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002ac6:	0082      	lsls	r2, r0, #2
 8002ac8:	4640      	mov	r0, r8
 8002aca:	4649      	mov	r1, r9
 8002acc:	f7fd fb7c 	bl	80001c8 <__aeabi_uldivmod>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	4b49      	ldr	r3, [pc, #292]	; (8002bfc <UART_SetConfig+0x38c>)
 8002ad6:	fba3 2302 	umull	r2, r3, r3, r2
 8002ada:	095b      	lsrs	r3, r3, #5
 8002adc:	011e      	lsls	r6, r3, #4
 8002ade:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f04f 0100 	mov.w	r1, #0
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	460b      	mov	r3, r1
 8002aea:	1894      	adds	r4, r2, r2
 8002aec:	60bc      	str	r4, [r7, #8]
 8002aee:	415b      	adcs	r3, r3
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002af6:	1812      	adds	r2, r2, r0
 8002af8:	eb41 0303 	adc.w	r3, r1, r3
 8002afc:	f04f 0400 	mov.w	r4, #0
 8002b00:	f04f 0500 	mov.w	r5, #0
 8002b04:	00dd      	lsls	r5, r3, #3
 8002b06:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002b0a:	00d4      	lsls	r4, r2, #3
 8002b0c:	4622      	mov	r2, r4
 8002b0e:	462b      	mov	r3, r5
 8002b10:	1814      	adds	r4, r2, r0
 8002b12:	64bc      	str	r4, [r7, #72]	; 0x48
 8002b14:	414b      	adcs	r3, r1
 8002b16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f04f 0100 	mov.w	r1, #0
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	008b      	lsls	r3, r1, #2
 8002b2c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002b30:	0082      	lsls	r2, r0, #2
 8002b32:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002b36:	f7fd fb47 	bl	80001c8 <__aeabi_uldivmod>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	4b2f      	ldr	r3, [pc, #188]	; (8002bfc <UART_SetConfig+0x38c>)
 8002b40:	fba3 1302 	umull	r1, r3, r3, r2
 8002b44:	095b      	lsrs	r3, r3, #5
 8002b46:	2164      	movs	r1, #100	; 0x64
 8002b48:	fb01 f303 	mul.w	r3, r1, r3
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	011b      	lsls	r3, r3, #4
 8002b50:	3332      	adds	r3, #50	; 0x32
 8002b52:	4a2a      	ldr	r2, [pc, #168]	; (8002bfc <UART_SetConfig+0x38c>)
 8002b54:	fba2 2303 	umull	r2, r3, r2, r3
 8002b58:	095b      	lsrs	r3, r3, #5
 8002b5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b5e:	441e      	add	r6, r3
 8002b60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b62:	4618      	mov	r0, r3
 8002b64:	f04f 0100 	mov.w	r1, #0
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	1894      	adds	r4, r2, r2
 8002b6e:	603c      	str	r4, [r7, #0]
 8002b70:	415b      	adcs	r3, r3
 8002b72:	607b      	str	r3, [r7, #4]
 8002b74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b78:	1812      	adds	r2, r2, r0
 8002b7a:	eb41 0303 	adc.w	r3, r1, r3
 8002b7e:	f04f 0400 	mov.w	r4, #0
 8002b82:	f04f 0500 	mov.w	r5, #0
 8002b86:	00dd      	lsls	r5, r3, #3
 8002b88:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002b8c:	00d4      	lsls	r4, r2, #3
 8002b8e:	4622      	mov	r2, r4
 8002b90:	462b      	mov	r3, r5
 8002b92:	eb12 0a00 	adds.w	sl, r2, r0
 8002b96:	eb43 0b01 	adc.w	fp, r3, r1
 8002b9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f04f 0100 	mov.w	r1, #0
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	f04f 0300 	mov.w	r3, #0
 8002bac:	008b      	lsls	r3, r1, #2
 8002bae:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002bb2:	0082      	lsls	r2, r0, #2
 8002bb4:	4650      	mov	r0, sl
 8002bb6:	4659      	mov	r1, fp
 8002bb8:	f7fd fb06 	bl	80001c8 <__aeabi_uldivmod>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	4b0e      	ldr	r3, [pc, #56]	; (8002bfc <UART_SetConfig+0x38c>)
 8002bc2:	fba3 1302 	umull	r1, r3, r3, r2
 8002bc6:	095b      	lsrs	r3, r3, #5
 8002bc8:	2164      	movs	r1, #100	; 0x64
 8002bca:	fb01 f303 	mul.w	r3, r1, r3
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	011b      	lsls	r3, r3, #4
 8002bd2:	3332      	adds	r3, #50	; 0x32
 8002bd4:	4a09      	ldr	r2, [pc, #36]	; (8002bfc <UART_SetConfig+0x38c>)
 8002bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bda:	095b      	lsrs	r3, r3, #5
 8002bdc:	f003 020f 	and.w	r2, r3, #15
 8002be0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4432      	add	r2, r6
 8002be6:	609a      	str	r2, [r3, #8]
}
 8002be8:	bf00      	nop
 8002bea:	377c      	adds	r7, #124	; 0x7c
 8002bec:	46bd      	mov	sp, r7
 8002bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40011000 	.word	0x40011000
 8002bf8:	40011400 	.word	0x40011400
 8002bfc:	51eb851f 	.word	0x51eb851f

08002c00 <KEY_0>:
#include "../../core/inc/retarget.h"
#include "usart.h"


uint8_t KEY_0(void)	//按键高电平有效，需要设置为输入下拉
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
	uint8_t a;
	a = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(GPIOE,KEY0_Pin) == GPIO_PIN_SET)
 8002c0a:	2110      	movs	r1, #16
 8002c0c:	480f      	ldr	r0, [pc, #60]	; (8002c4c <KEY_0+0x4c>)
 8002c0e:	f7fe fb47 	bl	80012a0 <HAL_GPIO_ReadPin>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d10b      	bne.n	8002c30 <KEY_0+0x30>
	{
		HAL_Delay(20);
 8002c18:	2014      	movs	r0, #20
 8002c1a:	f7fd ffdd 	bl	8000bd8 <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOE,KEY0_Pin) == GPIO_PIN_SET)
 8002c1e:	2110      	movs	r1, #16
 8002c20:	480a      	ldr	r0, [pc, #40]	; (8002c4c <KEY_0+0x4c>)
 8002c22:	f7fe fb3d 	bl	80012a0 <HAL_GPIO_ReadPin>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d101      	bne.n	8002c30 <KEY_0+0x30>
		{
			a = 1;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	71fb      	strb	r3, [r7, #7]
		}
	}
	while(HAL_GPIO_ReadPin(GPIOE,KEY0_Pin) == GPIO_PIN_SET);	//如果用户不松手一直停在这个循环里，不会重复执行读读电平操作
 8002c30:	bf00      	nop
 8002c32:	2110      	movs	r1, #16
 8002c34:	4805      	ldr	r0, [pc, #20]	; (8002c4c <KEY_0+0x4c>)
 8002c36:	f7fe fb33 	bl	80012a0 <HAL_GPIO_ReadPin>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d0f8      	beq.n	8002c32 <KEY_0+0x32>
	return a;
 8002c40:	79fb      	ldrb	r3, [r7, #7]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3708      	adds	r7, #8
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40021000 	.word	0x40021000

08002c50 <KEY_UP>:

uint8_t KEY_UP(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
	uint8_t a;
	a = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	71fb      	strb	r3, [r7, #7]
	if(HAL_GPIO_ReadPin(GPIOA,KEYUP_Pin) == GPIO_PIN_SET)
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	480f      	ldr	r0, [pc, #60]	; (8002c9c <KEY_UP+0x4c>)
 8002c5e:	f7fe fb1f 	bl	80012a0 <HAL_GPIO_ReadPin>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d10b      	bne.n	8002c80 <KEY_UP+0x30>
	{
		HAL_Delay(20);
 8002c68:	2014      	movs	r0, #20
 8002c6a:	f7fd ffb5 	bl	8000bd8 <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOA,KEYUP_Pin) == GPIO_PIN_SET)
 8002c6e:	2101      	movs	r1, #1
 8002c70:	480a      	ldr	r0, [pc, #40]	; (8002c9c <KEY_UP+0x4c>)
 8002c72:	f7fe fb15 	bl	80012a0 <HAL_GPIO_ReadPin>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <KEY_UP+0x30>
		{
			a = 1;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	71fb      	strb	r3, [r7, #7]
		}
	}
	while(HAL_GPIO_ReadPin(GPIOA,KEYUP_Pin) == GPIO_PIN_SET);
 8002c80:	bf00      	nop
 8002c82:	2101      	movs	r1, #1
 8002c84:	4805      	ldr	r0, [pc, #20]	; (8002c9c <KEY_UP+0x4c>)
 8002c86:	f7fe fb0b 	bl	80012a0 <HAL_GPIO_ReadPin>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d0f8      	beq.n	8002c82 <KEY_UP+0x32>
	return a;
 8002c90:	79fb      	ldrb	r3, [r7, #7]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40020000 	.word	0x40020000

08002ca0 <KEY_Printf>:
   }

}

void KEY_Printf()
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
	if(KEY_0())
 8002ca4:	f7ff ffac 	bl	8002c00 <KEY_0>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d00b      	beq.n	8002cc6 <KEY_Printf+0x26>
	{
//		HAL_UART_Transmit(&huart1,(uint8_t*)&"KEY1\r\n",6,0xffff);
		printf("KEY1\r\n");
 8002cae:	480f      	ldr	r0, [pc, #60]	; (8002cec <KEY_Printf+0x4c>)
 8002cb0:	f000 f8f8 	bl	8002ea4 <puts>
		LED_0(1);
 8002cb4:	2001      	movs	r0, #1
 8002cb6:	f000 f81d 	bl	8002cf4 <LED_0>
		HAL_Delay(100);
 8002cba:	2064      	movs	r0, #100	; 0x64
 8002cbc:	f7fd ff8c 	bl	8000bd8 <HAL_Delay>
		LED_0(0);
 8002cc0:	2000      	movs	r0, #0
 8002cc2:	f000 f817 	bl	8002cf4 <LED_0>
	}
	if(KEY_UP())
 8002cc6:	f7ff ffc3 	bl	8002c50 <KEY_UP>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d00b      	beq.n	8002ce8 <KEY_Printf+0x48>
	{
		printf("KEY2\r\n");
 8002cd0:	4807      	ldr	r0, [pc, #28]	; (8002cf0 <KEY_Printf+0x50>)
 8002cd2:	f000 f8e7 	bl	8002ea4 <puts>
		LED_1(1);
 8002cd6:	2001      	movs	r0, #1
 8002cd8:	f000 f828 	bl	8002d2c <LED_1>
		HAL_Delay(100);
 8002cdc:	2064      	movs	r0, #100	; 0x64
 8002cde:	f7fd ff7b 	bl	8000bd8 <HAL_Delay>
		LED_1(0);
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	f000 f822 	bl	8002d2c <LED_1>
	}
}
 8002ce8:	bf00      	nop
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	08003908 	.word	0x08003908
 8002cf0:	08003910 	.word	0x08003910

08002cf4 <LED_0>:

#include "led.h"


void LED_0(uint8_t a)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	71fb      	strb	r3, [r7, #7]
	if(a)
 8002cfe:	79fb      	ldrb	r3, [r7, #7]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d006      	beq.n	8002d12 <LED_0+0x1e>
		HAL_GPIO_WritePin(GPIOF,LED0_Pin,GPIO_PIN_RESET);
 8002d04:	2200      	movs	r2, #0
 8002d06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d0a:	4807      	ldr	r0, [pc, #28]	; (8002d28 <LED_0+0x34>)
 8002d0c:	f7fe fae0 	bl	80012d0 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(GPIOF,LED0_Pin,GPIO_PIN_SET);
}
 8002d10:	e005      	b.n	8002d1e <LED_0+0x2a>
		HAL_GPIO_WritePin(GPIOF,LED0_Pin,GPIO_PIN_SET);
 8002d12:	2201      	movs	r2, #1
 8002d14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d18:	4803      	ldr	r0, [pc, #12]	; (8002d28 <LED_0+0x34>)
 8002d1a:	f7fe fad9 	bl	80012d0 <HAL_GPIO_WritePin>
}
 8002d1e:	bf00      	nop
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	40021400 	.word	0x40021400

08002d2c <LED_1>:

void LED_1(uint8_t a)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	71fb      	strb	r3, [r7, #7]
	if(a)
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d006      	beq.n	8002d4a <LED_1+0x1e>
		HAL_GPIO_WritePin(GPIOF,LED1_Pin,GPIO_PIN_RESET);
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d42:	4807      	ldr	r0, [pc, #28]	; (8002d60 <LED_1+0x34>)
 8002d44:	f7fe fac4 	bl	80012d0 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(GPIOF,LED1_Pin,GPIO_PIN_SET);
}
 8002d48:	e005      	b.n	8002d56 <LED_1+0x2a>
		HAL_GPIO_WritePin(GPIOF,LED1_Pin,GPIO_PIN_SET);
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d50:	4803      	ldr	r0, [pc, #12]	; (8002d60 <LED_1+0x34>)
 8002d52:	f7fe fabd 	bl	80012d0 <HAL_GPIO_WritePin>
}
 8002d56:	bf00      	nop
 8002d58:	3708      	adds	r7, #8
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	40021400 	.word	0x40021400

08002d64 <__errno>:
 8002d64:	4b01      	ldr	r3, [pc, #4]	; (8002d6c <__errno+0x8>)
 8002d66:	6818      	ldr	r0, [r3, #0]
 8002d68:	4770      	bx	lr
 8002d6a:	bf00      	nop
 8002d6c:	2000000c 	.word	0x2000000c

08002d70 <__libc_init_array>:
 8002d70:	b570      	push	{r4, r5, r6, lr}
 8002d72:	4d0d      	ldr	r5, [pc, #52]	; (8002da8 <__libc_init_array+0x38>)
 8002d74:	4c0d      	ldr	r4, [pc, #52]	; (8002dac <__libc_init_array+0x3c>)
 8002d76:	1b64      	subs	r4, r4, r5
 8002d78:	10a4      	asrs	r4, r4, #2
 8002d7a:	2600      	movs	r6, #0
 8002d7c:	42a6      	cmp	r6, r4
 8002d7e:	d109      	bne.n	8002d94 <__libc_init_array+0x24>
 8002d80:	4d0b      	ldr	r5, [pc, #44]	; (8002db0 <__libc_init_array+0x40>)
 8002d82:	4c0c      	ldr	r4, [pc, #48]	; (8002db4 <__libc_init_array+0x44>)
 8002d84:	f000 fdb4 	bl	80038f0 <_init>
 8002d88:	1b64      	subs	r4, r4, r5
 8002d8a:	10a4      	asrs	r4, r4, #2
 8002d8c:	2600      	movs	r6, #0
 8002d8e:	42a6      	cmp	r6, r4
 8002d90:	d105      	bne.n	8002d9e <__libc_init_array+0x2e>
 8002d92:	bd70      	pop	{r4, r5, r6, pc}
 8002d94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d98:	4798      	blx	r3
 8002d9a:	3601      	adds	r6, #1
 8002d9c:	e7ee      	b.n	8002d7c <__libc_init_array+0xc>
 8002d9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002da2:	4798      	blx	r3
 8002da4:	3601      	adds	r6, #1
 8002da6:	e7f2      	b.n	8002d8e <__libc_init_array+0x1e>
 8002da8:	0800399c 	.word	0x0800399c
 8002dac:	0800399c 	.word	0x0800399c
 8002db0:	0800399c 	.word	0x0800399c
 8002db4:	080039a0 	.word	0x080039a0

08002db8 <memset>:
 8002db8:	4402      	add	r2, r0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d100      	bne.n	8002dc2 <memset+0xa>
 8002dc0:	4770      	bx	lr
 8002dc2:	f803 1b01 	strb.w	r1, [r3], #1
 8002dc6:	e7f9      	b.n	8002dbc <memset+0x4>

08002dc8 <_puts_r>:
 8002dc8:	b570      	push	{r4, r5, r6, lr}
 8002dca:	460e      	mov	r6, r1
 8002dcc:	4605      	mov	r5, r0
 8002dce:	b118      	cbz	r0, 8002dd8 <_puts_r+0x10>
 8002dd0:	6983      	ldr	r3, [r0, #24]
 8002dd2:	b90b      	cbnz	r3, 8002dd8 <_puts_r+0x10>
 8002dd4:	f000 fb0e 	bl	80033f4 <__sinit>
 8002dd8:	69ab      	ldr	r3, [r5, #24]
 8002dda:	68ac      	ldr	r4, [r5, #8]
 8002ddc:	b913      	cbnz	r3, 8002de4 <_puts_r+0x1c>
 8002dde:	4628      	mov	r0, r5
 8002de0:	f000 fb08 	bl	80033f4 <__sinit>
 8002de4:	4b2c      	ldr	r3, [pc, #176]	; (8002e98 <_puts_r+0xd0>)
 8002de6:	429c      	cmp	r4, r3
 8002de8:	d120      	bne.n	8002e2c <_puts_r+0x64>
 8002dea:	686c      	ldr	r4, [r5, #4]
 8002dec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002dee:	07db      	lsls	r3, r3, #31
 8002df0:	d405      	bmi.n	8002dfe <_puts_r+0x36>
 8002df2:	89a3      	ldrh	r3, [r4, #12]
 8002df4:	0598      	lsls	r0, r3, #22
 8002df6:	d402      	bmi.n	8002dfe <_puts_r+0x36>
 8002df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002dfa:	f000 fb99 	bl	8003530 <__retarget_lock_acquire_recursive>
 8002dfe:	89a3      	ldrh	r3, [r4, #12]
 8002e00:	0719      	lsls	r1, r3, #28
 8002e02:	d51d      	bpl.n	8002e40 <_puts_r+0x78>
 8002e04:	6923      	ldr	r3, [r4, #16]
 8002e06:	b1db      	cbz	r3, 8002e40 <_puts_r+0x78>
 8002e08:	3e01      	subs	r6, #1
 8002e0a:	68a3      	ldr	r3, [r4, #8]
 8002e0c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002e10:	3b01      	subs	r3, #1
 8002e12:	60a3      	str	r3, [r4, #8]
 8002e14:	bb39      	cbnz	r1, 8002e66 <_puts_r+0x9e>
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	da38      	bge.n	8002e8c <_puts_r+0xc4>
 8002e1a:	4622      	mov	r2, r4
 8002e1c:	210a      	movs	r1, #10
 8002e1e:	4628      	mov	r0, r5
 8002e20:	f000 f90e 	bl	8003040 <__swbuf_r>
 8002e24:	3001      	adds	r0, #1
 8002e26:	d011      	beq.n	8002e4c <_puts_r+0x84>
 8002e28:	250a      	movs	r5, #10
 8002e2a:	e011      	b.n	8002e50 <_puts_r+0x88>
 8002e2c:	4b1b      	ldr	r3, [pc, #108]	; (8002e9c <_puts_r+0xd4>)
 8002e2e:	429c      	cmp	r4, r3
 8002e30:	d101      	bne.n	8002e36 <_puts_r+0x6e>
 8002e32:	68ac      	ldr	r4, [r5, #8]
 8002e34:	e7da      	b.n	8002dec <_puts_r+0x24>
 8002e36:	4b1a      	ldr	r3, [pc, #104]	; (8002ea0 <_puts_r+0xd8>)
 8002e38:	429c      	cmp	r4, r3
 8002e3a:	bf08      	it	eq
 8002e3c:	68ec      	ldreq	r4, [r5, #12]
 8002e3e:	e7d5      	b.n	8002dec <_puts_r+0x24>
 8002e40:	4621      	mov	r1, r4
 8002e42:	4628      	mov	r0, r5
 8002e44:	f000 f94e 	bl	80030e4 <__swsetup_r>
 8002e48:	2800      	cmp	r0, #0
 8002e4a:	d0dd      	beq.n	8002e08 <_puts_r+0x40>
 8002e4c:	f04f 35ff 	mov.w	r5, #4294967295
 8002e50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e52:	07da      	lsls	r2, r3, #31
 8002e54:	d405      	bmi.n	8002e62 <_puts_r+0x9a>
 8002e56:	89a3      	ldrh	r3, [r4, #12]
 8002e58:	059b      	lsls	r3, r3, #22
 8002e5a:	d402      	bmi.n	8002e62 <_puts_r+0x9a>
 8002e5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e5e:	f000 fb68 	bl	8003532 <__retarget_lock_release_recursive>
 8002e62:	4628      	mov	r0, r5
 8002e64:	bd70      	pop	{r4, r5, r6, pc}
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	da04      	bge.n	8002e74 <_puts_r+0xac>
 8002e6a:	69a2      	ldr	r2, [r4, #24]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	dc06      	bgt.n	8002e7e <_puts_r+0xb6>
 8002e70:	290a      	cmp	r1, #10
 8002e72:	d004      	beq.n	8002e7e <_puts_r+0xb6>
 8002e74:	6823      	ldr	r3, [r4, #0]
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	6022      	str	r2, [r4, #0]
 8002e7a:	7019      	strb	r1, [r3, #0]
 8002e7c:	e7c5      	b.n	8002e0a <_puts_r+0x42>
 8002e7e:	4622      	mov	r2, r4
 8002e80:	4628      	mov	r0, r5
 8002e82:	f000 f8dd 	bl	8003040 <__swbuf_r>
 8002e86:	3001      	adds	r0, #1
 8002e88:	d1bf      	bne.n	8002e0a <_puts_r+0x42>
 8002e8a:	e7df      	b.n	8002e4c <_puts_r+0x84>
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	250a      	movs	r5, #10
 8002e90:	1c5a      	adds	r2, r3, #1
 8002e92:	6022      	str	r2, [r4, #0]
 8002e94:	701d      	strb	r5, [r3, #0]
 8002e96:	e7db      	b.n	8002e50 <_puts_r+0x88>
 8002e98:	08003954 	.word	0x08003954
 8002e9c:	08003974 	.word	0x08003974
 8002ea0:	08003934 	.word	0x08003934

08002ea4 <puts>:
 8002ea4:	4b02      	ldr	r3, [pc, #8]	; (8002eb0 <puts+0xc>)
 8002ea6:	4601      	mov	r1, r0
 8002ea8:	6818      	ldr	r0, [r3, #0]
 8002eaa:	f7ff bf8d 	b.w	8002dc8 <_puts_r>
 8002eae:	bf00      	nop
 8002eb0:	2000000c 	.word	0x2000000c

08002eb4 <setvbuf>:
 8002eb4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002eb8:	461d      	mov	r5, r3
 8002eba:	4b5d      	ldr	r3, [pc, #372]	; (8003030 <setvbuf+0x17c>)
 8002ebc:	681f      	ldr	r7, [r3, #0]
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	460e      	mov	r6, r1
 8002ec2:	4690      	mov	r8, r2
 8002ec4:	b127      	cbz	r7, 8002ed0 <setvbuf+0x1c>
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	b913      	cbnz	r3, 8002ed0 <setvbuf+0x1c>
 8002eca:	4638      	mov	r0, r7
 8002ecc:	f000 fa92 	bl	80033f4 <__sinit>
 8002ed0:	4b58      	ldr	r3, [pc, #352]	; (8003034 <setvbuf+0x180>)
 8002ed2:	429c      	cmp	r4, r3
 8002ed4:	d167      	bne.n	8002fa6 <setvbuf+0xf2>
 8002ed6:	687c      	ldr	r4, [r7, #4]
 8002ed8:	f1b8 0f02 	cmp.w	r8, #2
 8002edc:	d006      	beq.n	8002eec <setvbuf+0x38>
 8002ede:	f1b8 0f01 	cmp.w	r8, #1
 8002ee2:	f200 809f 	bhi.w	8003024 <setvbuf+0x170>
 8002ee6:	2d00      	cmp	r5, #0
 8002ee8:	f2c0 809c 	blt.w	8003024 <setvbuf+0x170>
 8002eec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002eee:	07db      	lsls	r3, r3, #31
 8002ef0:	d405      	bmi.n	8002efe <setvbuf+0x4a>
 8002ef2:	89a3      	ldrh	r3, [r4, #12]
 8002ef4:	0598      	lsls	r0, r3, #22
 8002ef6:	d402      	bmi.n	8002efe <setvbuf+0x4a>
 8002ef8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002efa:	f000 fb19 	bl	8003530 <__retarget_lock_acquire_recursive>
 8002efe:	4621      	mov	r1, r4
 8002f00:	4638      	mov	r0, r7
 8002f02:	f000 f9e3 	bl	80032cc <_fflush_r>
 8002f06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f08:	b141      	cbz	r1, 8002f1c <setvbuf+0x68>
 8002f0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f0e:	4299      	cmp	r1, r3
 8002f10:	d002      	beq.n	8002f18 <setvbuf+0x64>
 8002f12:	4638      	mov	r0, r7
 8002f14:	f000 fb7a 	bl	800360c <_free_r>
 8002f18:	2300      	movs	r3, #0
 8002f1a:	6363      	str	r3, [r4, #52]	; 0x34
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	61a3      	str	r3, [r4, #24]
 8002f20:	6063      	str	r3, [r4, #4]
 8002f22:	89a3      	ldrh	r3, [r4, #12]
 8002f24:	0619      	lsls	r1, r3, #24
 8002f26:	d503      	bpl.n	8002f30 <setvbuf+0x7c>
 8002f28:	6921      	ldr	r1, [r4, #16]
 8002f2a:	4638      	mov	r0, r7
 8002f2c:	f000 fb6e 	bl	800360c <_free_r>
 8002f30:	89a3      	ldrh	r3, [r4, #12]
 8002f32:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002f36:	f023 0303 	bic.w	r3, r3, #3
 8002f3a:	f1b8 0f02 	cmp.w	r8, #2
 8002f3e:	81a3      	strh	r3, [r4, #12]
 8002f40:	d06c      	beq.n	800301c <setvbuf+0x168>
 8002f42:	ab01      	add	r3, sp, #4
 8002f44:	466a      	mov	r2, sp
 8002f46:	4621      	mov	r1, r4
 8002f48:	4638      	mov	r0, r7
 8002f4a:	f000 faf3 	bl	8003534 <__swhatbuf_r>
 8002f4e:	89a3      	ldrh	r3, [r4, #12]
 8002f50:	4318      	orrs	r0, r3
 8002f52:	81a0      	strh	r0, [r4, #12]
 8002f54:	2d00      	cmp	r5, #0
 8002f56:	d130      	bne.n	8002fba <setvbuf+0x106>
 8002f58:	9d00      	ldr	r5, [sp, #0]
 8002f5a:	4628      	mov	r0, r5
 8002f5c:	f000 fb4e 	bl	80035fc <malloc>
 8002f60:	4606      	mov	r6, r0
 8002f62:	2800      	cmp	r0, #0
 8002f64:	d155      	bne.n	8003012 <setvbuf+0x15e>
 8002f66:	f8dd 9000 	ldr.w	r9, [sp]
 8002f6a:	45a9      	cmp	r9, r5
 8002f6c:	d14a      	bne.n	8003004 <setvbuf+0x150>
 8002f6e:	f04f 35ff 	mov.w	r5, #4294967295
 8002f72:	2200      	movs	r2, #0
 8002f74:	60a2      	str	r2, [r4, #8]
 8002f76:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002f7a:	6022      	str	r2, [r4, #0]
 8002f7c:	6122      	str	r2, [r4, #16]
 8002f7e:	2201      	movs	r2, #1
 8002f80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f84:	6162      	str	r2, [r4, #20]
 8002f86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002f88:	f043 0302 	orr.w	r3, r3, #2
 8002f8c:	07d2      	lsls	r2, r2, #31
 8002f8e:	81a3      	strh	r3, [r4, #12]
 8002f90:	d405      	bmi.n	8002f9e <setvbuf+0xea>
 8002f92:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002f96:	d102      	bne.n	8002f9e <setvbuf+0xea>
 8002f98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f9a:	f000 faca 	bl	8003532 <__retarget_lock_release_recursive>
 8002f9e:	4628      	mov	r0, r5
 8002fa0:	b003      	add	sp, #12
 8002fa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fa6:	4b24      	ldr	r3, [pc, #144]	; (8003038 <setvbuf+0x184>)
 8002fa8:	429c      	cmp	r4, r3
 8002faa:	d101      	bne.n	8002fb0 <setvbuf+0xfc>
 8002fac:	68bc      	ldr	r4, [r7, #8]
 8002fae:	e793      	b.n	8002ed8 <setvbuf+0x24>
 8002fb0:	4b22      	ldr	r3, [pc, #136]	; (800303c <setvbuf+0x188>)
 8002fb2:	429c      	cmp	r4, r3
 8002fb4:	bf08      	it	eq
 8002fb6:	68fc      	ldreq	r4, [r7, #12]
 8002fb8:	e78e      	b.n	8002ed8 <setvbuf+0x24>
 8002fba:	2e00      	cmp	r6, #0
 8002fbc:	d0cd      	beq.n	8002f5a <setvbuf+0xa6>
 8002fbe:	69bb      	ldr	r3, [r7, #24]
 8002fc0:	b913      	cbnz	r3, 8002fc8 <setvbuf+0x114>
 8002fc2:	4638      	mov	r0, r7
 8002fc4:	f000 fa16 	bl	80033f4 <__sinit>
 8002fc8:	f1b8 0f01 	cmp.w	r8, #1
 8002fcc:	bf08      	it	eq
 8002fce:	89a3      	ldrheq	r3, [r4, #12]
 8002fd0:	6026      	str	r6, [r4, #0]
 8002fd2:	bf04      	itt	eq
 8002fd4:	f043 0301 	orreq.w	r3, r3, #1
 8002fd8:	81a3      	strheq	r3, [r4, #12]
 8002fda:	89a2      	ldrh	r2, [r4, #12]
 8002fdc:	f012 0308 	ands.w	r3, r2, #8
 8002fe0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002fe4:	d01c      	beq.n	8003020 <setvbuf+0x16c>
 8002fe6:	07d3      	lsls	r3, r2, #31
 8002fe8:	bf41      	itttt	mi
 8002fea:	2300      	movmi	r3, #0
 8002fec:	426d      	negmi	r5, r5
 8002fee:	60a3      	strmi	r3, [r4, #8]
 8002ff0:	61a5      	strmi	r5, [r4, #24]
 8002ff2:	bf58      	it	pl
 8002ff4:	60a5      	strpl	r5, [r4, #8]
 8002ff6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002ff8:	f015 0501 	ands.w	r5, r5, #1
 8002ffc:	d115      	bne.n	800302a <setvbuf+0x176>
 8002ffe:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003002:	e7c8      	b.n	8002f96 <setvbuf+0xe2>
 8003004:	4648      	mov	r0, r9
 8003006:	f000 faf9 	bl	80035fc <malloc>
 800300a:	4606      	mov	r6, r0
 800300c:	2800      	cmp	r0, #0
 800300e:	d0ae      	beq.n	8002f6e <setvbuf+0xba>
 8003010:	464d      	mov	r5, r9
 8003012:	89a3      	ldrh	r3, [r4, #12]
 8003014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003018:	81a3      	strh	r3, [r4, #12]
 800301a:	e7d0      	b.n	8002fbe <setvbuf+0x10a>
 800301c:	2500      	movs	r5, #0
 800301e:	e7a8      	b.n	8002f72 <setvbuf+0xbe>
 8003020:	60a3      	str	r3, [r4, #8]
 8003022:	e7e8      	b.n	8002ff6 <setvbuf+0x142>
 8003024:	f04f 35ff 	mov.w	r5, #4294967295
 8003028:	e7b9      	b.n	8002f9e <setvbuf+0xea>
 800302a:	2500      	movs	r5, #0
 800302c:	e7b7      	b.n	8002f9e <setvbuf+0xea>
 800302e:	bf00      	nop
 8003030:	2000000c 	.word	0x2000000c
 8003034:	08003954 	.word	0x08003954
 8003038:	08003974 	.word	0x08003974
 800303c:	08003934 	.word	0x08003934

08003040 <__swbuf_r>:
 8003040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003042:	460e      	mov	r6, r1
 8003044:	4614      	mov	r4, r2
 8003046:	4605      	mov	r5, r0
 8003048:	b118      	cbz	r0, 8003052 <__swbuf_r+0x12>
 800304a:	6983      	ldr	r3, [r0, #24]
 800304c:	b90b      	cbnz	r3, 8003052 <__swbuf_r+0x12>
 800304e:	f000 f9d1 	bl	80033f4 <__sinit>
 8003052:	4b21      	ldr	r3, [pc, #132]	; (80030d8 <__swbuf_r+0x98>)
 8003054:	429c      	cmp	r4, r3
 8003056:	d12b      	bne.n	80030b0 <__swbuf_r+0x70>
 8003058:	686c      	ldr	r4, [r5, #4]
 800305a:	69a3      	ldr	r3, [r4, #24]
 800305c:	60a3      	str	r3, [r4, #8]
 800305e:	89a3      	ldrh	r3, [r4, #12]
 8003060:	071a      	lsls	r2, r3, #28
 8003062:	d52f      	bpl.n	80030c4 <__swbuf_r+0x84>
 8003064:	6923      	ldr	r3, [r4, #16]
 8003066:	b36b      	cbz	r3, 80030c4 <__swbuf_r+0x84>
 8003068:	6923      	ldr	r3, [r4, #16]
 800306a:	6820      	ldr	r0, [r4, #0]
 800306c:	1ac0      	subs	r0, r0, r3
 800306e:	6963      	ldr	r3, [r4, #20]
 8003070:	b2f6      	uxtb	r6, r6
 8003072:	4283      	cmp	r3, r0
 8003074:	4637      	mov	r7, r6
 8003076:	dc04      	bgt.n	8003082 <__swbuf_r+0x42>
 8003078:	4621      	mov	r1, r4
 800307a:	4628      	mov	r0, r5
 800307c:	f000 f926 	bl	80032cc <_fflush_r>
 8003080:	bb30      	cbnz	r0, 80030d0 <__swbuf_r+0x90>
 8003082:	68a3      	ldr	r3, [r4, #8]
 8003084:	3b01      	subs	r3, #1
 8003086:	60a3      	str	r3, [r4, #8]
 8003088:	6823      	ldr	r3, [r4, #0]
 800308a:	1c5a      	adds	r2, r3, #1
 800308c:	6022      	str	r2, [r4, #0]
 800308e:	701e      	strb	r6, [r3, #0]
 8003090:	6963      	ldr	r3, [r4, #20]
 8003092:	3001      	adds	r0, #1
 8003094:	4283      	cmp	r3, r0
 8003096:	d004      	beq.n	80030a2 <__swbuf_r+0x62>
 8003098:	89a3      	ldrh	r3, [r4, #12]
 800309a:	07db      	lsls	r3, r3, #31
 800309c:	d506      	bpl.n	80030ac <__swbuf_r+0x6c>
 800309e:	2e0a      	cmp	r6, #10
 80030a0:	d104      	bne.n	80030ac <__swbuf_r+0x6c>
 80030a2:	4621      	mov	r1, r4
 80030a4:	4628      	mov	r0, r5
 80030a6:	f000 f911 	bl	80032cc <_fflush_r>
 80030aa:	b988      	cbnz	r0, 80030d0 <__swbuf_r+0x90>
 80030ac:	4638      	mov	r0, r7
 80030ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030b0:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <__swbuf_r+0x9c>)
 80030b2:	429c      	cmp	r4, r3
 80030b4:	d101      	bne.n	80030ba <__swbuf_r+0x7a>
 80030b6:	68ac      	ldr	r4, [r5, #8]
 80030b8:	e7cf      	b.n	800305a <__swbuf_r+0x1a>
 80030ba:	4b09      	ldr	r3, [pc, #36]	; (80030e0 <__swbuf_r+0xa0>)
 80030bc:	429c      	cmp	r4, r3
 80030be:	bf08      	it	eq
 80030c0:	68ec      	ldreq	r4, [r5, #12]
 80030c2:	e7ca      	b.n	800305a <__swbuf_r+0x1a>
 80030c4:	4621      	mov	r1, r4
 80030c6:	4628      	mov	r0, r5
 80030c8:	f000 f80c 	bl	80030e4 <__swsetup_r>
 80030cc:	2800      	cmp	r0, #0
 80030ce:	d0cb      	beq.n	8003068 <__swbuf_r+0x28>
 80030d0:	f04f 37ff 	mov.w	r7, #4294967295
 80030d4:	e7ea      	b.n	80030ac <__swbuf_r+0x6c>
 80030d6:	bf00      	nop
 80030d8:	08003954 	.word	0x08003954
 80030dc:	08003974 	.word	0x08003974
 80030e0:	08003934 	.word	0x08003934

080030e4 <__swsetup_r>:
 80030e4:	4b32      	ldr	r3, [pc, #200]	; (80031b0 <__swsetup_r+0xcc>)
 80030e6:	b570      	push	{r4, r5, r6, lr}
 80030e8:	681d      	ldr	r5, [r3, #0]
 80030ea:	4606      	mov	r6, r0
 80030ec:	460c      	mov	r4, r1
 80030ee:	b125      	cbz	r5, 80030fa <__swsetup_r+0x16>
 80030f0:	69ab      	ldr	r3, [r5, #24]
 80030f2:	b913      	cbnz	r3, 80030fa <__swsetup_r+0x16>
 80030f4:	4628      	mov	r0, r5
 80030f6:	f000 f97d 	bl	80033f4 <__sinit>
 80030fa:	4b2e      	ldr	r3, [pc, #184]	; (80031b4 <__swsetup_r+0xd0>)
 80030fc:	429c      	cmp	r4, r3
 80030fe:	d10f      	bne.n	8003120 <__swsetup_r+0x3c>
 8003100:	686c      	ldr	r4, [r5, #4]
 8003102:	89a3      	ldrh	r3, [r4, #12]
 8003104:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003108:	0719      	lsls	r1, r3, #28
 800310a:	d42c      	bmi.n	8003166 <__swsetup_r+0x82>
 800310c:	06dd      	lsls	r5, r3, #27
 800310e:	d411      	bmi.n	8003134 <__swsetup_r+0x50>
 8003110:	2309      	movs	r3, #9
 8003112:	6033      	str	r3, [r6, #0]
 8003114:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003118:	81a3      	strh	r3, [r4, #12]
 800311a:	f04f 30ff 	mov.w	r0, #4294967295
 800311e:	e03e      	b.n	800319e <__swsetup_r+0xba>
 8003120:	4b25      	ldr	r3, [pc, #148]	; (80031b8 <__swsetup_r+0xd4>)
 8003122:	429c      	cmp	r4, r3
 8003124:	d101      	bne.n	800312a <__swsetup_r+0x46>
 8003126:	68ac      	ldr	r4, [r5, #8]
 8003128:	e7eb      	b.n	8003102 <__swsetup_r+0x1e>
 800312a:	4b24      	ldr	r3, [pc, #144]	; (80031bc <__swsetup_r+0xd8>)
 800312c:	429c      	cmp	r4, r3
 800312e:	bf08      	it	eq
 8003130:	68ec      	ldreq	r4, [r5, #12]
 8003132:	e7e6      	b.n	8003102 <__swsetup_r+0x1e>
 8003134:	0758      	lsls	r0, r3, #29
 8003136:	d512      	bpl.n	800315e <__swsetup_r+0x7a>
 8003138:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800313a:	b141      	cbz	r1, 800314e <__swsetup_r+0x6a>
 800313c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003140:	4299      	cmp	r1, r3
 8003142:	d002      	beq.n	800314a <__swsetup_r+0x66>
 8003144:	4630      	mov	r0, r6
 8003146:	f000 fa61 	bl	800360c <_free_r>
 800314a:	2300      	movs	r3, #0
 800314c:	6363      	str	r3, [r4, #52]	; 0x34
 800314e:	89a3      	ldrh	r3, [r4, #12]
 8003150:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003154:	81a3      	strh	r3, [r4, #12]
 8003156:	2300      	movs	r3, #0
 8003158:	6063      	str	r3, [r4, #4]
 800315a:	6923      	ldr	r3, [r4, #16]
 800315c:	6023      	str	r3, [r4, #0]
 800315e:	89a3      	ldrh	r3, [r4, #12]
 8003160:	f043 0308 	orr.w	r3, r3, #8
 8003164:	81a3      	strh	r3, [r4, #12]
 8003166:	6923      	ldr	r3, [r4, #16]
 8003168:	b94b      	cbnz	r3, 800317e <__swsetup_r+0x9a>
 800316a:	89a3      	ldrh	r3, [r4, #12]
 800316c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003170:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003174:	d003      	beq.n	800317e <__swsetup_r+0x9a>
 8003176:	4621      	mov	r1, r4
 8003178:	4630      	mov	r0, r6
 800317a:	f000 f9ff 	bl	800357c <__smakebuf_r>
 800317e:	89a0      	ldrh	r0, [r4, #12]
 8003180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003184:	f010 0301 	ands.w	r3, r0, #1
 8003188:	d00a      	beq.n	80031a0 <__swsetup_r+0xbc>
 800318a:	2300      	movs	r3, #0
 800318c:	60a3      	str	r3, [r4, #8]
 800318e:	6963      	ldr	r3, [r4, #20]
 8003190:	425b      	negs	r3, r3
 8003192:	61a3      	str	r3, [r4, #24]
 8003194:	6923      	ldr	r3, [r4, #16]
 8003196:	b943      	cbnz	r3, 80031aa <__swsetup_r+0xc6>
 8003198:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800319c:	d1ba      	bne.n	8003114 <__swsetup_r+0x30>
 800319e:	bd70      	pop	{r4, r5, r6, pc}
 80031a0:	0781      	lsls	r1, r0, #30
 80031a2:	bf58      	it	pl
 80031a4:	6963      	ldrpl	r3, [r4, #20]
 80031a6:	60a3      	str	r3, [r4, #8]
 80031a8:	e7f4      	b.n	8003194 <__swsetup_r+0xb0>
 80031aa:	2000      	movs	r0, #0
 80031ac:	e7f7      	b.n	800319e <__swsetup_r+0xba>
 80031ae:	bf00      	nop
 80031b0:	2000000c 	.word	0x2000000c
 80031b4:	08003954 	.word	0x08003954
 80031b8:	08003974 	.word	0x08003974
 80031bc:	08003934 	.word	0x08003934

080031c0 <__sflush_r>:
 80031c0:	898a      	ldrh	r2, [r1, #12]
 80031c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031c6:	4605      	mov	r5, r0
 80031c8:	0710      	lsls	r0, r2, #28
 80031ca:	460c      	mov	r4, r1
 80031cc:	d458      	bmi.n	8003280 <__sflush_r+0xc0>
 80031ce:	684b      	ldr	r3, [r1, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	dc05      	bgt.n	80031e0 <__sflush_r+0x20>
 80031d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	dc02      	bgt.n	80031e0 <__sflush_r+0x20>
 80031da:	2000      	movs	r0, #0
 80031dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80031e2:	2e00      	cmp	r6, #0
 80031e4:	d0f9      	beq.n	80031da <__sflush_r+0x1a>
 80031e6:	2300      	movs	r3, #0
 80031e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80031ec:	682f      	ldr	r7, [r5, #0]
 80031ee:	602b      	str	r3, [r5, #0]
 80031f0:	d032      	beq.n	8003258 <__sflush_r+0x98>
 80031f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80031f4:	89a3      	ldrh	r3, [r4, #12]
 80031f6:	075a      	lsls	r2, r3, #29
 80031f8:	d505      	bpl.n	8003206 <__sflush_r+0x46>
 80031fa:	6863      	ldr	r3, [r4, #4]
 80031fc:	1ac0      	subs	r0, r0, r3
 80031fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003200:	b10b      	cbz	r3, 8003206 <__sflush_r+0x46>
 8003202:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003204:	1ac0      	subs	r0, r0, r3
 8003206:	2300      	movs	r3, #0
 8003208:	4602      	mov	r2, r0
 800320a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800320c:	6a21      	ldr	r1, [r4, #32]
 800320e:	4628      	mov	r0, r5
 8003210:	47b0      	blx	r6
 8003212:	1c43      	adds	r3, r0, #1
 8003214:	89a3      	ldrh	r3, [r4, #12]
 8003216:	d106      	bne.n	8003226 <__sflush_r+0x66>
 8003218:	6829      	ldr	r1, [r5, #0]
 800321a:	291d      	cmp	r1, #29
 800321c:	d82c      	bhi.n	8003278 <__sflush_r+0xb8>
 800321e:	4a2a      	ldr	r2, [pc, #168]	; (80032c8 <__sflush_r+0x108>)
 8003220:	40ca      	lsrs	r2, r1
 8003222:	07d6      	lsls	r6, r2, #31
 8003224:	d528      	bpl.n	8003278 <__sflush_r+0xb8>
 8003226:	2200      	movs	r2, #0
 8003228:	6062      	str	r2, [r4, #4]
 800322a:	04d9      	lsls	r1, r3, #19
 800322c:	6922      	ldr	r2, [r4, #16]
 800322e:	6022      	str	r2, [r4, #0]
 8003230:	d504      	bpl.n	800323c <__sflush_r+0x7c>
 8003232:	1c42      	adds	r2, r0, #1
 8003234:	d101      	bne.n	800323a <__sflush_r+0x7a>
 8003236:	682b      	ldr	r3, [r5, #0]
 8003238:	b903      	cbnz	r3, 800323c <__sflush_r+0x7c>
 800323a:	6560      	str	r0, [r4, #84]	; 0x54
 800323c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800323e:	602f      	str	r7, [r5, #0]
 8003240:	2900      	cmp	r1, #0
 8003242:	d0ca      	beq.n	80031da <__sflush_r+0x1a>
 8003244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003248:	4299      	cmp	r1, r3
 800324a:	d002      	beq.n	8003252 <__sflush_r+0x92>
 800324c:	4628      	mov	r0, r5
 800324e:	f000 f9dd 	bl	800360c <_free_r>
 8003252:	2000      	movs	r0, #0
 8003254:	6360      	str	r0, [r4, #52]	; 0x34
 8003256:	e7c1      	b.n	80031dc <__sflush_r+0x1c>
 8003258:	6a21      	ldr	r1, [r4, #32]
 800325a:	2301      	movs	r3, #1
 800325c:	4628      	mov	r0, r5
 800325e:	47b0      	blx	r6
 8003260:	1c41      	adds	r1, r0, #1
 8003262:	d1c7      	bne.n	80031f4 <__sflush_r+0x34>
 8003264:	682b      	ldr	r3, [r5, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0c4      	beq.n	80031f4 <__sflush_r+0x34>
 800326a:	2b1d      	cmp	r3, #29
 800326c:	d001      	beq.n	8003272 <__sflush_r+0xb2>
 800326e:	2b16      	cmp	r3, #22
 8003270:	d101      	bne.n	8003276 <__sflush_r+0xb6>
 8003272:	602f      	str	r7, [r5, #0]
 8003274:	e7b1      	b.n	80031da <__sflush_r+0x1a>
 8003276:	89a3      	ldrh	r3, [r4, #12]
 8003278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800327c:	81a3      	strh	r3, [r4, #12]
 800327e:	e7ad      	b.n	80031dc <__sflush_r+0x1c>
 8003280:	690f      	ldr	r7, [r1, #16]
 8003282:	2f00      	cmp	r7, #0
 8003284:	d0a9      	beq.n	80031da <__sflush_r+0x1a>
 8003286:	0793      	lsls	r3, r2, #30
 8003288:	680e      	ldr	r6, [r1, #0]
 800328a:	bf08      	it	eq
 800328c:	694b      	ldreq	r3, [r1, #20]
 800328e:	600f      	str	r7, [r1, #0]
 8003290:	bf18      	it	ne
 8003292:	2300      	movne	r3, #0
 8003294:	eba6 0807 	sub.w	r8, r6, r7
 8003298:	608b      	str	r3, [r1, #8]
 800329a:	f1b8 0f00 	cmp.w	r8, #0
 800329e:	dd9c      	ble.n	80031da <__sflush_r+0x1a>
 80032a0:	6a21      	ldr	r1, [r4, #32]
 80032a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80032a4:	4643      	mov	r3, r8
 80032a6:	463a      	mov	r2, r7
 80032a8:	4628      	mov	r0, r5
 80032aa:	47b0      	blx	r6
 80032ac:	2800      	cmp	r0, #0
 80032ae:	dc06      	bgt.n	80032be <__sflush_r+0xfe>
 80032b0:	89a3      	ldrh	r3, [r4, #12]
 80032b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032b6:	81a3      	strh	r3, [r4, #12]
 80032b8:	f04f 30ff 	mov.w	r0, #4294967295
 80032bc:	e78e      	b.n	80031dc <__sflush_r+0x1c>
 80032be:	4407      	add	r7, r0
 80032c0:	eba8 0800 	sub.w	r8, r8, r0
 80032c4:	e7e9      	b.n	800329a <__sflush_r+0xda>
 80032c6:	bf00      	nop
 80032c8:	20400001 	.word	0x20400001

080032cc <_fflush_r>:
 80032cc:	b538      	push	{r3, r4, r5, lr}
 80032ce:	690b      	ldr	r3, [r1, #16]
 80032d0:	4605      	mov	r5, r0
 80032d2:	460c      	mov	r4, r1
 80032d4:	b913      	cbnz	r3, 80032dc <_fflush_r+0x10>
 80032d6:	2500      	movs	r5, #0
 80032d8:	4628      	mov	r0, r5
 80032da:	bd38      	pop	{r3, r4, r5, pc}
 80032dc:	b118      	cbz	r0, 80032e6 <_fflush_r+0x1a>
 80032de:	6983      	ldr	r3, [r0, #24]
 80032e0:	b90b      	cbnz	r3, 80032e6 <_fflush_r+0x1a>
 80032e2:	f000 f887 	bl	80033f4 <__sinit>
 80032e6:	4b14      	ldr	r3, [pc, #80]	; (8003338 <_fflush_r+0x6c>)
 80032e8:	429c      	cmp	r4, r3
 80032ea:	d11b      	bne.n	8003324 <_fflush_r+0x58>
 80032ec:	686c      	ldr	r4, [r5, #4]
 80032ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d0ef      	beq.n	80032d6 <_fflush_r+0xa>
 80032f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80032f8:	07d0      	lsls	r0, r2, #31
 80032fa:	d404      	bmi.n	8003306 <_fflush_r+0x3a>
 80032fc:	0599      	lsls	r1, r3, #22
 80032fe:	d402      	bmi.n	8003306 <_fflush_r+0x3a>
 8003300:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003302:	f000 f915 	bl	8003530 <__retarget_lock_acquire_recursive>
 8003306:	4628      	mov	r0, r5
 8003308:	4621      	mov	r1, r4
 800330a:	f7ff ff59 	bl	80031c0 <__sflush_r>
 800330e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003310:	07da      	lsls	r2, r3, #31
 8003312:	4605      	mov	r5, r0
 8003314:	d4e0      	bmi.n	80032d8 <_fflush_r+0xc>
 8003316:	89a3      	ldrh	r3, [r4, #12]
 8003318:	059b      	lsls	r3, r3, #22
 800331a:	d4dd      	bmi.n	80032d8 <_fflush_r+0xc>
 800331c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800331e:	f000 f908 	bl	8003532 <__retarget_lock_release_recursive>
 8003322:	e7d9      	b.n	80032d8 <_fflush_r+0xc>
 8003324:	4b05      	ldr	r3, [pc, #20]	; (800333c <_fflush_r+0x70>)
 8003326:	429c      	cmp	r4, r3
 8003328:	d101      	bne.n	800332e <_fflush_r+0x62>
 800332a:	68ac      	ldr	r4, [r5, #8]
 800332c:	e7df      	b.n	80032ee <_fflush_r+0x22>
 800332e:	4b04      	ldr	r3, [pc, #16]	; (8003340 <_fflush_r+0x74>)
 8003330:	429c      	cmp	r4, r3
 8003332:	bf08      	it	eq
 8003334:	68ec      	ldreq	r4, [r5, #12]
 8003336:	e7da      	b.n	80032ee <_fflush_r+0x22>
 8003338:	08003954 	.word	0x08003954
 800333c:	08003974 	.word	0x08003974
 8003340:	08003934 	.word	0x08003934

08003344 <std>:
 8003344:	2300      	movs	r3, #0
 8003346:	b510      	push	{r4, lr}
 8003348:	4604      	mov	r4, r0
 800334a:	e9c0 3300 	strd	r3, r3, [r0]
 800334e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003352:	6083      	str	r3, [r0, #8]
 8003354:	8181      	strh	r1, [r0, #12]
 8003356:	6643      	str	r3, [r0, #100]	; 0x64
 8003358:	81c2      	strh	r2, [r0, #14]
 800335a:	6183      	str	r3, [r0, #24]
 800335c:	4619      	mov	r1, r3
 800335e:	2208      	movs	r2, #8
 8003360:	305c      	adds	r0, #92	; 0x5c
 8003362:	f7ff fd29 	bl	8002db8 <memset>
 8003366:	4b05      	ldr	r3, [pc, #20]	; (800337c <std+0x38>)
 8003368:	6263      	str	r3, [r4, #36]	; 0x24
 800336a:	4b05      	ldr	r3, [pc, #20]	; (8003380 <std+0x3c>)
 800336c:	62a3      	str	r3, [r4, #40]	; 0x28
 800336e:	4b05      	ldr	r3, [pc, #20]	; (8003384 <std+0x40>)
 8003370:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003372:	4b05      	ldr	r3, [pc, #20]	; (8003388 <std+0x44>)
 8003374:	6224      	str	r4, [r4, #32]
 8003376:	6323      	str	r3, [r4, #48]	; 0x30
 8003378:	bd10      	pop	{r4, pc}
 800337a:	bf00      	nop
 800337c:	08003781 	.word	0x08003781
 8003380:	080037a3 	.word	0x080037a3
 8003384:	080037db 	.word	0x080037db
 8003388:	080037ff 	.word	0x080037ff

0800338c <_cleanup_r>:
 800338c:	4901      	ldr	r1, [pc, #4]	; (8003394 <_cleanup_r+0x8>)
 800338e:	f000 b8af 	b.w	80034f0 <_fwalk_reent>
 8003392:	bf00      	nop
 8003394:	080032cd 	.word	0x080032cd

08003398 <__sfmoreglue>:
 8003398:	b570      	push	{r4, r5, r6, lr}
 800339a:	1e4a      	subs	r2, r1, #1
 800339c:	2568      	movs	r5, #104	; 0x68
 800339e:	4355      	muls	r5, r2
 80033a0:	460e      	mov	r6, r1
 80033a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80033a6:	f000 f981 	bl	80036ac <_malloc_r>
 80033aa:	4604      	mov	r4, r0
 80033ac:	b140      	cbz	r0, 80033c0 <__sfmoreglue+0x28>
 80033ae:	2100      	movs	r1, #0
 80033b0:	e9c0 1600 	strd	r1, r6, [r0]
 80033b4:	300c      	adds	r0, #12
 80033b6:	60a0      	str	r0, [r4, #8]
 80033b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80033bc:	f7ff fcfc 	bl	8002db8 <memset>
 80033c0:	4620      	mov	r0, r4
 80033c2:	bd70      	pop	{r4, r5, r6, pc}

080033c4 <__sfp_lock_acquire>:
 80033c4:	4801      	ldr	r0, [pc, #4]	; (80033cc <__sfp_lock_acquire+0x8>)
 80033c6:	f000 b8b3 	b.w	8003530 <__retarget_lock_acquire_recursive>
 80033ca:	bf00      	nop
 80033cc:	200000ec 	.word	0x200000ec

080033d0 <__sfp_lock_release>:
 80033d0:	4801      	ldr	r0, [pc, #4]	; (80033d8 <__sfp_lock_release+0x8>)
 80033d2:	f000 b8ae 	b.w	8003532 <__retarget_lock_release_recursive>
 80033d6:	bf00      	nop
 80033d8:	200000ec 	.word	0x200000ec

080033dc <__sinit_lock_acquire>:
 80033dc:	4801      	ldr	r0, [pc, #4]	; (80033e4 <__sinit_lock_acquire+0x8>)
 80033de:	f000 b8a7 	b.w	8003530 <__retarget_lock_acquire_recursive>
 80033e2:	bf00      	nop
 80033e4:	200000e7 	.word	0x200000e7

080033e8 <__sinit_lock_release>:
 80033e8:	4801      	ldr	r0, [pc, #4]	; (80033f0 <__sinit_lock_release+0x8>)
 80033ea:	f000 b8a2 	b.w	8003532 <__retarget_lock_release_recursive>
 80033ee:	bf00      	nop
 80033f0:	200000e7 	.word	0x200000e7

080033f4 <__sinit>:
 80033f4:	b510      	push	{r4, lr}
 80033f6:	4604      	mov	r4, r0
 80033f8:	f7ff fff0 	bl	80033dc <__sinit_lock_acquire>
 80033fc:	69a3      	ldr	r3, [r4, #24]
 80033fe:	b11b      	cbz	r3, 8003408 <__sinit+0x14>
 8003400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003404:	f7ff bff0 	b.w	80033e8 <__sinit_lock_release>
 8003408:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800340c:	6523      	str	r3, [r4, #80]	; 0x50
 800340e:	4b13      	ldr	r3, [pc, #76]	; (800345c <__sinit+0x68>)
 8003410:	4a13      	ldr	r2, [pc, #76]	; (8003460 <__sinit+0x6c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	62a2      	str	r2, [r4, #40]	; 0x28
 8003416:	42a3      	cmp	r3, r4
 8003418:	bf04      	itt	eq
 800341a:	2301      	moveq	r3, #1
 800341c:	61a3      	streq	r3, [r4, #24]
 800341e:	4620      	mov	r0, r4
 8003420:	f000 f820 	bl	8003464 <__sfp>
 8003424:	6060      	str	r0, [r4, #4]
 8003426:	4620      	mov	r0, r4
 8003428:	f000 f81c 	bl	8003464 <__sfp>
 800342c:	60a0      	str	r0, [r4, #8]
 800342e:	4620      	mov	r0, r4
 8003430:	f000 f818 	bl	8003464 <__sfp>
 8003434:	2200      	movs	r2, #0
 8003436:	60e0      	str	r0, [r4, #12]
 8003438:	2104      	movs	r1, #4
 800343a:	6860      	ldr	r0, [r4, #4]
 800343c:	f7ff ff82 	bl	8003344 <std>
 8003440:	68a0      	ldr	r0, [r4, #8]
 8003442:	2201      	movs	r2, #1
 8003444:	2109      	movs	r1, #9
 8003446:	f7ff ff7d 	bl	8003344 <std>
 800344a:	68e0      	ldr	r0, [r4, #12]
 800344c:	2202      	movs	r2, #2
 800344e:	2112      	movs	r1, #18
 8003450:	f7ff ff78 	bl	8003344 <std>
 8003454:	2301      	movs	r3, #1
 8003456:	61a3      	str	r3, [r4, #24]
 8003458:	e7d2      	b.n	8003400 <__sinit+0xc>
 800345a:	bf00      	nop
 800345c:	08003930 	.word	0x08003930
 8003460:	0800338d 	.word	0x0800338d

08003464 <__sfp>:
 8003464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003466:	4607      	mov	r7, r0
 8003468:	f7ff ffac 	bl	80033c4 <__sfp_lock_acquire>
 800346c:	4b1e      	ldr	r3, [pc, #120]	; (80034e8 <__sfp+0x84>)
 800346e:	681e      	ldr	r6, [r3, #0]
 8003470:	69b3      	ldr	r3, [r6, #24]
 8003472:	b913      	cbnz	r3, 800347a <__sfp+0x16>
 8003474:	4630      	mov	r0, r6
 8003476:	f7ff ffbd 	bl	80033f4 <__sinit>
 800347a:	3648      	adds	r6, #72	; 0x48
 800347c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003480:	3b01      	subs	r3, #1
 8003482:	d503      	bpl.n	800348c <__sfp+0x28>
 8003484:	6833      	ldr	r3, [r6, #0]
 8003486:	b30b      	cbz	r3, 80034cc <__sfp+0x68>
 8003488:	6836      	ldr	r6, [r6, #0]
 800348a:	e7f7      	b.n	800347c <__sfp+0x18>
 800348c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003490:	b9d5      	cbnz	r5, 80034c8 <__sfp+0x64>
 8003492:	4b16      	ldr	r3, [pc, #88]	; (80034ec <__sfp+0x88>)
 8003494:	60e3      	str	r3, [r4, #12]
 8003496:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800349a:	6665      	str	r5, [r4, #100]	; 0x64
 800349c:	f000 f847 	bl	800352e <__retarget_lock_init_recursive>
 80034a0:	f7ff ff96 	bl	80033d0 <__sfp_lock_release>
 80034a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80034a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80034ac:	6025      	str	r5, [r4, #0]
 80034ae:	61a5      	str	r5, [r4, #24]
 80034b0:	2208      	movs	r2, #8
 80034b2:	4629      	mov	r1, r5
 80034b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80034b8:	f7ff fc7e 	bl	8002db8 <memset>
 80034bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80034c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80034c4:	4620      	mov	r0, r4
 80034c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034c8:	3468      	adds	r4, #104	; 0x68
 80034ca:	e7d9      	b.n	8003480 <__sfp+0x1c>
 80034cc:	2104      	movs	r1, #4
 80034ce:	4638      	mov	r0, r7
 80034d0:	f7ff ff62 	bl	8003398 <__sfmoreglue>
 80034d4:	4604      	mov	r4, r0
 80034d6:	6030      	str	r0, [r6, #0]
 80034d8:	2800      	cmp	r0, #0
 80034da:	d1d5      	bne.n	8003488 <__sfp+0x24>
 80034dc:	f7ff ff78 	bl	80033d0 <__sfp_lock_release>
 80034e0:	230c      	movs	r3, #12
 80034e2:	603b      	str	r3, [r7, #0]
 80034e4:	e7ee      	b.n	80034c4 <__sfp+0x60>
 80034e6:	bf00      	nop
 80034e8:	08003930 	.word	0x08003930
 80034ec:	ffff0001 	.word	0xffff0001

080034f0 <_fwalk_reent>:
 80034f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034f4:	4606      	mov	r6, r0
 80034f6:	4688      	mov	r8, r1
 80034f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80034fc:	2700      	movs	r7, #0
 80034fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003502:	f1b9 0901 	subs.w	r9, r9, #1
 8003506:	d505      	bpl.n	8003514 <_fwalk_reent+0x24>
 8003508:	6824      	ldr	r4, [r4, #0]
 800350a:	2c00      	cmp	r4, #0
 800350c:	d1f7      	bne.n	80034fe <_fwalk_reent+0xe>
 800350e:	4638      	mov	r0, r7
 8003510:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003514:	89ab      	ldrh	r3, [r5, #12]
 8003516:	2b01      	cmp	r3, #1
 8003518:	d907      	bls.n	800352a <_fwalk_reent+0x3a>
 800351a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800351e:	3301      	adds	r3, #1
 8003520:	d003      	beq.n	800352a <_fwalk_reent+0x3a>
 8003522:	4629      	mov	r1, r5
 8003524:	4630      	mov	r0, r6
 8003526:	47c0      	blx	r8
 8003528:	4307      	orrs	r7, r0
 800352a:	3568      	adds	r5, #104	; 0x68
 800352c:	e7e9      	b.n	8003502 <_fwalk_reent+0x12>

0800352e <__retarget_lock_init_recursive>:
 800352e:	4770      	bx	lr

08003530 <__retarget_lock_acquire_recursive>:
 8003530:	4770      	bx	lr

08003532 <__retarget_lock_release_recursive>:
 8003532:	4770      	bx	lr

08003534 <__swhatbuf_r>:
 8003534:	b570      	push	{r4, r5, r6, lr}
 8003536:	460e      	mov	r6, r1
 8003538:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800353c:	2900      	cmp	r1, #0
 800353e:	b096      	sub	sp, #88	; 0x58
 8003540:	4614      	mov	r4, r2
 8003542:	461d      	mov	r5, r3
 8003544:	da07      	bge.n	8003556 <__swhatbuf_r+0x22>
 8003546:	2300      	movs	r3, #0
 8003548:	602b      	str	r3, [r5, #0]
 800354a:	89b3      	ldrh	r3, [r6, #12]
 800354c:	061a      	lsls	r2, r3, #24
 800354e:	d410      	bmi.n	8003572 <__swhatbuf_r+0x3e>
 8003550:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003554:	e00e      	b.n	8003574 <__swhatbuf_r+0x40>
 8003556:	466a      	mov	r2, sp
 8003558:	f000 f978 	bl	800384c <_fstat_r>
 800355c:	2800      	cmp	r0, #0
 800355e:	dbf2      	blt.n	8003546 <__swhatbuf_r+0x12>
 8003560:	9a01      	ldr	r2, [sp, #4]
 8003562:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003566:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800356a:	425a      	negs	r2, r3
 800356c:	415a      	adcs	r2, r3
 800356e:	602a      	str	r2, [r5, #0]
 8003570:	e7ee      	b.n	8003550 <__swhatbuf_r+0x1c>
 8003572:	2340      	movs	r3, #64	; 0x40
 8003574:	2000      	movs	r0, #0
 8003576:	6023      	str	r3, [r4, #0]
 8003578:	b016      	add	sp, #88	; 0x58
 800357a:	bd70      	pop	{r4, r5, r6, pc}

0800357c <__smakebuf_r>:
 800357c:	898b      	ldrh	r3, [r1, #12]
 800357e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003580:	079d      	lsls	r5, r3, #30
 8003582:	4606      	mov	r6, r0
 8003584:	460c      	mov	r4, r1
 8003586:	d507      	bpl.n	8003598 <__smakebuf_r+0x1c>
 8003588:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800358c:	6023      	str	r3, [r4, #0]
 800358e:	6123      	str	r3, [r4, #16]
 8003590:	2301      	movs	r3, #1
 8003592:	6163      	str	r3, [r4, #20]
 8003594:	b002      	add	sp, #8
 8003596:	bd70      	pop	{r4, r5, r6, pc}
 8003598:	ab01      	add	r3, sp, #4
 800359a:	466a      	mov	r2, sp
 800359c:	f7ff ffca 	bl	8003534 <__swhatbuf_r>
 80035a0:	9900      	ldr	r1, [sp, #0]
 80035a2:	4605      	mov	r5, r0
 80035a4:	4630      	mov	r0, r6
 80035a6:	f000 f881 	bl	80036ac <_malloc_r>
 80035aa:	b948      	cbnz	r0, 80035c0 <__smakebuf_r+0x44>
 80035ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035b0:	059a      	lsls	r2, r3, #22
 80035b2:	d4ef      	bmi.n	8003594 <__smakebuf_r+0x18>
 80035b4:	f023 0303 	bic.w	r3, r3, #3
 80035b8:	f043 0302 	orr.w	r3, r3, #2
 80035bc:	81a3      	strh	r3, [r4, #12]
 80035be:	e7e3      	b.n	8003588 <__smakebuf_r+0xc>
 80035c0:	4b0d      	ldr	r3, [pc, #52]	; (80035f8 <__smakebuf_r+0x7c>)
 80035c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80035c4:	89a3      	ldrh	r3, [r4, #12]
 80035c6:	6020      	str	r0, [r4, #0]
 80035c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035cc:	81a3      	strh	r3, [r4, #12]
 80035ce:	9b00      	ldr	r3, [sp, #0]
 80035d0:	6163      	str	r3, [r4, #20]
 80035d2:	9b01      	ldr	r3, [sp, #4]
 80035d4:	6120      	str	r0, [r4, #16]
 80035d6:	b15b      	cbz	r3, 80035f0 <__smakebuf_r+0x74>
 80035d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035dc:	4630      	mov	r0, r6
 80035de:	f000 f947 	bl	8003870 <_isatty_r>
 80035e2:	b128      	cbz	r0, 80035f0 <__smakebuf_r+0x74>
 80035e4:	89a3      	ldrh	r3, [r4, #12]
 80035e6:	f023 0303 	bic.w	r3, r3, #3
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	81a3      	strh	r3, [r4, #12]
 80035f0:	89a0      	ldrh	r0, [r4, #12]
 80035f2:	4305      	orrs	r5, r0
 80035f4:	81a5      	strh	r5, [r4, #12]
 80035f6:	e7cd      	b.n	8003594 <__smakebuf_r+0x18>
 80035f8:	0800338d 	.word	0x0800338d

080035fc <malloc>:
 80035fc:	4b02      	ldr	r3, [pc, #8]	; (8003608 <malloc+0xc>)
 80035fe:	4601      	mov	r1, r0
 8003600:	6818      	ldr	r0, [r3, #0]
 8003602:	f000 b853 	b.w	80036ac <_malloc_r>
 8003606:	bf00      	nop
 8003608:	2000000c 	.word	0x2000000c

0800360c <_free_r>:
 800360c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800360e:	2900      	cmp	r1, #0
 8003610:	d048      	beq.n	80036a4 <_free_r+0x98>
 8003612:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003616:	9001      	str	r0, [sp, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	f1a1 0404 	sub.w	r4, r1, #4
 800361e:	bfb8      	it	lt
 8003620:	18e4      	addlt	r4, r4, r3
 8003622:	f000 f947 	bl	80038b4 <__malloc_lock>
 8003626:	4a20      	ldr	r2, [pc, #128]	; (80036a8 <_free_r+0x9c>)
 8003628:	9801      	ldr	r0, [sp, #4]
 800362a:	6813      	ldr	r3, [r2, #0]
 800362c:	4615      	mov	r5, r2
 800362e:	b933      	cbnz	r3, 800363e <_free_r+0x32>
 8003630:	6063      	str	r3, [r4, #4]
 8003632:	6014      	str	r4, [r2, #0]
 8003634:	b003      	add	sp, #12
 8003636:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800363a:	f000 b941 	b.w	80038c0 <__malloc_unlock>
 800363e:	42a3      	cmp	r3, r4
 8003640:	d90b      	bls.n	800365a <_free_r+0x4e>
 8003642:	6821      	ldr	r1, [r4, #0]
 8003644:	1862      	adds	r2, r4, r1
 8003646:	4293      	cmp	r3, r2
 8003648:	bf04      	itt	eq
 800364a:	681a      	ldreq	r2, [r3, #0]
 800364c:	685b      	ldreq	r3, [r3, #4]
 800364e:	6063      	str	r3, [r4, #4]
 8003650:	bf04      	itt	eq
 8003652:	1852      	addeq	r2, r2, r1
 8003654:	6022      	streq	r2, [r4, #0]
 8003656:	602c      	str	r4, [r5, #0]
 8003658:	e7ec      	b.n	8003634 <_free_r+0x28>
 800365a:	461a      	mov	r2, r3
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	b10b      	cbz	r3, 8003664 <_free_r+0x58>
 8003660:	42a3      	cmp	r3, r4
 8003662:	d9fa      	bls.n	800365a <_free_r+0x4e>
 8003664:	6811      	ldr	r1, [r2, #0]
 8003666:	1855      	adds	r5, r2, r1
 8003668:	42a5      	cmp	r5, r4
 800366a:	d10b      	bne.n	8003684 <_free_r+0x78>
 800366c:	6824      	ldr	r4, [r4, #0]
 800366e:	4421      	add	r1, r4
 8003670:	1854      	adds	r4, r2, r1
 8003672:	42a3      	cmp	r3, r4
 8003674:	6011      	str	r1, [r2, #0]
 8003676:	d1dd      	bne.n	8003634 <_free_r+0x28>
 8003678:	681c      	ldr	r4, [r3, #0]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	6053      	str	r3, [r2, #4]
 800367e:	4421      	add	r1, r4
 8003680:	6011      	str	r1, [r2, #0]
 8003682:	e7d7      	b.n	8003634 <_free_r+0x28>
 8003684:	d902      	bls.n	800368c <_free_r+0x80>
 8003686:	230c      	movs	r3, #12
 8003688:	6003      	str	r3, [r0, #0]
 800368a:	e7d3      	b.n	8003634 <_free_r+0x28>
 800368c:	6825      	ldr	r5, [r4, #0]
 800368e:	1961      	adds	r1, r4, r5
 8003690:	428b      	cmp	r3, r1
 8003692:	bf04      	itt	eq
 8003694:	6819      	ldreq	r1, [r3, #0]
 8003696:	685b      	ldreq	r3, [r3, #4]
 8003698:	6063      	str	r3, [r4, #4]
 800369a:	bf04      	itt	eq
 800369c:	1949      	addeq	r1, r1, r5
 800369e:	6021      	streq	r1, [r4, #0]
 80036a0:	6054      	str	r4, [r2, #4]
 80036a2:	e7c7      	b.n	8003634 <_free_r+0x28>
 80036a4:	b003      	add	sp, #12
 80036a6:	bd30      	pop	{r4, r5, pc}
 80036a8:	20000090 	.word	0x20000090

080036ac <_malloc_r>:
 80036ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ae:	1ccd      	adds	r5, r1, #3
 80036b0:	f025 0503 	bic.w	r5, r5, #3
 80036b4:	3508      	adds	r5, #8
 80036b6:	2d0c      	cmp	r5, #12
 80036b8:	bf38      	it	cc
 80036ba:	250c      	movcc	r5, #12
 80036bc:	2d00      	cmp	r5, #0
 80036be:	4606      	mov	r6, r0
 80036c0:	db01      	blt.n	80036c6 <_malloc_r+0x1a>
 80036c2:	42a9      	cmp	r1, r5
 80036c4:	d903      	bls.n	80036ce <_malloc_r+0x22>
 80036c6:	230c      	movs	r3, #12
 80036c8:	6033      	str	r3, [r6, #0]
 80036ca:	2000      	movs	r0, #0
 80036cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036ce:	f000 f8f1 	bl	80038b4 <__malloc_lock>
 80036d2:	4921      	ldr	r1, [pc, #132]	; (8003758 <_malloc_r+0xac>)
 80036d4:	680a      	ldr	r2, [r1, #0]
 80036d6:	4614      	mov	r4, r2
 80036d8:	b99c      	cbnz	r4, 8003702 <_malloc_r+0x56>
 80036da:	4f20      	ldr	r7, [pc, #128]	; (800375c <_malloc_r+0xb0>)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	b923      	cbnz	r3, 80036ea <_malloc_r+0x3e>
 80036e0:	4621      	mov	r1, r4
 80036e2:	4630      	mov	r0, r6
 80036e4:	f000 f83c 	bl	8003760 <_sbrk_r>
 80036e8:	6038      	str	r0, [r7, #0]
 80036ea:	4629      	mov	r1, r5
 80036ec:	4630      	mov	r0, r6
 80036ee:	f000 f837 	bl	8003760 <_sbrk_r>
 80036f2:	1c43      	adds	r3, r0, #1
 80036f4:	d123      	bne.n	800373e <_malloc_r+0x92>
 80036f6:	230c      	movs	r3, #12
 80036f8:	6033      	str	r3, [r6, #0]
 80036fa:	4630      	mov	r0, r6
 80036fc:	f000 f8e0 	bl	80038c0 <__malloc_unlock>
 8003700:	e7e3      	b.n	80036ca <_malloc_r+0x1e>
 8003702:	6823      	ldr	r3, [r4, #0]
 8003704:	1b5b      	subs	r3, r3, r5
 8003706:	d417      	bmi.n	8003738 <_malloc_r+0x8c>
 8003708:	2b0b      	cmp	r3, #11
 800370a:	d903      	bls.n	8003714 <_malloc_r+0x68>
 800370c:	6023      	str	r3, [r4, #0]
 800370e:	441c      	add	r4, r3
 8003710:	6025      	str	r5, [r4, #0]
 8003712:	e004      	b.n	800371e <_malloc_r+0x72>
 8003714:	6863      	ldr	r3, [r4, #4]
 8003716:	42a2      	cmp	r2, r4
 8003718:	bf0c      	ite	eq
 800371a:	600b      	streq	r3, [r1, #0]
 800371c:	6053      	strne	r3, [r2, #4]
 800371e:	4630      	mov	r0, r6
 8003720:	f000 f8ce 	bl	80038c0 <__malloc_unlock>
 8003724:	f104 000b 	add.w	r0, r4, #11
 8003728:	1d23      	adds	r3, r4, #4
 800372a:	f020 0007 	bic.w	r0, r0, #7
 800372e:	1ac2      	subs	r2, r0, r3
 8003730:	d0cc      	beq.n	80036cc <_malloc_r+0x20>
 8003732:	1a1b      	subs	r3, r3, r0
 8003734:	50a3      	str	r3, [r4, r2]
 8003736:	e7c9      	b.n	80036cc <_malloc_r+0x20>
 8003738:	4622      	mov	r2, r4
 800373a:	6864      	ldr	r4, [r4, #4]
 800373c:	e7cc      	b.n	80036d8 <_malloc_r+0x2c>
 800373e:	1cc4      	adds	r4, r0, #3
 8003740:	f024 0403 	bic.w	r4, r4, #3
 8003744:	42a0      	cmp	r0, r4
 8003746:	d0e3      	beq.n	8003710 <_malloc_r+0x64>
 8003748:	1a21      	subs	r1, r4, r0
 800374a:	4630      	mov	r0, r6
 800374c:	f000 f808 	bl	8003760 <_sbrk_r>
 8003750:	3001      	adds	r0, #1
 8003752:	d1dd      	bne.n	8003710 <_malloc_r+0x64>
 8003754:	e7cf      	b.n	80036f6 <_malloc_r+0x4a>
 8003756:	bf00      	nop
 8003758:	20000090 	.word	0x20000090
 800375c:	20000094 	.word	0x20000094

08003760 <_sbrk_r>:
 8003760:	b538      	push	{r3, r4, r5, lr}
 8003762:	4d06      	ldr	r5, [pc, #24]	; (800377c <_sbrk_r+0x1c>)
 8003764:	2300      	movs	r3, #0
 8003766:	4604      	mov	r4, r0
 8003768:	4608      	mov	r0, r1
 800376a:	602b      	str	r3, [r5, #0]
 800376c:	f7fd f8d6 	bl	800091c <_sbrk>
 8003770:	1c43      	adds	r3, r0, #1
 8003772:	d102      	bne.n	800377a <_sbrk_r+0x1a>
 8003774:	682b      	ldr	r3, [r5, #0]
 8003776:	b103      	cbz	r3, 800377a <_sbrk_r+0x1a>
 8003778:	6023      	str	r3, [r4, #0]
 800377a:	bd38      	pop	{r3, r4, r5, pc}
 800377c:	200000f0 	.word	0x200000f0

08003780 <__sread>:
 8003780:	b510      	push	{r4, lr}
 8003782:	460c      	mov	r4, r1
 8003784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003788:	f000 f8a0 	bl	80038cc <_read_r>
 800378c:	2800      	cmp	r0, #0
 800378e:	bfab      	itete	ge
 8003790:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003792:	89a3      	ldrhlt	r3, [r4, #12]
 8003794:	181b      	addge	r3, r3, r0
 8003796:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800379a:	bfac      	ite	ge
 800379c:	6563      	strge	r3, [r4, #84]	; 0x54
 800379e:	81a3      	strhlt	r3, [r4, #12]
 80037a0:	bd10      	pop	{r4, pc}

080037a2 <__swrite>:
 80037a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037a6:	461f      	mov	r7, r3
 80037a8:	898b      	ldrh	r3, [r1, #12]
 80037aa:	05db      	lsls	r3, r3, #23
 80037ac:	4605      	mov	r5, r0
 80037ae:	460c      	mov	r4, r1
 80037b0:	4616      	mov	r6, r2
 80037b2:	d505      	bpl.n	80037c0 <__swrite+0x1e>
 80037b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037b8:	2302      	movs	r3, #2
 80037ba:	2200      	movs	r2, #0
 80037bc:	f000 f868 	bl	8003890 <_lseek_r>
 80037c0:	89a3      	ldrh	r3, [r4, #12]
 80037c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037ca:	81a3      	strh	r3, [r4, #12]
 80037cc:	4632      	mov	r2, r6
 80037ce:	463b      	mov	r3, r7
 80037d0:	4628      	mov	r0, r5
 80037d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80037d6:	f000 b817 	b.w	8003808 <_write_r>

080037da <__sseek>:
 80037da:	b510      	push	{r4, lr}
 80037dc:	460c      	mov	r4, r1
 80037de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037e2:	f000 f855 	bl	8003890 <_lseek_r>
 80037e6:	1c43      	adds	r3, r0, #1
 80037e8:	89a3      	ldrh	r3, [r4, #12]
 80037ea:	bf15      	itete	ne
 80037ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80037ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80037f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80037f6:	81a3      	strheq	r3, [r4, #12]
 80037f8:	bf18      	it	ne
 80037fa:	81a3      	strhne	r3, [r4, #12]
 80037fc:	bd10      	pop	{r4, pc}

080037fe <__sclose>:
 80037fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003802:	f000 b813 	b.w	800382c <_close_r>
	...

08003808 <_write_r>:
 8003808:	b538      	push	{r3, r4, r5, lr}
 800380a:	4d07      	ldr	r5, [pc, #28]	; (8003828 <_write_r+0x20>)
 800380c:	4604      	mov	r4, r0
 800380e:	4608      	mov	r0, r1
 8003810:	4611      	mov	r1, r2
 8003812:	2200      	movs	r2, #0
 8003814:	602a      	str	r2, [r5, #0]
 8003816:	461a      	mov	r2, r3
 8003818:	f7fc ff8c 	bl	8000734 <_write>
 800381c:	1c43      	adds	r3, r0, #1
 800381e:	d102      	bne.n	8003826 <_write_r+0x1e>
 8003820:	682b      	ldr	r3, [r5, #0]
 8003822:	b103      	cbz	r3, 8003826 <_write_r+0x1e>
 8003824:	6023      	str	r3, [r4, #0]
 8003826:	bd38      	pop	{r3, r4, r5, pc}
 8003828:	200000f0 	.word	0x200000f0

0800382c <_close_r>:
 800382c:	b538      	push	{r3, r4, r5, lr}
 800382e:	4d06      	ldr	r5, [pc, #24]	; (8003848 <_close_r+0x1c>)
 8003830:	2300      	movs	r3, #0
 8003832:	4604      	mov	r4, r0
 8003834:	4608      	mov	r0, r1
 8003836:	602b      	str	r3, [r5, #0]
 8003838:	f7fc ffa8 	bl	800078c <_close>
 800383c:	1c43      	adds	r3, r0, #1
 800383e:	d102      	bne.n	8003846 <_close_r+0x1a>
 8003840:	682b      	ldr	r3, [r5, #0]
 8003842:	b103      	cbz	r3, 8003846 <_close_r+0x1a>
 8003844:	6023      	str	r3, [r4, #0]
 8003846:	bd38      	pop	{r3, r4, r5, pc}
 8003848:	200000f0 	.word	0x200000f0

0800384c <_fstat_r>:
 800384c:	b538      	push	{r3, r4, r5, lr}
 800384e:	4d07      	ldr	r5, [pc, #28]	; (800386c <_fstat_r+0x20>)
 8003850:	2300      	movs	r3, #0
 8003852:	4604      	mov	r4, r0
 8003854:	4608      	mov	r0, r1
 8003856:	4611      	mov	r1, r2
 8003858:	602b      	str	r3, [r5, #0]
 800385a:	f7fc ffe7 	bl	800082c <_fstat>
 800385e:	1c43      	adds	r3, r0, #1
 8003860:	d102      	bne.n	8003868 <_fstat_r+0x1c>
 8003862:	682b      	ldr	r3, [r5, #0]
 8003864:	b103      	cbz	r3, 8003868 <_fstat_r+0x1c>
 8003866:	6023      	str	r3, [r4, #0]
 8003868:	bd38      	pop	{r3, r4, r5, pc}
 800386a:	bf00      	nop
 800386c:	200000f0 	.word	0x200000f0

08003870 <_isatty_r>:
 8003870:	b538      	push	{r3, r4, r5, lr}
 8003872:	4d06      	ldr	r5, [pc, #24]	; (800388c <_isatty_r+0x1c>)
 8003874:	2300      	movs	r3, #0
 8003876:	4604      	mov	r4, r0
 8003878:	4608      	mov	r0, r1
 800387a:	602b      	str	r3, [r5, #0]
 800387c:	f7fc ff44 	bl	8000708 <_isatty>
 8003880:	1c43      	adds	r3, r0, #1
 8003882:	d102      	bne.n	800388a <_isatty_r+0x1a>
 8003884:	682b      	ldr	r3, [r5, #0]
 8003886:	b103      	cbz	r3, 800388a <_isatty_r+0x1a>
 8003888:	6023      	str	r3, [r4, #0]
 800388a:	bd38      	pop	{r3, r4, r5, pc}
 800388c:	200000f0 	.word	0x200000f0

08003890 <_lseek_r>:
 8003890:	b538      	push	{r3, r4, r5, lr}
 8003892:	4d07      	ldr	r5, [pc, #28]	; (80038b0 <_lseek_r+0x20>)
 8003894:	4604      	mov	r4, r0
 8003896:	4608      	mov	r0, r1
 8003898:	4611      	mov	r1, r2
 800389a:	2200      	movs	r2, #0
 800389c:	602a      	str	r2, [r5, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	f7fc ff8b 	bl	80007ba <_lseek>
 80038a4:	1c43      	adds	r3, r0, #1
 80038a6:	d102      	bne.n	80038ae <_lseek_r+0x1e>
 80038a8:	682b      	ldr	r3, [r5, #0]
 80038aa:	b103      	cbz	r3, 80038ae <_lseek_r+0x1e>
 80038ac:	6023      	str	r3, [r4, #0]
 80038ae:	bd38      	pop	{r3, r4, r5, pc}
 80038b0:	200000f0 	.word	0x200000f0

080038b4 <__malloc_lock>:
 80038b4:	4801      	ldr	r0, [pc, #4]	; (80038bc <__malloc_lock+0x8>)
 80038b6:	f7ff be3b 	b.w	8003530 <__retarget_lock_acquire_recursive>
 80038ba:	bf00      	nop
 80038bc:	200000e8 	.word	0x200000e8

080038c0 <__malloc_unlock>:
 80038c0:	4801      	ldr	r0, [pc, #4]	; (80038c8 <__malloc_unlock+0x8>)
 80038c2:	f7ff be36 	b.w	8003532 <__retarget_lock_release_recursive>
 80038c6:	bf00      	nop
 80038c8:	200000e8 	.word	0x200000e8

080038cc <_read_r>:
 80038cc:	b538      	push	{r3, r4, r5, lr}
 80038ce:	4d07      	ldr	r5, [pc, #28]	; (80038ec <_read_r+0x20>)
 80038d0:	4604      	mov	r4, r0
 80038d2:	4608      	mov	r0, r1
 80038d4:	4611      	mov	r1, r2
 80038d6:	2200      	movs	r2, #0
 80038d8:	602a      	str	r2, [r5, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	f7fc ff7e 	bl	80007dc <_read>
 80038e0:	1c43      	adds	r3, r0, #1
 80038e2:	d102      	bne.n	80038ea <_read_r+0x1e>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	b103      	cbz	r3, 80038ea <_read_r+0x1e>
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	200000f0 	.word	0x200000f0

080038f0 <_init>:
 80038f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038f2:	bf00      	nop
 80038f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038f6:	bc08      	pop	{r3}
 80038f8:	469e      	mov	lr, r3
 80038fa:	4770      	bx	lr

080038fc <_fini>:
 80038fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038fe:	bf00      	nop
 8003900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003902:	bc08      	pop	{r3}
 8003904:	469e      	mov	lr, r3
 8003906:	4770      	bx	lr
