<html><body><samp><pre>
<!@TC:1622643199>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: CURLYWEI-PC

# Wed Jun 02 22:13:19 2021

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1622643200> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1622643200> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1622643200> | Setting time resolution to ps
@N: : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\hdl\ROC_top.vhd:29:7:29:14:@N::@XP_MSG">ROC_top.vhd(29)</a><!@TM:1622643200> | Top entity is set to ROC_top.
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1622643200> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\hdl\ROC_top.vhd:29:7:29:14:@N:CD630:@XP_MSG">ROC_top.vhd(29)</a><!@TM:1622643200> | Synthesizing work.roc_top.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\hdl\ROC_top.vhd:127:10:127:18:@W:CD638:@XP_MSG">ROC_top.vhd(127)</a><!@TM:1622643200> | Signal test_out is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\component\work\roc_block\roc_block_syn.vhd:10:7:10:16:@N:CD630:@XP_MSG">roc_block_syn.vhd(10)</a><!@TM:1622643200> | Synthesizing work.roc_block.def_arch.
Post processing for work.roc_block.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\smartgen\in_lvds\in_lvds.vhd:8:7:8:14:@N:CD630:@XP_MSG">in_lvds.vhd(8)</a><!@TM:1622643200> | Synthesizing work.in_lvds.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd:2038:10:2038:20:@N:CD630:@XP_MSG">proasic3e.vhd(2038)</a><!@TM:1622643200> | Synthesizing proasic3e.inbuf_lvds.syn_black_box.
Post processing for proasic3e.inbuf_lvds.syn_black_box
Post processing for work.in_lvds.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\smartgen\roc_dcm\roc_dcm.vhd:8:7:8:14:@N:CD630:@XP_MSG">roc_dcm.vhd(8)</a><!@TM:1622643200> | Synthesizing work.roc_dcm.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd:3976:10:3976:13:@N:CD630:@XP_MSG">proasic3e.vhd(3976)</a><!@TM:1622643200> | Synthesizing proasic3e.pll.syn_black_box.
Post processing for proasic3e.pll.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd:2999:10:2999:13:@N:CD630:@XP_MSG">proasic3e.vhd(2999)</a><!@TM:1622643200> | Synthesizing proasic3e.vcc.syn_black_box.
Post processing for proasic3e.vcc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd:1894:10:1894:13:@N:CD630:@XP_MSG">proasic3e.vhd(1894)</a><!@TM:1622643200> | Synthesizing proasic3e.gnd.syn_black_box.
Post processing for proasic3e.gnd.syn_black_box
Post processing for work.roc_dcm.def_arch
Post processing for work.roc_top.rtl
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\hdl\ROC_top.vhd:31:10:31:17:@N:CL159:@XP_MSG">ROC_top.vhd(31)</a><!@TM:1622643200> | Input LATCH_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\hdl\ROC_top.vhd:33:10:33:21:@N:CL159:@XP_MSG">ROC_top.vhd(33)</a><!@TM:1622643200> | Input SEND_DATA_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\hdl\ROC_top.vhd:34:10:34:21:@N:CL159:@XP_MSG">ROC_top.vhd(34)</a><!@TM:1622643200> | Input SEND_DATA_1 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 02 22:13:19 2021

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1622643200> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 02 22:13:20 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 02 22:13:20 2021

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1622643201> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 02 22:13:21 2021

###########################################################]
Pre-mapping Report

# Wed Jun 02 22:13:21 2021

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\curlywei\Documents\roc-fpga\src_old\constraint\ROC_top.sdc
Linked File: <a href="C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top_scck.rpt:@XP_FILE">ROC_top_scck.rpt</a>
Printing clock  summary report in "C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1622643201> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1622643201> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                          Requested     Requested     Clock        Clock                   Clock
Clock                          Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------
BCO_CLK_n                      30.0 MHz      33.333        declared     default_clkgroup        1    
OUT_CLK_n                      300.0 MHz     3.333         declared     default_clkgroup        306  
roc_dcm|GLA_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     1    
roc_dcm|GLB_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
=====================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\curlywei\documents\roc-fpga\src_old\hdl\roc_top.vhd:240:2:240:16:@W:MT530:@XP_MSG">roc_top.vhd(240)</a><!@TM:1622643201> | Found inferred clock roc_dcm|GLB_inferred_clock which controls 1 sequential elements including Inst_roc_block. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\curlywei\documents\roc-fpga\src_old\hdl\roc_top.vhd:240:2:240:16:@W:MT530:@XP_MSG">roc_top.vhd(240)</a><!@TM:1622643201> | Found inferred clock roc_dcm|GLA_inferred_clock which controls 1 sequential elements including Inst_roc_block. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1622643201> | Writing default property annotation file C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)

None
None
<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1622643201> | Found issues with constraints. Please check constraint checker report "C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 02 22:13:21 2021

###########################################################]
Map & Optimize Report

# Wed Jun 02 22:13:22 2021

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1622643203> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1622643203> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 110MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name     Fanout, notes                   
---------------------------------------------------------------
GLOBAL_RST / Q                 305 : 304 asynchronous set/reset
===============================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1622643203> | Promoting Net GLOBAL_RST on CLKINT  I_2  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 111MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 309 clock pin(s) of sequential element(s)
0 instances converted, 309 sequential instances remain driven by gated/generated clocks

================================================================================ Gated/Generated Clocks =================================================================================
Clock Tree ID     Driving Element                    Drive Element Type                 Fanout     Sample Instance          Explanation                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:Inst_roc_dcm.Core@|E:Inst_roc_block@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Inst_roc_dcm.Core                  PLL                                1          Inst_roc_block           No gated clock conversion method for cell cell:work.roc_block
<a href="@|S:Inst_roc_dcm.Core@|E:Inst_roc_block@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       Inst_roc_dcm.Core                  PLL                                1          Inst_roc_block           No gated clock conversion method for cell cell:work.roc_block
<a href="@|S:Inst_out_clk.INBUF_LVDS_0_inst@|E:DATA_OUT_0_1_tmp[10]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       Inst_out_clk.INBUF_LVDS_0_inst     clock definition on INBUF_LVDS     306        DATA_OUT_0_1_tmp[10]     Clock conversion disabled                                    
<a href="@|S:Inst_clk.INBUF_LVDS_0_inst@|E:Inst_roc_block@|F:@syn_sample_clock_path2==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       Inst_clk.INBUF_LVDS_0_inst         clock definition on INBUF_LVDS     1          Inst_roc_block           No gated clock conversion method for cell cell:work.roc_block
=========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 113MB)

Writing Analyst data base C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\synwork\ROC_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1622643203> | Found clock OUT_CLK_n with period 3.33ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1622643203> | Found clock BCO_CLK_n with period 33.33ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1622643203> | Found inferred clock roc_dcm|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Inst_roc_dcm.GLA"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1622643203> | Found inferred clock roc_dcm|GLB_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Inst_roc_dcm.GLB"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Jun 02 22:13:23 2021
#


Top view:               ROC_top
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    30.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    C:\Users\curlywei\Documents\roc-fpga\src_old\constraint\ROC_top.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1622643203> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1622643203> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 2.114

                               Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                 Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
BCO_CLK_n                      30.0 MHz      NA            33.333        NA            NA        declared     default_clkgroup   
OUT_CLK_n                      300.0 MHz     820.5 MHz     3.333         1.219         2.114     declared     default_clkgroup   
roc_dcm|GLA_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_1
roc_dcm|GLB_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_0
=================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1622643203> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting   Ending     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
OUT_CLK_n  OUT_CLK_n  |  No paths    -      |  3.333       2.114  |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: OUT_CLK_n</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                        Starting                                                 Arrival          
Instance                Reference     Type       Pin     Net                     Time        Slack
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
DATA_OUT_0_0_tmp[0]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[0]     0.550       2.114
DATA_OUT_0_0_tmp[1]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[1]     0.550       2.114
DATA_OUT_0_0_tmp[2]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[2]     0.550       2.114
DATA_OUT_0_0_tmp[3]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[3]     0.550       2.114
DATA_OUT_0_0_tmp[4]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[4]     0.550       2.114
DATA_OUT_0_0_tmp[5]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[5]     0.550       2.114
DATA_OUT_0_0_tmp[6]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[6]     0.550       2.114
DATA_OUT_0_0_tmp[7]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[7]     0.550       2.114
DATA_OUT_0_0_tmp[8]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[8]     0.550       2.114
DATA_OUT_0_0_tmp[9]     OUT_CLK_n     DFN1C1     Q       DATA_OUT_0_0_tmp[9]     0.550       2.114
==================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                    Starting                                                 Required          
Instance            Reference     Type       Pin     Net                     Time         Slack
                    Clock                                                                      
-----------------------------------------------------------------------------------------------
DATA_OUT_0_0[0]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[0]     2.905        2.114
DATA_OUT_0_0[1]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[1]     2.905        2.114
DATA_OUT_0_0[2]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[2]     2.905        2.114
DATA_OUT_0_0[3]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[3]     2.905        2.114
DATA_OUT_0_0[4]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[4]     2.905        2.114
DATA_OUT_0_0[5]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[5]     2.905        2.114
DATA_OUT_0_0[6]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[6]     2.905        2.114
DATA_OUT_0_0[7]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[7]     2.905        2.114
DATA_OUT_0_0[8]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[8]     2.905        2.114
DATA_OUT_0_0[9]     OUT_CLK_n     DFN1C1     D       DATA_OUT_0_0_tmp[9]     2.905        2.114
===============================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.srr:srsfC:\Users\curlywei\Documents\roc-fpga\src_old\synthesis\ROC_top.srs:fp:23083:23341:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      3.333
    - Setup time:                            0.428
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.905

    - Propagation time:                      0.790
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.114

    Number of logic level(s):                0
    Starting point:                          DATA_OUT_0_0_tmp[0] / Q
    Ending point:                            DATA_OUT_0_0[0] / D
    The start point is clocked by            OUT_CLK_n [falling] on pin CLK
    The end   point is clocked by            OUT_CLK_n [falling] on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                    Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
DATA_OUT_0_0_tmp[0]     DFN1C1     Q        Out     0.550     0.550       -         
DATA_OUT_0_0_tmp[0]     Net        -        -       0.240     -           1         
DATA_OUT_0_0[0]         DFN1C1     D        In      -         0.790       -         
====================================================================================
Total path delay (propagation time + setup) of 1.219 is 0.979(80.3%) logic and 0.240(19.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 113MB)

--------------------------------------------------------------------------------
Target Part: A3PE3000_FBGA896_-2
<a name=cellReport17></a>Report for cell ROC_top.rtl</a>
  Core Cell usage:
              cell count     area count*area
            CLKINT     1      0.0        0.0
               GND   180      0.0        0.0
               INV     4      1.0        4.0
              OR2A     1      1.0        1.0
               PLL     1      0.0        0.0
               VCC   180      0.0        0.0


              DFN1     1      1.0        1.0
            DFN1C1   304      1.0      304.0
                   -----          ----------
             TOTAL   672               310.0


  IO Cell usage:
              cell count
             INBUF     4
        INBUF_LVDS   178
            OUTBUF   145
         roc_block     1
                   -----
             TOTAL   328


Core Cells         : 310 of 75264 (0%)
IO Cells           : 328

  RAM/ROM Usage Summary
Block Rams : 0 of 112 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 02 22:13:23 2021

###########################################################]

</pre></samp></body></html>
