{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605282825491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605282825491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 13 16:53:45 2020 " "Processing started: Fri Nov 13 16:53:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605282825491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1605282825491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_intro -c fpga_intro --analyze_file=E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/7_Segment_Decoder.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_intro -c fpga_intro --analyze_file=E:/EPFL/Semestre_7/Embedded_Systems/fpga_intro/hw/hdl/7_Segment_Decoder.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1605282825491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1605282826129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1605282826130 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"signal\";  expecting \";\", or \":=\", or \"bus\", or \"register\" 7_segment_decoder.vhd(37) " "VHDL syntax error at 7_segment_decoder.vhd(37) near text \"signal\";  expecting \";\", or \":=\", or \"bus\", or \"register\"" {  } { { "/epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/7_segment_decoder.vhd" "" { Text "/epfl/semestre_7/embedded_systems/fpga_intro/hw/hdl/7_segment_decoder.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1605282833310 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 1  1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605282833340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 13 16:53:53 2020 " "Processing ended: Fri Nov 13 16:53:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605282833340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605282833340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605282833340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1605282833340 ""}
