Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:14:53 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.940        0.000                      0                 7747        0.030        0.000                      0                 7747        3.225        0.000                       0                  3687  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.940        0.000                      0                 7747        0.030        0.000                      0                 7747        3.225        0.000                       0                  3687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.096ns (21.733%)  route 3.947ns (78.267%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.673     2.132    par_reset0/A_read0_0_write_en
    SLICE_X24Y32         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.311 r  par_reset0/mem[11][5][31]_i_3/O
                         net (fo=108, routed)         1.012     3.323    A0_0/out[18]_i_6_1
    SLICE_X18Y81         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     3.422 r  A0_0/out[26]_i_34/O
                         net (fo=1, routed)           0.010     3.432    A0_0/out[26]_i_34_n_0
    SLICE_X18Y81         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.514 r  A0_0/out_reg[26]_i_19/O
                         net (fo=1, routed)           0.296     3.810    A0_0/out_reg[26]_i_19_n_0
    SLICE_X22Y80         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.100     3.910 r  A0_0/out[26]_i_6/O
                         net (fo=1, routed)           0.010     3.920    A0_0/out[26]_i_6_n_0
    SLICE_X22Y80         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.995 r  A0_0/out_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     3.995    A0_0/out_reg[26]_i_3_n_0
    SLICE_X22Y80         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     4.029 r  A0_0/out_reg[26]_i_1/O
                         net (fo=3, routed)           1.049     5.078    A_read0_0/A0_0_read_data[26]
    SLICE_X24Y31         FDRE                                         r  A_read0_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X24Y31         FDRE                                         r  A_read0_0/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y31         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.138ns (22.911%)  route 3.829ns (77.089%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.331     1.790    par_reset0/A_read0_0_write_en
    SLICE_X24Y17         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.972 r  par_reset0/out[17]_i_36/O
                         net (fo=108, routed)         1.375     3.347    A0_0/out[0]_i_6_0
    SLICE_X33Y85         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.463 r  A0_0/out[9]_i_32/O
                         net (fo=1, routed)           0.010     3.473    A0_0/out[9]_i_32_n_0
    SLICE_X33Y85         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.555 r  A0_0/out_reg[9]_i_17/O
                         net (fo=1, routed)           0.328     3.883    A0_0/out_reg[9]_i_17_n_0
    SLICE_X29Y84         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     3.999 r  A0_0/out[9]_i_6/O
                         net (fo=1, routed)           0.018     4.017    A0_0/out[9]_i_6_n_0
    SLICE_X29Y84         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     4.097 r  A0_0/out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     4.097    A0_0/out_reg[9]_i_3_n_0
    SLICE_X29Y84         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     4.132 r  A0_0/out_reg[9]_i_1/O
                         net (fo=3, routed)           0.870     5.002    A_read0_0/A0_0_read_data[9]
    SLICE_X29Y30         FDRE                                         r  A_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X29Y30         FDRE                                         r  A_read0_0/out_reg[9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y30         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.138ns (23.008%)  route 3.808ns (76.992%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.331     1.790    par_reset0/A_read0_0_write_en
    SLICE_X24Y17         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.972 r  par_reset0/out[17]_i_36/O
                         net (fo=108, routed)         1.375     3.347    A0_0/out[0]_i_6_0
    SLICE_X33Y85         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.463 r  A0_0/out[9]_i_32/O
                         net (fo=1, routed)           0.010     3.473    A0_0/out[9]_i_32_n_0
    SLICE_X33Y85         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.555 r  A0_0/out_reg[9]_i_17/O
                         net (fo=1, routed)           0.328     3.883    A0_0/out_reg[9]_i_17_n_0
    SLICE_X29Y84         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     3.999 r  A0_0/out[9]_i_6/O
                         net (fo=1, routed)           0.018     4.017    A0_0/out[9]_i_6_n_0
    SLICE_X29Y84         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.080     4.097 r  A0_0/out_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     4.097    A0_0/out_reg[9]_i_3_n_0
    SLICE_X29Y84         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.035     4.132 r  A0_0/out_reg[9]_i_1/O
                         net (fo=3, routed)           0.849     4.981    A_sh_read0_0/A0_0_read_data[9]
    SLICE_X24Y31         FDRE                                         r  A_sh_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y31         FDRE                                         r  A_sh_read0_0/out_reg[9]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y31         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 0.913ns (18.629%)  route 3.988ns (81.371%))
  Logic Levels:           8  (LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.222     1.681    fsm0/mem_reg[0][7][0]
    SLICE_X24Y16         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.743 r  fsm0/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.575     3.318    A0_0/out[31]_i_8_0
    SLICE_X19Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.417 r  A0_0/out_reg[25]_i_21/O
                         net (fo=1, routed)           0.299     3.716    A0_0/out_reg[25]_i_21_n_0
    SLICE_X22Y84         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     3.831 r  A0_0/out[25]_i_7/O
                         net (fo=1, routed)           0.011     3.842    A0_0/out[25]_i_7_n_0
    SLICE_X22Y84         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.918 r  A0_0/out_reg[25]_i_3/O
                         net (fo=1, routed)           0.000     3.918    A0_0/out_reg[25]_i_3_n_0
    SLICE_X22Y84         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.952 r  A0_0/out_reg[25]_i_1/O
                         net (fo=3, routed)           0.984     4.936    A_sh_read0_0/A0_0_read_data[25]
    SLICE_X23Y34         FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X23Y34         FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y34         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.913ns (18.794%)  route 3.945ns (81.206%))
  Logic Levels:           8  (LUT5=3 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.222     1.681    fsm0/mem_reg[0][7][0]
    SLICE_X24Y16         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.062     1.743 r  fsm0/mem[11][7][31]_i_6/O
                         net (fo=352, routed)         1.575     3.318    A0_0/out[31]_i_8_0
    SLICE_X19Y84         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.417 r  A0_0/out_reg[25]_i_21/O
                         net (fo=1, routed)           0.299     3.716    A0_0/out_reg[25]_i_21_n_0
    SLICE_X22Y84         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     3.831 r  A0_0/out[25]_i_7/O
                         net (fo=1, routed)           0.011     3.842    A0_0/out[25]_i_7_n_0
    SLICE_X22Y84         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.918 r  A0_0/out_reg[25]_i_3/O
                         net (fo=1, routed)           0.000     3.918    A0_0/out_reg[25]_i_3_n_0
    SLICE_X22Y84         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.952 r  A0_0/out_reg[25]_i_1/O
                         net (fo=3, routed)           0.941     4.893    A_read0_0/A0_0_read_data[25]
    SLICE_X24Y31         FDRE                                         r  A_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X24Y31         FDRE                                         r  A_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y31         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.063ns (22.294%)  route 3.705ns (77.706%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.681     2.140    par_reset0/A_read0_0_write_en
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.322 r  par_reset0/mem[11][3][31]_i_3/O
                         net (fo=108, routed)         1.065     3.387    A0_0/out[18]_i_5_1
    SLICE_X33Y78         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     3.450 r  A0_0/out[29]_i_31/O
                         net (fo=1, routed)           0.011     3.461    A0_0/out[29]_i_31_n_0
    SLICE_X33Y78         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.544 r  A0_0/out_reg[29]_i_15/O
                         net (fo=1, routed)           0.253     3.797    A0_0/out_reg[29]_i_15_n_0
    SLICE_X32Y80         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.895 r  A0_0/out[29]_i_5/O
                         net (fo=1, routed)           0.011     3.906    A0_0/out[29]_i_5_n_0
    SLICE_X32Y80         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.982 r  A0_0/out_reg[29]_i_2/O
                         net (fo=1, routed)           0.000     3.982    A0_0/out_reg[29]_i_2_n_0
    SLICE_X32Y80         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.016 r  A0_0/out_reg[29]_i_1/O
                         net (fo=3, routed)           0.787     4.803    A_read0_0/A0_0_read_data[29]
    SLICE_X27Y28         FDRE                                         r  A_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X27Y28         FDRE                                         r  A_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y28         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.063ns (22.393%)  route 3.684ns (77.607%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.681     2.140    par_reset0/A_read0_0_write_en
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.322 r  par_reset0/mem[11][3][31]_i_3/O
                         net (fo=108, routed)         1.065     3.387    A0_0/out[18]_i_5_1
    SLICE_X33Y78         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     3.450 r  A0_0/out[29]_i_31/O
                         net (fo=1, routed)           0.011     3.461    A0_0/out[29]_i_31_n_0
    SLICE_X33Y78         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.544 r  A0_0/out_reg[29]_i_15/O
                         net (fo=1, routed)           0.253     3.797    A0_0/out_reg[29]_i_15_n_0
    SLICE_X32Y80         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     3.895 r  A0_0/out[29]_i_5/O
                         net (fo=1, routed)           0.011     3.906    A0_0/out[29]_i_5_n_0
    SLICE_X32Y80         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.982 r  A0_0/out_reg[29]_i_2/O
                         net (fo=1, routed)           0.000     3.982    A0_0/out_reg[29]_i_2_n_0
    SLICE_X32Y80         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     4.016 r  A0_0/out_reg[29]_i_1/O
                         net (fo=3, routed)           0.766     4.782    A_sh_read0_0/A0_0_read_data[29]
    SLICE_X24Y32         FDRE                                         r  A_sh_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y32         FDRE                                         r  A_sh_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y32         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.051ns (22.150%)  route 3.694ns (77.850%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.673     2.132    par_reset0/A_read0_0_write_en
    SLICE_X24Y32         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.311 r  par_reset0/mem[11][5][31]_i_3/O
                         net (fo=108, routed)         0.794     3.105    A0_0/out[18]_i_6_1
    SLICE_X11Y45         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     3.143 r  A0_0/out[22]_i_35/O
                         net (fo=1, routed)           0.011     3.154    A0_0/out[22]_i_35_n_0
    SLICE_X11Y45         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.237 r  A0_0/out_reg[22]_i_19/O
                         net (fo=1, routed)           0.298     3.535    A0_0/out_reg[22]_i_19_n_0
    SLICE_X13Y44         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.115     3.650 r  A0_0/out[22]_i_6/O
                         net (fo=1, routed)           0.010     3.660    A0_0/out[22]_i_6_n_0
    SLICE_X13Y44         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.735 r  A0_0/out_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     3.735    A0_0/out_reg[22]_i_3_n_0
    SLICE_X13Y44         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.769 r  A0_0/out_reg[22]_i_1/O
                         net (fo=3, routed)           1.011     4.780    A_sh_read0_0/A0_0_read_data[22]
    SLICE_X22Y31         FDRE                                         r  A_sh_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X22Y31         FDRE                                         r  A_sh_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y31         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.978ns (20.646%)  route 3.759ns (79.354%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.681     2.140    par_reset0/A_read0_0_write_en
    SLICE_X24Y32         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     2.322 r  par_reset0/mem[11][3][31]_i_3/O
                         net (fo=108, routed)         0.964     3.286    A0_0/out[18]_i_5_1
    SLICE_X30Y69         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.038     3.324 r  A0_0/out[30]_i_31/O
                         net (fo=1, routed)           0.011     3.335    A0_0/out[30]_i_31_n_0
    SLICE_X30Y69         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     3.418 r  A0_0/out_reg[30]_i_15/O
                         net (fo=1, routed)           0.322     3.740    A0_0/out_reg[30]_i_15_n_0
    SLICE_X33Y69         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     3.778 r  A0_0/out[30]_i_5/O
                         net (fo=1, routed)           0.011     3.789    A0_0/out[30]_i_5_n_0
    SLICE_X33Y69         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.865 r  A0_0/out_reg[30]_i_2/O
                         net (fo=1, routed)           0.000     3.865    A0_0/out_reg[30]_i_2_n_0
    SLICE_X33Y69         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.034     3.899 r  A0_0/out_reg[30]_i_1/O
                         net (fo=3, routed)           0.873     4.772    A_read0_0/A0_0_read_data[30]
    SLICE_X28Y31         FDRE                                         r  A_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y31         FDRE                                         r  A_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y31         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 fsm8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.711ns  (logic 1.080ns (22.925%)  route 3.631ns (77.075%))
  Logic Levels:           9  (LUT5=3 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.035     0.035    fsm8/clk
    SLICE_X22Y14         FDRE                                         r  fsm8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y14         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[0]/Q
                         net (fo=22, routed)          0.503     0.635    fsm8/fsm8_out[0]
    SLICE_X23Y14         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.174     0.809 f  fsm8/out[2]_i_5__1/O
                         net (fo=6, routed)           0.230     1.039    cond_stored4/out_reg[0]_4
    SLICE_X26Y13         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.114     1.153 r  cond_stored4/out[31]_i_3/O
                         net (fo=4, routed)           0.164     1.317    par_reset0/out_reg[0]_47
    SLICE_X26Y14         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.142     1.459 r  par_reset0/out[31]_i_2__2/O
                         net (fo=52, routed)          0.331     1.790    par_reset0/A_read0_0_write_en
    SLICE_X24Y17         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.972 r  par_reset0/out[17]_i_36/O
                         net (fo=108, routed)         1.326     3.298    A0_0/out[0]_i_6_0
    SLICE_X26Y84         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     3.414 r  A0_0/out[11]_i_32/O
                         net (fo=1, routed)           0.010     3.424    A0_0/out[11]_i_32_n_0
    SLICE_X26Y84         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.506 r  A0_0/out_reg[11]_i_17/O
                         net (fo=1, routed)           0.233     3.739    A0_0/out_reg[11]_i_17_n_0
    SLICE_X26Y78         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     3.803 r  A0_0/out[11]_i_6/O
                         net (fo=1, routed)           0.010     3.813    A0_0/out[11]_i_6_n_0
    SLICE_X26Y78         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.888 r  A0_0/out_reg[11]_i_3/O
                         net (fo=1, routed)           0.000     3.888    A0_0/out_reg[11]_i_3_n_0
    SLICE_X26Y78         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.034     3.922 r  A0_0/out_reg[11]_i_1/O
                         net (fo=3, routed)           0.824     4.746    A_read0_0/A0_0_read_data[11]
    SLICE_X27Y31         FDRE                                         r  A_read0_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3734, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X27Y31         FDRE                                         r  A_read0_0/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y31         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                  2.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[4][7][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X29Y58         FDRE                                         r  A_int_read0_0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[14]/Q
                         net (fo=96, routed)          0.044     0.096    A0_0/mem_reg[11][7][14]_0
    SLICE_X29Y58         FDRE                                         r  A0_0/mem_reg[4][7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    A0_0/clk
    SLICE_X29Y58         FDRE                                         r  A0_0/mem_reg[4][7][14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y58         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[4][7][14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X29Y13         FDRE                                         r  mult_pipe0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_reg[4]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read0_0/out[4]
    SLICE_X30Y13         FDRE                                         r  bin_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X30Y13         FDRE                                         r  bin_read0_0/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y13         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 j01/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j01/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    j01/clk
    SLICE_X22Y18         FDRE                                         r  j01/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j01/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    j01/j01_out[0]
    SLICE_X22Y18         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.101 r  j01/out[1]_i_1__13/O
                         net (fo=1, routed)           0.006     0.107    j01/out[1]_i_1__13_n_0
    SLICE_X22Y18         FDRE                                         r  j01/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    j01/clk
    SLICE_X22Y18         FDRE                                         r  j01/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y18         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j01/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 j01/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j01/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    j01/clk
    SLICE_X22Y18         FDRE                                         r  j01/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j01/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    j01/j01_out[0]
    SLICE_X22Y18         LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  j01/out[3]_i_3__5/O
                         net (fo=1, routed)           0.006     0.107    j01/out[3]_i_3__5_n_0
    SLICE_X22Y18         FDRE                                         r  j01/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    j01/clk
    SLICE_X22Y18         FDRE                                         r  j01/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y18         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    j01/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 j_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j_0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    j_0/clk
    SLICE_X23Y13         FDRE                                         r  j_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j_0/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    j_0/j_0_out[0]
    SLICE_X23Y13         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.101 r  j_0/out[1]_i_1__10/O
                         net (fo=1, routed)           0.006     0.107    j_0/out[1]_i_1__10_n_0
    SLICE_X23Y13         FDRE                                         r  j_0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    j_0/clk
    SLICE_X23Y13         FDRE                                         r  j_0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y13         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    j_0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 j_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    j_0/clk
    SLICE_X23Y13         FDRE                                         r  j_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  j_0/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    j_0/j_0_out[0]
    SLICE_X23Y13         LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.101 r  j_0/out[3]_i_3__2/O
                         net (fo=1, routed)           0.006     0.107    j_0/out[3]_i_3__2_n_0
    SLICE_X23Y13         FDRE                                         r  j_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    j_0/clk
    SLICE_X23Y13         FDRE                                         r  j_0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y13         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    j_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i01/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i01/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    i01/clk
    SLICE_X25Y16         FDRE                                         r  i01/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i01/out_reg[2]/Q
                         net (fo=5, routed)           0.030     0.082    i01/i01_out[2]
    SLICE_X25Y16         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.102 r  i01/out[3]_i_3__4/O
                         net (fo=1, routed)           0.006     0.108    i01/out[3]_i_3__4_n_0
    SLICE_X25Y16         FDRE                                         r  i01/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    i01/clk
    SLICE_X25Y16         FDRE                                         r  i01/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y16         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    i01/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X30Y13         FDRE                                         r  mult_pipe0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[13]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read0_0/out[13]
    SLICE_X30Y14         FDRE                                         r  bin_read0_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X30Y14         FDRE                                         r  bin_read0_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y14         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.012     0.012    mult_pipe2/clk
    SLICE_X30Y18         FDRE                                         r  mult_pipe2/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe2/out_reg[6]/Q
                         net (fo=1, routed)           0.061     0.112    bin_read2_0/Q[6]
    SLICE_X29Y18         FDRE                                         r  bin_read2_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X29Y18         FDRE                                         r  bin_read2_0/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y18         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[8][7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X22Y31         FDRE                                         r  A_int_read0_0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[7]/Q
                         net (fo=96, routed)          0.061     0.113    A0_0/mem_reg[11][7][7]_0
    SLICE_X22Y30         FDRE                                         r  A0_0/mem_reg[8][7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3734, unset)         0.018     0.018    A0_0/clk
    SLICE_X22Y30         FDRE                                         r  A0_0/mem_reg[8][7][7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y30         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[8][7][7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y4   mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y6   mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y15  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y10  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y17   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X13Y30   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X21Y22   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X28Y78   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y17   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y30   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y22   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y78   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y23   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y39   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y39   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y58   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X35Y58   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y61   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y17   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y17   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y30   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X13Y30   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y22   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X21Y22   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y78   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y78   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y23   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X33Y23   A0_0/mem_reg[0][0][12]/C



