<!-- AlissonJSB4 | Computer Engineering Student & Published Researcher -->

<h1 align="center">Hi, I'm Alisson Barbosa ğŸ‘‹</h1>
<p align="center">
  <b>Published Researcher in Digital Design & Circuit Reliability</b><br>
  <b>Verilog, SystemVerilog, FPGAs | On-Chip Sensors & Silicon Lifecycle Management (SLM)</b>
</p>

---

## ğŸ† Major Achievement

ğŸ“ <b>Computer Engineering Student</b> at <a href="https://www.ufc.br/">Federal University of CearÃ¡ (UFC)</a>  
ğŸ”¬ <b>Published Researcher</b> in Digital Design & Reliability

> ğŸ“„ <b>Co-Author of:</b> <br>
> <b>â€œAuto-Tuning Aging Sensor Validated Under Burn-In, Temperature, and Voltage Variationsâ€</b>  
> Accepted at <b>SBCCI 2025</b> â€“ Sponsored by IEEE Circuits and Systems Society  
> <i>
> Developed and experimentally validated an on-chip, self-tuning aging sensor for long-term circuit reliability.  
> Implemented on Artix-7 FPGA, the sensor tracks degradation under real-world stresses (temperature, voltage, burn-in), advancing Silicon Lifecycle Management (SLM).
> </i>

---

## ğŸ’¡ Top Skills & Technologies

- **HDLs:** Verilog, SystemVerilog, VHDL
- **Core Concepts:** RTL Design, Digital Verification, Computer Architecture, RISC-V
- **FPGA & Tools:** Vivado (AMD/Xilinx), Quartus (Intel)
- **Languages:** C/C++, Python
- **Specialized Research Skills:**  
  On-Chip Aging Sensors, Silicon Lifecycle Management (SLM), FPGA-based Experimental Validation,  
  Dynamic Phase Shifting (MMCM), Circuit Aging Effects (BTI, HCI)

---

## ğŸš€ Highlighted Projects

### ğŸ¥‡ Auto-Tuning Aging Sensor (Published Paper)
- **Summary:** Co-developed a self-tuning sensor for monitoring circuit aging, validated on FPGA hardware.  
- **Impact:** Enables real-time reliability tracking, supporting next-gen SLM strategies.  
- **Recognition:** Accepted at SBCCI 2025 (IEEE) as a significant contribution in digital reliability.

### ğŸ–¥ï¸ 5-Stage Pipelined RISC-V Processor
- **Description:** Implemented a RISC-V CPU in Verilog to master RTL design and architectural concepts.

### ğŸ§‘â€ğŸ’» SystemVerilog Verification Environment
- **Description:** Designed a testbench for RTL verification, showcasing modern digital verification methodologies.

---

## ğŸŒ± About Me

Iâ€™m passionate about advancing digital design through both academic research and hands-on engineering. My mission is to build reliable, innovative hardware systems and contribute to the future of Silicon Lifecycle Management.

---

## ğŸ“« Connect with Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&style=flat-square)](https://www.linkedin.com/in/alissonjsb4/)

---

<p align="center">
  <em>â€œPublished Researcher in Digital Design & Circuit Reliability | Verilog, SystemVerilog, FPGAs | On-Chip Sensors & Silicon Lifecycle Management (SLM)â€</em>
</p>
