-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    imgInput_rows_val : IN STD_LOGIC_VECTOR (31 downto 0);
    imgInput_cols_val : IN STD_LOGIC_VECTOR (31 downto 0);
    in_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    in_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    in_mat_data_empty_n : IN STD_LOGIC;
    in_mat_data_read : OUT STD_LOGIC;
    imgOutput_rows_val : IN STD_LOGIC_VECTOR (31 downto 0);
    imgOutput_cols_val : IN STD_LOGIC_VECTOR (31 downto 0);
    out_resize_mat_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_resize_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    out_resize_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    out_resize_mat_data_full_n : IN STD_LOGIC;
    out_resize_mat_data_write : OUT STD_LOGIC );
end;


architecture behav of sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv42_0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln310_fu_266_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln310_reg_832 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln311_fu_270_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln311_reg_837 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_304_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_reg_842 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal xnew_fu_312_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xnew_reg_847 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln320_fu_320_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln320_reg_852 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ynew_fu_324_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ynew_reg_857 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln323_fu_332_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln323_reg_862 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal loop_row_count_fu_340_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_row_count_reg_867 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_col_count_fu_350_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_col_count_reg_872 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub302_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub302_reg_877 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub97_fu_361_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub97_reg_882 : STD_LOGIC_VECTOR (31 downto 0);
    signal shr_i_i_i_i102_cast_reg_887 : STD_LOGIC_VECTOR (21 downto 0);
    signal conv_i_i12_i530_i1_fu_386_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_i_i12_i530_i1_reg_892 : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_i_i_i_i396_i_fu_395_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i396_i_reg_897 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i_i_fu_403_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i_i_reg_902 : STD_LOGIC_VECTOR (53 downto 0);
    signal indexx_pre_1_fu_415_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal indexx_pre_1_reg_907 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_i_i_i373_i_fu_427_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_i_i_i373_i_reg_912 : STD_LOGIC_VECTOR (41 downto 0);
    signal slt_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt_reg_923 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_return : STD_LOGIC_VECTOR (41 downto 0);
    signal indexy_pre_comp_reg_929 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal trunc_ln409_fu_467_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln409_reg_935 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_cast_reg_940 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_reg_946 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i398_i_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i398_i_reg_951 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp71_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp71_reg_959 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal sub_fu_515_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_967 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp308_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp308_reg_974 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub309_fu_526_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub309_reg_980 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_i_i_i_i_i475_i_fu_539_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_i_i_i_i475_i_reg_986 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_72_fu_557_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal empty_72_reg_991 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_cast_73_fu_561_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_cast_73_reg_996 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_reg_1001 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_74_fu_579_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal empty_74_reg_1006 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_i_i_i_i_i349_i_fu_583_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_i_i_i_i349_i_reg_1011 : STD_LOGIC_VECTOR (16 downto 0);
    signal first_row_index_fu_601_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_reg_1025 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal line_buffer_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal line_buffer_ce0 : STD_LOGIC;
    signal line_buffer_we0 : STD_LOGIC;
    signal line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_ce1 : STD_LOGIC;
    signal line_buffer_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal line_buffer_1_ce0 : STD_LOGIC;
    signal line_buffer_1_we0 : STD_LOGIC;
    signal line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_1_ce1 : STD_LOGIC;
    signal line_buffer_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal line_buffer_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xfUDivResize_fu_186_ap_start : STD_LOGIC;
    signal grp_xfUDivResize_fu_186_ap_done : STD_LOGIC;
    signal grp_xfUDivResize_fu_186_ap_idle : STD_LOGIC;
    signal grp_xfUDivResize_fu_186_ap_ready : STD_LOGIC;
    signal grp_xfUDivResize_fu_186_in_n : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfUDivResize_fu_186_in_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xfUDivResize_fu_186_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_done : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_idle : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_ready : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_in_mat_data_read : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_done : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_idle : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_ready : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_in_mat_data_read : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_out_resize_mat_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_out_resize_mat_data_write : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce1 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce1 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_ce1 : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_indexy_1_out : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_indexy_1_out_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_nextYScale_1_out : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_nextYScale_1_out_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce : STD_LOGIC;
    signal grp_xfUDivResize_fu_186_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg : STD_LOGIC := '0';
    signal grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal read_rows_count_fu_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal read_rows_count_2_fu_692_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal output_rows_count_fu_122 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal output_rows_count_1_fu_649_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_1_fu_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal first_row_index_3_fu_710_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_fu_130 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal add_ln404_fu_447_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln404_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nextYScale_fu_134 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal indexy_fu_138 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal icmp_ln376_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln378_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_376_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_i_fu_390_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_70_fu_411_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal empty_71_fu_423_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln404_fu_438_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln409_fu_467_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal conv_i_i25_i515_i_fu_471_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal conv_i_i25_i515_i_fu_471_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal add_i534_i_fu_475_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_i_i380_i_fu_498_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal conv_i_i380_i_fu_498_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_11_fu_532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select110_fu_544_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal indexy_pre_1_fu_549_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal zext_ln531_fu_612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln531_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln531_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln532_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln531_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln533_fu_637_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln531_fu_642_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln536_fu_655_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln544_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_rows_count_1_fu_676_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln536_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln536_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_681_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln536_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln536_1_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_row_index_2_fu_669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sobel_resize_accel_xfUDivResize IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_n : IN STD_LOGIC_VECTOR (63 downto 0);
        in_d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        currindex : IN STD_LOGIC_VECTOR (31 downto 0);
        inscale : IN STD_LOGIC_VECTOR (47 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (41 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_mat_data_empty_n : IN STD_LOGIC;
        in_mat_data_read : OUT STD_LOGIC;
        imgInput_cols_val : IN STD_LOGIC_VECTOR (31 downto 0);
        bound : IN STD_LOGIC_VECTOR (32 downto 0);
        line_buffer_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_1_ce0 : OUT STD_LOGIC;
        line_buffer_1_we0 : OUT STD_LOGIC;
        line_buffer_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_ce0 : OUT STD_LOGIC;
        line_buffer_we0 : OUT STD_LOGIC;
        line_buffer_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        in_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        in_mat_data_empty_n : IN STD_LOGIC;
        in_mat_data_read : OUT STD_LOGIC;
        out_resize_mat_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_resize_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out_resize_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out_resize_mat_data_full_n : IN STD_LOGIC;
        out_resize_mat_data_write : OUT STD_LOGIC;
        indexy : IN STD_LOGIC_VECTOR (16 downto 0);
        nextYScale : IN STD_LOGIC_VECTOR (16 downto 0);
        loop_col_count : IN STD_LOGIC_VECTOR (31 downto 0);
        sub309 : IN STD_LOGIC_VECTOR (31 downto 0);
        sub : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp308 : IN STD_LOGIC_VECTOR (0 downto 0);
        imgOutput_cols_val : IN STD_LOGIC_VECTOR (31 downto 0);
        slt : IN STD_LOGIC_VECTOR (0 downto 0);
        line_buffer_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_ce0 : OUT STD_LOGIC;
        line_buffer_we0 : OUT STD_LOGIC;
        line_buffer_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_ce1 : OUT STD_LOGIC;
        line_buffer_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_1_ce0 : OUT STD_LOGIC;
        line_buffer_1_we0 : OUT STD_LOGIC;
        line_buffer_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_1_ce1 : OUT STD_LOGIC;
        line_buffer_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        sub97 : IN STD_LOGIC_VECTOR (31 downto 0);
        first_row_index_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_2_ce0 : OUT STD_LOGIC;
        line_buffer_2_we0 : OUT STD_LOGIC;
        line_buffer_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        line_buffer_2_ce1 : OUT STD_LOGIC;
        line_buffer_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        empty_28 : IN STD_LOGIC_VECTOR (47 downto 0);
        shr_i_i_i_i102_cast : IN STD_LOGIC_VECTOR (21 downto 0);
        empty_29 : IN STD_LOGIC_VECTOR (21 downto 0);
        add_i_i_i_i_i475_i : IN STD_LOGIC_VECTOR (16 downto 0);
        tmp_cast_30 : IN STD_LOGIC_VECTOR (16 downto 0);
        empty_31 : IN STD_LOGIC_VECTOR (0 downto 0);
        indexy_pre_1 : IN STD_LOGIC_VECTOR (21 downto 0);
        add_i_i_i_i_i349_i : IN STD_LOGIC_VECTOR (16 downto 0);
        tmp_cast : IN STD_LOGIC_VECTOR (16 downto 0);
        empty_32 : IN STD_LOGIC_VECTOR (0 downto 0);
        empty : IN STD_LOGIC_VECTOR (23 downto 0);
        shl_i_i_i_i_i : IN STD_LOGIC_VECTOR (53 downto 0);
        indexx_pre_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        cmp71 : IN STD_LOGIC_VECTOR (0 downto 0);
        imgInput_cols_val : IN STD_LOGIC_VECTOR (31 downto 0);
        indexy_1_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        indexy_1_out_ap_vld : OUT STD_LOGIC;
        nextYScale_1_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        nextYScale_1_out_ap_vld : OUT STD_LOGIC;
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2 : OUT STD_LOGIC_VECTOR (47 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_dout0 : IN STD_LOGIC_VECTOR (41 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce : OUT STD_LOGIC );
    end component;


    component sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    line_buffer_U : component sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_address0,
        ce0 => line_buffer_ce0,
        we0 => line_buffer_we0,
        d0 => line_buffer_d0,
        q0 => line_buffer_q0,
        address1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_address1,
        ce1 => line_buffer_ce1,
        q1 => line_buffer_q1);

    line_buffer_1_U : component sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_1_address0,
        ce0 => line_buffer_1_ce0,
        we0 => line_buffer_1_we0,
        d0 => line_buffer_1_d0,
        q0 => line_buffer_1_q0,
        address1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_address1,
        ce1 => line_buffer_1_ce1,
        q1 => line_buffer_1_q1);

    line_buffer_2_U : component sobel_resize_accel_resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_address0,
        ce0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_ce0,
        we0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_we0,
        d0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_d0,
        q0 => line_buffer_2_q0,
        address1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_address1,
        ce1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_ce1,
        q1 => line_buffer_2_q1);

    grp_xfUDivResize_fu_186 : component sobel_resize_accel_xfUDivResize
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfUDivResize_fu_186_ap_start,
        ap_done => grp_xfUDivResize_fu_186_ap_done,
        ap_idle => grp_xfUDivResize_fu_186_ap_idle,
        ap_ready => grp_xfUDivResize_fu_186_ap_ready,
        in_n => grp_xfUDivResize_fu_186_in_n,
        in_d => grp_xfUDivResize_fu_186_in_d,
        ap_return => grp_xfUDivResize_fu_186_ap_return);

    grp_scaleCompute_17_42_20_48_16_1_s_fu_203 : component sobel_resize_accel_scaleCompute_17_42_20_48_16_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        currindex => grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex,
        inscale => grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale,
        ap_return => grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_return,
        ap_ce => grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce);

    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218 : component sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start,
        ap_done => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_done,
        ap_idle => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_idle,
        ap_ready => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_ready,
        in_mat_data_dout => in_mat_data_dout,
        in_mat_data_num_data_valid => ap_const_lv3_0,
        in_mat_data_fifo_cap => ap_const_lv3_0,
        in_mat_data_empty_n => in_mat_data_empty_n,
        in_mat_data_read => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_in_mat_data_read,
        imgInput_cols_val => imgInput_cols_val,
        bound => tmp_reg_842,
        line_buffer_1_address0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_address0,
        line_buffer_1_ce0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_ce0,
        line_buffer_1_we0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_we0,
        line_buffer_1_d0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_d0,
        line_buffer_address0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_address0,
        line_buffer_ce0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_ce0,
        line_buffer_we0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_we0,
        line_buffer_d0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_d0);

    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228 : component sobel_resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start,
        ap_done => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_done,
        ap_idle => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_idle,
        ap_ready => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_ready,
        in_mat_data_dout => in_mat_data_dout,
        in_mat_data_num_data_valid => ap_const_lv3_0,
        in_mat_data_fifo_cap => ap_const_lv3_0,
        in_mat_data_empty_n => in_mat_data_empty_n,
        in_mat_data_read => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_in_mat_data_read,
        out_resize_mat_data_din => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_out_resize_mat_data_din,
        out_resize_mat_data_num_data_valid => ap_const_lv3_0,
        out_resize_mat_data_fifo_cap => ap_const_lv3_0,
        out_resize_mat_data_full_n => out_resize_mat_data_full_n,
        out_resize_mat_data_write => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_out_resize_mat_data_write,
        indexy => indexy_fu_138,
        nextYScale => nextYScale_fu_134,
        loop_col_count => loop_col_count_reg_872,
        sub309 => sub309_reg_980,
        sub => sub_reg_967,
        cmp308 => cmp308_reg_974,
        imgOutput_cols_val => imgOutput_cols_val,
        slt => slt_reg_923,
        line_buffer_address0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_address0,
        line_buffer_ce0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce0,
        line_buffer_we0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_we0,
        line_buffer_d0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_d0,
        line_buffer_q0 => line_buffer_q0,
        line_buffer_address1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_address1,
        line_buffer_ce1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce1,
        line_buffer_q1 => line_buffer_q1,
        line_buffer_1_address0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_address0,
        line_buffer_1_ce0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce0,
        line_buffer_1_we0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_we0,
        line_buffer_1_d0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_d0,
        line_buffer_1_q0 => line_buffer_1_q0,
        line_buffer_1_address1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_address1,
        line_buffer_1_ce1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce1,
        line_buffer_1_q1 => line_buffer_1_q1,
        sub97 => sub97_reg_882,
        first_row_index_6 => first_row_index_1_fu_126,
        line_buffer_2_address0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_address0,
        line_buffer_2_ce0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_ce0,
        line_buffer_2_we0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_we0,
        line_buffer_2_d0 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_d0,
        line_buffer_2_q0 => line_buffer_2_q0,
        line_buffer_2_address1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_address1,
        line_buffer_2_ce1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_2_ce1,
        line_buffer_2_q1 => line_buffer_2_q1,
        empty_28 => trunc_ln320_reg_852,
        shr_i_i_i_i102_cast => shr_i_i_i_i102_cast_reg_887,
        empty_29 => trunc_ln409_reg_935,
        add_i_i_i_i_i475_i => add_i_i_i_i_i475_i_reg_986,
        tmp_cast_30 => tmp_cast_reg_940,
        empty_31 => tmp_10_reg_946,
        indexy_pre_1 => empty_72_reg_991,
        add_i_i_i_i_i349_i => add_i_i_i_i_i349_i_reg_1011,
        tmp_cast => tmp_cast_73_reg_996,
        empty_32 => tmp_12_reg_1001,
        empty => empty_74_reg_1006,
        shl_i_i_i_i_i => shl_i_i_i_i_i_reg_902,
        indexx_pre_1 => indexx_pre_1_reg_907,
        cmp71 => cmp71_reg_959,
        imgInput_cols_val => imgInput_cols_val,
        indexy_1_out => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_indexy_1_out,
        indexy_1_out_ap_vld => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_indexy_1_out_ap_vld,
        nextYScale_1_out => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_nextYScale_1_out,
        nextYScale_1_out_ap_vld => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_nextYScale_1_out_ap_vld,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2 => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_dout0 => grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_return,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce => grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_ready = ap_const_logic_1)) then 
                    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_ready = ap_const_logic_1)) then 
                    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfUDivResize_fu_186_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfUDivResize_fu_186_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_xfUDivResize_fu_186_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfUDivResize_fu_186_ap_ready = ap_const_logic_1)) then 
                    grp_xfUDivResize_fu_186_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    first_row_index_1_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                first_row_index_1_fu_126 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                first_row_index_1_fu_126 <= first_row_index_3_fu_710_p3;
            end if; 
        end if;
    end process;

    i_3_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_3_fu_130 <= ap_const_lv31_0;
            elsif (((icmp_ln404_fu_442_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_3_fu_130 <= add_ln404_fu_447_p2;
            end if; 
        end if;
    end process;

    indexy_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indexy_fu_138 <= ap_const_lv17_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                indexy_fu_138 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_indexy_1_out;
            end if; 
        end if;
    end process;

    nextYScale_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nextYScale_fu_134 <= ap_const_lv17_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                nextYScale_fu_134 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_nextYScale_1_out;
            end if; 
        end if;
    end process;

    output_rows_count_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                output_rows_count_fu_122 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                output_rows_count_fu_122 <= output_rows_count_1_fu_649_p3;
            end if; 
        end if;
    end process;

    read_rows_count_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_rows_count_fu_118 <= ap_const_lv32_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                read_rows_count_fu_118 <= read_rows_count_2_fu_692_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_i_i_i_i_i349_i_reg_1011 <= add_i_i_i_i_i349_i_fu_583_p2;
                add_i_i_i_i_i475_i_reg_986 <= add_i_i_i_i_i475_i_fu_539_p2;
                cmp308_reg_974 <= cmp308_fu_521_p2;
                cmp71_reg_959 <= cmp71_fu_510_p2;
                empty_72_reg_991 <= empty_72_fu_557_p1;
                empty_74_reg_1006 <= empty_74_fu_579_p1;
                sub309_reg_980 <= sub309_fu_526_p2;
                sub_reg_967 <= sub_fu_515_p2;
                tmp_12_reg_1001 <= indexy_pre_1_fu_549_p3(41 downto 41);
                tmp_cast_73_reg_996 <= indexy_pre_1_fu_549_p3(38 downto 22);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                cmp_i_i398_i_reg_951 <= cmp_i_i398_i_fu_502_p2;
                indexy_pre_comp_reg_929 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_return;
                tmp_10_reg_946 <= add_i534_i_fu_475_p2(42 downto 42);
                tmp_cast_reg_940 <= add_i534_i_fu_475_p2(38 downto 22);
                trunc_ln409_reg_935 <= trunc_ln409_fu_467_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    conv_i_i12_i530_i1_reg_892(37 downto 0) <= conv_i_i12_i530_i1_fu_386_p1(37 downto 0);
                    indexx_pre_1_reg_907(41 downto 22) <= indexx_pre_1_fu_415_p3(41 downto 22);
                loop_col_count_reg_872 <= loop_col_count_fu_350_p3;
                loop_row_count_reg_867 <= loop_row_count_fu_340_p3;
                    shl_i_i_i373_i_reg_912(41 downto 22) <= shl_i_i_i373_i_fu_427_p3(41 downto 22);
                    shl_i_i_i_i396_i_reg_897(53 downto 22) <= shl_i_i_i_i396_i_fu_395_p3(53 downto 22);
                    shl_i_i_i_i_i_reg_902(53 downto 22) <= shl_i_i_i_i_i_fu_403_p3(53 downto 22);
                shr_i_i_i_i102_cast_reg_887 <= grp_xfUDivResize_fu_186_ap_return(31 downto 10);
                sub302_reg_877 <= sub302_fu_356_p2;
                sub97_reg_882 <= sub97_fu_361_p2;
                trunc_ln323_reg_862 <= trunc_ln323_fu_332_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                first_row_index_reg_1025 <= first_row_index_fu_601_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                slt_reg_923 <= slt_fu_462_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_reg_842(32 downto 1) <= tmp_fu_304_p3(32 downto 1);
                    xnew_reg_847(63 downto 32) <= xnew_fu_312_p3(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln310_reg_832 <= trunc_ln310_fu_266_p1;
                trunc_ln311_reg_837 <= trunc_ln311_fu_270_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln320_reg_852 <= trunc_ln320_fu_320_p1;
                    ynew_reg_857(63 downto 32) <= ynew_fu_324_p3(63 downto 32);
            end if;
        end if;
    end process;
    tmp_reg_842(0) <= '0';
    xnew_reg_847(31 downto 0) <= "00000000000000000000000000000000";
    ynew_reg_857(31 downto 0) <= "00000000000000000000000000000000";
    conv_i_i12_i530_i1_reg_892(42 downto 38) <= "00000";
    shl_i_i_i_i396_i_reg_897(21 downto 0) <= "0000000000000000000000";
    shl_i_i_i_i_i_reg_902(21 downto 0) <= "0000000000000000000000";
    indexx_pre_1_reg_907(21 downto 0) <= "0000000000000000000000";
    shl_i_i_i373_i_reg_912(21 downto 0) <= "0000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state15, grp_xfUDivResize_fu_186_ap_done, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_done, ap_block_state3_on_subcall_done, ap_CS_fsm_state5, icmp_ln404_fu_442_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_xfUDivResize_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln404_fu_442_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_i534_i_fu_475_p2 <= std_logic_vector(unsigned(conv_i_i12_i530_i1_reg_892) + unsigned(conv_i_i25_i515_i_fu_471_p1));
    add_i_i_i_i_i349_i_fu_583_p2 <= std_logic_vector(unsigned(tmp_cast_73_fu_561_p4) + unsigned(ap_const_lv17_1));
    add_i_i_i_i_i475_i_fu_539_p2 <= std_logic_vector(unsigned(tmp_cast_reg_940) + unsigned(ap_const_lv17_1));
    add_ln404_fu_447_p2 <= std_logic_vector(unsigned(i_3_fu_130) + unsigned(ap_const_lv31_1));
    add_ln533_fu_637_p2 <= std_logic_vector(unsigned(output_rows_count_fu_122) + unsigned(ap_const_lv32_1));
    and_ln531_fu_621_p2 <= (icmp_ln531_fu_616_p2 and cmp308_reg_974);
    and_ln536_1_fu_705_p2 <= (xor_ln536_fu_699_p2 and cmp71_reg_959);
    and_ln536_fu_687_p2 <= (icmp_ln536_fu_659_p2 and cmp71_reg_959);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_done)
    begin
        if ((grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_xfUDivResize_fu_186_ap_done)
    begin
        if ((grp_xfUDivResize_fu_186_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state3_on_subcall_done_assign_proc : process(grp_xfUDivResize_fu_186_ap_done, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_done = ap_const_logic_0) or (grp_xfUDivResize_fu_186_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln404_fu_442_p2)
    begin
        if ((((icmp_ln404_fu_442_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln404_fu_442_p2)
    begin
        if (((icmp_ln404_fu_442_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp308_fu_521_p2 <= "1" when (read_rows_count_fu_118 = imgInput_rows_val) else "0";
    cmp71_fu_510_p2 <= "0" when (read_rows_count_fu_118 = imgInput_rows_val) else "1";
    cmp_i_i398_i_fu_502_p2 <= "1" when (signed(shl_i_i_i_i396_i_reg_897) < signed(conv_i_i380_i_fu_498_p1)) else "0";
    conv_i_i12_i530_i1_fu_386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_376_p4),43));
    conv_i_i25_i515_i_fu_471_p0 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_return;
        conv_i_i25_i515_i_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i25_i515_i_fu_471_p0),43));

    conv_i_i380_i_fu_498_p0 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_return;
        conv_i_i380_i_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i380_i_fu_498_p0),54));

    empty_70_fu_411_p1 <= sub97_fu_361_p2(20 - 1 downto 0);
    empty_71_fu_423_p1 <= sub_i_fu_390_p2(20 - 1 downto 0);
    empty_72_fu_557_p1 <= indexy_pre_1_fu_549_p3(22 - 1 downto 0);
    empty_74_fu_579_p1 <= indexy_pre_1_fu_549_p3(24 - 1 downto 0);
    first_row_index_2_fu_669_p3 <= 
        ap_const_lv32_0 when (icmp_ln544_fu_664_p2(0) = '1') else 
        first_row_index_reg_1025;
    first_row_index_3_fu_710_p3 <= 
        first_row_index_2_fu_669_p3 when (and_ln536_1_fu_705_p2(0) = '1') else 
        first_row_index_1_fu_126;
    first_row_index_fu_601_p2 <= std_logic_vector(unsigned(first_row_index_1_fu_126) + unsigned(ap_const_lv32_1));
    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg;
    grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg;

    grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce <= ap_const_logic_1;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1, output_rows_count_fu_122)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex <= output_rows_count_fu_122;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale_assign_proc : process(trunc_ln323_reg_862, ap_CS_fsm_state6, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_grp_scaleCompute_17_42_20_48_16_1_s_fu_203_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale <= trunc_ln323_reg_862;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_xfUDivResize_fu_186_ap_start <= grp_xfUDivResize_fu_186_ap_start_reg;

    grp_xfUDivResize_fu_186_in_d_assign_proc : process(trunc_ln310_reg_832, trunc_ln311_reg_837, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xfUDivResize_fu_186_in_d <= trunc_ln311_reg_837;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xfUDivResize_fu_186_in_d <= trunc_ln310_reg_832;
        else 
            grp_xfUDivResize_fu_186_in_d <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfUDivResize_fu_186_in_n_assign_proc : process(xnew_reg_847, ap_CS_fsm_state3, ynew_reg_857, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xfUDivResize_fu_186_in_n <= ynew_reg_857;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xfUDivResize_fu_186_in_n <= xnew_reg_847;
        else 
            grp_xfUDivResize_fu_186_in_n <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln376_fu_336_p2 <= "1" when (signed(imgOutput_rows_val) > signed(imgInput_rows_val)) else "0";
    icmp_ln378_fu_346_p2 <= "1" when (signed(imgOutput_cols_val) > signed(imgInput_cols_val)) else "0";
    icmp_ln404_fu_442_p2 <= "1" when (signed(zext_ln404_fu_438_p1) < signed(loop_row_count_reg_867)) else "0";
    icmp_ln531_fu_616_p2 <= "1" when (sub_reg_967 = zext_ln531_fu_612_p1) else "0";
    icmp_ln532_fu_626_p2 <= "1" when (sub309_reg_980 = zext_ln531_fu_612_p1) else "0";
    icmp_ln536_fu_659_p2 <= "1" when (signed(sub_reg_967) > signed(zext_ln536_fu_655_p1)) else "0";
    icmp_ln544_fu_664_p2 <= "1" when (first_row_index_reg_1025 = ap_const_lv32_3) else "0";

    in_mat_data_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_in_mat_data_read, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_in_mat_data_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            in_mat_data_read <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_in_mat_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_mat_data_read <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_in_mat_data_read;
        else 
            in_mat_data_read <= ap_const_logic_0;
        end if; 
    end process;

    indexx_pre_1_fu_415_p3 <= (empty_70_fu_411_p1 & ap_const_lv22_0);
    indexy_pre_1_fu_549_p3 <= 
        ap_const_lv42_0 when (tmp_11_fu_532_p3(0) = '1') else 
        spec_select110_fu_544_p3;

    line_buffer_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_address0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_1_address0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_1_address0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_address0;
        else 
            line_buffer_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_ce0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_1_ce0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_1_ce0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_ce0;
        else 
            line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_ce1_assign_proc : process(ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_1_ce1 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_ce1;
        else 
            line_buffer_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_1_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_d0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_1_d0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_1_d0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_d0;
        else 
            line_buffer_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_1_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_we0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_1_we0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_1_we0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_1_we0;
        else 
            line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_address0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_address0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_address0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_address0;
        else 
            line_buffer_address0 <= "XXXXXXX";
        end if; 
    end process;


    line_buffer_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_ce0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_ce0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_ce0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_ce0;
        else 
            line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_ce1_assign_proc : process(ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_ce1 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_ce1;
        else 
            line_buffer_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_d0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_d0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_d0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_d0;
        else 
            line_buffer_d0 <= "XXXXXXXX";
        end if; 
    end process;


    line_buffer_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_we0, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            line_buffer_we0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_line_buffer_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_we0 <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_line_buffer_we0;
        else 
            line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    loop_col_count_fu_350_p3 <= 
        imgOutput_cols_val when (icmp_ln378_fu_346_p2(0) = '1') else 
        imgInput_cols_val;
    loop_row_count_fu_340_p3 <= 
        imgOutput_rows_val when (icmp_ln376_fu_336_p2(0) = '1') else 
        imgInput_rows_val;
    or_ln531_fu_631_p2 <= (icmp_ln532_fu_626_p2 or and_ln531_fu_621_p2);
    out_resize_mat_data_din <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_out_resize_mat_data_din;

    out_resize_mat_data_write_assign_proc : process(ap_CS_fsm_state15, grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_out_resize_mat_data_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            out_resize_mat_data_write <= grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_out_resize_mat_data_write;
        else 
            out_resize_mat_data_write <= ap_const_logic_0;
        end if; 
    end process;

    output_rows_count_1_fu_649_p3 <= 
        output_rows_count_fu_122 when (slt_reg_923(0) = '1') else 
        select_ln531_fu_642_p3;
    read_rows_count_1_fu_676_p2 <= std_logic_vector(unsigned(read_rows_count_fu_118) + unsigned(ap_const_lv32_1));
    read_rows_count_2_fu_692_p3 <= 
        read_rows_count_fu_118 when (and_ln536_fu_687_p2(0) = '1') else 
        sel_tmp1_fu_681_p3;
    sel_tmp1_fu_681_p3 <= 
        read_rows_count_1_fu_676_p2 when (cmp71_reg_959(0) = '1') else 
        imgInput_rows_val;
    select_ln531_fu_642_p3 <= 
        add_ln533_fu_637_p2 when (or_ln531_fu_631_p2(0) = '1') else 
        output_rows_count_fu_122;
    shl_i_i_i373_i_fu_427_p3 <= (empty_71_fu_423_p1 & ap_const_lv22_0);
    shl_i_i_i_i396_i_fu_395_p3 <= (sub_i_fu_390_p2 & ap_const_lv22_0);
    shl_i_i_i_i_i_fu_403_p3 <= (sub97_fu_361_p2 & ap_const_lv22_0);
    slt_fu_462_p2 <= "1" when (signed(sub302_reg_877) < signed(output_rows_count_fu_122)) else "0";
    spec_select110_fu_544_p3 <= 
        shl_i_i_i373_i_reg_912 when (cmp_i_i398_i_reg_951(0) = '1') else 
        indexy_pre_comp_reg_929;
    sub302_fu_356_p2 <= std_logic_vector(unsigned(imgOutput_rows_val) + unsigned(ap_const_lv32_FFFFFFFF));
    sub309_fu_526_p2 <= std_logic_vector(unsigned(read_rows_count_fu_118) + unsigned(ap_const_lv32_FFFFFFFE));
    sub97_fu_361_p2 <= std_logic_vector(unsigned(imgInput_cols_val) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_fu_515_p2 <= std_logic_vector(unsigned(read_rows_count_fu_118) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_i_fu_390_p2 <= std_logic_vector(unsigned(imgInput_rows_val) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_11_fu_532_p3 <= indexy_pre_comp_reg_929(41 downto 41);
    tmp_2_fu_376_p4 <= grp_xfUDivResize_fu_186_ap_return(47 downto 10);
    tmp_cast_73_fu_561_p4 <= indexy_pre_1_fu_549_p3(38 downto 22);
    tmp_fu_304_p3 <= (imgInput_cols_val & ap_const_lv1_0);
    trunc_ln310_fu_266_p1 <= imgOutput_cols_val(16 - 1 downto 0);
    trunc_ln311_fu_270_p1 <= imgOutput_rows_val(16 - 1 downto 0);
    trunc_ln320_fu_320_p1 <= grp_xfUDivResize_fu_186_ap_return(48 - 1 downto 0);
    trunc_ln323_fu_332_p1 <= grp_xfUDivResize_fu_186_ap_return(48 - 1 downto 0);
    trunc_ln409_fu_467_p0 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_return;
    trunc_ln409_fu_467_p1 <= trunc_ln409_fu_467_p0(22 - 1 downto 0);
    xnew_fu_312_p3 <= (imgInput_cols_val & ap_const_lv32_0);
    xor_ln536_fu_699_p2 <= (icmp_ln536_fu_659_p2 xor ap_const_lv1_1);
    ynew_fu_324_p3 <= (imgInput_rows_val & ap_const_lv32_0);
    zext_ln404_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_fu_130),32));
    zext_ln531_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_indexy_1_out),32));
    zext_ln536_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_nextYScale_1_out),32));
end behav;
