<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604878731507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604878731507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:38:51 2020 " "Processing started: Sun Nov 08 17:38:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604878731507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1604878731507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal -c ProyectoGrupal --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoGrupal -c ProyectoGrupal --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1604878731508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1604878732186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1604878732186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "tests/processor_tb.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/processor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidadlogicoaritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidadlogicoaritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogicoAritmetica " "Found entity 1: UnidadLogicoAritmetica" {  } { { "ALU/UnidadLogicoAritmetica.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Negativo " "Found entity 1: Negativo" {  } { { "ALU/Banderas/Negativo.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Banderas/Negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/desborde.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/desborde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Desborde " "Found entity 1: Desborde" {  } { { "ALU/Banderas/Desborde.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Banderas/Desborde.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cero " "Found entity 1: Cero" {  } { { "ALU/Banderas/Cero.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Banderas/Cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/banderas/acarreo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/banderas/acarreo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Acarreo " "Found entity 1: Acarreo" {  } { { "ALU/Banderas/Acarreo.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Banderas/Acarreo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modulos/mux8alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modulos/mux8alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8ALU " "Found entity 1: Mux8ALU" {  } { { "ALU/Modulos/Mux8ALU.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Modulos/Mux8ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/desplazamientoderecha.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/desplazamientoderecha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DesplazamientoDerecha " "Found entity 1: DesplazamientoDerecha" {  } { { "ALU/Operaciones/DesplazamientoDerecha.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Operaciones/DesplazamientoDerecha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/suma.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/suma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Suma " "Found entity 1: Suma" {  } { { "ALU/Operaciones/Suma.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Operaciones/Suma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Resta " "Found entity 1: Resta" {  } { { "ALU/Operaciones/Resta.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Operaciones/Resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/multiplicacion.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/multiplicacion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicacion " "Found entity 1: Multiplicacion" {  } { { "ALU/Operaciones/Multiplicacion.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Operaciones/Multiplicacion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulo " "Found entity 1: Modulo" {  } { { "ALU/Operaciones/Modulo.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/Operaciones/Modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender/Extender.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Extender/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit/ControlUnit.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ControlUnit/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/extenddeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/extenddeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendDeco " "Found entity 1: ExtendDeco" {  } { { "Decoders/ExtendDeco.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Decoders/ExtendDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoders/controlunitdeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoders/controlunitdeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitDeco " "Found entity 1: ControlUnitDeco" {  } { { "Decoders/ControlUnitDeco.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Decoders/ControlUnitDeco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinewb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinewb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineWB " "Found entity 1: PipelineWB" {  } { { "Pipeline/PipelineWB.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Pipeline/PipelineWB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelinemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMem " "Found entity 1: PipelineMem" {  } { { "Pipeline/PipelineMem.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Pipeline/PipelineMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelineex.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipelineex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineEx " "Found entity 1: PipelineEx" {  } { { "Pipeline/PipelineEx.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Pipeline/PipelineEx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipelinedecode.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline/pipelinedecode.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Memorias/RegisterFile.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Muxes/Mux2.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Muxes/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit/condunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit/condunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condUnit " "Found entity 1: condUnit" {  } { { "ControlUnit/condUnit.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ControlUnit/condUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fliflops/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file fliflops/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "Fliflops/FlipFlop.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Fliflops/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/ctrlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/ctrlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit_tb " "Found entity 1: ctrlunit_tb" {  } { { "tests/ctrlunit_tb.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/ctrlunit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes/mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxes/mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Muxes/Mux8.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Muxes/Mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "Memorias/DataMemory.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/imagerom/imagerom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/imagerom/imagerom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROM " "Found entity 1: ImageROM" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/registerfiletest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/registerfiletest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTest " "Found entity 1: RegisterFileTest" {  } { { "tests/RegisterFileTest.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/RegisterFileTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorias/memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorias/memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryController " "Found entity 1: MemoryController" {  } { { "Memorias/MemoryController.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/MemoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/datamemorytest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/datamemorytest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryTest " "Found entity 1: DataMemoryTest" {  } { { "tests/DataMemoryTest.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/DataMemoryTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/imageromtest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/imageromtest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageROMTest " "Found entity 1: ImageROMTest" {  } { { "tests/ImageROMTest.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/ImageROMTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/instructionmemorytest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/instructionmemorytest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemoryTest " "Found entity 1: InstructionMemoryTest" {  } { { "tests/InstructionMemoryTest.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/InstructionMemoryTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidadlogicoaritmeticatest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidadlogicoaritmeticatest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadLogicoAritmeticaTest " "Found entity 1: UnidadLogicoAritmeticaTest" {  } { { "tests/UnidadLogicoAritmeticaTest.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/UnidadLogicoAritmeticaTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/memorycontrollertest.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/memorycontrollertest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryControllerTest " "Found entity 1: MemoryControllerTest" {  } { { "tests/MemoryControllerTest.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/MemoryControllerTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowrdunit/forwardunitalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file fowrdunit/forwardunitalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitALU " "Found entity 1: ForwardUnitALU" {  } { { "FowrdUnit/ForwardUnitALU.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/FowrdUnit/ForwardUnitALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fowrdunit/forwardunitreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file fowrdunit/forwardunitreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitReg " "Found entity 1: ForwardUnitReg" {  } { { "FowrdUnit/ForwardUnitReg.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/FowrdUnit/ForwardUnitReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/conunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/conunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conUnit_tb " "Found entity 1: conUnit_tb" {  } { { "tests/conUnit_tb.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/conUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pipleine_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/pipleine_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipleine_tb " "Found entity 1: pipleine_tb" {  } { { "tests/pipleine_tb.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/pipleine_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604878742730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604878742730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_tb " "Elaborating entity \"processor_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1604878742863 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk processor_tb.sv(13) " "Verilog HDL warning at processor_tb.sv(13): assignments to clk create a combinational loop" {  } { { "tests/processor_tb.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/processor_tb.sv" 13 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1604878742864 "|processor_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proce " "Elaborating entity \"processor\" for hierarchy \"processor:proce\"" {  } { { "tests/processor_tb.sv" "proce" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/processor_tb.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 processor:proce\|Mux2:PC_Mux " "Elaborating entity \"Mux2\" for hierarchy \"processor:proce\|Mux2:PC_Mux\"" {  } { { "processor.sv" "PC_Mux" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop processor:proce\|FlipFlop:PC " "Elaborating entity \"FlipFlop\" for hierarchy \"processor:proce\|FlipFlop:PC\"" {  } { { "processor.sv" "PC" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Suma processor:proce\|Suma:PC_1 " "Elaborating entity \"Suma\" for hierarchy \"processor:proce\|Suma:PC_1\"" {  } { { "processor.sv" "PC_1" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory processor:proce\|InstructionMemory:InsMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"processor:proce\|InstructionMemory:InsMem\"" {  } { { "processor.sv" "InsMem" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742874 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 127 InstructionMemory.sv(7) " "Verilog HDL warning at InstructionMemory.sv(7): number of words (6) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/InstructionMemory.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1604878742879 "|processor_tb|processor:proce|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 InstructionMemory.sv(4) " "Net \"ROM.data_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878742890 "|processor_tb|processor:proce|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 InstructionMemory.sv(4) " "Net \"ROM.waddr_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878742890 "|processor_tb|processor:proce|InstructionMemory:InsMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 InstructionMemory.sv(4) " "Net \"ROM.we_a\" at InstructionMemory.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/InstructionMemory.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/InstructionMemory.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878742890 "|processor_tb|processor:proce|InstructionMemory:InsMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit processor:proce\|ControlUnit:CtrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"processor:proce\|ControlUnit:CtrlUnit\"" {  } { { "processor.sv" "CtrlUnit" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnitDeco processor:proce\|ControlUnit:CtrlUnit\|ControlUnitDeco:ALUDeco " "Elaborating entity \"ControlUnitDeco\" for hierarchy \"processor:proce\|ControlUnit:CtrlUnit\|ControlUnitDeco:ALUDeco\"" {  } { { "ControlUnit/ControlUnit.sv" "ALUDeco" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ControlUnit/ControlUnit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendDeco processor:proce\|ControlUnit:CtrlUnit\|ExtendDeco:ExtDeco " "Elaborating entity \"ExtendDeco\" for hierarchy \"processor:proce\|ControlUnit:CtrlUnit\|ExtendDeco:ExtDeco\"" {  } { { "ControlUnit/ControlUnit.sv" "ExtDeco" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ControlUnit/ControlUnit.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile processor:proce\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"processor:proce\|RegisterFile:RegFile\"" {  } { { "processor.sv" "RegFile" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender processor:proce\|Extender:extnd " "Elaborating entity \"Extender\" for hierarchy \"processor:proce\|Extender:extnd\"" {  } { { "processor.sv" "extnd" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineMem processor:proce\|PipelineMem:pipeMem " "Elaborating entity \"PipelineMem\" for hierarchy \"processor:proce\|PipelineMem:pipeMem\"" {  } { { "processor.sv" "pipeMem" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnitALU processor:proce\|ForwardUnitALU:FwrdUnitALU " "Elaborating entity \"ForwardUnitALU\" for hierarchy \"processor:proce\|ForwardUnitALU:FwrdUnitALU\"" {  } { { "processor.sv" "FwrdUnitALU" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadLogicoAritmetica processor:proce\|UnidadLogicoAritmetica:ALU " "Elaborating entity \"UnidadLogicoAritmetica\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\"" {  } { { "processor.sv" "ALU" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Resta processor:proce\|UnidadLogicoAritmetica:ALU\|Resta:Res " "Elaborating entity \"Resta\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Resta:Res\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Res" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicacion processor:proce\|UnidadLogicoAritmetica:ALU\|Multiplicacion:Mul " "Elaborating entity \"Multiplicacion\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Multiplicacion:Mul\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Mul" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulo processor:proce\|UnidadLogicoAritmetica:ALU\|Modulo:Mod " "Elaborating entity \"Modulo\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Modulo:Mod\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Mod" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesplazamientoDerecha processor:proce\|UnidadLogicoAritmetica:ALU\|DesplazamientoDerecha:DespDer " "Elaborating entity \"DesplazamientoDerecha\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|DesplazamientoDerecha:DespDer\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "DespDer" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8ALU processor:proce\|UnidadLogicoAritmetica:ALU\|Mux8ALU:Mux8 " "Elaborating entity \"Mux8ALU\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Mux8ALU:Mux8\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "Mux8" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Negativo processor:proce\|UnidadLogicoAritmetica:ALU\|Negativo:BanNeg " "Elaborating entity \"Negativo\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Negativo:BanNeg\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanNeg" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cero processor:proce\|UnidadLogicoAritmetica:ALU\|Cero:BanCer " "Elaborating entity \"Cero\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Cero:BanCer\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanCer" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Desborde processor:proce\|UnidadLogicoAritmetica:ALU\|Desborde:BanOve " "Elaborating entity \"Desborde\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Desborde:BanOve\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanOve" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acarreo processor:proce\|UnidadLogicoAritmetica:ALU\|Acarreo:BanCar " "Elaborating entity \"Acarreo\" for hierarchy \"processor:proce\|UnidadLogicoAritmetica:ALU\|Acarreo:BanCar\"" {  } { { "ALU/UnidadLogicoAritmetica.sv" "BanCar" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ALU/UnidadLogicoAritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condUnit processor:proce\|condUnit:CondUnit " "Elaborating entity \"condUnit\" for hierarchy \"processor:proce\|condUnit:CondUnit\"" {  } { { "processor.sv" "CondUnit" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineEx processor:proce\|PipelineEx:pipeEx " "Elaborating entity \"PipelineEx\" for hierarchy \"processor:proce\|PipelineEx:pipeEx\"" {  } { { "processor.sv" "pipeEx" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryController processor:proce\|MemoryController:ChipSel " "Elaborating entity \"MemoryController\" for hierarchy \"processor:proce\|MemoryController:ChipSel\"" {  } { { "processor.sv" "ChipSel" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory processor:proce\|MemoryController:ChipSel\|DataMemory:RAM " "Elaborating entity \"DataMemory\" for hierarchy \"processor:proce\|MemoryController:ChipSel\|DataMemory:RAM\"" {  } { { "Memorias/MemoryController.sv" "RAM" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/MemoryController.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageROM processor:proce\|MemoryController:ChipSel\|ImageROM:ROM " "Elaborating entity \"ImageROM\" for hierarchy \"processor:proce\|MemoryController:ChipSel\|ImageROM:ROM\"" {  } { { "Memorias/MemoryController.sv" "ROM" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/MemoryController.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878742981 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 ImageROM.sv(4) " "Net \"ROM1.data_a\" at ImageROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749889 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 ImageROM.sv(4) " "Net \"ROM1.waddr_a\" at ImageROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749889 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 ImageROM.sv(5) " "Net \"ROM2.data_a\" at ImageROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749889 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 ImageROM.sv(5) " "Net \"ROM2.waddr_a\" at ImageROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749889 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 ImageROM.sv(6) " "Net \"ROM3.data_a\" at ImageROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749889 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 ImageROM.sv(6) " "Net \"ROM3.waddr_a\" at ImageROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749889 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 ImageROM.sv(7) " "Net \"ROM4.data_a\" at ImageROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 ImageROM.sv(7) " "Net \"ROM4.waddr_a\" at ImageROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.data_a 0 ImageROM.sv(8) " "Net \"ROM5.data_a\" at ImageROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.waddr_a 0 ImageROM.sv(8) " "Net \"ROM5.waddr_a\" at ImageROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.data_a 0 ImageROM.sv(9) " "Net \"ROM6.data_a\" at ImageROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.waddr_a 0 ImageROM.sv(9) " "Net \"ROM6.waddr_a\" at ImageROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM7.data_a 0 ImageROM.sv(10) " "Net \"ROM7.data_a\" at ImageROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM7.waddr_a 0 ImageROM.sv(10) " "Net \"ROM7.waddr_a\" at ImageROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM8.data_a 0 ImageROM.sv(11) " "Net \"ROM8.data_a\" at ImageROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM8.waddr_a 0 ImageROM.sv(11) " "Net \"ROM8.waddr_a\" at ImageROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM9.data_a 0 ImageROM.sv(12) " "Net \"ROM9.data_a\" at ImageROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM9.waddr_a 0 ImageROM.sv(12) " "Net \"ROM9.waddr_a\" at ImageROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM10.data_a 0 ImageROM.sv(13) " "Net \"ROM10.data_a\" at ImageROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749890 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM10.waddr_a 0 ImageROM.sv(13) " "Net \"ROM10.waddr_a\" at ImageROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM11.data_a 0 ImageROM.sv(14) " "Net \"ROM11.data_a\" at ImageROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM11.waddr_a 0 ImageROM.sv(14) " "Net \"ROM11.waddr_a\" at ImageROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM12.data_a 0 ImageROM.sv(15) " "Net \"ROM12.data_a\" at ImageROM.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM12.waddr_a 0 ImageROM.sv(15) " "Net \"ROM12.waddr_a\" at ImageROM.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM13.data_a 0 ImageROM.sv(16) " "Net \"ROM13.data_a\" at ImageROM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM13.waddr_a 0 ImageROM.sv(16) " "Net \"ROM13.waddr_a\" at ImageROM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM14.data_a 0 ImageROM.sv(17) " "Net \"ROM14.data_a\" at ImageROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM14.waddr_a 0 ImageROM.sv(17) " "Net \"ROM14.waddr_a\" at ImageROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM15.data_a 0 ImageROM.sv(18) " "Net \"ROM15.data_a\" at ImageROM.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM15.waddr_a 0 ImageROM.sv(18) " "Net \"ROM15.waddr_a\" at ImageROM.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM16.data_a 0 ImageROM.sv(19) " "Net \"ROM16.data_a\" at ImageROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM16.waddr_a 0 ImageROM.sv(19) " "Net \"ROM16.waddr_a\" at ImageROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749891 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 ImageROM.sv(4) " "Net \"ROM1.we_a\" at ImageROM.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749896 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 ImageROM.sv(5) " "Net \"ROM2.we_a\" at ImageROM.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749896 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 ImageROM.sv(6) " "Net \"ROM3.we_a\" at ImageROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 ImageROM.sv(7) " "Net \"ROM4.we_a\" at ImageROM.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.we_a 0 ImageROM.sv(8) " "Net \"ROM5.we_a\" at ImageROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.we_a 0 ImageROM.sv(9) " "Net \"ROM6.we_a\" at ImageROM.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM7.we_a 0 ImageROM.sv(10) " "Net \"ROM7.we_a\" at ImageROM.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM8.we_a 0 ImageROM.sv(11) " "Net \"ROM8.we_a\" at ImageROM.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM9.we_a 0 ImageROM.sv(12) " "Net \"ROM9.we_a\" at ImageROM.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM10.we_a 0 ImageROM.sv(13) " "Net \"ROM10.we_a\" at ImageROM.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM11.we_a 0 ImageROM.sv(14) " "Net \"ROM11.we_a\" at ImageROM.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM12.we_a 0 ImageROM.sv(15) " "Net \"ROM12.we_a\" at ImageROM.sv(15) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749897 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM13.we_a 0 ImageROM.sv(16) " "Net \"ROM13.we_a\" at ImageROM.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749898 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM14.we_a 0 ImageROM.sv(17) " "Net \"ROM14.we_a\" at ImageROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749898 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM15.we_a 0 ImageROM.sv(18) " "Net \"ROM15.we_a\" at ImageROM.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749898 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM16.we_a 0 ImageROM.sv(19) " "Net \"ROM16.we_a\" at ImageROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "Memorias/ImageROM/ImageROM.sv" "" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/Memorias/ImageROM/ImageROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1604878749898 "|processor_tb|processor:proce|MemoryController:ChipSel|ImageROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineWB processor:proce\|PipelineWB:pipeWb " "Elaborating entity \"PipelineWB\" for hierarchy \"processor:proce\|PipelineWB:pipeWb\"" {  } { { "processor.sv" "pipeWb" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/processor.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604878750153 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "tests/processor_tb.sv" "clk" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/tests/processor_tb.sv" 2 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604878750380 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1604878750380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4998 " "Peak virtual memory: 4998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604878750736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:39:10 2020 " "Processing ended: Sun Nov 08 17:39:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604878750736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604878750736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604878750736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604878750736 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 56 s " "Quartus Prime Flow was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604878751401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604878752106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604878752115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:39:11 2020 " "Processing started: Sun Nov 08 17:39:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604878752115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1604878752115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProyectoGrupal ProyectoGrupal " "Command: quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProyectoGrupal ProyectoGrupal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1604878752115 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ProyectoGrupal ProyectoGrupal " "Quartus(args): --rtl_sim ProyectoGrupal ProyectoGrupal" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1604878752115 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1604878752504 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1604878752726 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1604878752728 ""}
{ "Warning" "0" "" "Warning: File ProyectoGrupal_run_msim_rtl_verilog.do already exists - backing up current file as ProyectoGrupal_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ProyectoGrupal_run_msim_rtl_verilog.do already exists - backing up current file as ProyectoGrupal_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1604878752811 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" {  } { { "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" "0" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1604878752937 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1604878752938 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1604878752942 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1604878752942 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" {  } { { "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" "0" { Text "C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/skryf/Documents/Arquitectura de Computadores I/Proyecto 2/ProyectoGrupal-Arqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1604878752943 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1604878752943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604878752944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:39:12 2020 " "Processing ended: Sun Nov 08 17:39:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604878752944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604878752944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604878752944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1604878752944 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 57 s " "Quartus Prime Flow was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1604879150747 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604877493680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604877493693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 08 17:18:13 2020 " "Processing started: Sun Nov 08 17:18:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604877493693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1604877493693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProyectoGrupal ProyectoGrupal " "Command: quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ProyectoGrupal ProyectoGrupal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1604877493693 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ProyectoGrupal ProyectoGrupal " "Quartus(args): --rtl_sim ProyectoGrupal ProyectoGrupal" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1604877493693 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1604877494099 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1604877494277 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1604877494279 ""}
{ "Warning" "0" "" "Warning: File ProyectoGrupal_run_msim_rtl_verilog.do already exists - backing up current file as ProyectoGrupal_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ProyectoGrupal_run_msim_rtl_verilog.do already exists - backing up current file as ProyectoGrupal_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1604877494404 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" {  } { { "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" "0" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/simulation/modelsim/ProyectoGrupal_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1604877494442 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1604877494444 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1604877494448 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1604877494448 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" {  } { { "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" "0" { Text "C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/luisd/Documents/ProjectsFPGA/ProyectoGrupalArqui1/CPU/ProyectoGrupal_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1604877494448 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1604877494449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604877494450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 08 17:18:14 2020 " "Processing ended: Sun Nov 08 17:18:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604877494450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604877494450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604877494450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1604877494450 ""}
>>>>>>> main
