##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPI_OLED_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (SPI_OLED_IntClock:R vs. SPI_OLED_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_DelSig_Ext_CP_Clk                           | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_Ext_CP_Clk(routed)                   | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_theACLK                              | N/A                   | Target: 1.85 MHz    | 
Clock: ADC_DelSig_theACLK(fixed-function)              | N/A                   | Target: 1.85 MHz    | 
Clock: Clock_1                                         | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_1(fixed-function)                         | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_2                                         | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_2(routed)                                 | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_3                                         | N/A                   | Target: 0.02 MHz    | 
Clock: Clock_3(fixed-function)                         | N/A                   | Target: 0.02 MHz    | 
Clock: CyBUS_CLK                                       | Frequency: 38.68 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                                           | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                           | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                                    | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                                       | N/A                   | Target: 24.00 MHz   | 
Clock: Num_Notes_Selector_ADC_theACLK                  | N/A                   | Target: 12.00 MHz   | 
Clock: Num_Notes_Selector_ADC_theACLK(fixed-function)  | N/A                   | Target: 12.00 MHz   | 
Clock: SPI_OLED_IntClock                               | Frequency: 25.39 MHz  | Target: 2.00 MHz    | 
Clock: \ADC_DelSig:DSM\/dec_clock                      | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          CyBUS_CLK          41666.7          15812       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_OLED_IntClock  SPI_OLED_IntClock  500000           460620      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name           Setup to Clk  Clock Name:Phase     
------------------  ------------  -------------------  
OLED_SDA(0)_PAD:in  15674         SPI_OLED_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase     
-------------------  ------------  -------------------  
OLED_SCK(0)_PAD      23027         SPI_OLED_IntClock:R  
OLED_SDA(0)_PAD:out  23706         SPI_OLED_IntClock:R  
TC_1(0)_PAD          22776         CyBUS_CLK:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.68 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21625
-------------------------------------   ----- 
End-of-path arrival time (ps)           21625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell3   3965   9895  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   5130  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   3300  18325  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  18325  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell5   3300  21625  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell6      0  21625  15812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/clock             datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPI_OLED_IntClock
***********************************************
Clock: SPI_OLED_IntClock
Frequency: 25.39 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1330/q
Path End       : \SPI_OLED:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_OLED:BSPIM:sR8:Dp:u0\/clock
Path slack     : 460620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35880
-------------------------------------   ----- 
End-of-path arrival time (ps)           35880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1330/q                           macrocell15     1250   1250  460620  RISE       1
OLED_SDA(0)/pin_input                iocell28        7477   8727  460620  RISE       1
OLED_SDA(0)/pad_out                  iocell28       14979  23706  460620  RISE       1
OLED_SDA(0)/pad_in                   iocell28           0  23706  460620  RISE       1
OLED_SDA(0)/fb                       iocell28        6259  29965  460620  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/route_si  datapathcell7   5915  35880  460620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21625
-------------------------------------   ----- 
End-of-path arrival time (ps)           21625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell3   3965   9895  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   5130  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   3300  18325  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  18325  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell5   3300  21625  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell6      0  21625  15812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/clock             datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (SPI_OLED_IntClock:R vs. SPI_OLED_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1330/q
Path End       : \SPI_OLED:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_OLED:BSPIM:sR8:Dp:u0\/clock
Path slack     : 460620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35880
-------------------------------------   ----- 
End-of-path arrival time (ps)           35880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1330/q                           macrocell15     1250   1250  460620  RISE       1
OLED_SDA(0)/pin_input                iocell28        7477   8727  460620  RISE       1
OLED_SDA(0)/pad_out                  iocell28       14979  23706  460620  RISE       1
OLED_SDA(0)/pad_in                   iocell28           0  23706  460620  RISE       1
OLED_SDA(0)/fb                       iocell28        6259  29965  460620  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/route_si  datapathcell7   5915  35880  460620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21625
-------------------------------------   ----- 
End-of-path arrival time (ps)           21625
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell3   3965   9895  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   5130  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   3300  18325  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  18325  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell5   3300  21625  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell6      0  21625  15812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 19112p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18325
-------------------------------------   ----- 
End-of-path arrival time (ps)           18325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell3   3965   9895  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   5130  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell4   3300  18325  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell5      0  18325  19112  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 22412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15025
-------------------------------------   ----- 
End-of-path arrival time (ps)           15025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell3   3965   9895  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell3   5130  15025  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell4      0  15025  22412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 25008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10468
-------------------------------------   ----- 
End-of-path arrival time (ps)           10468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/main_0          macrocell4      2281   3491  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/q               macrocell4      3350   6841  16189  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell5   3627  10468  25008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 25042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10435
-------------------------------------   ----- 
End-of-path arrival time (ps)           10435
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/main_0          macrocell4      2281   3491  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/q               macrocell4      3350   6841  16189  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell6   3594  10435  25042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ms_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16012
-------------------------------------   ----- 
End-of-path arrival time (ps)           16012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:status_2\/main_0             macrocell3      3858   9788  25155  RISE       1
\ms_counter:CounterUDB:status_2\/q                  macrocell3      3350  13138  25155  RISE       1
\ms_counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell2    2874  16012  25155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25557p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9919
-------------------------------------   ---- 
End-of-path arrival time (ps)           9919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell4   3989   9919  25557  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25582p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9895
-------------------------------------   ---- 
End-of-path arrival time (ps)           9895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell3   3965   9895  25582  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3189   6689  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11819  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11819  25617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25927p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/main_0          macrocell4      2281   3491  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/q               macrocell4      3350   6841  16189  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell4   2708   9549  25927  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25959p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9517
-------------------------------------   ---- 
End-of-path arrival time (ps)           9517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/clock              controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/main_0          macrocell4      2281   3491  16189  RISE       1
\ms_counter:CounterUDB:count_enable\/q               macrocell4      3350   6841  16189  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell3   2676   9517  25959  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 26440p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9037
-------------------------------------   ---- 
End-of-path arrival time (ps)           9037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell5   3107   9037  26440  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/clock             datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \ms_counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 26464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9013
-------------------------------------   ---- 
End-of-path arrival time (ps)           9013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell6   3083   9013  26464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/clock             datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \ms_counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ms_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27170p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13996
-------------------------------------   ----- 
End-of-path arrival time (ps)           13996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell3   1370   1370  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell4      0   1370  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell4   1200   2570  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell5      0   2570  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell5   1200   3770  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell6      0   3770  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell6   2260   6030  27170  RISE       1
\ms_counter:CounterUDB:status_0\/main_0             macrocell2      2302   8332  27170  RISE       1
\ms_counter:CounterUDB:status_0\/q                  macrocell2      3350  11682  27170  RISE       1
\ms_counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2314  13996  27170  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \ms_counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ms_counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 28369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell3   1240   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell4      0   1240  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell4   1210   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell5      0   2450  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell5   1210   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell6      0   3660  15812  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell6   2270   5930  15812  RISE       1
\ms_counter:CounterUDB:overflow_reg_i\/main_0       macrocell12     3858   9788  28369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:overflow_reg_i\/clock_0              macrocell12         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12373
-------------------------------------   ----- 
End-of-path arrival time (ps)           12373
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  25617  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell1      3209   6709  28794  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell1      3350  10059  28794  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2314  12373  28794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   3189   6689  28917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   3188   6688  28918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \ms_counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ms_counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29726p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell3    760    760  29726  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell4      0    760  29726  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell4   1210   1970  29726  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell5      0   1970  29726  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell5   1210   3180  29726  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell6      0   3180  29726  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell6   2740   5920  29726  RISE       1
\ms_counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    5521  11441  29726  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ms_counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \ms_counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ms_counter:CounterUDB:prevCompare\/clock_0
Path slack     : 29825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8332
-------------------------------------   ---- 
End-of-path arrival time (ps)           8332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ms_counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell3   1370   1370  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell4      0   1370  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell4   1200   2570  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell5      0   2570  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell5   1200   3770  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell6      0   3770  27170  RISE       1
\ms_counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell6   2260   6030  27170  RISE       1
\ms_counter:CounterUDB:prevCompare\/main_0          macrocell13     2302   8332  29825  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:prevCompare\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  27788  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   3309   4519  31088  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31089p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  27788  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3307   4517  31089  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_525/main_1
Capture Clock  : Net_525/clock_0
Path slack     : 31460p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  25617  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  25617  RISE       1
Net_525/main_1                              macrocell11     3196   6696  31460  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_525/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_525/main_0
Capture Clock  : Net_525/clock_0
Path slack     : 33634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  27788  RISE       1
Net_525/main_0                                         macrocell11    3313   4523  33634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_525/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \ms_counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ms_counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 34878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3279
-------------------------------------   ---- 
End-of-path arrival time (ps)           3279
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                   synccell      1020   1020  16402  RISE       1
\ms_counter:CounterUDB:count_stored_i\/main_0  macrocell14   2259   3279  34878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ms_counter:CounterUDB:count_stored_i\/clock_0              macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1330/q
Path End       : \SPI_OLED:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_OLED:BSPIM:sR8:Dp:u0\/clock
Path slack     : 460620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35880
-------------------------------------   ----- 
End-of-path arrival time (ps)           35880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
Net_1330/q                           macrocell15     1250   1250  460620  RISE       1
OLED_SDA(0)/pin_input                iocell28        7477   8727  460620  RISE       1
OLED_SDA(0)/pad_out                  iocell28       14979  23706  460620  RISE       1
OLED_SDA(0)/pad_in                   iocell28           0  23706  460620  RISE       1
OLED_SDA(0)/fb                       iocell28        6259  29965  460620  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/route_si  datapathcell7   5915  35880  460620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : \SPI_OLED:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_OLED:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484162p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12988
-------------------------------------   ----- 
End-of-path arrival time (ps)           12988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0   count7cell      1940   1940  484162  RISE       1
\SPI_OLED:BSPIM:load_rx_data\/main_4  macrocell5      4504   6444  484162  RISE       1
\SPI_OLED:BSPIM:load_rx_data\/q       macrocell5      3350   9794  484162  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   3195  12988  484162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_OLED:BSPIM:TxStsReg\/clock
Path slack     : 484987p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14513
-------------------------------------   ----- 
End-of-path arrival time (ps)           14513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q           macrocell16    1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:tx_status_0\/main_0  macrocell6     7601   8851  484987  RISE       1
\SPI_OLED:BSPIM:tx_status_0\/q       macrocell6     3350  12201  484987  RISE       1
\SPI_OLED:BSPIM:TxStsReg\/status_0   statusicell3   2311  14513  484987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:TxStsReg\/clock                            statusicell3        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : \SPI_OLED:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_OLED:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485069p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8921
-------------------------------------   ---- 
End-of-path arrival time (ps)           8921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q            macrocell18     1250   1250  485069  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   7671   8921  485069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_OLED:BSPIM:sR8:Dp:u0\/clock
Path slack     : 485119p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8871
-------------------------------------   ---- 
End-of-path arrival time (ps)           8871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q            macrocell16     1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   7621   8871  485119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : \SPI_OLED:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_OLED:BSPIM:TxStsReg\/clock
Path slack     : 485185p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14315
-------------------------------------   ----- 
End-of-path arrival time (ps)           14315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0   count7cell     1940   1940  484162  RISE       1
\SPI_OLED:BSPIM:load_rx_data\/main_4  macrocell5     4504   6444  484162  RISE       1
\SPI_OLED:BSPIM:load_rx_data\/q       macrocell5     3350   9794  484162  RISE       1
\SPI_OLED:BSPIM:TxStsReg\/status_3    statusicell3   4522  14315  485185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:TxStsReg\/clock                            statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : Net_1330/main_1
Capture Clock  : Net_1330/clock_0
Path slack     : 486641p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q  macrocell16   1250   1250  484987  RISE       1
Net_1330/main_1             macrocell15   8599   9849  486641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : Net_1362/main_2
Capture Clock  : Net_1362/clock_0
Path slack     : 486657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q  macrocell18   1250   1250  485069  RISE       1
Net_1362/main_2             macrocell23   8583   9833  486657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1362/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : \SPI_OLED:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_OLED:BSPIM:RxStsReg\/clock
Path slack     : 486848p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12652
-------------------------------------   ----- 
End-of-path arrival time (ps)           12652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0  count7cell     1940   1940  484162  RISE       1
\SPI_OLED:BSPIM:rx_status_6\/main_4  macrocell8     5056   6996  486848  RISE       1
\SPI_OLED:BSPIM:rx_status_6\/q       macrocell8     3350  10346  486848  RISE       1
\SPI_OLED:BSPIM:RxStsReg\/status_6   statusicell4   2306  12652  486848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:RxStsReg\/clock                            statusicell4        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : Net_1609/main_0
Capture Clock  : Net_1609/clock_0
Path slack     : 487193p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9297
-------------------------------------   ---- 
End-of-path arrival time (ps)           9297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q  macrocell16   1250   1250  484987  RISE       1
Net_1609/main_0             macrocell19   8047   9297  487193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1609/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_OLED:BSPIM:state_2\/main_8
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 487535p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487535  RISE       1
\SPI_OLED:BSPIM:state_2\/main_8              macrocell16     5375   8955  487535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_OLED:BSPIM:state_1\/main_8
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 487535p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487535  RISE       1
\SPI_OLED:BSPIM:state_1\/main_8              macrocell17     5375   8955  487535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : Net_1330/main_3
Capture Clock  : Net_1330/clock_0
Path slack     : 487576p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8914
-------------------------------------   ---- 
End-of-path arrival time (ps)           8914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q  macrocell18   1250   1250  485069  RISE       1
Net_1330/main_3             macrocell15   7664   8914  487576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : \SPI_OLED:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_OLED:BSPIM:sR8:Dp:u0\/clock
Path slack     : 487916p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6074
-------------------------------------   ---- 
End-of-path arrival time (ps)           6074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q            macrocell17     1250   1250  486495  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   4824   6074  487916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : Net_1362/main_0
Capture Clock  : Net_1362/clock_0
Path slack     : 488078p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8412
-------------------------------------   ---- 
End-of-path arrival time (ps)           8412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q  macrocell16   1250   1250  484987  RISE       1
Net_1362/main_0             macrocell23   7162   8412  488078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1362/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : Net_1609/main_2
Capture Clock  : Net_1609/clock_0
Path slack     : 488139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q  macrocell18   1250   1250  485069  RISE       1
Net_1609/main_2             macrocell19   7101   8351  488139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1609/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_1330/main_4
Capture Clock  : Net_1330/clock_0
Path slack     : 488842p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7648
-------------------------------------   ---- 
End-of-path arrival time (ps)           7648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:sR8:Dp:u0\/so_comb  datapathcell7   5360   5360  488842  RISE       1
Net_1330/main_4                     macrocell15     2288   7648  488842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_OLED:BSPIM:state_0\/main_3
Capture Clock  : \SPI_OLED:BSPIM:state_0\/clock_0
Path slack     : 488898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:sR8:Dp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  487535  RISE       1
\SPI_OLED:BSPIM:state_0\/main_3              macrocell18     4012   7592  488898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 488943p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7547
-------------------------------------   ---- 
End-of-path arrival time (ps)           7547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q        macrocell18   1250   1250  485069  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_2  macrocell21   6297   7547  488943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 489494p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6996
-------------------------------------   ---- 
End-of-path arrival time (ps)           6996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484162  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_7     macrocell21   5056   6996  489494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_2
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 489502p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6988
-------------------------------------   ---- 
End-of-path arrival time (ps)           6988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484195  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_5     macrocell21   5048   6988  489502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : Net_1362/main_1
Capture Clock  : Net_1362/clock_0
Path slack     : 489593p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6897
-------------------------------------   ---- 
End-of-path arrival time (ps)           6897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q  macrocell17   1250   1250  486495  RISE       1
Net_1362/main_1             macrocell23   5647   6897  489593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1362/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 489691p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q        macrocell16   1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_0  macrocell21   5549   6799  489691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : Net_1330/main_9
Capture Clock  : Net_1330/clock_0
Path slack     : 490046p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484162  RISE       1
Net_1330/main_9                      macrocell15   4504   6444  490046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_2
Path End       : Net_1330/main_7
Capture Clock  : Net_1330/clock_0
Path slack     : 490079p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484195  RISE       1
Net_1330/main_7                      macrocell15   4471   6411  490079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : \SPI_OLED:BSPIM:state_2\/main_2
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 490093p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q       macrocell18   1250   1250  485069  RISE       1
\SPI_OLED:BSPIM:state_2\/main_2  macrocell16   5147   6397  490093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : \SPI_OLED:BSPIM:state_1\/main_2
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 490093p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q       macrocell18   1250   1250  485069  RISE       1
\SPI_OLED:BSPIM:state_1\/main_2  macrocell17   5147   6397  490093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 490396p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q        macrocell17   1250   1250  486495  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_1  macrocell21   4844   6094  490396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : Net_1609/main_1
Capture Clock  : Net_1609/clock_0
Path slack     : 490401p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q  macrocell17   1250   1250  486495  RISE       1
Net_1609/main_1             macrocell19   4839   6089  490401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1609/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : Net_1330/main_2
Capture Clock  : Net_1330/clock_0
Path slack     : 490405p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q  macrocell17   1250   1250  486495  RISE       1
Net_1330/main_2             macrocell15   4835   6085  490405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_1
Path End       : Net_1330/main_8
Capture Clock  : Net_1330/clock_0
Path slack     : 490513p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5977
-------------------------------------   ---- 
End-of-path arrival time (ps)           5977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484628  RISE       1
Net_1330/main_8                      macrocell15   4037   5977  490513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_4
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 490633p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484764  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_3     macrocell21   3917   5857  490633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_4
Path End       : Net_1330/main_5
Capture Clock  : Net_1330/clock_0
Path slack     : 490649p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5841
-------------------------------------   ---- 
End-of-path arrival time (ps)           5841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484764  RISE       1
Net_1330/main_5                      macrocell15   3901   5841  490649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : \SPI_OLED:BSPIM:state_0\/main_2
Capture Clock  : \SPI_OLED:BSPIM:state_0\/clock_0
Path slack     : 490655p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q       macrocell18   1250   1250  485069  RISE       1
\SPI_OLED:BSPIM:state_0\/main_2  macrocell18   4585   5835  490655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_1
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 490657p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484628  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_6     macrocell21   3893   5833  490657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_3
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 490830p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484957  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_4     macrocell21   3720   5660  490830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_3
Path End       : Net_1330/main_6
Capture Clock  : Net_1330/clock_0
Path slack     : 490842p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5648
-------------------------------------   ---- 
End-of-path arrival time (ps)           5648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484957  RISE       1
Net_1330/main_6                      macrocell15   3708   5648  490842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_1
Path End       : \SPI_OLED:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491411p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484628  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_6    macrocell20   3139   5079  491411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_1
Path End       : \SPI_OLED:BSPIM:state_2\/main_6
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 491431p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484628  RISE       1
\SPI_OLED:BSPIM:state_2\/main_6      macrocell16   3119   5059  491431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_1
Path End       : \SPI_OLED:BSPIM:state_1\/main_6
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 491431p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_1  count7cell    1940   1940  484628  RISE       1
\SPI_OLED:BSPIM:state_1\/main_6      macrocell17   3119   5059  491431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : \SPI_OLED:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_OLED:BSPIM:cnt_enable\/clock_0
Path slack     : 491487p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q          macrocell18   1250   1250  485069  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/main_2  macrocell22   3753   5003  491487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_0\/q
Path End       : \SPI_OLED:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491513p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_0\/q         macrocell18   1250   1250  485069  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_2  macrocell20   3727   4977  491513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : \SPI_OLED:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491525p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q         macrocell17   1250   1250  486495  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_1  macrocell20   3715   4965  491525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : \SPI_OLED:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_OLED:BSPIM:cnt_enable\/clock_0
Path slack     : 491526p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q          macrocell17   1250   1250  486495  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/main_1  macrocell22   3714   4964  491526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : \SPI_OLED:BSPIM:state_0\/main_1
Capture Clock  : \SPI_OLED:BSPIM:state_0\/clock_0
Path slack     : 491532p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q       macrocell17   1250   1250  486495  RISE       1
\SPI_OLED:BSPIM:state_0\/main_1  macrocell18   3708   4958  491532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_OLED:BSPIM:cnt_enable\/clock_0
Path slack     : 491556p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q          macrocell16   1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/main_0  macrocell22   3684   4934  491556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491557p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q         macrocell16   1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_0  macrocell20   3683   4933  491557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:state_2\/main_0
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 491560p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q       macrocell16   1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:state_2\/main_0  macrocell16   3680   4930  491560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:state_1\/main_0
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 491560p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q       macrocell16   1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:state_1\/main_0  macrocell17   3680   4930  491560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : \SPI_OLED:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491608p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484162  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_7    macrocell20   2942   4882  491608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : \SPI_OLED:BSPIM:state_2\/main_7
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 491619p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484162  RISE       1
\SPI_OLED:BSPIM:state_2\/main_7      macrocell16   2931   4871  491619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_0
Path End       : \SPI_OLED:BSPIM:state_1\/main_7
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 491619p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_0  count7cell    1940   1940  484162  RISE       1
\SPI_OLED:BSPIM:state_1\/main_7      macrocell17   2931   4871  491619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_4
Path End       : \SPI_OLED:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491731p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484764  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_3    macrocell20   2819   4759  491731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_4
Path End       : \SPI_OLED:BSPIM:state_2\/main_3
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 491733p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484764  RISE       1
\SPI_OLED:BSPIM:state_2\/main_3      macrocell16   2817   4757  491733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_4
Path End       : \SPI_OLED:BSPIM:state_1\/main_3
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 491733p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484764  RISE       1
\SPI_OLED:BSPIM:state_1\/main_3      macrocell17   2817   4757  491733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1330/q
Path End       : Net_1330/main_0
Capture Clock  : Net_1330/clock_0
Path slack     : 491758p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1330/q       macrocell15   1250   1250  460620  RISE       1
Net_1330/main_0  macrocell15   3482   4732  491758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1362/q
Path End       : Net_1362/main_3
Capture Clock  : Net_1362/clock_0
Path slack     : 491778p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1362/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1362/q       macrocell23   1250   1250  491778  RISE       1
Net_1362/main_3  macrocell23   3462   4712  491778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1362/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_2\/q
Path End       : \SPI_OLED:BSPIM:state_0\/main_0
Capture Clock  : \SPI_OLED:BSPIM:state_0\/clock_0
Path slack     : 491800p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_2\/q       macrocell16   1250   1250  484987  RISE       1
\SPI_OLED:BSPIM:state_0\/main_0  macrocell18   3440   4690  491800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_0\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : \SPI_OLED:BSPIM:state_2\/main_1
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 491835p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q       macrocell17   1250   1250  486495  RISE       1
\SPI_OLED:BSPIM:state_2\/main_1  macrocell16   3405   4655  491835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:state_1\/q
Path End       : \SPI_OLED:BSPIM:state_1\/main_1
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 491835p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:state_1\/q       macrocell17   1250   1250  486495  RISE       1
\SPI_OLED:BSPIM:state_1\/main_1  macrocell17   3405   4655  491835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_2
Path End       : \SPI_OLED:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491920p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484195  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_5    macrocell20   2630   4570  491920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_3
Path End       : \SPI_OLED:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 491931p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484957  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_4    macrocell20   2619   4559  491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_2
Path End       : \SPI_OLED:BSPIM:state_2\/main_5
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 491933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484195  RISE       1
\SPI_OLED:BSPIM:state_2\/main_5      macrocell16   2617   4557  491933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_2
Path End       : \SPI_OLED:BSPIM:state_1\/main_5
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 491933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_2  count7cell    1940   1940  484195  RISE       1
\SPI_OLED:BSPIM:state_1\/main_5      macrocell17   2617   4557  491933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_3
Path End       : \SPI_OLED:BSPIM:state_2\/main_4
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 491944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484957  RISE       1
\SPI_OLED:BSPIM:state_2\/main_4      macrocell16   2606   4546  491944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:BitCounter\/count_3
Path End       : \SPI_OLED:BSPIM:state_1\/main_4
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 491944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484957  RISE       1
\SPI_OLED:BSPIM:state_1\/main_4      macrocell17   2606   4546  491944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:ld_ident\/q
Path End       : \SPI_OLED:BSPIM:state_2\/main_9
Capture Clock  : \SPI_OLED:BSPIM:state_2\/clock_0
Path slack     : 492041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:ld_ident\/q      macrocell21   1250   1250  492041  RISE       1
\SPI_OLED:BSPIM:state_2\/main_9  macrocell16   3199   4449  492041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_2\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:ld_ident\/q
Path End       : \SPI_OLED:BSPIM:state_1\/main_9
Capture Clock  : \SPI_OLED:BSPIM:state_1\/clock_0
Path slack     : 492041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:ld_ident\/q      macrocell21   1250   1250  492041  RISE       1
\SPI_OLED:BSPIM:state_1\/main_9  macrocell17   3199   4449  492041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:state_1\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:cnt_enable\/q
Path End       : \SPI_OLED:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_OLED:BSPIM:BitCounter\/clock
Path slack     : 492373p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:cnt_enable\/q       macrocell22   1250   1250  492373  RISE       1
\SPI_OLED:BSPIM:BitCounter\/enable  count7cell    2317   3567  492373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1609/q
Path End       : Net_1609/main_3
Capture Clock  : Net_1609/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1609/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
Net_1609/q       macrocell19   1250   1250  492945  RISE       1
Net_1609/main_3  macrocell19   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1609/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:load_cond\/q
Path End       : \SPI_OLED:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_OLED:BSPIM:load_cond\/clock_0
Path slack     : 492948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:load_cond\/q       macrocell20   1250   1250  492948  RISE       1
\SPI_OLED:BSPIM:load_cond\/main_8  macrocell20   2292   3542  492948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:load_cond\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:ld_ident\/q
Path End       : \SPI_OLED:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_OLED:BSPIM:ld_ident\/clock_0
Path slack     : 492948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:ld_ident\/q       macrocell21   1250   1250  492041  RISE       1
\SPI_OLED:BSPIM:ld_ident\/main_8  macrocell21   2292   3542  492948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:cnt_enable\/q
Path End       : \SPI_OLED:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_OLED:BSPIM:cnt_enable\/clock_0
Path slack     : 492952p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:cnt_enable\/q       macrocell22   1250   1250  492373  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/main_3  macrocell22   2288   3538  492952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:cnt_enable\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_OLED:BSPIM:ld_ident\/q
Path End       : Net_1330/main_10
Capture Clock  : Net_1330/clock_0
Path slack     : 492956p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPI_OLED_IntClock:R#1 vs. SPI_OLED_IntClock:R#2)   500000
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_OLED:BSPIM:ld_ident\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPI_OLED:BSPIM:ld_ident\/q  macrocell21   1250   1250  492041  RISE       1
Net_1330/main_10             macrocell15   2284   3534  492956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1330/clock_0                                           macrocell15         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

