// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1667\sampleModel1667_4_sub\Mysubsystem_1.v
// Created: 2024-08-13 11:23:20
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_1
// Source Path: sampleModel1667_4_sub/Subsystem/Mysubsystem_1
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_1
          (clk,
           reset,
           enb,
           In1,
           Y);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] In1;  // uint16
  output  Y;


  wire [15:0] dtc_out;  // ufix16
  wire [15:0] cfblk75_out1;  // uint16
  wire cfblk3_out1;


  assign dtc_out = In1;



  assign cfblk75_out1 = dtc_out;



  cfblk3 u_cfblk3 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(cfblk75_out1),  // uint16
                   .Y(cfblk3_out1)
                   );

  assign Y = cfblk3_out1;

endmodule  // Mysubsystem_1

