[verilog]
defines = ["RSD_SYNTHESIS_ZEDBOARD"]