#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jun 14 23:08:56 2025
# Process ID: 16186
# Current directory: /home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth
# Command line: vivado -mode batch -source /home/nikhil/vicuna-build/vicuna/demo/gen_demo.tcl -tclargs /home/nikhil/vicuna-build/vicuna/demo//../ /home/nikhil/vicuna-build/vicuna/ibex /home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth/vproc_config.sv xc7a200tsbg484-1 /home/nikhil/vicuna-build/vicuna/demo/nexysvideo.xdc /home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem 0 10.0
# Log file: /home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth/vivado.log
# Journal file: /home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth/vivado.jou
# Running On        :nikhil
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.2 LTS
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency     :2584.780 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16484 MB
# Swap memory       :4294 MB
# Total Virtual     :20779 MB
# Available Virtual :17067 MB
#-----------------------------------------------------------
source /home/nikhil/vicuna-build/vicuna/demo/gen_demo.tcl
# if {$argc != 8} {
#     puts "usage: gen_demo.tcl VPROC-DIR CORE-DIR CONFIG_FILE PART CONSTR-FILE RAM-FILE DIFF-CLK CLK-PER"
#     exit 2
# }
# set vproc_dir    [lindex $argv 0]
# set core_dir     [lindex $argv 1]
# set config_file  [lindex $argv 2]
# set part         [lindex $argv 3]
# set constr_file  [lindex $argv 4]
# set ram_file_var "RAM_FPATH=\"[lindex $argv 5]\""
# set diff_clk_var "DIFF_CLK=[lindex $argv 6]"
# set clk_per_var  "SYSCLK_PER=[lindex $argv 7]"
# set _xil_proj_name_ "vicuna_demo"
# create_project -part $part ${_xil_proj_name_} ${_xil_proj_name_}
# set proj_dir [get_property directory [current_project]]
# set obj [current_project]
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "part" -value $part -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set obj [get_filesets sources_1]
# set src_list {}
# lappend src_list "$vproc_dir/demo/rtl/demo_top.sv"
# lappend src_list "$vproc_dir/demo/rtl/ram.sv"
# lappend src_list "$vproc_dir/demo/rtl/uart_rx.sv"
# lappend src_list "$vproc_dir/demo/rtl/uart_tx.sv"
# lappend src_list "$vproc_dir/rtl/vproc_pkg.sv"
# lappend src_list "$config_file"
# foreach file {
#     vproc_top.sv vproc_xif.sv vproc_core.sv vproc_decoder.sv vproc_lsu.sv vproc_alu.sv
#     vproc_mul.sv vproc_mul_block.sv vproc_sld.sv vproc_elem.sv vproc_pending_wr.sv vproc_vregfile.sv
#     vproc_vregpack.sv vproc_vregunpack.sv vproc_queue.sv vproc_result.sv vproc_pipeline.sv
#     vproc_pipeline_wrapper.sv vproc_unit_wrapper.sv vproc_unit_mux.sv vproc_vreg_wr_mux.sv
#     vproc_dispatcher.sv vproc_cache.sv
# } {
#     lappend src_list "$vproc_dir/rtl/$file"
# }
# set main_core ""
# if {[string first "ibex" $core_dir] != -1} {
#     set main_core "MAIN_CORE_IBEX"
#     foreach file {ibex_pkg.sv ibex_top.sv ibex_core.sv ibex_alu.sv ibex_branch_predict.sv
#                   ibex_compressed_decoder.sv ibex_controller.sv ibex_counter.sv
#                   ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv
#                   ibex_ex_block.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv
#                   ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv
#                   ibex_multdiv_fast.sv ibex_multdiv_slow.sv ibex_pmp.sv ibex_prefetch_buffer.sv
#                   ibex_register_file_ff.sv ibex_register_file_fpga.sv ibex_wb_stage.sv
#                   ibex_tracer_pkg.sv ibex_tracer.sv} {
#         lappend src_list "$core_dir/rtl/$file"
#     }
#     lappend src_list "$core_dir/syn/rtl/prim_clock_gating.v"
#     lappend src_list "$core_dir/vendor/lowrisc_ip/dv/sv/dv_utils/"
#     lappend src_list "$core_dir/vendor/lowrisc_ip/ip/prim/rtl/"
# } elseif {[string first "cv32e40x" $core_dir] != -1} {
#     set main_core "MAIN_CORE_CV32E40X"
#     lappend src_list "$core_dir/rtl/include/cv32e40x_pkg.sv"
#     foreach file {
#         if_xif.sv if_c_obi.sv cv32e40x_core.sv
#         cv32e40x_if_stage.sv cv32e40x_id_stage.sv cv32e40x_ex_stage.sv
#         cv32e40x_load_store_unit.sv cv32e40x_wb_stage.sv cv32e40x_register_file.sv
#         cv32e40x_register_file_wrapper.sv cv32e40x_cs_registers.sv cv32e40x_csr.sv
#         cv32e40x_a_decoder.sv           cv32e40x_decoder.sv              cv32e40x_pc_target.sv
#         cv32e40x_alignment_buffer.sv    cv32e40x_div.sv                  cv32e40x_pma.sv
#         cv32e40x_alu_b_cpop.sv          cv32e40x_popcnt.sv               cv32e40x_m_decoder.sv
#         cv32e40x_alu.sv                 cv32e40x_ff_one.sv               cv32e40x_prefetcher.sv
#         cv32e40x_b_decoder.sv           cv32e40x_i_decoder.sv            cv32e40x_prefetch_unit.sv
#         cv32e40x_compressed_decoder.sv  cv32e40x_controller_bypass.sv    cv32e40x_mpu.sv
#         cv32e40x_controller_fsm.sv      cv32e40x_instr_obi_interface.sv  cv32e40x_sleep_unit.sv
#         cv32e40x_controller.sv          cv32e40x_int_controller.sv       cv32e40x_mult.sv
#         cv32e40x_data_obi_interface.sv  cv32e40x_write_buffer.sv
#         cv32e40x_lsu_response_filter.sv
#     } {
#         lappend src_list "$core_dir/rtl/$file"
#     }
#     lappend src_list "$core_dir/bhv/cv32e40x_sim_clock_gate.sv"
# }
# add_files -fileset $obj -norecurse -scan_for_includes $src_list
INFO: [filemgmt 56-200] Setting project included file '/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv' to type 'Verilog Header'.
# set obj [get_filesets sim_1]
# set src_list {}
# lappend src_list "$vproc_dir/demo/rtl/demo_tb.sv"
# add_files -fileset $obj -norecurse -scan_for_includes $src_list
# set_property top demo_top [get_filesets sources_1]
# set_property top demo_tb [get_filesets sim_1]
# set_property top_lib xil_defaultlib [get_filesets sim_1]
# set_property verilog_define "$main_core" -objects [get_filesets sources_1]
# set_property verilog_define "$main_core" -objects [get_filesets sim_1]
# set obj [get_filesets constrs_1]
# add_files -fileset $obj -norecurse $constr_file
# set_property generic "$ram_file_var $diff_clk_var $clk_per_var" -objects [get_filesets sources_1]
# set_property generic "$ram_file_var $diff_clk_var $clk_per_var" -objects [get_filesets sim_1]
INFO: [Common 17-206] Exiting Vivado at Sat Jun 14 23:09:04 2025...
