#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\software\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\software\iverilog\lib\ivl\va_math.vpi";
S_000001c83a78dc10 .scope module, "tb_uart_tx" "tb_uart_tx" 2 3;
 .timescale -9 -12;
P_000001c83a7d11d0 .param/l "Baudrate" 0 2 8, +C4<00000000000000000010010110000000>;
P_000001c83a7d1208 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
P_000001c83a7d1240 .param/l "datawidth" 0 2 7, +C4<00000000000000000000000000001000>;
v000001c83a83f5d0_0 .var "clk", 0 0;
v000001c83a83e310_0 .var "data_in", 7 0;
v000001c83a83f850_0 .var "rst_n", 0 0;
v000001c83a83e450_0 .var "tx_triger_flag", 0 0;
v000001c83a83e770_0 .net "txd", 0 0, L_000001c83a7e4450;  1 drivers
S_000001c83a78dda0 .scope module, "u_uart_tx" "uart_tx" 2 33, 3 2 0, S_000001c83a78dc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "tx_triger_flag";
    .port_info 4 /OUTPUT 1 "txd";
P_000001c83a7d13b0 .param/l "Baudrate" 0 3 2, +C4<00000000000000000010010110000000>;
P_000001c83a7d13e8 .param/l "cnt_max1" 1 3 11, +C4<00000000000000000000000000000101>;
P_000001c83a7d1420 .param/l "cnt_max2" 1 3 12, +C4<000000000000000000000000000001010>;
P_000001c83a7d1458 .param/l "cnt_width1" 1 3 24, +C4<00000000000000000000000000000011>;
P_000001c83a7d1490 .param/l "cnt_width2" 1 3 25, +C4<00000000000000000000000000000100>;
P_000001c83a7d14c8 .param/l "datawidth" 0 3 2, +C4<00000000000000000000000000001000>;
L_000001c83a7e4450 .functor BUFZ 1, v000001c83a83eef0_0, C4<0>, C4<0>, C4<0>;
v000001c83a83cae0_0 .net "clk", 0 0, v000001c83a83f5d0_0;  1 drivers
v000001c83a83d4e0_0 .net "cnt1", 2 0, v000001c83a83cfe0_0;  1 drivers
v000001c83a83d580_0 .net "cnt2", 3 0, v000001c83a83d080_0;  1 drivers
v000001c83a83d760_0 .net "cnt_end1", 0 0, L_000001c83a7e4610;  1 drivers
v000001c83a83d6c0_0 .net "cnt_end2", 0 0, L_000001c83a7e4840;  1 drivers
v000001c83a83cb80_0 .net "data_in", 7 0, v000001c83a83e310_0;  1 drivers
v000001c83a83ccc0_0 .net "rst_n", 0 0, v000001c83a83f850_0;  1 drivers
v000001c83a83ef90_0 .var "tx_start_flag", 0 0;
v000001c83a83eb30_0 .net "tx_triger_flag", 0 0, v000001c83a83e450_0;  1 drivers
v000001c83a83f030_0 .net "txd", 0 0, L_000001c83a7e4450;  alias, 1 drivers
v000001c83a83eef0_0 .var "txd_reg", 0 0;
E_000001c83a7cf640 .event posedge, v000001c83a83cea0_0;
S_000001c83a78df30 .scope module, "bitlenth_counter" "counter" 3 45, 4 1 0, S_000001c83a78dda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cnt_add";
    .port_info 3 /OUTPUT 3 "cnt";
    .port_info 4 /OUTPUT 1 "cnt_end";
P_000001c83a7896a0 .param/l "cnt_max" 0 4 2, +C4<00000000000000000000000000000101>;
P_000001c83a7896d8 .param/l "cnt_width" 1 4 22, +C4<00000000000000000000000000000011>;
L_000001c83a7e4610 .functor AND 1, v000001c83a83ef90_0, L_000001c83a83e8b0, C4<1>, C4<1>;
v000001c83a7d0080_0 .net *"_ivl_0", 31 0, L_000001c83a83f170;  1 drivers
L_000001c83a83fb58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c83a7d0120_0 .net *"_ivl_3", 28 0, L_000001c83a83fb58;  1 drivers
L_000001c83a83fba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c83a7e2410_0 .net/2u *"_ivl_4", 31 0, L_000001c83a83fba0;  1 drivers
v000001c83a7d43f0_0 .net *"_ivl_6", 0 0, L_000001c83a83e8b0;  1 drivers
v000001c83a83cea0_0 .net "clk", 0 0, v000001c83a83f5d0_0;  alias, 1 drivers
v000001c83a83cfe0_0 .var "cnt", 2 0;
v000001c83a83ca40_0 .net "cnt_add", 0 0, v000001c83a83ef90_0;  1 drivers
v000001c83a83cc20_0 .net "cnt_end", 0 0, L_000001c83a7e4610;  alias, 1 drivers
v000001c83a83ce00_0 .net "rst_n", 0 0, v000001c83a83f850_0;  alias, 1 drivers
E_000001c83a7cfa40/0 .event negedge, v000001c83a83ce00_0;
E_000001c83a7cfa40/1 .event posedge, v000001c83a83cea0_0;
E_000001c83a7cfa40 .event/or E_000001c83a7cfa40/0, E_000001c83a7cfa40/1;
L_000001c83a83f170 .concat [ 3 29 0 0], v000001c83a83cfe0_0, L_000001c83a83fb58;
L_000001c83a83e8b0 .cmp/eq 32, L_000001c83a83f170, L_000001c83a83fba0;
S_000001c83a7e2280 .scope function.vec4.u32, "clogb2" "clogb2" 4 11, 4 11 0, S_000001c83a78df30;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001c83a7e2280
v000001c83a7870e0_0 .var/i "depth", 31 0;
TD_tb_uart_tx.u_uart_tx.bitlenth_counter.clogb2 ;
    %load/vec4 v000001c83a7870e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c83a7870e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.4 ;
    %load/vec4 v000001c83a7870e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v000001c83a7870e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c83a7870e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.4;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %end;
S_000001c83a7e24b0 .scope module, "bitnum_counter" "counter" 3 55, 4 1 0, S_000001c83a78dda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cnt_add";
    .port_info 3 /OUTPUT 4 "cnt";
    .port_info 4 /OUTPUT 1 "cnt_end";
P_000001c83a788ea0 .param/l "cnt_max" 0 4 2, +C4<000000000000000000000000000001010>;
P_000001c83a788ed8 .param/l "cnt_width" 1 4 22, +C4<00000000000000000000000000000100>;
L_000001c83a7e4840 .functor AND 1, L_000001c83a7e4610, L_000001c83a83e130, C4<1>, C4<1>;
v000001c83a83c900_0 .net *"_ivl_0", 32 0, L_000001c83a83f3f0;  1 drivers
L_000001c83a83fbe8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c83a83d620_0 .net *"_ivl_3", 28 0, L_000001c83a83fbe8;  1 drivers
L_000001c83a83fc30 .functor BUFT 1, C4<000000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v000001c83a83d120_0 .net/2u *"_ivl_4", 32 0, L_000001c83a83fc30;  1 drivers
v000001c83a83c860_0 .net *"_ivl_6", 0 0, L_000001c83a83e130;  1 drivers
v000001c83a83d260_0 .net "clk", 0 0, v000001c83a83f5d0_0;  alias, 1 drivers
v000001c83a83d080_0 .var "cnt", 3 0;
v000001c83a83cd60_0 .net "cnt_add", 0 0, L_000001c83a7e4610;  alias, 1 drivers
v000001c83a83d3a0_0 .net "cnt_end", 0 0, L_000001c83a7e4840;  alias, 1 drivers
v000001c83a83cf40_0 .net "rst_n", 0 0, v000001c83a83f850_0;  alias, 1 drivers
L_000001c83a83f3f0 .concat [ 4 29 0 0], v000001c83a83d080_0, L_000001c83a83fbe8;
L_000001c83a83e130 .cmp/eq 33, L_000001c83a83f3f0, L_000001c83a83fc30;
S_000001c83a83d820 .scope function.vec4.u32, "clogb2" "clogb2" 4 11, 4 11 0, S_000001c83a7e24b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001c83a83d820
v000001c83a83d300_0 .var/i "depth", 31 0;
TD_tb_uart_tx.u_uart_tx.bitnum_counter.clogb2 ;
    %load/vec4 v000001c83a83d300_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000001c83a83d300_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.10 ;
    %load/vec4 v000001c83a83d300_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.11, 5;
    %load/vec4 v000001c83a83d300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c83a83d300_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.10;
T_1.11 ;
T_1.8 ;
T_1.7 ;
    %end;
S_000001c83a83d9b0 .scope function.vec4.u32, "clogb2" "clogb2" 3 13, 3 13 0, S_000001c83a78dda0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001c83a83d9b0
v000001c83a83c9a0_0 .var/i "depth", 31 0;
TD_tb_uart_tx.u_uart_tx.clogb2 ;
    %load/vec4 v000001c83a83c9a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001c83a83c9a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.16 ;
    %load/vec4 v000001c83a83c9a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.17, 5;
    %load/vec4 v000001c83a83c9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c83a83c9a0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.16;
T_2.17 ;
T_2.14 ;
T_2.13 ;
    %end;
    .scope S_000001c83a78df30;
T_3 ;
    %wait E_000001c83a7cfa40;
    %load/vec4 v000001c83a83ce00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c83a83cfe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c83a83ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c83a83cc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c83a83cfe0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001c83a83cfe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c83a83cfe0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c83a7e24b0;
T_4 ;
    %wait E_000001c83a7cfa40;
    %load/vec4 v000001c83a83cf40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c83a83d080_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c83a83cd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c83a83d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c83a83d080_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001c83a83d080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001c83a83d080_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c83a78dda0;
T_5 ;
    %wait E_000001c83a7cfa40;
    %load/vec4 v000001c83a83ccc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c83a83ef90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c83a83d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c83a83ef90_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001c83a83eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c83a83ef90_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c83a78dda0;
T_6 ;
    %wait E_000001c83a7cf640;
    %load/vec4 v000001c83a83ef90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001c83a83d580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c83a83eef0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001c83a83d580_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c83a83eef0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001c83a83cb80_0;
    %load/vec4 v000001c83a83d580_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v000001c83a83eef0_0, 0;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c83a83eef0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c83a78dc10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c83a83f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c83a83f850_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c83a83e310_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c83a83e450_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001c83a78dc10;
T_8 ;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v000001c83a83f5d0_0;
    %inv;
    %store/vec4 v000001c83a83f5d0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001c83a78dc10;
T_9 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c83a83f850_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001c83a78dc10;
T_10 ;
    %vpi_call 2 44 "$dumpfile", "uart_tx.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 112, 0, 8;
    %store/vec4 v000001c83a83e310_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c83a83e450_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c83a83e450_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_uart_tx.v";
    "./uart_tx.v";
    "./counter.v";
