/** @file
  Meteorlake P GPIO definition table for Pre-Memory Initialization

  Copyright (c) 2024, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

  This file is automatically generated. Please do NOT modify !!!

**/
#ifndef _METEOR_LAKE_S_POSTMEM_GPIO_TABLE_H_
#define _METEOR_LAKE_S_POSTMEM_GPIO_TABLE_H_

#include <Include/GpioV2Config.h>
#include <GpioV2PinsMtlPchS.h>

GLOBAL_REMOVE_IF_UNREFERENCED GPIOV2_INIT_CONFIG mGpioTablePostMemMtlSUDimm1DPCRvpDimm[] =
{
    //
    //AUDIO
    //
    {GPIOV2_MTL_PCH_S_GPP_H_0,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateDefault, GpioV2IntEdge|GpioV2IntSci, GpioV2ResetHost,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock  }},  //CODEC_INT_N

    {GPIOV2_MTL_PCH_S_GPP_E_13, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,                GpioV2ResetHost,  GpioV2TermDefault                              }},  //PCH_CODEC_PWR_EN

    //
    //PCH M.2 SSD1
    //
    {GPIOV2_MTL_PCH_S_GPP_H_13, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_PCH_SSD1_PWREN
    {GPIOV2_MTL_PCH_S_GPP_A_9,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_SSD1_RST_N

    //
    //PCH M.2 SSD2
    //
    {GPIOV2_MTL_PCH_S_GPP_B_2,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_PCH_SSD2_PWREN
    {GPIOV2_MTL_PCH_S_GPP_A_11, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_SSD2_RST_N

    //
    //CPU M.2 SSD1
    //
    {GPIOV2_MTL_PCH_S_GPP_F_23, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_CPU_SSD1_PWREN
    {GPIOV2_MTL_PCH_S_GPP_A_7,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_CPU_SSD1_RESET_N

    //
    //CPU M.2 SSD2
    //
    {GPIOV2_MTL_PCH_S_GPP_H_12, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_CPU_SSD2_PWREN
    {GPIOV2_MTL_PCH_S_GPP_A_8,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut, GpioV2StateHigh, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //M2_CPU_SSD2_RESET_N

    //
    //PCH PCIe Slot 1 - x4 Slot
    //
    {GPIOV2_MTL_PCH_S_GPP_E_1,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //PCIE_SLOT_1_PWREN
    {GPIOV2_MTL_PCH_S_GPP_F_11, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //GPIO_PCIESLOT_1_RST_N
    {GPIOV2_MTL_PCH_S_GPP_C_2,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntEdge|GpioV2IntSci, GpioV2ResetHostDeep, GpioV2TermDefault, GpioV2Unlock, GpioV2Lock}},  //PCIE_SLOT_1_WAKE_N

    //
    //PCH PCIe Slot 2 - x2 Slot
    //
    {GPIOV2_MTL_PCH_S_GPP_H_10, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //PCIE_SLOT_2_PWREN
    {GPIOV2_MTL_PCH_S_GPP_F_12, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //GPIO_PCIESLOT_2_RST_N
    {GPIOV2_MTL_PCH_S_GPP_C_5,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntEdge|GpioV2IntSci, GpioV2ResetHostDeep, GpioV2TermDefault, GpioV2Unlock, GpioV2Lock}},  //PCIE_SLOT_2_WAKE_N

    //
    //PCH PCIe Slot 3 - x4 Slot
    //
    {GPIOV2_MTL_PCH_S_GPP_F_20, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //PCIE_SLOT_3_PWREN
    {GPIOV2_MTL_PCH_S_GPP_F_16, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //GPIO_PCIESLOT_3_RST_N
    {GPIOV2_MTL_PCH_S_GPP_B_3,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntEdge|GpioV2IntSci, GpioV2ResetHostDeep, GpioV2TermDefault, GpioV2Unlock, GpioV2Lock}},  //PCIE_SLOT_3_WAKE_N

    //
    //CPU PCIE Slot 1 - x16 Slot
    //
    {GPIOV2_MTL_PCH_S_GPP_F_3,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //PEG_SLOT_PWREN
    {GPIOV2_MTL_PCH_S_GPP_E_2,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //PEG_SLOT_RST_N,
    {GPIOV2_MTL_PCH_S_GPP_B_14, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntEdge|GpioV2IntSci, GpioV2ResetHostDeep, GpioV2TermDefault, GpioV2Unlock, GpioV2Lock}},  //PEG_SLOT_WAKE_R_N

    {GPIOV2_MTL_PCH_S_GPP_F_7,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //PEG_SLOT_DGPU_SEL_N
    {GPIOV2_MTL_PCH_S_GPP_E_5,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateLow,    GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //PEG_SLOT_DGPU_PWR_EN_N
    {GPIOV2_MTL_PCH_S_GPP_F_9,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //PEG_SLOT_DGPU_PWR_OK
    {GPIOV2_MTL_PCH_S_GPP_E_14, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis, GpioV2ResetGlobal, GpioV2TermDefault}},  //PEG_PCIE_SLOT_AUXPWR_EN

    //
    //M.2 WLAN
    //
    {GPIOV2_MTL_PCH_S_GPP_B_6,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,     GpioV2TermDefault                          }},  //WLAN_RST_N
    {GPIOV2_MTL_PCH_S_GPP_B_19, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntEdge|GpioV2IntSci, GpioV2ResetHostDeep, GpioV2TermDefault, GpioV2Unlock, GpioV2Lock}},  //WIFI_WAKE_N
    {GPIOV2_MTL_PCH_S_GPP_B_21, {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntEdge|GpioV2IntApic, GpioV2ResetHostDeep, GpioV2TermDefault, GpioV2Unlock, GpioV2Lock}},  //UART_BT_WAKE_N
    {GPIOV2_MTL_PCH_S_GPP_F_2,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHostDeep, GpioV2TermDefault                          }},  //BT_RF_KILL_N
    {GPIOV2_MTL_PCH_S_GPP_F_8,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHostDeep, GpioV2TermDefault                          }},  //WIFI_RF_KILL_N
    {GPIOV2_MTL_PCH_S_GPP_E_17, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHostDeep, GpioV2TermDefault                          }},  //CNVI_EN_N

    //
    //SATA
    //
    {GPIOV2_MTL_PCH_S_GPP_E_15, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //SATA_DIRECT_PWREN

    //LAN
    {GPIOV2_MTL_PCH_S_GPP_E_18, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //LAN_CTRL_PWREN

    // Touch panel
    {GPIOV2_MTL_PCH_S_GPP_A_12, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,                GpioV2ResetHost, GpioV2TermDefault                          }}, //TCH_PNL1_PWR_EN
    {GPIOV2_MTL_PCH_S_GPP_D_22, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,                GpioV2ResetHost, GpioV2TermDefault                          }}, //THC1_1P8_SPI2_RST_N_CON

    // TPM module
    {GPIOV2_MTL_PCH_S_GPP_F_17, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntEdge|GpioV2IntSci,  GpioV2ResetHost, GpioV2TermWpu20K,    GpioV2Unlock, GpioV2Lock}}, //TPM module MIPI60 (Rework)

    //
    //EC
    //
    {GPIOV2_MTL_PCH_S_GPP_B_4,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv, GpioV2StateDefault, GpioV2IntLevel|GpioV2IntSmi, GpioV2ResetHost, GpioV2TermNone,    GpioV2Unlock, GpioV2Lock}}, //EC_SMI_N (legacy feature, not used?)

    //
    //Tcss
    //
    {GPIOV2_MTL_PCH_S_GPP_F_22, {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,    GpioV2StateDefault, GpioV2IntDis,   GpioV2ResetHost,     GpioV2TermNone,   GpioV2Unlock, GpioV2Lock}},  //USBC_PSON_OVERRIDE_N
    {GPIOV2_MTL_PCH_S_GPP_K_3,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,    GpioV2StateDefault, GpioV2IntLevel, GpioV2ResetHostDeep, GpioV2TermNone,   GpioV2Unlock, GpioV2Lock}},  //PD_SX_ACK_G2_PCH
    {GPIOV2_MTL_PCH_S_GPP_K_4,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,   GpioV2ResetHostDeep, GpioV2TermDefault                         }},  //PLX_SX_ENTRY_G1_PCH_N
    {GPIOV2_MTL_PCH_S_GPP_K_5,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis,   GpioV2ResetHost,     GpioV2TermDefault                         }},  //DNX_IN_PROG_AUX_NBIAS

    //
    //others
    //
    {GPIOV2_MTL_PCH_S_GPP_F_10, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirIn,    GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //PCH_CONFIG_JUMPER
    {GPIOV2_MTL_PCH_S_GPP_F_14, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirIn,    GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //PCH_RECOVERY_JUMPER
    {GPIOV2_MTL_PCH_S_GPP_F_15, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirIn,    GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //H_SKTOCC_N
    {GPIOV2_MTL_PCH_S_GPP_K_1,  {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,   GpioV2StateHigh,    GpioV2IntDis, GpioV2ResetHost, GpioV2TermDefault}},  //PM_SLP_S0_CS_N

    //Hi-Z Signals
    {GPIOV2_MTL_PCH_S_GPP_A_13, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_B_12, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_B_20, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_C_17, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_D_0,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_D_1,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_D_2,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_D_3,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_3,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_6,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_7,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_9,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_10, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_11, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_12, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_16, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_19, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_20, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_E_21, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_F_0,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_F_1,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_F_4,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_F_5,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_F_18, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_H_4,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_H_11, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_H_14, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_H_17, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_I_16, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_J_11, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_J_15, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_J_16, {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_K_0,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_K_2,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_K_8,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {GPIOV2_MTL_PCH_S_GPP_K_9,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
    {0x0}  // terminator
  };

#endif // _METEOR_LAKE_P_POSTMEM_GPIO_TABLE_H_
