Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/home/a-l-r/co/src/project/alu_tb_isim_beh.exe -prj Z:/home/a-l-r/co/src/project/alu_tb_beh.prj work.alu_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" into library work
ERROR:HDLCompiler:281 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 1: Cannot open include file "alu.h".
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 15: Macro <ALU_ADD> is not defined.
ERROR:HDLCompiler:806 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 15: Syntax error near ")".
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 16: Macro <ALU_SUB> is not defined.
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 17: Macro <ALU_AND> is not defined.
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 18: Macro <ALU_OR> is not defined.
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 19: Macro <ALU_NOT> is not defined.
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 20: Macro <ALU_XOR> is not defined.
ERROR:HDLCompiler:806 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 21: Syntax error near "}".
ERROR:HDLCompiler:806 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 27: Syntax error near ")".
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 34: Macro <ALU_EQUAL> is not defined.
ERROR:HDLCompiler:806 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 34: Syntax error near ":".
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 35: Macro <ALU_SMALLER> is not defined.
ERROR:HDLCompiler:870 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 36: Macro <ALU_LARGER> is not defined.
ERROR:HDLCompiler:806 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 39: Syntax error near ":".
ERROR:HDLCompiler:598 - "Z:/home/a-l-r/co/src/project/../src/datapath/alu.v" Line 3: Module <alu> ignored due to previous errors.
Verilog file Z:/home/a-l-r/co/src/project/../src/datapath/alu.v ignored due to errors
