
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSM.
* Version: 
* DO NOT EDIT.
*
*  v (64-bit)
SW Build (by ) on 
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xuartlite.h"

/*
* The configuration table for devices
*/

XUartLite_Config XUartLite_ConfigTable[] =
{
	{
		XPAR_AXI_UARTLITE_0_DEVICE_ID,
		XPAR_AXI_UARTLITE_0_BASEADDR,
		XPAR_AXI_UARTLITE_0_BAUDRATE,
		XPAR_AXI_UARTLITE_0_USE_PARITY,
		XPAR_AXI_UARTLITE_0_ODD_PARITY,
		XPAR_AXI_UARTLITE_0_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_1_DEVICE_ID,
		XPAR_AXI_UARTLITE_1_BASEADDR,
		XPAR_AXI_UARTLITE_1_BAUDRATE,
		XPAR_AXI_UARTLITE_1_USE_PARITY,
		XPAR_AXI_UARTLITE_1_ODD_PARITY,
		XPAR_AXI_UARTLITE_1_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_2_DEVICE_ID,
		XPAR_AXI_UARTLITE_2_BASEADDR,
		XPAR_AXI_UARTLITE_2_BAUDRATE,
		XPAR_AXI_UARTLITE_2_USE_PARITY,
		XPAR_AXI_UARTLITE_2_ODD_PARITY,
		XPAR_AXI_UARTLITE_2_DATA_BITS
	},
	{
		XPAR_AXI_UARTLITE_3_DEVICE_ID,
		XPAR_AXI_UARTLITE_3_BASEADDR,
		XPAR_AXI_UARTLITE_3_BAUDRATE,
		XPAR_AXI_UARTLITE_3_USE_PARITY,
		XPAR_AXI_UARTLITE_3_ODD_PARITY,
		XPAR_AXI_UARTLITE_3_DATA_BITS
	}
};


