
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.37

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_data[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_data[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.50    0.01    0.08    0.08 v rx_data[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rx_data[7] (net)
                  0.01    0.00    0.08 v _286_/A2 (NAND2_X1)
     1    1.68    0.01    0.02    0.09 ^ _286_/ZN (NAND2_X1)
                                         _092_ (net)
                  0.01    0.00    0.09 ^ _287_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.11 v _287_/ZN (AOI21_X1)
                                         _016_ (net)
                  0.01    0.00    0.11 v rx_data[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_data[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.04    0.02    0.09    0.09 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.09 ^ _371_/B (HA_X1)
     1    3.40    0.01    0.04    0.13 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.13 ^ _211_/A (BUF_X4)
     4    9.81    0.01    0.02    0.16 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.16 ^ _212_/A2 (NAND2_X1)
     2    2.45    0.01    0.02    0.17 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.17 v _213_/A2 (OR2_X1)
     4   11.57    0.02    0.07    0.24 v _213_/ZN (OR2_X1)
                                         _197_ (net)
                  0.02    0.00    0.24 v _375_/B (HA_X1)
     1    1.59    0.01    0.04    0.27 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.27 v _235_/A (BUF_X2)
     6    8.38    0.01    0.03    0.30 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.30 v _290_/A2 (OR2_X2)
     2    4.77    0.01    0.05    0.35 v _290_/ZN (OR2_X2)
                                         _095_ (net)
                  0.01    0.00    0.35 v _303_/A3 (OR4_X4)
     3    4.47    0.02    0.10    0.45 v _303_/ZN (OR4_X4)
                                         _107_ (net)
                  0.02    0.00    0.45 v _305_/A3 (NOR4_X1)
     1    1.92    0.04    0.08    0.53 ^ _305_/ZN (NOR4_X1)
                                         _109_ (net)
                  0.04    0.00    0.53 ^ _306_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.59 v _306_/Z (MUX2_X1)
                                         _018_ (net)
                  0.01    0.00    0.59 v rx_shift_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.04    0.02    0.09    0.09 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.09 ^ _371_/B (HA_X1)
     1    3.40    0.01    0.04    0.13 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.13 ^ _211_/A (BUF_X4)
     4    9.81    0.01    0.02    0.16 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.16 ^ _212_/A2 (NAND2_X1)
     2    2.45    0.01    0.02    0.17 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.17 v _213_/A2 (OR2_X1)
     4   11.57    0.02    0.07    0.24 v _213_/ZN (OR2_X1)
                                         _197_ (net)
                  0.02    0.00    0.24 v _375_/B (HA_X1)
     1    1.59    0.01    0.04    0.27 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.27 v _235_/A (BUF_X2)
     6    8.38    0.01    0.03    0.30 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.30 v _290_/A2 (OR2_X2)
     2    4.77    0.01    0.05    0.35 v _290_/ZN (OR2_X2)
                                         _095_ (net)
                  0.01    0.00    0.35 v _303_/A3 (OR4_X4)
     3    4.47    0.02    0.10    0.45 v _303_/ZN (OR4_X4)
                                         _107_ (net)
                  0.02    0.00    0.45 v _305_/A3 (NOR4_X1)
     1    1.92    0.04    0.08    0.53 ^ _305_/ZN (NOR4_X1)
                                         _109_ (net)
                  0.04    0.00    0.53 ^ _306_/S (MUX2_X1)
     1    1.06    0.01    0.06    0.59 v _306_/Z (MUX2_X1)
                                         _018_ (net)
                  0.01    0.00    0.59 v rx_shift_reg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.59   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-04   4.00e-06   2.69e-06   2.46e-04  79.4%
Combinational          3.03e-05   2.89e-05   4.62e-06   6.38e-05  20.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.70e-04   3.29e-05   7.31e-06   3.10e-04 100.0%
                          87.0%      10.6%       2.4%
