vendor_name = ModelSim
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/X16bit_4_to_1_mux.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/MARC3.bdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/datapath.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/reg16bit.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/function_unit.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/ex_mem_reg.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mem_wb_reg.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/forward_control.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/hazard_detect.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/id_ex_reg.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/if_id_reg.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/DE2_CLOCK.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/CPU_chip.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/CPU.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/controlunit.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemrom.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemrom.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemram.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/systemram.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/refreshcounter.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/refreshcounter.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_adder.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_adder.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_mux.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_mux.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit16_2_to_1_mux.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit16_2_to_1_mux.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_displ_adder.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_displ_adder.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/pc_sel_control.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/wb_sel_control.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mux3bit_2_to_1.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/mux3bit_2_to_1.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_sub.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_sub.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/LCD_mux.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/LCD_mux.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant0.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant0.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant1.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/constant1.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit_1.qip
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/bit_1.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/reset_vector1.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/PC_reg.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/sp_reg.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/MARC3.cbx.xml
source_file = 1, c:/altera/11.1sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/11.1sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/11.1sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/11.1sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/aglobal111.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_f9e.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_89e.tdf
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/add_sub_1uh.tdf
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_p6d1.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_vpe2.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/marc_test_no_haz.mif
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/decode_msa.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/decode_f8a.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_lob.tdf
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/add_sub_ajh.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_lbi1.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_3o82.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/mux_k7e.tdf
source_file = 1, c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_hcc1.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_ftd2.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/marc2_de2_115_test1.mif
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/add_sub_2vh.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_mjh1.tdf
source_file = 1, C:/Users/paul.maxwell/Documents/GitHub/MARC3_Simple_pipeline/MARC3_DE2/db/altsyncram_et72.tdf
design_name = MARC3
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a32, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a48, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[5]\, inst26|CLK_COUNT_400HZ[5], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[9]\, inst26|CLK_COUNT_400HZ[9], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[15]\, inst26|CLK_COUNT_400HZ[15], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[16]\, inst26|CLK_COUNT_400HZ[16], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0\, inst11|LPM_ADD_SUB_component|auto_generated|result[0]~0, MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18\, inst11|LPM_ADD_SUB_component|auto_generated|result[9]~18, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a1, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a49, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, MARC3, 1
instance = comp, \inst3|Add0~17\, inst3|Add0~17, MARC3, 1
instance = comp, \inst3|Add0~23\, inst3|Add0~23, MARC3, 1
instance = comp, \inst3|Add0~33\, inst3|Add0~33, MARC3, 1
instance = comp, \inst4|cntl_out[2]\, inst4|cntl_out[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[0]\, inst26|CLK_COUNT_400HZ[0], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[0]~20\, inst26|CLK_COUNT_400HZ[0]~20, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[5]~31\, inst26|CLK_COUNT_400HZ[5]~31, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[9]~39\, inst26|CLK_COUNT_400HZ[9]~39, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[15]~51\, inst26|CLK_COUNT_400HZ[15]~51, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[16]~53\, inst26|CLK_COUNT_400HZ[16]~53, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a51, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a50, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a55, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a53, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a54, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a57, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a63, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a61, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a56, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6\, inst7|LPM_ADD_SUB_component|auto_generated|result[3]~6, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8\, inst7|LPM_ADD_SUB_component|auto_generated|result[4]~8, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10\, inst7|LPM_ADD_SUB_component|auto_generated|result[5]~10, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20\, inst7|LPM_ADD_SUB_component|auto_generated|result[10]~20, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24\, inst7|LPM_ADD_SUB_component|auto_generated|result[12]~24, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a34, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a2, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a50, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a19, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a51, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a47, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a31, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a39, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a23, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a7, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a24, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a40, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a8, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a57, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a26, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a42, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a30, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a46, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a14, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a62, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a37, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a21, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a28, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a44, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a60, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a38, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a6, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a29, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a61, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a20, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a36, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a43, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a27, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a11, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a59, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\, inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~1\, inst9|altsyncram_component|auto_generated|mgl_prim2|tdo~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\, inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0\, inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1\, inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1, MARC3, 1
instance = comp, \inst26|Selector1~0\, inst26|Selector1~0, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[3]\, RegisterFile|R1|data_out[3], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~0\, inst27|LPM_MUX_component|auto_generated|_~0, MARC3, 1
instance = comp, \RegisterFile|R2|data_out[1]\, RegisterFile|R2|data_out[1], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~2\, inst27|LPM_MUX_component|auto_generated|_~2, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[1]\, RegisterFile|R4|data_out[1], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~3\, inst27|LPM_MUX_component|auto_generated|_~3, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[1]~3\, inst27|LPM_MUX_component|auto_generated|result_node[1]~3, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[1]\, RegisterFile|R7|data_out[1], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[1]~4\, inst27|LPM_MUX_component|auto_generated|result_node[1]~4, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[1]~5\, inst27|LPM_MUX_component|auto_generated|result_node[1]~5, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[2]\, RegisterFile|R3|data_out[2], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[2]~7\, inst27|LPM_MUX_component|auto_generated|result_node[2]~7, MARC3, 1
instance = comp, \inst26|Selector3~0\, inst26|Selector3~0, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[7]\, RegisterFile|R6|data_out[7], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[7]~9\, inst27|LPM_MUX_component|auto_generated|result_node[7]~9, MARC3, 1
instance = comp, \RegisterFile|R2|data_out[5]\, RegisterFile|R2|data_out[5], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~8\, inst27|LPM_MUX_component|auto_generated|_~8, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[5]~12\, inst27|LPM_MUX_component|auto_generated|result_node[5]~12, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[6]\, RegisterFile|R6|data_out[6], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[6]~15\, inst27|LPM_MUX_component|auto_generated|result_node[6]~15, MARC3, 1
instance = comp, \inst26|Selector3~1\, inst26|Selector3~1, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[9]\, RegisterFile|R3|data_out[9], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~14\, inst27|LPM_MUX_component|auto_generated|_~14, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[9]~21\, inst27|LPM_MUX_component|auto_generated|result_node[9]~21, MARC3, 1
instance = comp, \RegisterFile|R5|data_out[9]\, RegisterFile|R5|data_out[9], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[10]\, RegisterFile|R2|data_out[10], MARC3, 1
instance = comp, \RegisterFile|R1|data_out[10]\, RegisterFile|R1|data_out[10], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~16\, inst27|LPM_MUX_component|auto_generated|_~16, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[10]~24\, inst27|LPM_MUX_component|auto_generated|result_node[10]~24, MARC3, 1
instance = comp, \inst26|Selector3~2\, inst26|Selector3~2, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[15]~27\, inst27|LPM_MUX_component|auto_generated|result_node[15]~27, MARC3, 1
instance = comp, \RegisterFile|R5|data_out[13]\, RegisterFile|R5|data_out[13], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[14]~34\, inst27|LPM_MUX_component|auto_generated|result_node[14]~34, MARC3, 1
instance = comp, \inst26|Selector3~3\, inst26|Selector3~3, MARC3, 1
instance = comp, \inst26|Selector3~4\, inst26|Selector3~4, MARC3, 1
instance = comp, \inst26|Selector4~3\, inst26|Selector4~3, MARC3, 1
instance = comp, \inst26|Selector6~1\, inst26|Selector6~1, MARC3, 1
instance = comp, \inst26|Selector6~5\, inst26|Selector6~5, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~24\, inst27|LPM_MUX_component|auto_generated|_~24, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~25\, inst27|LPM_MUX_component|auto_generated|_~25, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[0]\, RegisterFile|R7|data_out[0], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[0]~40\, inst27|LPM_MUX_component|auto_generated|result_node[0]~40, MARC3, 1
instance = comp, \inst26|Mux25~0\, inst26|Mux25~0, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~28\, inst27|LPM_MUX_component|auto_generated|_~28, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~29\, inst27|LPM_MUX_component|auto_generated|_~29, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[8]~42\, inst27|LPM_MUX_component|auto_generated|result_node[8]~42, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[8]~43\, inst27|LPM_MUX_component|auto_generated|result_node[8]~43, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[8]~44\, inst27|LPM_MUX_component|auto_generated|result_node[8]~44, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[12]\, RegisterFile|R6|data_out[12], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[12]~45\, inst27|LPM_MUX_component|auto_generated|result_node[12]~45, MARC3, 1
instance = comp, \inst26|Selector8~2\, inst26|Selector8~2, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~5, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~3\, inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~3, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\, inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, MARC3, 1
instance = comp, \inst26|next_command.WRITE_CHAR3\, inst26|next_command.WRITE_CHAR3, MARC3, 1
instance = comp, \inst26|LessThan0~0\, inst26|LessThan0~0, MARC3, 1
instance = comp, \inst6|ram_out[3]\, inst6|ram_out[3], MARC3, 1
instance = comp, \inst6|ctrl_out[2]\, inst6|ctrl_out[2], MARC3, 1
instance = comp, \inst6|ctrl_out[0]\, inst6|ctrl_out[0], MARC3, 1
instance = comp, \inst6|ram_out[7]\, inst6|ram_out[7], MARC3, 1
instance = comp, \inst6|ram_out[6]\, inst6|ram_out[6], MARC3, 1
instance = comp, \inst6|ram_out[9]\, inst6|ram_out[9], MARC3, 1
instance = comp, \inst6|alu_data_out[10]\, inst6|alu_data_out[10], MARC3, 1
instance = comp, \inst6|ram_out[13]\, inst6|ram_out[13], MARC3, 1
instance = comp, \inst26|next_command.RESET2\, inst26|next_command.RESET2, MARC3, 1
instance = comp, \inst6|ram_out[0]\, inst6|ram_out[0], MARC3, 1
instance = comp, \inst6|ram_out[8]\, inst6|ram_out[8], MARC3, 1
instance = comp, \inst6|alu_data_out[12]\, inst6|alu_data_out[12], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0, MARC3, 1
instance = comp, \PC|data_out[13]\, PC|data_out[13], MARC3, 1
instance = comp, \PC|data_out[12]\, PC|data_out[12], MARC3, 1
instance = comp, \PC|data_out[11]\, PC|data_out[11], MARC3, 1
instance = comp, \PC|data_out[10]\, PC|data_out[10], MARC3, 1
instance = comp, \PC|data_out[7]\, PC|data_out[7], MARC3, 1
instance = comp, \PC|data_out[4]\, PC|data_out[4], MARC3, 1
instance = comp, \PC|data_out[3]\, PC|data_out[3], MARC3, 1
instance = comp, \PC|data_out[2]\, PC|data_out[2], MARC3, 1
instance = comp, \inst1|ctrl_out[5]\, inst1|ctrl_out[5], MARC3, 1
instance = comp, \inst6|negative_mem\, inst6|negative_mem, MARC3, 1
instance = comp, \inst6|zero_mem\, inst6|zero_mem, MARC3, 1
instance = comp, \inst1|ctrl_out[4]\, inst1|ctrl_out[4], MARC3, 1
instance = comp, \inst5|pc_sel[0]~0\, inst5|pc_sel[0]~0, MARC3, 1
instance = comp, \inst5|pc_sel[0]~1\, inst5|pc_sel[0]~1, MARC3, 1
instance = comp, \inst5|pc_sel[0]~2\, inst5|pc_sel[0]~2, MARC3, 1
instance = comp, \inst1|pc_out[3]\, inst1|pc_out[3], MARC3, 1
instance = comp, \pc_sel_mux|output[3]~35\, pc_sel_mux|output[3]~35, MARC3, 1
instance = comp, \inst1|pc_out[5]\, inst1|pc_out[5], MARC3, 1
instance = comp, \inst1|pc_out[10]\, inst1|pc_out[10], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14, MARC3, 1
instance = comp, \inst4|regB_out[13]\, inst4|regB_out[13], MARC3, 1
instance = comp, \inst3|Mux2~1\, inst3|Mux2~1, MARC3, 1
instance = comp, \inst3|Mux2~2\, inst3|Mux2~2, MARC3, 1
instance = comp, \inst30|output[12]~1\, inst30|output[12]~1, MARC3, 1
instance = comp, \inst3|Add0~2\, inst3|Add0~2, MARC3, 1
instance = comp, \inst4|offset_out[10]\, inst4|offset_out[10], MARC3, 1
instance = comp, \inst3|Add0~5\, inst3|Add0~5, MARC3, 1
instance = comp, \inst4|regA_out[9]\, inst4|regA_out[9], MARC3, 1
instance = comp, \inst30|output[8]~5\, inst30|output[8]~5, MARC3, 1
instance = comp, \inst3|Add0~6\, inst3|Add0~6, MARC3, 1
instance = comp, \inst3|Add0~7\, inst3|Add0~7, MARC3, 1
instance = comp, \inst3|Add0~10\, inst3|Add0~10, MARC3, 1
instance = comp, \inst3|Add0~13\, inst3|Add0~13, MARC3, 1
instance = comp, \inst3|Mux1~3\, inst3|Mux1~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode858w[2], MARC3, 1
instance = comp, \inst4|PC_src[0]\, inst4|PC_src[0], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[0]~0\, inst13|LPM_MUX_component|auto_generated|result_node[0]~0, MARC3, 1
instance = comp, \inst3|Mux15~4\, inst3|Mux15~4, MARC3, 1
instance = comp, \inst3|Mux15~6\, inst3|Mux15~6, MARC3, 1
instance = comp, \inst3|Mux14~0\, inst3|Mux14~0, MARC3, 1
instance = comp, \inst3|Mux13~1\, inst3|Mux13~1, MARC3, 1
instance = comp, \inst3|Mux13~2\, inst3|Mux13~2, MARC3, 1
instance = comp, \inst3|Mux12~5\, inst3|Mux12~5, MARC3, 1
instance = comp, \inst3|Mux12~6\, inst3|Mux12~6, MARC3, 1
instance = comp, \inst3|Mux12~7\, inst3|Mux12~7, MARC3, 1
instance = comp, \inst3|Mux12~8\, inst3|Mux12~8, MARC3, 1
instance = comp, \inst3|Mux12~9\, inst3|Mux12~9, MARC3, 1
instance = comp, \inst3|Mux10~0\, inst3|Mux10~0, MARC3, 1
instance = comp, \inst3|Mux8~1\, inst3|Mux8~1, MARC3, 1
instance = comp, \inst3|Mux7~0\, inst3|Mux7~0, MARC3, 1
instance = comp, \inst3|Mux7~1\, inst3|Mux7~1, MARC3, 1
instance = comp, \inst3|Mux7~2\, inst3|Mux7~2, MARC3, 1
instance = comp, \inst3|Mux7~3\, inst3|Mux7~3, MARC3, 1
instance = comp, \inst3|Mux7~4\, inst3|Mux7~4, MARC3, 1
instance = comp, \inst3|Mux4~0\, inst3|Mux4~0, MARC3, 1
instance = comp, \inst3|Mux4~1\, inst3|Mux4~1, MARC3, 1
instance = comp, \inst3|Mux4~2\, inst3|Mux4~2, MARC3, 1
instance = comp, \inst3|Mux4~3\, inst3|Mux4~3, MARC3, 1
instance = comp, \inst3|Mux3~0\, inst3|Mux3~0, MARC3, 1
instance = comp, \inst3|Mux3~1\, inst3|Mux3~1, MARC3, 1
instance = comp, \inst3|Mux3~2\, inst3|Mux3~2, MARC3, 1
instance = comp, \inst3|Mux3~3\, inst3|Mux3~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode866w[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode845w[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode874w[2], MARC3, 1
instance = comp, \inst26|Selector17~0\, inst26|Selector17~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~1\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~6, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~7, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~10, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~11\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~14, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~15, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~20, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~21, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~22, MARC3, 1
instance = comp, \inst26|Selector22~0\, inst26|Selector22~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~26, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~27, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~28, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~29\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~29, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9, MARC3, 1
instance = comp, \inst4|PC_src[13]\, inst4|PC_src[13], MARC3, 1
instance = comp, \inst4|PC_src[9]\, inst4|PC_src[9], MARC3, 1
instance = comp, \inst4|PC_src[8]\, inst4|PC_src[8], MARC3, 1
instance = comp, \inst4|PC_src[6]\, inst4|PC_src[6], MARC3, 1
instance = comp, \inst4|PC_src[5]\, inst4|PC_src[5], MARC3, 1
instance = comp, \inst4|cntl_out[5]\, inst4|cntl_out[5], MARC3, 1
instance = comp, \inst1|negative_out\, inst1|negative_out, MARC3, 1
instance = comp, \inst1|zero_out\, inst1|zero_out, MARC3, 1
instance = comp, \inst4|PC_src[14]\, inst4|PC_src[14], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~10\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~10, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~11\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~11, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~12\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~12, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~14\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~14, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~15\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~15, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~24\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~24, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~25\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~25, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, MARC3, 1
instance = comp, \RegisterFile|Mux2~0\, RegisterFile|Mux2~0, MARC3, 1
instance = comp, \inst16|offset[9]~0\, inst16|offset[9]~0, MARC3, 1
instance = comp, \RegisterFile|Mux18~0\, RegisterFile|Mux18~0, MARC3, 1
instance = comp, \RegisterFile|Mux18~1\, RegisterFile|Mux18~1, MARC3, 1
instance = comp, \RegisterFile|Mux18~2\, RegisterFile|Mux18~2, MARC3, 1
instance = comp, \RegisterFile|Mux18~3\, RegisterFile|Mux18~3, MARC3, 1
instance = comp, \RegisterFile|Mux18~4\, RegisterFile|Mux18~4, MARC3, 1
instance = comp, \RegisterFile|Mux3~0\, RegisterFile|Mux3~0, MARC3, 1
instance = comp, \RegisterFile|Mux20~0\, RegisterFile|Mux20~0, MARC3, 1
instance = comp, \RegisterFile|Mux4~0\, RegisterFile|Mux4~0, MARC3, 1
instance = comp, \inst16|offset[10]~8\, inst16|offset[10]~8, MARC3, 1
instance = comp, \inst16|offset[10]~9\, inst16|offset[10]~9, MARC3, 1
instance = comp, \inst16|offset[10]~10\, inst16|offset[10]~10, MARC3, 1
instance = comp, \RegisterFile|Mux21~0\, RegisterFile|Mux21~0, MARC3, 1
instance = comp, \RegisterFile|Mux21~1\, RegisterFile|Mux21~1, MARC3, 1
instance = comp, \RegisterFile|Mux21~2\, RegisterFile|Mux21~2, MARC3, 1
instance = comp, \RegisterFile|Mux21~3\, RegisterFile|Mux21~3, MARC3, 1
instance = comp, \RegisterFile|Mux5~2\, RegisterFile|Mux5~2, MARC3, 1
instance = comp, \RegisterFile|Mux22~0\, RegisterFile|Mux22~0, MARC3, 1
instance = comp, \RegisterFile|Mux6~0\, RegisterFile|Mux6~0, MARC3, 1
instance = comp, \RegisterFile|Mux6~1\, RegisterFile|Mux6~1, MARC3, 1
instance = comp, \RegisterFile|Mux6~2\, RegisterFile|Mux6~2, MARC3, 1
instance = comp, \RegisterFile|Mux6~3\, RegisterFile|Mux6~3, MARC3, 1
instance = comp, \RegisterFile|Mux6~4\, RegisterFile|Mux6~4, MARC3, 1
instance = comp, \inst16|offset[8]~13\, inst16|offset[8]~13, MARC3, 1
instance = comp, \inst16|offset[8]~14\, inst16|offset[8]~14, MARC3, 1
instance = comp, \RegisterFile|Mux23~2\, RegisterFile|Mux23~2, MARC3, 1
instance = comp, \RegisterFile|Mux7~0\, RegisterFile|Mux7~0, MARC3, 1
instance = comp, \RegisterFile|Mux7~1\, RegisterFile|Mux7~1, MARC3, 1
instance = comp, \RegisterFile|Mux8~0\, RegisterFile|Mux8~0, MARC3, 1
instance = comp, \RegisterFile|Mux8~1\, RegisterFile|Mux8~1, MARC3, 1
instance = comp, \RegisterFile|Mux25~0\, RegisterFile|Mux25~0, MARC3, 1
instance = comp, \RegisterFile|Mux25~1\, RegisterFile|Mux25~1, MARC3, 1
instance = comp, \RegisterFile|Mux25~2\, RegisterFile|Mux25~2, MARC3, 1
instance = comp, \RegisterFile|Mux25~3\, RegisterFile|Mux25~3, MARC3, 1
instance = comp, \RegisterFile|Mux9~0\, RegisterFile|Mux9~0, MARC3, 1
instance = comp, \RegisterFile|Mux9~1\, RegisterFile|Mux9~1, MARC3, 1
instance = comp, \RegisterFile|Mux10~0\, RegisterFile|Mux10~0, MARC3, 1
instance = comp, \RegisterFile|Mux11~2\, RegisterFile|Mux11~2, MARC3, 1
instance = comp, \RegisterFile|Mux29~0\, RegisterFile|Mux29~0, MARC3, 1
instance = comp, \RegisterFile|Mux13~0\, RegisterFile|Mux13~0, MARC3, 1
instance = comp, \RegisterFile|Mux15~0\, RegisterFile|Mux15~0, MARC3, 1
instance = comp, \RegisterFile|Mux15~1\, RegisterFile|Mux15~1, MARC3, 1
instance = comp, \inst16|ctl_wd~20\, inst16|ctl_wd~20, MARC3, 1
instance = comp, \inst16|ctl_wd~21\, inst16|ctl_wd~21, MARC3, 1
instance = comp, \RegisterFile|Mux17~0\, RegisterFile|Mux17~0, MARC3, 1
instance = comp, \RegisterFile|Mux17~1\, RegisterFile|Mux17~1, MARC3, 1
instance = comp, \RegisterFile|Mux0~0\, RegisterFile|Mux0~0, MARC3, 1
instance = comp, \RegisterFile|Mux0~1\, RegisterFile|Mux0~1, MARC3, 1
instance = comp, \RegisterFile|Mux0~2\, RegisterFile|Mux0~2, MARC3, 1
instance = comp, \inst|PC_out[0]\, inst|PC_out[0], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[7]~4\, inst13|LPM_MUX_component|auto_generated|result_node[7]~4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[6]~6\, inst13|LPM_MUX_component|auto_generated|result_node[6]~6, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[9]~8\, inst13|LPM_MUX_component|auto_generated|result_node[9]~8, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], MARC3, 1
instance = comp, \inst3|Mux0~3\, inst3|Mux0~3, MARC3, 1
instance = comp, \inst3|Mux0~6\, inst3|Mux0~6, MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[13]~11\, inst13|LPM_MUX_component|auto_generated|result_node[13]~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[8]~14\, inst13|LPM_MUX_component|auto_generated|result_node[8]~14, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10, MARC3, 1
instance = comp, \inst|PC_out[13]\, inst|PC_out[13], MARC3, 1
instance = comp, \inst|PC_out[9]\, inst|PC_out[9], MARC3, 1
instance = comp, \inst|PC_out[8]\, inst|PC_out[8], MARC3, 1
instance = comp, \inst|PC_out[6]\, inst|PC_out[6], MARC3, 1
instance = comp, \inst|PC_out[5]\, inst|PC_out[5], MARC3, 1
instance = comp, \inst3|Equal0~0\, inst3|Equal0~0, MARC3, 1
instance = comp, \inst3|Equal0~1\, inst3|Equal0~1, MARC3, 1
instance = comp, \inst3|Equal0~2\, inst3|Equal0~2, MARC3, 1
instance = comp, \inst3|Equal0~3\, inst3|Equal0~3, MARC3, 1
instance = comp, \inst3|Equal0~4\, inst3|Equal0~4, MARC3, 1
instance = comp, \inst|PC_out[14]\, inst|PC_out[14], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~2, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~14, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~20, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~24, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~8, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~9\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~9, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~12, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~13, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~16, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~17\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~17, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~18, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~22, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~23, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~24, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~28, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~29\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~29, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~16, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~22, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~23\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~23, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~24, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~25, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~26, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~30, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~31\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~31, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9, MARC3, 1
instance = comp, \inst3|F_temp~32\, inst3|F_temp~32, MARC3, 1
instance = comp, \inst3|F_temp~35\, inst3|F_temp~35, MARC3, 1
instance = comp, \inst3|F_temp~36\, inst3|F_temp~36, MARC3, 1
instance = comp, \inst3|F_temp~37\, inst3|F_temp~37, MARC3, 1
instance = comp, \inst3|F_temp~38\, inst3|F_temp~38, MARC3, 1
instance = comp, \inst3|F_temp~40\, inst3|F_temp~40, MARC3, 1
instance = comp, \inst3|F_temp~41\, inst3|F_temp~41, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~11\, inst9|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16\, inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16, MARC3, 1
instance = comp, \PC|data_out[7]~0\, PC|data_out[7]~0, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[6]\, auto_hub|shadow_jsm|state[6], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[1]\, auto_hub|hub_info_reg|word_counter[1], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[0]\, auto_hub|hub_info_reg|word_counter[0], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]\, auto_hub|hub_info_reg|word_counter[2], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]\, auto_hub|hub_info_reg|word_counter[3], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[0]~7\, auto_hub|hub_info_reg|word_counter[0]~7, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[1]~9\, auto_hub|hub_info_reg|word_counter[1]~9, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[4]\, auto_hub|hub_info_reg|word_counter[4], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~13\, auto_hub|hub_info_reg|word_counter[2]~13, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[3]~15\, auto_hub|hub_info_reg|word_counter[3]~15, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[4]~17\, auto_hub|hub_info_reg|word_counter[4]~17, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[12]\, auto_hub|shadow_jsm|state[12], MARC3, 1
instance = comp, \auto_hub|tdo_bypass_reg\, auto_hub|tdo_bypass_reg, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[0]\, auto_hub|hub_info_reg|WORD_SR[0], MARC3, 1
instance = comp, \auto_hub|tdo~3\, auto_hub|tdo~3, MARC3, 1
instance = comp, \auto_hub|tdo~4\, auto_hub|tdo~4, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[1][1]\, auto_hub|shadow_irf_reg[1][1], MARC3, 1
instance = comp, \auto_hub|irf_reg[2][0]~11\, auto_hub|irf_reg[2][0]~11, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[2][4]\, auto_hub|shadow_irf_reg[2][4], MARC3, 1
instance = comp, \auto_hub|node_ena~0\, auto_hub|node_ena~0, MARC3, 1
instance = comp, \auto_hub|node_ena~4\, auto_hub|node_ena~4, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[2]\, auto_hub|hub_mode_reg[2], MARC3, 1
instance = comp, \auto_hub|Equal0~0\, auto_hub|Equal0~0, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~6\, auto_hub|shadow_jsm|state~6, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~10\, auto_hub|shadow_jsm|state~10, MARC3, 1
instance = comp, \auto_hub|tdo_bypass_reg~0\, auto_hub|tdo_bypass_reg~0, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~2\, auto_hub|hub_info_reg|WORD_SR~2, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~3\, auto_hub|hub_info_reg|WORD_SR~3, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[1]\, auto_hub|hub_info_reg|WORD_SR[1], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|clear_signal\, auto_hub|hub_info_reg|clear_signal, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~4\, auto_hub|hub_info_reg|WORD_SR~4, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[1]~5\, auto_hub|hub_info_reg|WORD_SR[1]~5, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[2]~2\, auto_hub|hub_mode_reg[2]~2, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~3\, auto_hub|shadow_irf_reg~3, MARC3, 1
instance = comp, \auto_hub|irsr_reg[4]~13\, auto_hub|irsr_reg[4]~13, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~13\, auto_hub|shadow_irf_reg~13, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[2]~4\, auto_hub|hub_mode_reg[2]~4, MARC3, 1
instance = comp, \auto_hub|reset_ena_reg\, auto_hub|reset_ena_reg, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[2]~5\, auto_hub|hub_mode_reg[2]~5, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[0]\, auto_hub|shadow_jsm|tms_cnt[0], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~11\, auto_hub|hub_info_reg|word_counter[2]~11, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~12\, auto_hub|hub_info_reg|word_counter[2]~12, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[2]\, auto_hub|hub_info_reg|WORD_SR[2], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~6\, auto_hub|hub_info_reg|WORD_SR~6, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~1\, auto_hub|shadow_jsm|tms_cnt~1, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~7\, auto_hub|hub_info_reg|WORD_SR~7, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~8\, auto_hub|hub_info_reg|WORD_SR~8, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR[3]\, auto_hub|hub_info_reg|WORD_SR[3], MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~9\, auto_hub|hub_info_reg|WORD_SR~9, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~10\, auto_hub|hub_info_reg|WORD_SR~10, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~11\, auto_hub|hub_info_reg|WORD_SR~11, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~12\, auto_hub|hub_info_reg|WORD_SR~12, MARC3, 1
instance = comp, \auto_hub|tdo~7\, auto_hub|tdo~7, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|word_counter[2]~19\, auto_hub|hub_info_reg|word_counter[2]~19, MARC3, 1
instance = comp, \auto_hub|hub_info_reg|WORD_SR~13\, auto_hub|hub_info_reg|WORD_SR~13, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, MARC3, 1
instance = comp, \inst1|ctrl_out[4]~feeder\, inst1|ctrl_out[4]~feeder, MARC3, 1
instance = comp, \inst6|ctrl_out[2]~feeder\, inst6|ctrl_out[2]~feeder, MARC3, 1
instance = comp, \inst6|ctrl_out[0]~feeder\, inst6|ctrl_out[0]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[0]~feeder\, inst4|PC_src[0]~feeder, MARC3, 1
instance = comp, \inst1|negative_out~feeder\, inst1|negative_out~feeder, MARC3, 1
instance = comp, \inst4|PC_src[9]~feeder\, inst4|PC_src[9]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[5]~feeder\, inst4|PC_src[5]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[14]~feeder\, inst4|PC_src[14]~feeder, MARC3, 1
instance = comp, \LCD_RS~output\, LCD_RS~output, MARC3, 1
instance = comp, \LCD_E~output\, LCD_E~output, MARC3, 1
instance = comp, \RESET_LED~output\, RESET_LED~output, MARC3, 1
instance = comp, \LCD_RW~output\, LCD_RW~output, MARC3, 1
instance = comp, \LCD_ON~output\, LCD_ON~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[7]~output\, LCD_DATA_BUS[7]~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[6]~output\, LCD_DATA_BUS[6]~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[5]~output\, LCD_DATA_BUS[5]~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[4]~output\, LCD_DATA_BUS[4]~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[3]~output\, LCD_DATA_BUS[3]~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[2]~output\, LCD_DATA_BUS[2]~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[1]~output\, LCD_DATA_BUS[1]~output, MARC3, 1
instance = comp, \LCD_DATA_BUS[0]~output\, LCD_DATA_BUS[0]~output, MARC3, 1
instance = comp, \altera_reserved_tdo~output\, altera_reserved_tdo~output, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[1]~22\, inst26|CLK_COUNT_400HZ[1]~22, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[13]~47\, inst26|CLK_COUNT_400HZ[13]~47, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[13]\, inst26|CLK_COUNT_400HZ[13], MARC3, 1
instance = comp, \inst26|LessThan0~3\, inst26|LessThan0~3, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[7]~35\, inst26|CLK_COUNT_400HZ[7]~35, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[7]\, inst26|CLK_COUNT_400HZ[7], MARC3, 1
instance = comp, \inst26|LessThan0~1\, inst26|LessThan0~1, MARC3, 1
instance = comp, \inst26|LessThan0~2\, inst26|LessThan0~2, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[9]~26\, inst26|CLK_COUNT_400HZ[9]~26, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[1]\, inst26|CLK_COUNT_400HZ[1], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[2]~24\, inst26|CLK_COUNT_400HZ[2]~24, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[2]\, inst26|CLK_COUNT_400HZ[2], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[3]~27\, inst26|CLK_COUNT_400HZ[3]~27, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[3]\, inst26|CLK_COUNT_400HZ[3], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[4]~29\, inst26|CLK_COUNT_400HZ[4]~29, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[4]\, inst26|CLK_COUNT_400HZ[4], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[6]~33\, inst26|CLK_COUNT_400HZ[6]~33, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[6]\, inst26|CLK_COUNT_400HZ[6], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[8]~37\, inst26|CLK_COUNT_400HZ[8]~37, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[8]\, inst26|CLK_COUNT_400HZ[8], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[10]~41\, inst26|CLK_COUNT_400HZ[10]~41, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[10]\, inst26|CLK_COUNT_400HZ[10], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[11]~43\, inst26|CLK_COUNT_400HZ[11]~43, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[11]\, inst26|CLK_COUNT_400HZ[11], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[12]~45\, inst26|CLK_COUNT_400HZ[12]~45, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[12]\, inst26|CLK_COUNT_400HZ[12], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[14]~49\, inst26|CLK_COUNT_400HZ[14]~49, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[14]\, inst26|CLK_COUNT_400HZ[14], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[17]~55\, inst26|CLK_COUNT_400HZ[17]~55, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[17]\, inst26|CLK_COUNT_400HZ[17], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[18]~57\, inst26|CLK_COUNT_400HZ[18]~57, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[18]\, inst26|CLK_COUNT_400HZ[18], MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[19]~59\, inst26|CLK_COUNT_400HZ[19]~59, MARC3, 1
instance = comp, \inst26|CLK_COUNT_400HZ[19]\, inst26|CLK_COUNT_400HZ[19], MARC3, 1
instance = comp, \inst26|LessThan0~4\, inst26|LessThan0~4, MARC3, 1
instance = comp, \inst26|CLK_400HZ~0\, inst26|CLK_400HZ~0, MARC3, 1
instance = comp, \Reset_Pin~input\, Reset_Pin~input, MARC3, 1
instance = comp, \inst26|CLK_400HZ\, inst26|CLK_400HZ, MARC3, 1
instance = comp, \inst26|CLK_400HZ~clkctrl\, inst26|CLK_400HZ~clkctrl, MARC3, 1
instance = comp, \inst26|state.TOGGLE_E\, inst26|state.TOGGLE_E, MARC3, 1
instance = comp, \inst26|state.HOLD\, inst26|state.HOLD, MARC3, 1
instance = comp, \inst26|WideOr0~0\, inst26|WideOr0~0, MARC3, 1
instance = comp, \inst26|Selector19~0\, inst26|Selector19~0, MARC3, 1
instance = comp, \inst26|next_command.WRITE_CHAR5\, inst26|next_command.WRITE_CHAR5, MARC3, 1
instance = comp, \inst26|state~39\, inst26|state~39, MARC3, 1
instance = comp, \inst26|state.WRITE_CHAR5\, inst26|state.WRITE_CHAR5, MARC3, 1
instance = comp, \inst26|Selector18~0\, inst26|Selector18~0, MARC3, 1
instance = comp, \inst26|next_command.WRITE_CHAR4\, inst26|next_command.WRITE_CHAR4, MARC3, 1
instance = comp, \inst26|state~38\, inst26|state~38, MARC3, 1
instance = comp, \inst26|state.WRITE_CHAR4\, inst26|state.WRITE_CHAR4, MARC3, 1
instance = comp, \inst26|Selector20~0\, inst26|Selector20~0, MARC3, 1
instance = comp, \inst26|next_command.WRITE_CHAR6\, inst26|next_command.WRITE_CHAR6, MARC3, 1
instance = comp, \inst26|state~37\, inst26|state~37, MARC3, 1
instance = comp, \inst26|state.WRITE_CHAR6\, inst26|state.WRITE_CHAR6, MARC3, 1
instance = comp, \inst26|Selector1~1\, inst26|Selector1~1, MARC3, 1
instance = comp, \inst26|Selector1~2\, inst26|Selector1~2, MARC3, 1
instance = comp, \inst26|LCD_RS\, inst26|LCD_RS, MARC3, 1
instance = comp, \inst26|LCD_E~0\, inst26|LCD_E~0, MARC3, 1
instance = comp, \inst26|LCD_E\, inst26|LCD_E, MARC3, 1
instance = comp, \inst26|Selector21~0\, inst26|Selector21~0, MARC3, 1
instance = comp, \inst26|next_command.RETURN_HOME\, inst26|next_command.RETURN_HOME, MARC3, 1
instance = comp, \inst26|state~42\, inst26|state~42, MARC3, 1
instance = comp, \inst26|state.RETURN_HOME\, inst26|state.RETURN_HOME, MARC3, 1
instance = comp, \inst26|Selector2~0\, inst26|Selector2~0, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[7]\, inst26|DATA_BUS_VALUE[7], MARC3, 1
instance = comp, \inst26|Selector15~0\, inst26|Selector15~0, MARC3, 1
instance = comp, \inst26|next_command.WRITE_CHAR1\, inst26|next_command.WRITE_CHAR1, MARC3, 1
instance = comp, \inst26|state~40\, inst26|state~40, MARC3, 1
instance = comp, \inst26|state.WRITE_CHAR1\, inst26|state.WRITE_CHAR1, MARC3, 1
instance = comp, \inst26|Selector3~5\, inst26|Selector3~5, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[6]\, inst26|DATA_BUS_VALUE[6], MARC3, 1
instance = comp, \inst26|state~44\, inst26|state~44, MARC3, 1
instance = comp, \inst26|state.RESET2\, inst26|state.RESET2, MARC3, 1
instance = comp, \inst26|Selector23~0\, inst26|Selector23~0, MARC3, 1
instance = comp, \inst26|next_command.RESET3\, inst26|next_command.RESET3, MARC3, 1
instance = comp, \inst26|state~45\, inst26|state~45, MARC3, 1
instance = comp, \inst26|state.RESET3\, inst26|state.RESET3, MARC3, 1
instance = comp, \inst26|Selector12~0\, inst26|Selector12~0, MARC3, 1
instance = comp, \inst26|next_command.FUNC_SET\, inst26|next_command.FUNC_SET, MARC3, 1
instance = comp, \inst26|state~43\, inst26|state~43, MARC3, 1
instance = comp, \inst26|state.FUNC_SET\, inst26|state.FUNC_SET, MARC3, 1
instance = comp, \inst26|state.RESET1~feeder\, inst26|state.RESET1~feeder, MARC3, 1
instance = comp, \inst26|state.RESET1\, inst26|state.RESET1, MARC3, 1
instance = comp, \inst26|Selector16~0\, inst26|Selector16~0, MARC3, 1
instance = comp, \inst26|next_command.WRITE_CHAR2\, inst26|next_command.WRITE_CHAR2, MARC3, 1
instance = comp, \inst26|state~41\, inst26|state~41, MARC3, 1
instance = comp, \inst26|state.WRITE_CHAR2\, inst26|state.WRITE_CHAR2, MARC3, 1
instance = comp, \inst26|Selector6~0\, inst26|Selector6~0, MARC3, 1
instance = comp, \reg_select[0]~input\, reg_select[0]~input, MARC3, 1
instance = comp, \SP|data_out[3]~6\, SP|data_out[3]~6, MARC3, 1
instance = comp, \altera_reserved_tck~input\, altera_reserved_tck~input, MARC3, 1
instance = comp, \altera_reserved_tdi~input\, altera_reserved_tdi~input, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~2\, auto_hub|shadow_jsm|tms_cnt~2, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[1]\, auto_hub|shadow_jsm|tms_cnt[1], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt~0\, auto_hub|shadow_jsm|tms_cnt~0, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|tms_cnt[2]\, auto_hub|shadow_jsm|tms_cnt[2], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~0\, auto_hub|shadow_jsm|state~0, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[0]\, auto_hub|shadow_jsm|state[0], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~11\, auto_hub|shadow_jsm|state~11, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[13]\, auto_hub|shadow_jsm|state[13], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~12\, auto_hub|shadow_jsm|state~12, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[14]\, auto_hub|shadow_jsm|state[14], MARC3, 1
instance = comp, \auto_hub|virtual_ir_dr_scan_proc~0\, auto_hub|virtual_ir_dr_scan_proc~0, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[15]\, auto_hub|shadow_jsm|state[15], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~1\, auto_hub|shadow_jsm|state~1, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[1]\, auto_hub|shadow_jsm|state[1], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~2\, auto_hub|shadow_jsm|state~2, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[2]\, auto_hub|shadow_jsm|state[2], MARC3, 1
instance = comp, \auto_hub|node_ena_proc~0\, auto_hub|node_ena_proc~0, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[9]\, auto_hub|shadow_jsm|state[9], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~8\, auto_hub|shadow_jsm|state~8, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[10]\, auto_hub|shadow_jsm|state[10], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~9\, auto_hub|shadow_jsm|state~9, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[11]\, auto_hub|shadow_jsm|state[11], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[9]\, auto_hub|jtag_ir_reg[9], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[8]~feeder\, auto_hub|jtag_ir_reg[8]~feeder, MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[8]\, auto_hub|jtag_ir_reg[8], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[7]\, auto_hub|jtag_ir_reg[7], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[6]~feeder\, auto_hub|jtag_ir_reg[6]~feeder, MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[6]\, auto_hub|jtag_ir_reg[6], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[5]~feeder\, auto_hub|jtag_ir_reg[5]~feeder, MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[5]\, auto_hub|jtag_ir_reg[5], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[4]~feeder\, auto_hub|jtag_ir_reg[4]~feeder, MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[4]\, auto_hub|jtag_ir_reg[4], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[3]\, auto_hub|jtag_ir_reg[3], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[2]~feeder\, auto_hub|jtag_ir_reg[2]~feeder, MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[2]\, auto_hub|jtag_ir_reg[2], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[1]~feeder\, auto_hub|jtag_ir_reg[1]~feeder, MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[1]\, auto_hub|jtag_ir_reg[1], MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[0]~feeder\, auto_hub|jtag_ir_reg[0]~feeder, MARC3, 1
instance = comp, \auto_hub|jtag_ir_reg[0]\, auto_hub|jtag_ir_reg[0], MARC3, 1
instance = comp, \auto_hub|Equal0~1\, auto_hub|Equal0~1, MARC3, 1
instance = comp, \auto_hub|Equal1~0\, auto_hub|Equal1~0, MARC3, 1
instance = comp, \auto_hub|virtual_ir_scan_reg\, auto_hub|virtual_ir_scan_reg, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~0\, auto_hub|shadow_irf_reg~0, MARC3, 1
instance = comp, \auto_hub|clr_reg_proc~0\, auto_hub|clr_reg_proc~0, MARC3, 1
instance = comp, \auto_hub|clr_reg\, auto_hub|clr_reg, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~5\, auto_hub|shadow_jsm|state~5, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[5]\, auto_hub|shadow_jsm|state[5], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~7\, auto_hub|shadow_jsm|state~7, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[7]\, auto_hub|shadow_jsm|state[7], MARC3, 1
instance = comp, \auto_hub|irf_proc~0\, auto_hub|irf_proc~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~0, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~5\, auto_hub|shadow_irf_reg~5, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[1][3]\, auto_hub|shadow_irf_reg[1][3], MARC3, 1
instance = comp, \auto_hub|irf_reg~8\, auto_hub|irf_reg~8, MARC3, 1
instance = comp, \auto_hub|node_ena_proc~1\, auto_hub|node_ena_proc~1, MARC3, 1
instance = comp, \auto_hub|node_ena~5\, auto_hub|node_ena~5, MARC3, 1
instance = comp, \auto_hub|Equal0~2\, auto_hub|Equal0~2, MARC3, 1
instance = comp, \auto_hub|virtual_dr_scan_reg\, auto_hub|virtual_dr_scan_reg, MARC3, 1
instance = comp, \auto_hub|node_ena~2\, auto_hub|node_ena~2, MARC3, 1
instance = comp, \auto_hub|node_ena~3\, auto_hub|node_ena~3, MARC3, 1
instance = comp, \auto_hub|node_ena[2]~reg0\, auto_hub|node_ena[2]~reg0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~10\, auto_hub|shadow_irf_reg~10, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[2][3]~8\, auto_hub|shadow_irf_reg[2][3]~8, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[2][0]~9\, auto_hub|shadow_irf_reg[2][0]~9, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[2][1]\, auto_hub|shadow_irf_reg[2][1], MARC3, 1
instance = comp, \auto_hub|irf_reg~13\, auto_hub|irf_reg~13, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][0]~1\, auto_hub|irf_reg[1][0]~1, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][0]~2\, auto_hub|irf_reg[1][0]~2, MARC3, 1
instance = comp, \auto_hub|irf_reg[2][0]~12\, auto_hub|irf_reg[2][0]~12, MARC3, 1
instance = comp, \auto_hub|irf_reg[2][1]\, auto_hub|irf_reg[2][1], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3\, inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~12\, auto_hub|shadow_irf_reg~12, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[2][3]\, auto_hub|shadow_irf_reg[2][3], MARC3, 1
instance = comp, \auto_hub|irf_reg~15\, auto_hub|irf_reg~15, MARC3, 1
instance = comp, \auto_hub|irf_reg[2][3]\, auto_hub|irf_reg[2][3], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\, inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\, inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~11\, auto_hub|shadow_irf_reg~11, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[2][2]\, auto_hub|shadow_irf_reg[2][2], MARC3, 1
instance = comp, \auto_hub|irf_reg~14\, auto_hub|irf_reg~14, MARC3, 1
instance = comp, \auto_hub|irf_reg[2][2]\, auto_hub|irf_reg[2][2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~7\, auto_hub|shadow_irf_reg~7, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[2][0]\, auto_hub|shadow_irf_reg[2][0], MARC3, 1
instance = comp, \auto_hub|irf_reg~10\, auto_hub|irf_reg~10, MARC3, 1
instance = comp, \auto_hub|irf_reg[2][0]\, auto_hub|irf_reg[2][0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4\, inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0\, inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1\, inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], MARC3, 1
instance = comp, \auto_hub|Equal9~0\, auto_hub|Equal9~0, MARC3, 1
instance = comp, \auto_hub|reset_ena_reg_proc~0\, auto_hub|reset_ena_reg_proc~0, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[0]~6\, auto_hub|hub_mode_reg[0]~6, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[0]\, auto_hub|hub_mode_reg[0], MARC3, 1
instance = comp, \auto_hub|irsr_reg[2]~0\, auto_hub|irsr_reg[2]~0, MARC3, 1
instance = comp, \auto_hub|irsr_reg~9\, auto_hub|irsr_reg~9, MARC3, 1
instance = comp, \auto_hub|irsr_reg[2]\, auto_hub|irsr_reg[2], MARC3, 1
instance = comp, \auto_hub|irf_reg[1][0]~3\, auto_hub|irf_reg[1][0]~3, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][0]~4\, auto_hub|irf_reg[1][0]~4, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][0]~5\, auto_hub|irf_reg[1][0]~5, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][3]\, auto_hub|irf_reg[1][3], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1\, inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~1, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], MARC3, 1
instance = comp, \auto_hub|irsr_reg~10\, auto_hub|irsr_reg~10, MARC3, 1
instance = comp, \auto_hub|irsr_reg[1]\, auto_hub|irsr_reg[1], MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[1]~0\, auto_hub|hub_mode_reg[1]~0, MARC3, 1
instance = comp, \auto_hub|Equal3~0\, auto_hub|Equal3~0, MARC3, 1
instance = comp, \auto_hub|Equal3~1\, auto_hub|Equal3~1, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[1]~1\, auto_hub|hub_mode_reg[1]~1, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[1]~3\, auto_hub|hub_mode_reg[1]~3, MARC3, 1
instance = comp, \auto_hub|hub_mode_reg[1]\, auto_hub|hub_mode_reg[1], MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[1][2]~1\, auto_hub|shadow_irf_reg[1][2]~1, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[1][0]~2\, auto_hub|shadow_irf_reg[1][0]~2, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[1][0]\, auto_hub|shadow_irf_reg[1][0], MARC3, 1
instance = comp, \auto_hub|irf_reg~0\, auto_hub|irf_reg~0, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][0]\, auto_hub|irf_reg[1][0], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4\, inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~4, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], MARC3, 1
instance = comp, \auto_hub|irsr_reg~11\, auto_hub|irsr_reg~11, MARC3, 1
instance = comp, \auto_hub|irsr_reg[3]\, auto_hub|irsr_reg[3], MARC3, 1
instance = comp, \auto_hub|irsr_reg[2]~2\, auto_hub|irsr_reg[2]~2, MARC3, 1
instance = comp, \auto_hub|irsr_reg[2]~3\, auto_hub|irsr_reg[2]~3, MARC3, 1
instance = comp, \auto_hub|irsr_reg[5]~8\, auto_hub|irsr_reg[5]~8, MARC3, 1
instance = comp, \auto_hub|irsr_reg[5]\, auto_hub|irsr_reg[5], MARC3, 1
instance = comp, \auto_hub|irsr_reg[4]~12\, auto_hub|irsr_reg[4]~12, MARC3, 1
instance = comp, \auto_hub|irsr_reg[4]~14\, auto_hub|irsr_reg[4]~14, MARC3, 1
instance = comp, \auto_hub|irsr_reg[4]\, auto_hub|irsr_reg[4], MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~6\, auto_hub|shadow_irf_reg~6, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[1][4]\, auto_hub|shadow_irf_reg[1][4], MARC3, 1
instance = comp, \auto_hub|irf_reg~9\, auto_hub|irf_reg~9, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][4]\, auto_hub|irf_reg[1][4], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\, inst9|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, MARC3, 1
instance = comp, \auto_hub|irf_reg~16\, auto_hub|irf_reg~16, MARC3, 1
instance = comp, \auto_hub|irf_reg[2][4]\, auto_hub|irf_reg[2][4], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\, inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\, inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, MARC3, 1
instance = comp, \auto_hub|irsr_reg~1\, auto_hub|irsr_reg~1, MARC3, 1
instance = comp, \auto_hub|irsr_reg[0]\, auto_hub|irsr_reg[0], MARC3, 1
instance = comp, \auto_hub|tdo~2\, auto_hub|tdo~2, MARC3, 1
instance = comp, \auto_hub|tdo~5\, auto_hub|tdo~5, MARC3, 1
instance = comp, \auto_hub|tdo~6\, auto_hub|tdo~6, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[8]\, auto_hub|shadow_jsm|state[8], MARC3, 1
instance = comp, \auto_hub|tdo\, auto_hub|tdo, MARC3, 1
instance = comp, \auto_hub|tdo~_wirecell\, auto_hub|tdo~_wirecell, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~3\, auto_hub|shadow_jsm|state~3, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[3]\, auto_hub|shadow_jsm|state[3], MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state~4\, auto_hub|shadow_jsm|state~4, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[4]\, auto_hub|shadow_jsm|state[4], MARC3, 1
instance = comp, \auto_hub|irsr_reg[2]~6\, auto_hub|irsr_reg[2]~6, MARC3, 1
instance = comp, \~GND\, ~GND, MARC3, 1
instance = comp, \auto_hub|irsr_reg[6]~4\, auto_hub|irsr_reg[6]~4, MARC3, 1
instance = comp, \auto_hub|irsr_reg[6]~5\, auto_hub|irsr_reg[6]~5, MARC3, 1
instance = comp, \auto_hub|irsr_reg[6]~7\, auto_hub|irsr_reg[6]~7, MARC3, 1
instance = comp, \auto_hub|irsr_reg[6]\, auto_hub|irsr_reg[6], MARC3, 1
instance = comp, \auto_hub|node_ena~1\, auto_hub|node_ena~1, MARC3, 1
instance = comp, \auto_hub|node_ena[1]~reg0\, auto_hub|node_ena[1]~reg0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg~4\, auto_hub|shadow_irf_reg~4, MARC3, 1
instance = comp, \auto_hub|shadow_irf_reg[1][2]\, auto_hub|shadow_irf_reg[1][2], MARC3, 1
instance = comp, \auto_hub|irf_reg~7\, auto_hub|irf_reg~7, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][2]\, auto_hub|irf_reg[1][2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2], MARC3, 1
instance = comp, \clk~input\, clk~input, MARC3, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, MARC3, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl\, altera_internal_jtag~TCKUTAPclkctrl, MARC3, 1
instance = comp, \inst6|ctrl_out[5]\, inst6|ctrl_out[5], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2], MARC3, 1
instance = comp, \inst5|pc_sel[1]~4\, inst5|pc_sel[1]~4, MARC3, 1
instance = comp, \inst4|alu_op[2]\, inst4|alu_op[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]\, inst9|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2\, inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2, MARC3, 1
instance = comp, \inst5|pc_sel[0]~3\, inst5|pc_sel[0]~3, MARC3, 1
instance = comp, \PC|data_out[1]\, PC|data_out[1], MARC3, 1
instance = comp, \PC|data_out[0]\, PC|data_out[0], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2\, inst11|LPM_ADD_SUB_component|auto_generated|result[1]~2, MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4\, inst11|LPM_ADD_SUB_component|auto_generated|result[2]~4, MARC3, 1
instance = comp, \inst4|pc_sel_out[0]\, inst4|pc_sel_out[0], MARC3, 1
instance = comp, \inst16|aluB_sel~0\, inst16|aluB_sel~0, MARC3, 1
instance = comp, \pc_sel_mux|output[3]~50\, pc_sel_mux|output[3]~50, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode874w[2], MARC3, 1
instance = comp, \inst4|alu_op[1]\, inst4|alu_op[1], MARC3, 1
instance = comp, \inst3|Mux12~0\, inst3|Mux12~0, MARC3, 1
instance = comp, \inst3|Add0~1\, inst3|Add0~1, MARC3, 1
instance = comp, \inst3|Mux1~0\, inst3|Mux1~0, MARC3, 1
instance = comp, \PC|data_out[5]\, PC|data_out[5], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6\, inst11|LPM_ADD_SUB_component|auto_generated|result[3]~6, MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8\, inst11|LPM_ADD_SUB_component|auto_generated|result[4]~8, MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10\, inst11|LPM_ADD_SUB_component|auto_generated|result[5]~10, MARC3, 1
instance = comp, \pc_sel_mux|output[5]~37\, pc_sel_mux|output[5]~37, MARC3, 1
instance = comp, \pc_sel_mux|output[5]~52\, pc_sel_mux|output[5]~52, MARC3, 1
instance = comp, \inst16|Mux9~0\, inst16|Mux9~0, MARC3, 1
instance = comp, \inst16|ctl_wd~26\, inst16|ctl_wd~26, MARC3, 1
instance = comp, \inst4|cntl_out[4]~feeder\, inst4|cntl_out[4]~feeder, MARC3, 1
instance = comp, \inst4|cntl_out[4]\, inst4|cntl_out[4], MARC3, 1
instance = comp, \inst1|R_we~feeder\, inst1|R_we~feeder, MARC3, 1
instance = comp, \inst1|R_we\, inst1|R_we, MARC3, 1
instance = comp, \inst6|R_we_out\, inst6|R_we_out, MARC3, 1
instance = comp, \inst4|cntl_out[13]~0\, inst4|cntl_out[13]~0, MARC3, 1
instance = comp, \inst16|ctl_wd[11]~23\, inst16|ctl_wd[11]~23, MARC3, 1
instance = comp, \inst4|cntl_out[11]\, inst4|cntl_out[11], MARC3, 1
instance = comp, \inst1|ctrl_out[11]~feeder\, inst1|ctrl_out[11]~feeder, MARC3, 1
instance = comp, \inst1|ctrl_out[11]\, inst1|ctrl_out[11], MARC3, 1
instance = comp, \inst6|dest_reg[2]\, inst6|dest_reg[2], MARC3, 1
instance = comp, \inst16|ctl_wd[10]~22\, inst16|ctl_wd[10]~22, MARC3, 1
instance = comp, \inst4|cntl_out[10]\, inst4|cntl_out[10], MARC3, 1
instance = comp, \inst1|ctrl_out[10]\, inst1|ctrl_out[10], MARC3, 1
instance = comp, \inst6|dest_reg[1]\, inst6|dest_reg[1], MARC3, 1
instance = comp, \RegisterFile|Equal0~2\, RegisterFile|Equal0~2, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[8]\, RegisterFile|R1|data_out[8], MARC3, 1
instance = comp, \inst16|ctl_wd[9]~24\, inst16|ctl_wd[9]~24, MARC3, 1
instance = comp, \inst4|cntl_out[9]\, inst4|cntl_out[9], MARC3, 1
instance = comp, \inst1|ctrl_out[9]~feeder\, inst1|ctrl_out[9]~feeder, MARC3, 1
instance = comp, \inst1|ctrl_out[9]\, inst1|ctrl_out[9], MARC3, 1
instance = comp, \inst6|dest_reg[0]\, inst6|dest_reg[0], MARC3, 1
instance = comp, \RegisterFile|Equal0~0\, RegisterFile|Equal0~0, MARC3, 1
instance = comp, \RegisterFile|R2|data_out[8]\, RegisterFile|R2|data_out[8], MARC3, 1
instance = comp, \pc_sel_mux|output[13]~45\, pc_sel_mux|output[13]~45, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]\, inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]\, inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20\, inst11|LPM_ADD_SUB_component|auto_generated|result[10]~20, MARC3, 1
instance = comp, \inst|PC_out[10]\, inst|PC_out[10], MARC3, 1
instance = comp, \inst4|PC_src[10]\, inst4|PC_src[10], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[10]~9\, inst13|LPM_MUX_component|auto_generated|result_node[10]~9, MARC3, 1
instance = comp, \SP|data_out[0]~9\, SP|data_out[0]~9, MARC3, 1
instance = comp, \SP|data_out[0]\, SP|data_out[0], MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[0]~2\, inst12|LPM_MUX_component|auto_generated|result_node[0]~2, MARC3, 1
instance = comp, \SP|data_out[1]~8\, SP|data_out[1]~8, MARC3, 1
instance = comp, \SP|data_out[1]\, SP|data_out[1], MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[1]~3\, inst12|LPM_MUX_component|auto_generated|result_node[1]~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode858w[2], MARC3, 1
instance = comp, \inst3|Mux12~3\, inst3|Mux12~3, MARC3, 1
instance = comp, \inst1|alu_out[14]\, inst1|alu_out[14], MARC3, 1
instance = comp, \SP|data_out[14]\, SP|data_out[14], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[14]~2\, inst8|LPM_MUX_component|auto_generated|result_node[14]~2, MARC3, 1
instance = comp, \inst4|aluB_sel_out[1]\, inst4|aluB_sel_out[1], MARC3, 1
instance = comp, \inst4|offset_out[11]~0\, inst4|offset_out[11]~0, MARC3, 1
instance = comp, \inst16|Mux20~0\, inst16|Mux20~0, MARC3, 1
instance = comp, \inst16|offset[14]~25\, inst16|offset[14]~25, MARC3, 1
instance = comp, \inst|instr_to_cntl[6]\, inst|instr_to_cntl[6], MARC3, 1
instance = comp, \inst16|offset[14]~26\, inst16|offset[14]~26, MARC3, 1
instance = comp, \inst16|offset[14]~27\, inst16|offset[14]~27, MARC3, 1
instance = comp, \inst4|offset_out[14]\, inst4|offset_out[14], MARC3, 1
instance = comp, \inst16|aluB_sel~1\, inst16|aluB_sel~1, MARC3, 1
instance = comp, \inst4|aluB_sel_out[0]\, inst4|aluB_sel_out[0], MARC3, 1
instance = comp, \inst30|output[14]~14\, inst30|output[14]~14, MARC3, 1
instance = comp, \inst3|Mux1~4\, inst3|Mux1~4, MARC3, 1
instance = comp, \inst6|alu_data_out[14]\, inst6|alu_data_out[14], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[14]\, RegisterFile|R2|data_out[14], MARC3, 1
instance = comp, \RegisterFile|R1|data_out[14]\, RegisterFile|R1|data_out[14], MARC3, 1
instance = comp, \RegisterFile|Mux17~2\, RegisterFile|Mux17~2, MARC3, 1
instance = comp, \RegisterFile|Equal0~1\, RegisterFile|Equal0~1, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[12]\, RegisterFile|R3|data_out[12], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[12]\, RegisterFile|R2|data_out[12], MARC3, 1
instance = comp, \RegisterFile|R1|data_out[12]\, RegisterFile|R1|data_out[12], MARC3, 1
instance = comp, \RegisterFile|Mux19~2\, RegisterFile|Mux19~2, MARC3, 1
instance = comp, \RegisterFile|Equal0~3\, RegisterFile|Equal0~3, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[12]\, RegisterFile|R4|data_out[12], MARC3, 1
instance = comp, \RegisterFile|Mux19~0\, RegisterFile|Mux19~0, MARC3, 1
instance = comp, \RegisterFile|Equal0~5\, RegisterFile|Equal0~5, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[12]\, RegisterFile|R7|data_out[12], MARC3, 1
instance = comp, \RegisterFile|Mux19~1\, RegisterFile|Mux19~1, MARC3, 1
instance = comp, \RegisterFile|Mux19~3\, RegisterFile|Mux19~3, MARC3, 1
instance = comp, \RegisterFile|Mux19~4\, RegisterFile|Mux19~4, MARC3, 1
instance = comp, \inst4|regB_out[12]\, inst4|regB_out[12], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24\, inst11|LPM_ADD_SUB_component|auto_generated|result[12]~24, MARC3, 1
instance = comp, \inst|PC_out[12]\, inst|PC_out[12], MARC3, 1
instance = comp, \inst4|PC_src[12]\, inst4|PC_src[12], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[12]~15\, inst13|LPM_MUX_component|auto_generated|result_node[12]~15, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[3]~5\, inst12|LPM_MUX_component|auto_generated|result_node[3]~5, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[4]\, RegisterFile|R3|data_out[4], MARC3, 1
instance = comp, \RegisterFile|R4|data_out[4]\, RegisterFile|R4|data_out[4], MARC3, 1
instance = comp, \RegisterFile|Equal0~4\, RegisterFile|Equal0~4, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[4]\, RegisterFile|R6|data_out[4], MARC3, 1
instance = comp, \RegisterFile|Mux11~0\, RegisterFile|Mux11~0, MARC3, 1
instance = comp, \RegisterFile|Equal0~6\, RegisterFile|Equal0~6, MARC3, 1
instance = comp, \RegisterFile|R5|data_out[4]\, RegisterFile|R5|data_out[4], MARC3, 1
instance = comp, \RegisterFile|Mux11~1\, RegisterFile|Mux11~1, MARC3, 1
instance = comp, \RegisterFile|Mux11~3\, RegisterFile|Mux11~3, MARC3, 1
instance = comp, \RegisterFile|Mux11~4\, RegisterFile|Mux11~4, MARC3, 1
instance = comp, \inst4|regA_out[4]\, inst4|regA_out[4], MARC3, 1
instance = comp, \inst1|alu_out[4]\, inst1|alu_out[4], MARC3, 1
instance = comp, \SP|data_out[4]~5\, SP|data_out[4]~5, MARC3, 1
instance = comp, \SP|data_out[4]\, SP|data_out[4], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[4]~10\, inst8|LPM_MUX_component|auto_generated|result_node[4]~10, MARC3, 1
instance = comp, \RegisterFile|R2|data_out[3]\, RegisterFile|R2|data_out[3], MARC3, 1
instance = comp, \RegisterFile|R4|data_out[3]\, RegisterFile|R4|data_out[3], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[3]\, RegisterFile|R5|data_out[3], MARC3, 1
instance = comp, \RegisterFile|Mux28~0\, RegisterFile|Mux28~0, MARC3, 1
instance = comp, \RegisterFile|Mux28~1\, RegisterFile|Mux28~1, MARC3, 1
instance = comp, \RegisterFile|Mux28~2\, RegisterFile|Mux28~2, MARC3, 1
instance = comp, \RegisterFile|Mux28~3\, RegisterFile|Mux28~3, MARC3, 1
instance = comp, \RegisterFile|Mux28~4\, RegisterFile|Mux28~4, MARC3, 1
instance = comp, \inst4|regB_out[3]\, inst4|regB_out[3], MARC3, 1
instance = comp, \inst30|output[3]~10\, inst30|output[3]~10, MARC3, 1
instance = comp, \inst3|Add0~11\, inst3|Add0~11, MARC3, 1
instance = comp, \inst3|Add0~12\, inst3|Add0~12, MARC3, 1
instance = comp, \inst3|Add0~14\, inst3|Add0~14, MARC3, 1
instance = comp, \inst16|ctl_wd[5]~18\, inst16|ctl_wd[5]~18, MARC3, 1
instance = comp, \inst16|ctl_wd[5]~17\, inst16|ctl_wd[5]~17, MARC3, 1
instance = comp, \inst16|ctl_wd[5]~19\, inst16|ctl_wd[5]~19, MARC3, 1
instance = comp, \inst4|alu_op[0]\, inst4|alu_op[0], MARC3, 1
instance = comp, \inst3|Add0~16\, inst3|Add0~16, MARC3, 1
instance = comp, \inst3|Add0~19\, inst3|Add0~19, MARC3, 1
instance = comp, \inst3|Add0~21\, inst3|Add0~21, MARC3, 1
instance = comp, \inst3|Add0~25\, inst3|Add0~25, MARC3, 1
instance = comp, \inst|instr_to_cntl[4]\, inst|instr_to_cntl[4], MARC3, 1
instance = comp, \inst4|offset_out[3]~2\, inst4|offset_out[3]~2, MARC3, 1
instance = comp, \inst4|offset_out[3]~3\, inst4|offset_out[3]~3, MARC3, 1
instance = comp, \inst16|offset[4]~20\, inst16|offset[4]~20, MARC3, 1
instance = comp, \inst4|offset_out[4]\, inst4|offset_out[4], MARC3, 1
instance = comp, \RegisterFile|Mux27~0\, RegisterFile|Mux27~0, MARC3, 1
instance = comp, \RegisterFile|Mux27~1\, RegisterFile|Mux27~1, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[4]\, RegisterFile|R1|data_out[4], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[4]\, RegisterFile|R2|data_out[4], MARC3, 1
instance = comp, \RegisterFile|Mux27~2\, RegisterFile|Mux27~2, MARC3, 1
instance = comp, \RegisterFile|Mux27~3\, RegisterFile|Mux27~3, MARC3, 1
instance = comp, \RegisterFile|Mux27~4\, RegisterFile|Mux27~4, MARC3, 1
instance = comp, \inst4|regB_out[4]\, inst4|regB_out[4], MARC3, 1
instance = comp, \inst30|output[4]~9\, inst30|output[4]~9, MARC3, 1
instance = comp, \inst3|Mux12~4\, inst3|Mux12~4, MARC3, 1
instance = comp, \inst|instr_to_cntl[5]\, inst|instr_to_cntl[5], MARC3, 1
instance = comp, \inst16|offset[5]~19\, inst16|offset[5]~19, MARC3, 1
instance = comp, \inst4|offset_out[5]\, inst4|offset_out[5], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[5]~5\, inst13|LPM_MUX_component|auto_generated|result_node[5]~5, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[5]~7\, inst12|LPM_MUX_component|auto_generated|result_node[5]~7, MARC3, 1
instance = comp, \SP|data_out[6]~3\, SP|data_out[6]~3, MARC3, 1
instance = comp, \SP|data_out[6]\, SP|data_out[6], MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[6]~8\, inst12|LPM_MUX_component|auto_generated|result_node[6]~8, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[7]~9\, inst12|LPM_MUX_component|auto_generated|result_node[7]~9, MARC3, 1
instance = comp, \SP|data_out[8]~1\, SP|data_out[8]~1, MARC3, 1
instance = comp, \SP|data_out[8]\, SP|data_out[8], MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[8]~10\, inst12|LPM_MUX_component|auto_generated|result_node[8]~10, MARC3, 1
instance = comp, \SP|data_out[9]~0\, SP|data_out[9]~0, MARC3, 1
instance = comp, \SP|data_out[9]\, SP|data_out[9], MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[9]~11\, inst12|LPM_MUX_component|auto_generated|result_node[9]~11, MARC3, 1
instance = comp, \inst1|alu_out[10]\, inst1|alu_out[10], MARC3, 1
instance = comp, \SP|data_out[10]\, SP|data_out[10], MARC3, 1
instance = comp, \RegisterFile|R3|data_out[10]\, RegisterFile|R3|data_out[10], MARC3, 1
instance = comp, \RegisterFile|R7|data_out[10]\, RegisterFile|R7|data_out[10], MARC3, 1
instance = comp, \RegisterFile|R4|data_out[10]\, RegisterFile|R4|data_out[10], MARC3, 1
instance = comp, \RegisterFile|R6|data_out[10]\, RegisterFile|R6|data_out[10], MARC3, 1
instance = comp, \RegisterFile|Mux5~0\, RegisterFile|Mux5~0, MARC3, 1
instance = comp, \RegisterFile|Mux5~1\, RegisterFile|Mux5~1, MARC3, 1
instance = comp, \RegisterFile|Mux5~3\, RegisterFile|Mux5~3, MARC3, 1
instance = comp, \RegisterFile|Mux5~4\, RegisterFile|Mux5~4, MARC3, 1
instance = comp, \inst4|regA_out[10]\, inst4|regA_out[10], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[10]~4\, inst8|LPM_MUX_component|auto_generated|result_node[10]~4, MARC3, 1
instance = comp, \RegisterFile|Mux21~4\, RegisterFile|Mux21~4, MARC3, 1
instance = comp, \inst4|regB_out[10]\, inst4|regB_out[10], MARC3, 1
instance = comp, \inst30|output[10]~3\, inst30|output[10]~3, MARC3, 1
instance = comp, \inst3|Add0~4\, inst3|Add0~4, MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[9]~5\, inst8|LPM_MUX_component|auto_generated|result_node[9]~5, MARC3, 1
instance = comp, \inst16|offset[6]~18\, inst16|offset[6]~18, MARC3, 1
instance = comp, \inst4|offset_out[6]\, inst4|offset_out[6], MARC3, 1
instance = comp, \inst30|output[6]~7\, inst30|output[6]~7, MARC3, 1
instance = comp, \inst3|Add0~8\, inst3|Add0~8, MARC3, 1
instance = comp, \inst3|Add0~27\, inst3|Add0~27, MARC3, 1
instance = comp, \inst3|Add0~29\, inst3|Add0~29, MARC3, 1
instance = comp, \inst3|Add0~31\, inst3|Add0~31, MARC3, 1
instance = comp, \inst3|Add0~35\, inst3|Add0~35, MARC3, 1
instance = comp, \inst3|Add0~37\, inst3|Add0~37, MARC3, 1
instance = comp, \inst3|Add0~39\, inst3|Add0~39, MARC3, 1
instance = comp, \inst3|Mux4~4\, inst3|Mux4~4, MARC3, 1
instance = comp, \inst3|Mux4~5\, inst3|Mux4~5, MARC3, 1
instance = comp, \inst1|alu_out[11]\, inst1|alu_out[11], MARC3, 1
instance = comp, \SP|data_out[11]\, SP|data_out[11], MARC3, 1
instance = comp, \inst6|alu_data_out[11]\, inst6|alu_data_out[11], MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[14]~1\, inst12|LPM_MUX_component|auto_generated|result_node[14]~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1]\, inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22\, inst11|LPM_ADD_SUB_component|auto_generated|result[11]~22, MARC3, 1
instance = comp, \inst|PC_out[11]\, inst|PC_out[11], MARC3, 1
instance = comp, \inst4|PC_src[11]~feeder\, inst4|PC_src[11]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[11]\, inst4|PC_src[11], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[11]~7\, inst13|LPM_MUX_component|auto_generated|result_node[11]~7, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[11]~13\, inst12|LPM_MUX_component|auto_generated|result_node[11]~13, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[12]~14\, inst12|LPM_MUX_component|auto_generated|result_node[12]~14, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2\, inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]\, inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\, inst2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode845w[2]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a59, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~12, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~13, MARC3, 1
instance = comp, \inst6|ram_out[11]\, inst6|ram_out[11], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[11]~6\, inst15|LPM_MUX_component|auto_generated|result_node[11]~6, MARC3, 1
instance = comp, \RegisterFile|R2|data_out[11]\, RegisterFile|R2|data_out[11], MARC3, 1
instance = comp, \RegisterFile|R6|data_out[11]\, RegisterFile|R6|data_out[11], MARC3, 1
instance = comp, \RegisterFile|R7|data_out[11]\, RegisterFile|R7|data_out[11], MARC3, 1
instance = comp, \RegisterFile|Mux4~1\, RegisterFile|Mux4~1, MARC3, 1
instance = comp, \RegisterFile|Mux4~2\, RegisterFile|Mux4~2, MARC3, 1
instance = comp, \RegisterFile|Mux4~3\, RegisterFile|Mux4~3, MARC3, 1
instance = comp, \RegisterFile|Mux4~4\, RegisterFile|Mux4~4, MARC3, 1
instance = comp, \inst4|regA_out[11]\, inst4|regA_out[11], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[11]~3\, inst8|LPM_MUX_component|auto_generated|result_node[11]~3, MARC3, 1
instance = comp, \inst3|Mux5~1\, inst3|Mux5~1, MARC3, 1
instance = comp, \inst3|Mux5~2\, inst3|Mux5~2, MARC3, 1
instance = comp, \inst3|Mux12~1\, inst3|Mux12~1, MARC3, 1
instance = comp, \inst3|Mux5~0\, inst3|Mux5~0, MARC3, 1
instance = comp, \inst3|F_temp~39\, inst3|F_temp~39, MARC3, 1
instance = comp, \inst3|Mux5~3\, inst3|Mux5~3, MARC3, 1
instance = comp, \inst3|Mux5~4\, inst3|Mux5~4, MARC3, 1
instance = comp, \inst3|Mux5~5\, inst3|Mux5~5, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[10]~12\, inst12|LPM_MUX_component|auto_generated|result_node[10]~12, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2]\, inst2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode866w[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1\, inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~8, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~9\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~9, MARC3, 1
instance = comp, \inst6|ram_out[5]\, inst6|ram_out[5], MARC3, 1
instance = comp, \inst6|alu_data_out[5]~feeder\, inst6|alu_data_out[5]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[5]\, inst6|alu_data_out[5], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[5]~4\, inst15|LPM_MUX_component|auto_generated|result_node[5]~4, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[5]\, RegisterFile|R3|data_out[5], MARC3, 1
instance = comp, \RegisterFile|R1|data_out[5]\, RegisterFile|R1|data_out[5], MARC3, 1
instance = comp, \RegisterFile|R6|data_out[5]\, RegisterFile|R6|data_out[5], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[5]\, RegisterFile|R5|data_out[5], MARC3, 1
instance = comp, \RegisterFile|Mux26~0\, RegisterFile|Mux26~0, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[5]\, RegisterFile|R7|data_out[5], MARC3, 1
instance = comp, \RegisterFile|Mux26~1\, RegisterFile|Mux26~1, MARC3, 1
instance = comp, \RegisterFile|Mux26~2\, RegisterFile|Mux26~2, MARC3, 1
instance = comp, \RegisterFile|Mux26~3\, RegisterFile|Mux26~3, MARC3, 1
instance = comp, \RegisterFile|Mux26~4\, RegisterFile|Mux26~4, MARC3, 1
instance = comp, \inst4|regB_out[5]\, inst4|regB_out[5], MARC3, 1
instance = comp, \inst30|output[5]~8\, inst30|output[5]~8, MARC3, 1
instance = comp, \inst3|Add0~9\, inst3|Add0~9, MARC3, 1
instance = comp, \inst3|Mux12~2\, inst3|Mux12~2, MARC3, 1
instance = comp, \RegisterFile|Mux10~1\, RegisterFile|Mux10~1, MARC3, 1
instance = comp, \RegisterFile|Mux10~2\, RegisterFile|Mux10~2, MARC3, 1
instance = comp, \RegisterFile|Mux10~3\, RegisterFile|Mux10~3, MARC3, 1
instance = comp, \RegisterFile|Mux10~4\, RegisterFile|Mux10~4, MARC3, 1
instance = comp, \inst4|regA_out[5]\, inst4|regA_out[5], MARC3, 1
instance = comp, \inst3|F_temp~34\, inst3|F_temp~34, MARC3, 1
instance = comp, \inst3|Mux10~1\, inst3|Mux10~1, MARC3, 1
instance = comp, \inst3|Mux10~2\, inst3|Mux10~2, MARC3, 1
instance = comp, \inst3|Mux10~3\, inst3|Mux10~3, MARC3, 1
instance = comp, \inst3|Mux10~4\, inst3|Mux10~4, MARC3, 1
instance = comp, \inst3|Mux10~5\, inst3|Mux10~5, MARC3, 1
instance = comp, \inst1|alu_out[5]\, inst1|alu_out[5], MARC3, 1
instance = comp, \SP|data_out[5]~4\, SP|data_out[5]~4, MARC3, 1
instance = comp, \SP|data_out[5]\, SP|data_out[5], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[5]~9\, inst8|LPM_MUX_component|auto_generated|result_node[5]~9, MARC3, 1
instance = comp, \inst3|Mux11~1\, inst3|Mux11~1, MARC3, 1
instance = comp, \inst3|Mux11~2\, inst3|Mux11~2, MARC3, 1
instance = comp, \inst3|F_temp~33\, inst3|F_temp~33, MARC3, 1
instance = comp, \inst3|Mux11~0\, inst3|Mux11~0, MARC3, 1
instance = comp, \inst3|Mux11~3\, inst3|Mux11~3, MARC3, 1
instance = comp, \inst3|Mux11~4\, inst3|Mux11~4, MARC3, 1
instance = comp, \inst3|Mux11~5\, inst3|Mux11~5, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[4]~6\, inst12|LPM_MUX_component|auto_generated|result_node[4]~6, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~30, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a60, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[12]~31, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~30, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~31\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~31, MARC3, 1
instance = comp, \inst6|ram_out[12]\, inst6|ram_out[12], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[12]~15\, inst15|LPM_MUX_component|auto_generated|result_node[12]~15, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1\, inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~11, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~13, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, MARC3, 1
instance = comp, \auto_hub|irf_reg~6\, auto_hub|irf_reg~6, MARC3, 1
instance = comp, \auto_hub|irf_reg[1][1]\, auto_hub|irf_reg[1][1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2\, inst9|altsyncram_component|auto_generated|mgl_prim2|process_0~2, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\, inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]\, inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a13, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~28, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a45, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~29\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[13]~29, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a15, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~12, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a63, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~13\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~13, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~1, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~15\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[12]~15, MARC3, 1
instance = comp, \inst|instr_to_cntl[12]\, inst|instr_to_cntl[12], MARC3, 1
instance = comp, \inst16|offset[12]~3\, inst16|offset[12]~3, MARC3, 1
instance = comp, \inst16|offset[12]~4\, inst16|offset[12]~4, MARC3, 1
instance = comp, \inst16|offset[12]~5\, inst16|offset[12]~5, MARC3, 1
instance = comp, \inst4|offset_out[12]\, inst4|offset_out[12], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~28\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~28, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~29\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~29, MARC3, 1
instance = comp, \inst1|pc_out[12]\, inst1|pc_out[12], MARC3, 1
instance = comp, \pc_sel_mux|output[12]~44\, pc_sel_mux|output[12]~44, MARC3, 1
instance = comp, \pc_sel_mux|output[12]~59\, pc_sel_mux|output[12]~59, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~22, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~23, MARC3, 1
instance = comp, \inst|instr_to_cntl[11]\, inst|instr_to_cntl[11], MARC3, 1
instance = comp, \inst|instr_to_cntl[3]\, inst|instr_to_cntl[3], MARC3, 1
instance = comp, \inst4|offset_out[11]~1\, inst4|offset_out[11]~1, MARC3, 1
instance = comp, \inst16|offset[11]~6\, inst16|offset[11]~6, MARC3, 1
instance = comp, \inst16|offset[11]~7\, inst16|offset[11]~7, MARC3, 1
instance = comp, \inst4|offset_out[11]\, inst4|offset_out[11], MARC3, 1
instance = comp, \inst|instr_to_cntl[1]\, inst|instr_to_cntl[1], MARC3, 1
instance = comp, \inst16|offset[9]~11\, inst16|offset[9]~11, MARC3, 1
instance = comp, \inst16|offset[9]~12\, inst16|offset[9]~12, MARC3, 1
instance = comp, \inst4|offset_out[9]\, inst4|offset_out[9], MARC3, 1
instance = comp, \inst16|offset[8]~15\, inst16|offset[8]~15, MARC3, 1
instance = comp, \inst4|offset_out[8]\, inst4|offset_out[8], MARC3, 1
instance = comp, \PC|data_out[6]\, PC|data_out[6], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12\, inst11|LPM_ADD_SUB_component|auto_generated|result[6]~12, MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14\, inst11|LPM_ADD_SUB_component|auto_generated|result[7]~14, MARC3, 1
instance = comp, \inst|PC_out[7]\, inst|PC_out[7], MARC3, 1
instance = comp, \inst4|PC_src[7]~feeder\, inst4|PC_src[7]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[7]\, inst4|PC_src[7], MARC3, 1
instance = comp, \inst16|offset[3]~21\, inst16|offset[3]~21, MARC3, 1
instance = comp, \inst4|offset_out[3]\, inst4|offset_out[3], MARC3, 1
instance = comp, \inst|PC_out[2]\, inst|PC_out[2], MARC3, 1
instance = comp, \inst4|PC_src[2]~feeder\, inst4|PC_src[2]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[2]\, inst4|PC_src[2], MARC3, 1
instance = comp, \inst|PC_out[1]\, inst|PC_out[1], MARC3, 1
instance = comp, \inst4|PC_src[1]~feeder\, inst4|PC_src[1]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[1]\, inst4|PC_src[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a55, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~14, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~15, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a22, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a54, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~27\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~27, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a53, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a5, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a52, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a3, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a35, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a18, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a17, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a33, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a16, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a48, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~18, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~19\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[13]~19, MARC3, 1
instance = comp, \inst|instr_to_cntl[13]\, inst|instr_to_cntl[13], MARC3, 1
instance = comp, \inst16|offset[13]~1\, inst16|offset[13]~1, MARC3, 1
instance = comp, \inst16|offset[13]~2\, inst16|offset[13]~2, MARC3, 1
instance = comp, \inst4|offset_out[13]\, inst4|offset_out[13], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22\, inst7|LPM_ADD_SUB_component|auto_generated|result[11]~22, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26\, inst7|LPM_ADD_SUB_component|auto_generated|result[13]~26, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28\, inst7|LPM_ADD_SUB_component|auto_generated|result[14]~28, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~2\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~2, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~3\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~3, MARC3, 1
instance = comp, \inst1|pc_out[14]\, inst1|pc_out[14], MARC3, 1
instance = comp, \PC|data_out[14]\, PC|data_out[14], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26\, inst11|LPM_ADD_SUB_component|auto_generated|result[13]~26, MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28\, inst11|LPM_ADD_SUB_component|auto_generated|result[14]~28, MARC3, 1
instance = comp, \pc_sel_mux|output[14]~30\, pc_sel_mux|output[14]~30, MARC3, 1
instance = comp, \pc_sel_mux|output[14]~31\, pc_sel_mux|output[14]~31, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1]\, inst9|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~30, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~31\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~31, MARC3, 1
instance = comp, \inst|instr_to_cntl[0]\, inst|instr_to_cntl[0], MARC3, 1
instance = comp, \inst16|offset[0]~24\, inst16|offset[0]~24, MARC3, 1
instance = comp, \inst4|offset_out[0]\, inst4|offset_out[0], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0\, inst7|LPM_ADD_SUB_component|auto_generated|result[0]~0, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2\, inst7|LPM_ADD_SUB_component|auto_generated|result[1]~2, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4\, inst7|LPM_ADD_SUB_component|auto_generated|result[2]~4, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12\, inst7|LPM_ADD_SUB_component|auto_generated|result[6]~12, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14\, inst7|LPM_ADD_SUB_component|auto_generated|result[7]~14, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16\, inst7|LPM_ADD_SUB_component|auto_generated|result[8]~16, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18\, inst7|LPM_ADD_SUB_component|auto_generated|result[9]~18, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~26\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~26, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~27\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~27, MARC3, 1
instance = comp, \inst1|pc_out[11]\, inst1|pc_out[11], MARC3, 1
instance = comp, \pc_sel_mux|output[11]~43\, pc_sel_mux|output[11]~43, MARC3, 1
instance = comp, \pc_sel_mux|output[11]~58\, pc_sel_mux|output[11]~58, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~25, MARC3, 1
instance = comp, \inst|srcB_sel[2]\, inst|srcB_sel[2], MARC3, 1
instance = comp, \inst4|regB_out[11]~1\, inst4|regB_out[11]~1, MARC3, 1
instance = comp, \RegisterFile|Mux17~3\, RegisterFile|Mux17~3, MARC3, 1
instance = comp, \RegisterFile|Mux17~4\, RegisterFile|Mux17~4, MARC3, 1
instance = comp, \inst4|regB_out[14]\, inst4|regB_out[14], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[14]~12\, inst13|LPM_MUX_component|auto_generated|result_node[14]~12, MARC3, 1
instance = comp, \inst3|Mux15~0\, inst3|Mux15~0, MARC3, 1
instance = comp, \inst30|output[15]~15\, inst30|output[15]~15, MARC3, 1
instance = comp, \SP|data_out[15]\, SP|data_out[15], MARC3, 1
instance = comp, \RegisterFile|R3|data_out[15]\, RegisterFile|R3|data_out[15], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[15]\, RegisterFile|R2|data_out[15], MARC3, 1
instance = comp, \RegisterFile|Mux0~3\, RegisterFile|Mux0~3, MARC3, 1
instance = comp, \RegisterFile|Mux0~4\, RegisterFile|Mux0~4, MARC3, 1
instance = comp, \inst4|regA_out[15]\, inst4|regA_out[15], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[15]~15\, inst8|LPM_MUX_component|auto_generated|result_node[15]~15, MARC3, 1
instance = comp, \inst3|Add0~48\, inst3|Add0~48, MARC3, 1
instance = comp, \inst3|Add0~45\, inst3|Add0~45, MARC3, 1
instance = comp, \inst3|Add0~43\, inst3|Add0~43, MARC3, 1
instance = comp, \inst3|Add0~46\, inst3|Add0~46, MARC3, 1
instance = comp, \inst3|Add0~49\, inst3|Add0~49, MARC3, 1
instance = comp, \inst3|Mux0~0\, inst3|Mux0~0, MARC3, 1
instance = comp, \inst3|Mux0~4\, inst3|Mux0~4, MARC3, 1
instance = comp, \inst3|Mux0~1\, inst3|Mux0~1, MARC3, 1
instance = comp, \inst3|Mux0~2\, inst3|Mux0~2, MARC3, 1
instance = comp, \inst3|Mux0~5\, inst3|Mux0~5, MARC3, 1
instance = comp, \inst3|Mux0~7\, inst3|Mux0~7, MARC3, 1
instance = comp, \inst1|alu_out[15]\, inst1|alu_out[15], MARC3, 1
instance = comp, \inst6|alu_data_out[15]~feeder\, inst6|alu_data_out[15]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[15]\, inst6|alu_data_out[15], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~18, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~19, MARC3, 1
instance = comp, \inst6|ram_out[15]\, inst6|ram_out[15], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[15]~9\, inst15|LPM_MUX_component|auto_generated|result_node[15]~9, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[15]\, RegisterFile|R1|data_out[15], MARC3, 1
instance = comp, \RegisterFile|R7|data_out[15]\, RegisterFile|R7|data_out[15], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[15]\, RegisterFile|R5|data_out[15], MARC3, 1
instance = comp, \RegisterFile|Mux16~0\, RegisterFile|Mux16~0, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[15]\, RegisterFile|R6|data_out[15], MARC3, 1
instance = comp, \RegisterFile|Mux16~1\, RegisterFile|Mux16~1, MARC3, 1
instance = comp, \RegisterFile|Mux16~2\, RegisterFile|Mux16~2, MARC3, 1
instance = comp, \RegisterFile|Mux16~3\, RegisterFile|Mux16~3, MARC3, 1
instance = comp, \RegisterFile|Mux16~4\, RegisterFile|Mux16~4, MARC3, 1
instance = comp, \inst4|regB_out[15]\, inst4|regB_out[15], MARC3, 1
instance = comp, \pc_sel_mux|output[15]~60\, pc_sel_mux|output[15]~60, MARC3, 1
instance = comp, \inst16|offset~28\, inst16|offset~28, MARC3, 1
instance = comp, \inst4|offset_out[15]~feeder\, inst4|offset_out[15]~feeder, MARC3, 1
instance = comp, \inst4|offset_out[15]\, inst4|offset_out[15], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30\, inst7|LPM_ADD_SUB_component|auto_generated|result[15]~30, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~30\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~30, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~31\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~31, MARC3, 1
instance = comp, \inst1|pc_out[15]\, inst1|pc_out[15], MARC3, 1
instance = comp, \pc_sel_mux|output[15]~46\, pc_sel_mux|output[15]~46, MARC3, 1
instance = comp, \PC|data_out[15]\, PC|data_out[15], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30\, inst11|LPM_ADD_SUB_component|auto_generated|result[15]~30, MARC3, 1
instance = comp, \inst|PC_out[15]\, inst|PC_out[15], MARC3, 1
instance = comp, \inst4|PC_src[15]\, inst4|PC_src[15], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[15]~10\, inst13|LPM_MUX_component|auto_generated|result_node[15]~10, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~20, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~21\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[15]~21, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a62, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~25\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[14]~25, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~23\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~23, MARC3, 1
instance = comp, \inst6|ram_out[14]\, inst6|ram_out[14], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[14]~11\, inst15|LPM_MUX_component|auto_generated|result_node[14]~11, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[14]\, RegisterFile|R3|data_out[14], MARC3, 1
instance = comp, \RegisterFile|R7|data_out[14]\, RegisterFile|R7|data_out[14], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[14]\, RegisterFile|R5|data_out[14], MARC3, 1
instance = comp, \RegisterFile|R6|data_out[14]\, RegisterFile|R6|data_out[14], MARC3, 1
instance = comp, \RegisterFile|R4|data_out[14]\, RegisterFile|R4|data_out[14], MARC3, 1
instance = comp, \RegisterFile|Mux1~0\, RegisterFile|Mux1~0, MARC3, 1
instance = comp, \RegisterFile|Mux1~1\, RegisterFile|Mux1~1, MARC3, 1
instance = comp, \RegisterFile|Mux1~2\, RegisterFile|Mux1~2, MARC3, 1
instance = comp, \RegisterFile|Mux1~3\, RegisterFile|Mux1~3, MARC3, 1
instance = comp, \RegisterFile|Mux1~4\, RegisterFile|Mux1~4, MARC3, 1
instance = comp, \inst4|regA_out[14]\, inst4|regA_out[14], MARC3, 1
instance = comp, \inst3|F_temp~29\, inst3|F_temp~29, MARC3, 1
instance = comp, \inst3|Mux1~2\, inst3|Mux1~2, MARC3, 1
instance = comp, \inst3|Mux1~5\, inst3|Mux1~5, MARC3, 1
instance = comp, \inst3|Mux1~6\, inst3|Mux1~6, MARC3, 1
instance = comp, \inst3|Mux1~7\, inst3|Mux1~7, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0\, inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[2]\, RegisterFile|R1|data_out[2], MARC3, 1
instance = comp, \RegisterFile|Mux29~2\, RegisterFile|Mux29~2, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[2]\, RegisterFile|R7|data_out[2], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[2]\, RegisterFile|R5|data_out[2], MARC3, 1
instance = comp, \RegisterFile|Mux29~1\, RegisterFile|Mux29~1, MARC3, 1
instance = comp, \RegisterFile|Mux29~3\, RegisterFile|Mux29~3, MARC3, 1
instance = comp, \RegisterFile|Mux29~4\, RegisterFile|Mux29~4, MARC3, 1
instance = comp, \inst4|regB_out[2]\, inst4|regB_out[2], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[2]~3\, inst13|LPM_MUX_component|auto_generated|result_node[2]~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5, MARC3, 1
instance = comp, \inst|PC_out[4]\, inst|PC_out[4], MARC3, 1
instance = comp, \inst4|PC_src[4]\, inst4|PC_src[4], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[4]~13\, inst13|LPM_MUX_component|auto_generated|result_node[4]~13, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a52, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~26, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~27\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~27, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], MARC3, 1
instance = comp, \inst|PC_out[3]\, inst|PC_out[3], MARC3, 1
instance = comp, \inst4|PC_src[3]~feeder\, inst4|PC_src[3]~feeder, MARC3, 1
instance = comp, \inst4|PC_src[3]\, inst4|PC_src[3], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[3]~2\, inst13|LPM_MUX_component|auto_generated|result_node[3]~2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~5\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~5, MARC3, 1
instance = comp, \inst6|ram_out[2]\, inst6|ram_out[2], MARC3, 1
instance = comp, \inst6|alu_data_out[2]~feeder\, inst6|alu_data_out[2]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[2]\, inst6|alu_data_out[2], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[2]~2\, inst15|LPM_MUX_component|auto_generated|result_node[2]~2, MARC3, 1
instance = comp, \RegisterFile|R2|data_out[2]\, RegisterFile|R2|data_out[2], MARC3, 1
instance = comp, \RegisterFile|Mux13~2\, RegisterFile|Mux13~2, MARC3, 1
instance = comp, \RegisterFile|Mux13~1\, RegisterFile|Mux13~1, MARC3, 1
instance = comp, \RegisterFile|Mux13~3\, RegisterFile|Mux13~3, MARC3, 1
instance = comp, \RegisterFile|Mux13~4\, RegisterFile|Mux13~4, MARC3, 1
instance = comp, \inst4|regA_out[2]\, inst4|regA_out[2], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[2]~12\, inst8|LPM_MUX_component|auto_generated|result_node[2]~12, MARC3, 1
instance = comp, \inst|instr_to_cntl[2]\, inst|instr_to_cntl[2], MARC3, 1
instance = comp, \inst16|offset[2]~22\, inst16|offset[2]~22, MARC3, 1
instance = comp, \inst4|offset_out[2]\, inst4|offset_out[2], MARC3, 1
instance = comp, \inst30|output[2]~11\, inst30|output[2]~11, MARC3, 1
instance = comp, \inst3|Mux13~0\, inst3|Mux13~0, MARC3, 1
instance = comp, \inst3|F_temp~31\, inst3|F_temp~31, MARC3, 1
instance = comp, \inst3|Mux13~3\, inst3|Mux13~3, MARC3, 1
instance = comp, \inst3|Mux13~4\, inst3|Mux13~4, MARC3, 1
instance = comp, \inst3|Mux13~5\, inst3|Mux13~5, MARC3, 1
instance = comp, \inst1|alu_out[2]\, inst1|alu_out[2], MARC3, 1
instance = comp, \SP|data_out[2]~7\, SP|data_out[2]~7, MARC3, 1
instance = comp, \SP|data_out[2]\, SP|data_out[2], MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[2]~4\, inst12|LPM_MUX_component|auto_generated|result_node[2]~4, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a58, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~19\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~19, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~16, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~17\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~17, MARC3, 1
instance = comp, \inst6|ram_out[10]\, inst6|ram_out[10], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[10]~8\, inst15|LPM_MUX_component|auto_generated|result_node[10]~8, MARC3, 1
instance = comp, \pc_sel_mux|output[10]~42\, pc_sel_mux|output[10]~42, MARC3, 1
instance = comp, \pc_sel_mux|output[10]~57\, pc_sel_mux|output[10]~57, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~12, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~13, MARC3, 1
instance = comp, \inst|srcA_sel[5]\, inst|srcA_sel[5], MARC3, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|result_node[1]~0\, inst19|LPM_MUX_component|auto_generated|result_node[1]~0, MARC3, 1
instance = comp, \inst4|regA_out[15]~1\, inst4|regA_out[15]~1, MARC3, 1
instance = comp, \RegisterFile|Mux7~2\, RegisterFile|Mux7~2, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[8]\, RegisterFile|R3|data_out[8], MARC3, 1
instance = comp, \RegisterFile|Mux7~3\, RegisterFile|Mux7~3, MARC3, 1
instance = comp, \RegisterFile|Mux7~4\, RegisterFile|Mux7~4, MARC3, 1
instance = comp, \inst4|regA_out[8]\, inst4|regA_out[8], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[8]~6\, inst8|LPM_MUX_component|auto_generated|result_node[8]~6, MARC3, 1
instance = comp, \inst3|Mux7~5\, inst3|Mux7~5, MARC3, 1
instance = comp, \inst1|alu_out[8]\, inst1|alu_out[8], MARC3, 1
instance = comp, \inst6|alu_data_out[8]~feeder\, inst6|alu_data_out[8]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[8]\, inst6|alu_data_out[8], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[8]~14\, inst15|LPM_MUX_component|auto_generated|result_node[8]~14, MARC3, 1
instance = comp, \PC|data_out[8]\, PC|data_out[8], MARC3, 1
instance = comp, \inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16\, inst11|LPM_ADD_SUB_component|auto_generated|result[8]~16, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[8]\, RegisterFile|R6|data_out[8], MARC3, 1
instance = comp, \RegisterFile|R4|data_out[8]\, RegisterFile|R4|data_out[8], MARC3, 1
instance = comp, \RegisterFile|Mux23~0\, RegisterFile|Mux23~0, MARC3, 1
instance = comp, \RegisterFile|R5|data_out[8]\, RegisterFile|R5|data_out[8], MARC3, 1
instance = comp, \RegisterFile|R7|data_out[8]\, RegisterFile|R7|data_out[8], MARC3, 1
instance = comp, \RegisterFile|Mux23~1\, RegisterFile|Mux23~1, MARC3, 1
instance = comp, \RegisterFile|Mux23~3\, RegisterFile|Mux23~3, MARC3, 1
instance = comp, \RegisterFile|Mux23~4\, RegisterFile|Mux23~4, MARC3, 1
instance = comp, \inst4|regB_out[8]\, inst4|regB_out[8], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~20\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~20, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~21\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~21, MARC3, 1
instance = comp, \inst1|pc_out[8]\, inst1|pc_out[8], MARC3, 1
instance = comp, \pc_sel_mux|output[8]~40\, pc_sel_mux|output[8]~40, MARC3, 1
instance = comp, \pc_sel_mux|output[8]~55\, pc_sel_mux|output[8]~55, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~21, MARC3, 1
instance = comp, \inst|srcA_sel[4]\, inst|srcA_sel[4], MARC3, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|result_node[0]~2\, inst19|LPM_MUX_component|auto_generated|result_node[0]~2, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[7]\, RegisterFile|R1|data_out[7], MARC3, 1
instance = comp, \RegisterFile|Mux8~2\, RegisterFile|Mux8~2, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[7]\, RegisterFile|R3|data_out[7], MARC3, 1
instance = comp, \RegisterFile|Mux8~3\, RegisterFile|Mux8~3, MARC3, 1
instance = comp, \RegisterFile|Mux8~4\, RegisterFile|Mux8~4, MARC3, 1
instance = comp, \inst4|regA_out[7]\, inst4|regA_out[7], MARC3, 1
instance = comp, \SP|data_out[7]~2\, SP|data_out[7]~2, MARC3, 1
instance = comp, \SP|data_out[7]\, SP|data_out[7], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[7]~7\, inst8|LPM_MUX_component|auto_generated|result_node[7]~7, MARC3, 1
instance = comp, \RegisterFile|R5|data_out[7]\, RegisterFile|R5|data_out[7], MARC3, 1
instance = comp, \RegisterFile|Mux24~0\, RegisterFile|Mux24~0, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[7]\, RegisterFile|R7|data_out[7], MARC3, 1
instance = comp, \RegisterFile|Mux24~1\, RegisterFile|Mux24~1, MARC3, 1
instance = comp, \RegisterFile|Mux24~2\, RegisterFile|Mux24~2, MARC3, 1
instance = comp, \RegisterFile|Mux24~3\, RegisterFile|Mux24~3, MARC3, 1
instance = comp, \RegisterFile|Mux24~4\, RegisterFile|Mux24~4, MARC3, 1
instance = comp, \inst4|regB_out[7]\, inst4|regB_out[7], MARC3, 1
instance = comp, \inst16|offset~16\, inst16|offset~16, MARC3, 1
instance = comp, \inst16|offset~17\, inst16|offset~17, MARC3, 1
instance = comp, \inst4|offset_out[7]\, inst4|offset_out[7], MARC3, 1
instance = comp, \inst30|output[7]~6\, inst30|output[7]~6, MARC3, 1
instance = comp, \inst3|Mux8~2\, inst3|Mux8~2, MARC3, 1
instance = comp, \inst3|Mux8~0\, inst3|Mux8~0, MARC3, 1
instance = comp, \inst3|Mux8~3\, inst3|Mux8~3, MARC3, 1
instance = comp, \inst3|Mux8~4\, inst3|Mux8~4, MARC3, 1
instance = comp, \inst3|Mux8~5\, inst3|Mux8~5, MARC3, 1
instance = comp, \inst1|alu_out[7]\, inst1|alu_out[7], MARC3, 1
instance = comp, \inst6|alu_data_out[7]\, inst6|alu_data_out[7], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[7]~3\, inst15|LPM_MUX_component|auto_generated|result_node[7]~3, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~18\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~18, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~19\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~19, MARC3, 1
instance = comp, \inst1|pc_out[7]\, inst1|pc_out[7], MARC3, 1
instance = comp, \pc_sel_mux|output[7]~39\, pc_sel_mux|output[7]~39, MARC3, 1
instance = comp, \pc_sel_mux|output[7]~54\, pc_sel_mux|output[7]~54, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17, MARC3, 1
instance = comp, \inst|srcA_sel[6]\, inst|srcA_sel[6], MARC3, 1
instance = comp, \inst19|LPM_MUX_component|auto_generated|result_node[2]~1\, inst19|LPM_MUX_component|auto_generated|result_node[2]~1, MARC3, 1
instance = comp, \inst4|regA_out[15]~0\, inst4|regA_out[15]~0, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[6]\, RegisterFile|R1|data_out[6], MARC3, 1
instance = comp, \RegisterFile|Mux9~2\, RegisterFile|Mux9~2, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[6]\, RegisterFile|R3|data_out[6], MARC3, 1
instance = comp, \RegisterFile|Mux9~3\, RegisterFile|Mux9~3, MARC3, 1
instance = comp, \RegisterFile|Mux9~4\, RegisterFile|Mux9~4, MARC3, 1
instance = comp, \inst4|regA_out[6]\, inst4|regA_out[6], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[6]~8\, inst8|LPM_MUX_component|auto_generated|result_node[6]~8, MARC3, 1
instance = comp, \inst3|Mux9~0\, inst3|Mux9~0, MARC3, 1
instance = comp, \inst3|Mux9~1\, inst3|Mux9~1, MARC3, 1
instance = comp, \inst3|Mux9~2\, inst3|Mux9~2, MARC3, 1
instance = comp, \inst3|Mux9~3\, inst3|Mux9~3, MARC3, 1
instance = comp, \inst3|Mux9~4\, inst3|Mux9~4, MARC3, 1
instance = comp, \inst3|Mux9~5\, inst3|Mux9~5, MARC3, 1
instance = comp, \inst1|alu_out[6]\, inst1|alu_out[6], MARC3, 1
instance = comp, \inst6|alu_data_out[6]~feeder\, inst6|alu_data_out[6]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[6]\, inst6|alu_data_out[6], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[6]~5\, inst15|LPM_MUX_component|auto_generated|result_node[6]~5, MARC3, 1
instance = comp, \RegisterFile|Mux25~4\, RegisterFile|Mux25~4, MARC3, 1
instance = comp, \inst4|regB_out[6]\, inst4|regB_out[6], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~16\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~16, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~17\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~17, MARC3, 1
instance = comp, \inst1|pc_out[6]\, inst1|pc_out[6], MARC3, 1
instance = comp, \pc_sel_mux|output[6]~38\, pc_sel_mux|output[6]~38, MARC3, 1
instance = comp, \pc_sel_mux|output[6]~53\, pc_sel_mux|output[6]~53, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~26, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~27, MARC3, 1
instance = comp, \inst|srcB_sel[3]\, inst|srcB_sel[3], MARC3, 1
instance = comp, \inst4|regB_out[11]~0\, inst4|regB_out[11]~0, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[11]\, RegisterFile|R1|data_out[11], MARC3, 1
instance = comp, \RegisterFile|Mux20~1\, RegisterFile|Mux20~1, MARC3, 1
instance = comp, \RegisterFile|Mux20~2\, RegisterFile|Mux20~2, MARC3, 1
instance = comp, \RegisterFile|Mux20~3\, RegisterFile|Mux20~3, MARC3, 1
instance = comp, \RegisterFile|Mux20~4\, RegisterFile|Mux20~4, MARC3, 1
instance = comp, \inst4|regB_out[11]\, inst4|regB_out[11], MARC3, 1
instance = comp, \inst30|output[11]~2\, inst30|output[11]~2, MARC3, 1
instance = comp, \inst3|Add0~3\, inst3|Add0~3, MARC3, 1
instance = comp, \inst3|Add0~41\, inst3|Add0~41, MARC3, 1
instance = comp, \inst3|Mux3~4\, inst3|Mux3~4, MARC3, 1
instance = comp, \inst3|Mux3~5\, inst3|Mux3~5, MARC3, 1
instance = comp, \inst1|alu_out[12]\, inst1|alu_out[12], MARC3, 1
instance = comp, \SP|data_out[12]\, SP|data_out[12], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[12]\, RegisterFile|R5|data_out[12], MARC3, 1
instance = comp, \RegisterFile|Mux3~1\, RegisterFile|Mux3~1, MARC3, 1
instance = comp, \RegisterFile|Mux3~2\, RegisterFile|Mux3~2, MARC3, 1
instance = comp, \RegisterFile|Mux3~3\, RegisterFile|Mux3~3, MARC3, 1
instance = comp, \RegisterFile|Mux3~4\, RegisterFile|Mux3~4, MARC3, 1
instance = comp, \inst4|regA_out[12]\, inst4|regA_out[12], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[12]~1\, inst8|LPM_MUX_component|auto_generated|result_node[12]~1, MARC3, 1
instance = comp, \inst30|output[13]~0\, inst30|output[13]~0, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[13]\, RegisterFile|R3|data_out[13], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[13]\, RegisterFile|R2|data_out[13], MARC3, 1
instance = comp, \RegisterFile|R1|data_out[13]\, RegisterFile|R1|data_out[13], MARC3, 1
instance = comp, \RegisterFile|R6|data_out[13]\, RegisterFile|R6|data_out[13], MARC3, 1
instance = comp, \RegisterFile|R7|data_out[13]\, RegisterFile|R7|data_out[13], MARC3, 1
instance = comp, \RegisterFile|Mux2~1\, RegisterFile|Mux2~1, MARC3, 1
instance = comp, \RegisterFile|Mux2~2\, RegisterFile|Mux2~2, MARC3, 1
instance = comp, \RegisterFile|Mux2~3\, RegisterFile|Mux2~3, MARC3, 1
instance = comp, \RegisterFile|Mux2~4\, RegisterFile|Mux2~4, MARC3, 1
instance = comp, \inst4|regA_out[13]\, inst4|regA_out[13], MARC3, 1
instance = comp, \inst3|F_temp~28\, inst3|F_temp~28, MARC3, 1
instance = comp, \inst1|alu_out[13]\, inst1|alu_out[13], MARC3, 1
instance = comp, \SP|data_out[13]\, SP|data_out[13], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[13]~0\, inst8|LPM_MUX_component|auto_generated|result_node[13]~0, MARC3, 1
instance = comp, \inst3|Mux2~0\, inst3|Mux2~0, MARC3, 1
instance = comp, \inst3|Mux2~3\, inst3|Mux2~3, MARC3, 1
instance = comp, \inst3|Mux2~4\, inst3|Mux2~4, MARC3, 1
instance = comp, \inst3|Mux2~5\, inst3|Mux2~5, MARC3, 1
instance = comp, \inst12|LPM_MUX_component|auto_generated|result_node[13]~0\, inst12|LPM_MUX_component|auto_generated|result_node[13]~0, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2\, inst2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~24, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~25\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~25, MARC3, 1
instance = comp, \inst6|ram_out[4]\, inst6|ram_out[4], MARC3, 1
instance = comp, \inst6|alu_data_out[4]\, inst6|alu_data_out[4], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[4]~12\, inst15|LPM_MUX_component|auto_generated|result_node[4]~12, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~13\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~13, MARC3, 1
instance = comp, \inst1|pc_out[4]\, inst1|pc_out[4], MARC3, 1
instance = comp, \pc_sel_mux|output[4]~36\, pc_sel_mux|output[4]~36, MARC3, 1
instance = comp, \pc_sel_mux|output[4]~51\, pc_sel_mux|output[4]~51, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~3\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~3, MARC3, 1
instance = comp, \inst|instr_to_cntl[7]\, inst|instr_to_cntl[7], MARC3, 1
instance = comp, \inst16|pc_sel~0\, inst16|pc_sel~0, MARC3, 1
instance = comp, \inst16|pc_sel~1\, inst16|pc_sel~1, MARC3, 1
instance = comp, \inst4|pc_sel_out[1]\, inst4|pc_sel_out[1], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~8\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~8, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~9\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~9, MARC3, 1
instance = comp, \inst1|pc_out[2]\, inst1|pc_out[2], MARC3, 1
instance = comp, \pc_sel_mux|output[2]~34\, pc_sel_mux|output[2]~34, MARC3, 1
instance = comp, \pc_sel_mux|output[2]~49\, pc_sel_mux|output[2]~49, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a9, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a25, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~18, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a41, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~19, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a10, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~20, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a58, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~21, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~6, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~7\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~7, MARC3, 1
instance = comp, \inst|instr_to_cntl[9]\, inst|instr_to_cntl[9], MARC3, 1
instance = comp, \inst16|ctl_wd[8]~13\, inst16|ctl_wd[8]~13, MARC3, 1
instance = comp, \inst16|aluA_sel~0\, inst16|aluA_sel~0, MARC3, 1
instance = comp, \inst4|aluA_sel_out\, inst4|aluA_sel_out, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[1]\, RegisterFile|R1|data_out[1], MARC3, 1
instance = comp, \RegisterFile|R6|data_out[1]\, RegisterFile|R6|data_out[1], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[1]\, RegisterFile|R5|data_out[1], MARC3, 1
instance = comp, \RegisterFile|Mux14~0\, RegisterFile|Mux14~0, MARC3, 1
instance = comp, \RegisterFile|Mux14~1\, RegisterFile|Mux14~1, MARC3, 1
instance = comp, \RegisterFile|Mux14~2\, RegisterFile|Mux14~2, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[1]\, RegisterFile|R3|data_out[1], MARC3, 1
instance = comp, \RegisterFile|Mux14~3\, RegisterFile|Mux14~3, MARC3, 1
instance = comp, \RegisterFile|Mux14~4\, RegisterFile|Mux14~4, MARC3, 1
instance = comp, \inst4|regA_out[1]\, inst4|regA_out[1], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[1]~13\, inst8|LPM_MUX_component|auto_generated|result_node[1]~13, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[0]\, RegisterFile|R3|data_out[0], MARC3, 1
instance = comp, \RegisterFile|R1|data_out[0]\, RegisterFile|R1|data_out[0], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[0]\, RegisterFile|R2|data_out[0], MARC3, 1
instance = comp, \RegisterFile|Mux15~2\, RegisterFile|Mux15~2, MARC3, 1
instance = comp, \RegisterFile|Mux15~3\, RegisterFile|Mux15~3, MARC3, 1
instance = comp, \RegisterFile|Mux15~4\, RegisterFile|Mux15~4, MARC3, 1
instance = comp, \inst4|regA_out[0]\, inst4|regA_out[0], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[0]~14\, inst8|LPM_MUX_component|auto_generated|result_node[0]~14, MARC3, 1
instance = comp, \inst3|Mux14~1\, inst3|Mux14~1, MARC3, 1
instance = comp, \inst16|offset[1]~23\, inst16|offset[1]~23, MARC3, 1
instance = comp, \inst4|offset_out[1]\, inst4|offset_out[1], MARC3, 1
instance = comp, \RegisterFile|Mux30~0\, RegisterFile|Mux30~0, MARC3, 1
instance = comp, \RegisterFile|Mux30~1\, RegisterFile|Mux30~1, MARC3, 1
instance = comp, \RegisterFile|Mux30~2\, RegisterFile|Mux30~2, MARC3, 1
instance = comp, \RegisterFile|Mux30~3\, RegisterFile|Mux30~3, MARC3, 1
instance = comp, \RegisterFile|Mux30~4\, RegisterFile|Mux30~4, MARC3, 1
instance = comp, \inst4|regB_out[1]\, inst4|regB_out[1], MARC3, 1
instance = comp, \inst30|output[1]~12\, inst30|output[1]~12, MARC3, 1
instance = comp, \inst3|Mux14~2\, inst3|Mux14~2, MARC3, 1
instance = comp, \inst3|F_temp~30\, inst3|F_temp~30, MARC3, 1
instance = comp, \inst3|Mux14~3\, inst3|Mux14~3, MARC3, 1
instance = comp, \inst3|Mux14~4\, inst3|Mux14~4, MARC3, 1
instance = comp, \inst3|Mux14~5\, inst3|Mux14~5, MARC3, 1
instance = comp, \inst1|alu_out[1]\, inst1|alu_out[1], MARC3, 1
instance = comp, \inst6|alu_data_out[1]~feeder\, inst6|alu_data_out[1]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[1]\, inst6|alu_data_out[1], MARC3, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|result_node[1]~1\, inst13|LPM_MUX_component|auto_generated|result_node[1]~1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a49, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\, inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3\, inst2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\, inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2, MARC3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3\, inst2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3, MARC3, 1
instance = comp, \inst6|ram_out[1]\, inst6|ram_out[1], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[1]~1\, inst15|LPM_MUX_component|auto_generated|result_node[1]~1, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~6\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~6, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~7\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~7, MARC3, 1
instance = comp, \inst1|pc_out[1]\, inst1|pc_out[1], MARC3, 1
instance = comp, \pc_sel_mux|output[1]~33\, pc_sel_mux|output[1]~33, MARC3, 1
instance = comp, \pc_sel_mux|output[1]~48\, pc_sel_mux|output[1]~48, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~28, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~29, MARC3, 1
instance = comp, \inst|srcB_sel[1]\, inst|srcB_sel[1], MARC3, 1
instance = comp, \RegisterFile|Mux31~2\, RegisterFile|Mux31~2, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[0]\, RegisterFile|R6|data_out[0], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[0]\, RegisterFile|R5|data_out[0], MARC3, 1
instance = comp, \RegisterFile|Mux31~0\, RegisterFile|Mux31~0, MARC3, 1
instance = comp, \RegisterFile|Mux31~1\, RegisterFile|Mux31~1, MARC3, 1
instance = comp, \RegisterFile|Mux31~3\, RegisterFile|Mux31~3, MARC3, 1
instance = comp, \RegisterFile|Mux31~4\, RegisterFile|Mux31~4, MARC3, 1
instance = comp, \inst4|regB_out[0]\, inst4|regB_out[0], MARC3, 1
instance = comp, \inst30|output[0]~13\, inst30|output[0]~13, MARC3, 1
instance = comp, \inst3|Mux15~1\, inst3|Mux15~1, MARC3, 1
instance = comp, \inst3|Mux15~5\, inst3|Mux15~5, MARC3, 1
instance = comp, \inst3|Mux15~2\, inst3|Mux15~2, MARC3, 1
instance = comp, \inst3|Mux15~3\, inst3|Mux15~3, MARC3, 1
instance = comp, \inst3|Mux15~7\, inst3|Mux15~7, MARC3, 1
instance = comp, \inst3|Mux15~8\, inst3|Mux15~8, MARC3, 1
instance = comp, \inst1|alu_out[0]\, inst1|alu_out[0], MARC3, 1
instance = comp, \inst6|alu_data_out[0]~feeder\, inst6|alu_data_out[0]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[0]\, inst6|alu_data_out[0], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[0]~13\, inst15|LPM_MUX_component|auto_generated|result_node[0]~13, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~4\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~4, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~5\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~5, MARC3, 1
instance = comp, \inst1|pc_out[0]\, inst1|pc_out[0], MARC3, 1
instance = comp, \pc_sel_mux|output[0]~32\, pc_sel_mux|output[0]~32, MARC3, 1
instance = comp, \pc_sel_mux|output[0]~47\, pc_sel_mux|output[0]~47, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~10, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~11\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[14]~11, MARC3, 1
instance = comp, \inst|instr_to_cntl[14]\, inst|instr_to_cntl[14], MARC3, 1
instance = comp, \inst16|ctl_wd[8]~8\, inst16|ctl_wd[8]~8, MARC3, 1
instance = comp, \inst16|ctl_wd[8]~27\, inst16|ctl_wd[8]~27, MARC3, 1
instance = comp, \inst4|alu_op[3]\, inst4|alu_op[3], MARC3, 1
instance = comp, \inst3|Mux1~1\, inst3|Mux1~1, MARC3, 1
instance = comp, \RegisterFile|R2|data_out[9]\, RegisterFile|R2|data_out[9], MARC3, 1
instance = comp, \RegisterFile|R7|data_out[9]\, RegisterFile|R7|data_out[9], MARC3, 1
instance = comp, \RegisterFile|R6|data_out[9]\, RegisterFile|R6|data_out[9], MARC3, 1
instance = comp, \RegisterFile|Mux22~1\, RegisterFile|Mux22~1, MARC3, 1
instance = comp, \RegisterFile|R1|data_out[9]\, RegisterFile|R1|data_out[9], MARC3, 1
instance = comp, \RegisterFile|Mux22~2\, RegisterFile|Mux22~2, MARC3, 1
instance = comp, \RegisterFile|Mux22~3\, RegisterFile|Mux22~3, MARC3, 1
instance = comp, \RegisterFile|Mux22~4\, RegisterFile|Mux22~4, MARC3, 1
instance = comp, \inst4|regB_out[9]\, inst4|regB_out[9], MARC3, 1
instance = comp, \inst30|output[9]~4\, inst30|output[9]~4, MARC3, 1
instance = comp, \inst3|Mux6~0\, inst3|Mux6~0, MARC3, 1
instance = comp, \inst3|Mux6~1\, inst3|Mux6~1, MARC3, 1
instance = comp, \inst3|Mux6~2\, inst3|Mux6~2, MARC3, 1
instance = comp, \inst3|Mux6~3\, inst3|Mux6~3, MARC3, 1
instance = comp, \inst3|Mux6~4\, inst3|Mux6~4, MARC3, 1
instance = comp, \inst3|Mux6~5\, inst3|Mux6~5, MARC3, 1
instance = comp, \inst1|alu_out[9]\, inst1|alu_out[9], MARC3, 1
instance = comp, \inst6|alu_data_out[9]~feeder\, inst6|alu_data_out[9]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[9]\, inst6|alu_data_out[9], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[9]~7\, inst15|LPM_MUX_component|auto_generated|result_node[9]~7, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~22\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~22, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~23\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~23, MARC3, 1
instance = comp, \inst1|pc_out[9]\, inst1|pc_out[9], MARC3, 1
instance = comp, \pc_sel_mux|output[9]~41\, pc_sel_mux|output[9]~41, MARC3, 1
instance = comp, \pc_sel_mux|output[9]~56\, pc_sel_mux|output[9]~56, MARC3, 1
instance = comp, \PC|data_out[9]\, PC|data_out[9], MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~0\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~0, MARC3, 1
instance = comp, \inst7|LPM_ADD_SUB_component|auto_generated|op_1~1\, inst7|LPM_ADD_SUB_component|auto_generated|op_1~1, MARC3, 1
instance = comp, \inst1|pc_out[13]\, inst1|pc_out[13], MARC3, 1
instance = comp, \pc_sel_mux|output[13]~28\, pc_sel_mux|output[13]~28, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1\, inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~1, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56\, inst9|altsyncram_component|auto_generated|altsyncram1|ram_block3a56, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17\, inst9|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~17, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\, inst9|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~4, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~5\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~5, MARC3, 1
instance = comp, \inst|instr_to_cntl[8]\, inst|instr_to_cntl[8], MARC3, 1
instance = comp, \inst16|ctl_wd[7]~16\, inst16|ctl_wd[7]~16, MARC3, 1
instance = comp, \inst16|ctl_wd[7]~25\, inst16|ctl_wd[7]~25, MARC3, 1
instance = comp, \inst4|cntl_out[7]\, inst4|cntl_out[7], MARC3, 1
instance = comp, \inst1|ctrl_out[7]\, inst1|ctrl_out[7], MARC3, 1
instance = comp, \inst4|cntl_out[12]~feeder\, inst4|cntl_out[12]~feeder, MARC3, 1
instance = comp, \inst4|cntl_out[12]\, inst4|cntl_out[12], MARC3, 1
instance = comp, \inst1|ctrl_out[12]~feeder\, inst1|ctrl_out[12]~feeder, MARC3, 1
instance = comp, \inst1|ctrl_out[12]\, inst1|ctrl_out[12], MARC3, 1
instance = comp, \inst6|reg~0\, inst6|reg~0, MARC3, 1
instance = comp, \inst6|reg~1\, inst6|reg~1, MARC3, 1
instance = comp, \inst6|ret_op\, inst6|ret_op, MARC3, 1
instance = comp, \pc_sel_mux|output[13]~29\, pc_sel_mux|output[13]~29, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2]\, inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode883w[2], MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~8, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~9, MARC3, 1
instance = comp, \inst|instr_to_cntl[10]\, inst|instr_to_cntl[10], MARC3, 1
instance = comp, \inst16|ctl_wd[6]~14\, inst16|ctl_wd[6]~14, MARC3, 1
instance = comp, \inst16|ctl_wd[6]~15\, inst16|ctl_wd[6]~15, MARC3, 1
instance = comp, \inst4|cntl_out[6]\, inst4|cntl_out[6], MARC3, 1
instance = comp, \inst1|ctrl_out[6]~feeder\, inst1|ctrl_out[6]~feeder, MARC3, 1
instance = comp, \inst1|ctrl_out[6]\, inst1|ctrl_out[6], MARC3, 1
instance = comp, \inst6|ctrl_out[1]\, inst6|ctrl_out[1], MARC3, 1
instance = comp, \inst6|ctrl_out[4]~feeder\, inst6|ctrl_out[4]~feeder, MARC3, 1
instance = comp, \inst6|ctrl_out[4]\, inst6|ctrl_out[4], MARC3, 1
instance = comp, \inst17|wb_sel~0\, inst17|wb_sel~0, MARC3, 1
instance = comp, \inst4|cntl_out[8]\, inst4|cntl_out[8], MARC3, 1
instance = comp, \inst1|ctrl_out[8]~feeder\, inst1|ctrl_out[8]~feeder, MARC3, 1
instance = comp, \inst1|ctrl_out[8]\, inst1|ctrl_out[8], MARC3, 1
instance = comp, \inst6|ctrl_out[3]\, inst6|ctrl_out[3], MARC3, 1
instance = comp, \inst17|wb_sel~1\, inst17|wb_sel~1, MARC3, 1
instance = comp, \inst6|alu_data_out[13]\, inst6|alu_data_out[13], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[13]~10\, inst15|LPM_MUX_component|auto_generated|result_node[13]~10, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0\, inst9|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode897w[2]~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~0, MARC3, 1
instance = comp, \inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~1\, inst9|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[15]~1, MARC3, 1
instance = comp, \inst|instr_to_cntl[15]\, inst|instr_to_cntl[15], MARC3, 1
instance = comp, \inst4|cntl_out[13]\, inst4|cntl_out[13], MARC3, 1
instance = comp, \inst1|ctrl_out[13]\, inst1|ctrl_out[13], MARC3, 1
instance = comp, \inst5|sp_wr_en~0\, inst5|sp_wr_en~0, MARC3, 1
instance = comp, \SP|data_out[3]\, SP|data_out[3], MARC3, 1
instance = comp, \RegisterFile|Mux12~0\, RegisterFile|Mux12~0, MARC3, 1
instance = comp, \RegisterFile|Mux12~1\, RegisterFile|Mux12~1, MARC3, 1
instance = comp, \RegisterFile|Mux12~2\, RegisterFile|Mux12~2, MARC3, 1
instance = comp, \RegisterFile|R3|data_out[3]\, RegisterFile|R3|data_out[3], MARC3, 1
instance = comp, \RegisterFile|Mux12~3\, RegisterFile|Mux12~3, MARC3, 1
instance = comp, \RegisterFile|Mux12~4\, RegisterFile|Mux12~4, MARC3, 1
instance = comp, \inst4|regA_out[3]\, inst4|regA_out[3], MARC3, 1
instance = comp, \inst8|LPM_MUX_component|auto_generated|result_node[3]~11\, inst8|LPM_MUX_component|auto_generated|result_node[3]~11, MARC3, 1
instance = comp, \inst3|Mux12~10\, inst3|Mux12~10, MARC3, 1
instance = comp, \inst1|alu_out[3]\, inst1|alu_out[3], MARC3, 1
instance = comp, \inst6|alu_data_out[3]~feeder\, inst6|alu_data_out[3]~feeder, MARC3, 1
instance = comp, \inst6|alu_data_out[3]\, inst6|alu_data_out[3], MARC3, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|result_node[3]~0\, inst15|LPM_MUX_component|auto_generated|result_node[3]~0, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[3]\, RegisterFile|R7|data_out[3], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[3]~1\, inst27|LPM_MUX_component|auto_generated|result_node[3]~1, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[3]\, RegisterFile|R6|data_out[3], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[3]~0\, inst27|LPM_MUX_component|auto_generated|result_node[3]~0, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~1\, inst27|LPM_MUX_component|auto_generated|_~1, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[3]~2\, inst27|LPM_MUX_component|auto_generated|result_node[3]~2, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~4\, inst27|LPM_MUX_component|auto_generated|_~4, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[2]\, RegisterFile|R4|data_out[2], MARC3, 1
instance = comp, \reg_select[1]~input\, reg_select[1]~input, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~5\, inst27|LPM_MUX_component|auto_generated|_~5, MARC3, 1
instance = comp, \reg_select[2]~input\, reg_select[2]~input, MARC3, 1
instance = comp, \RegisterFile|R6|data_out[2]\, RegisterFile|R6|data_out[2], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[2]~6\, inst27|LPM_MUX_component|auto_generated|result_node[2]~6, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[2]~8\, inst27|LPM_MUX_component|auto_generated|result_node[2]~8, MARC3, 1
instance = comp, \inst26|Selector4~2\, inst26|Selector4~2, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[15]\, RegisterFile|R4|data_out[15], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~18\, inst27|LPM_MUX_component|auto_generated|_~18, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~19\, inst27|LPM_MUX_component|auto_generated|_~19, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[15]~28\, inst27|LPM_MUX_component|auto_generated|result_node[15]~28, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[15]~29\, inst27|LPM_MUX_component|auto_generated|result_node[15]~29, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[13]~30\, inst27|LPM_MUX_component|auto_generated|result_node[13]~30, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[13]\, RegisterFile|R4|data_out[13], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~20\, inst27|LPM_MUX_component|auto_generated|_~20, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~21\, inst27|LPM_MUX_component|auto_generated|_~21, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[13]~31\, inst27|LPM_MUX_component|auto_generated|result_node[13]~31, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[13]~32\, inst27|LPM_MUX_component|auto_generated|result_node[13]~32, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~22\, inst27|LPM_MUX_component|auto_generated|_~22, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~23\, inst27|LPM_MUX_component|auto_generated|_~23, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[14]~33\, inst27|LPM_MUX_component|auto_generated|result_node[14]~33, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[14]~35\, inst27|LPM_MUX_component|auto_generated|result_node[14]~35, MARC3, 1
instance = comp, \inst26|Selector4~5\, inst26|Selector4~5, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[11]~18\, inst27|LPM_MUX_component|auto_generated|result_node[11]~18, MARC3, 1
instance = comp, \RegisterFile|R5|data_out[11]\, RegisterFile|R5|data_out[11], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[11]~19\, inst27|LPM_MUX_component|auto_generated|result_node[11]~19, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[11]\, RegisterFile|R4|data_out[11], MARC3, 1
instance = comp, \RegisterFile|R3|data_out[11]\, RegisterFile|R3|data_out[11], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~12\, inst27|LPM_MUX_component|auto_generated|_~12, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~13\, inst27|LPM_MUX_component|auto_generated|_~13, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[11]~20\, inst27|LPM_MUX_component|auto_generated|result_node[11]~20, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~17\, inst27|LPM_MUX_component|auto_generated|_~17, MARC3, 1
instance = comp, \RegisterFile|R5|data_out[10]\, RegisterFile|R5|data_out[10], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[10]~25\, inst27|LPM_MUX_component|auto_generated|result_node[10]~25, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[10]~26\, inst27|LPM_MUX_component|auto_generated|result_node[10]~26, MARC3, 1
instance = comp, \inst26|Selector4~4\, inst26|Selector4~4, MARC3, 1
instance = comp, \inst26|Selector4~6\, inst26|Selector4~6, MARC3, 1
instance = comp, \inst26|Selector4~7\, inst26|Selector4~7, MARC3, 1
instance = comp, \inst26|Selector4~8\, inst26|Selector4~8, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[5]\, inst26|DATA_BUS_VALUE[5], MARC3, 1
instance = comp, \inst26|Selector5~0\, inst26|Selector5~0, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[4]\, inst26|DATA_BUS_VALUE[4], MARC3, 1
instance = comp, \inst26|Selector6~4\, inst26|Selector6~4, MARC3, 1
instance = comp, \inst26|Selector6~2\, inst26|Selector6~2, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[5]~13\, inst27|LPM_MUX_component|auto_generated|result_node[5]~13, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[5]\, RegisterFile|R4|data_out[5], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~9\, inst27|LPM_MUX_component|auto_generated|_~9, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[5]~14\, inst27|LPM_MUX_component|auto_generated|result_node[5]~14, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[7]~10\, inst27|LPM_MUX_component|auto_generated|result_node[7]~10, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[7]\, RegisterFile|R4|data_out[7], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[7]\, RegisterFile|R2|data_out[7], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~6\, inst27|LPM_MUX_component|auto_generated|_~6, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~7\, inst27|LPM_MUX_component|auto_generated|_~7, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[7]~11\, inst27|LPM_MUX_component|auto_generated|result_node[7]~11, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~10\, inst27|LPM_MUX_component|auto_generated|_~10, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[6]\, RegisterFile|R4|data_out[6], MARC3, 1
instance = comp, \RegisterFile|R2|data_out[6]\, RegisterFile|R2|data_out[6], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~11\, inst27|LPM_MUX_component|auto_generated|_~11, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[6]\, RegisterFile|R7|data_out[6], MARC3, 1
instance = comp, \RegisterFile|R5|data_out[6]\, RegisterFile|R5|data_out[6], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[6]~16\, inst27|LPM_MUX_component|auto_generated|result_node[6]~16, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[6]~17\, inst27|LPM_MUX_component|auto_generated|result_node[6]~17, MARC3, 1
instance = comp, \inst26|Selector6~3\, inst26|Selector6~3, MARC3, 1
instance = comp, \inst26|Selector6~6\, inst26|Selector6~6, MARC3, 1
instance = comp, \inst26|Selector6~7\, inst26|Selector6~7, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[3]\, inst26|DATA_BUS_VALUE[3], MARC3, 1
instance = comp, \inst26|Selector24~0\, inst26|Selector24~0, MARC3, 1
instance = comp, \inst26|next_command.DISPLAY_OFF\, inst26|next_command.DISPLAY_OFF, MARC3, 1
instance = comp, \inst26|state~46\, inst26|state~46, MARC3, 1
instance = comp, \inst26|state.DISPLAY_OFF\, inst26|state.DISPLAY_OFF, MARC3, 1
instance = comp, \inst26|Selector25~0\, inst26|Selector25~0, MARC3, 1
instance = comp, \inst26|next_command.DISPLAY_CLEAR\, inst26|next_command.DISPLAY_CLEAR, MARC3, 1
instance = comp, \inst26|state~49\, inst26|state~49, MARC3, 1
instance = comp, \inst26|state.DISPLAY_CLEAR\, inst26|state.DISPLAY_CLEAR, MARC3, 1
instance = comp, \inst26|Selector13~0\, inst26|Selector13~0, MARC3, 1
instance = comp, \inst26|next_command.DISPLAY_ON\, inst26|next_command.DISPLAY_ON, MARC3, 1
instance = comp, \inst26|state~47\, inst26|state~47, MARC3, 1
instance = comp, \inst26|state.DISPLAY_ON\, inst26|state.DISPLAY_ON, MARC3, 1
instance = comp, \inst26|Selector14~0\, inst26|Selector14~0, MARC3, 1
instance = comp, \inst26|next_command.MODE_SET\, inst26|next_command.MODE_SET, MARC3, 1
instance = comp, \inst26|state~48\, inst26|state~48, MARC3, 1
instance = comp, \inst26|state.MODE_SET\, inst26|state.MODE_SET, MARC3, 1
instance = comp, \inst26|Selector7~2\, inst26|Selector7~2, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~30\, inst27|LPM_MUX_component|auto_generated|_~30, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~31\, inst27|LPM_MUX_component|auto_generated|_~31, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[12]~46\, inst27|LPM_MUX_component|auto_generated|result_node[12]~46, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[12]~47\, inst27|LPM_MUX_component|auto_generated|result_node[12]~47, MARC3, 1
instance = comp, \inst26|Mux4~0\, inst26|Mux4~0, MARC3, 1
instance = comp, \inst26|state~36\, inst26|state~36, MARC3, 1
instance = comp, \inst26|state.WRITE_CHAR3\, inst26|state.WRITE_CHAR3, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[9]~22\, inst27|LPM_MUX_component|auto_generated|result_node[9]~22, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[9]\, RegisterFile|R4|data_out[9], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~15\, inst27|LPM_MUX_component|auto_generated|_~15, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[9]~23\, inst27|LPM_MUX_component|auto_generated|result_node[9]~23, MARC3, 1
instance = comp, \inst26|Mux11~0\, inst26|Mux11~0, MARC3, 1
instance = comp, \inst26|Selector7~1\, inst26|Selector7~1, MARC3, 1
instance = comp, \RegisterFile|R7|data_out[4]\, RegisterFile|R7|data_out[4], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[4]~37\, inst27|LPM_MUX_component|auto_generated|result_node[4]~37, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[4]~36\, inst27|LPM_MUX_component|auto_generated|result_node[4]~36, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[4]~38\, inst27|LPM_MUX_component|auto_generated|result_node[4]~38, MARC3, 1
instance = comp, \inst26|Mux18~0\, inst26|Mux18~0, MARC3, 1
instance = comp, \inst26|Selector7~0\, inst26|Selector7~0, MARC3, 1
instance = comp, \inst26|Selector7~3\, inst26|Selector7~3, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[2]\, inst26|DATA_BUS_VALUE[2], MARC3, 1
instance = comp, \inst26|Mux5~0\, inst26|Mux5~0, MARC3, 1
instance = comp, \inst26|Mux12~0\, inst26|Mux12~0, MARC3, 1
instance = comp, \inst26|Selector8~1\, inst26|Selector8~1, MARC3, 1
instance = comp, \RegisterFile|R4|data_out[0]\, RegisterFile|R4|data_out[0], MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~26\, inst27|LPM_MUX_component|auto_generated|_~26, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|_~27\, inst27|LPM_MUX_component|auto_generated|_~27, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[0]~39\, inst27|LPM_MUX_component|auto_generated|result_node[0]~39, MARC3, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|result_node[0]~41\, inst27|LPM_MUX_component|auto_generated|result_node[0]~41, MARC3, 1
instance = comp, \inst26|Mux26~0\, inst26|Mux26~0, MARC3, 1
instance = comp, \inst26|Mux19~0\, inst26|Mux19~0, MARC3, 1
instance = comp, \inst26|Selector8~0\, inst26|Selector8~0, MARC3, 1
instance = comp, \inst26|Selector8~3\, inst26|Selector8~3, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[1]\, inst26|DATA_BUS_VALUE[1], MARC3, 1
instance = comp, \inst26|Selector9~1\, inst26|Selector9~1, MARC3, 1
instance = comp, \inst26|Mux27~0\, inst26|Mux27~0, MARC3, 1
instance = comp, \inst26|Mux20~0\, inst26|Mux20~0, MARC3, 1
instance = comp, \inst26|Selector9~0\, inst26|Selector9~0, MARC3, 1
instance = comp, \inst26|Mux6~0\, inst26|Mux6~0, MARC3, 1
instance = comp, \inst26|Mux13~0\, inst26|Mux13~0, MARC3, 1
instance = comp, \inst26|Selector9~2\, inst26|Selector9~2, MARC3, 1
instance = comp, \inst26|Selector9~3\, inst26|Selector9~3, MARC3, 1
instance = comp, \inst26|DATA_BUS_VALUE[0]\, inst26|DATA_BUS_VALUE[0], MARC3, 1
instance = comp, \altera_reserved_tms~input\, altera_reserved_tms~input, MARC3, 1
instance = comp, \auto_hub|clr_reg~_wirecell\, auto_hub|clr_reg~_wirecell, MARC3, 1
instance = comp, \auto_hub|shadow_jsm|state[0]~_wirecell\, auto_hub|shadow_jsm|state[0]~_wirecell, MARC3, 1
