#####  [![Typing SVG](https://readme-typing-svg.demolab.com?font=Fira+Code&size=22&duration=2500&pause=8000&color=03FF0083&width=435&lines=Welcome+Here!)](https://git.io/typing-svg)

Hello! I'm Fahim, a BSc student in Electrical and Electronic Engineering (EEE) at Khulna University of Engineering & Technology (KUET).


## About Me

### Education
**Bachelor of Science in Electrical and Electronics Engineering**  
Khulna University of Engineering & Technology
- Relevant Coursework: Semiconductor Physics and Devices, VLSI Design and Technology, Analog VLSI Design, Digital VLSI Design, Advanced Semiconductor Devices, VLSI CAD Tools and Simulation, High-Speed Digital Circuit Design, System-on-Chip (SoC) Design
  
### Research Interests
- [VLSI Design and Architecture]
- [System-on-Chip (SoC) Design]
- [Machine Learning and AI for VLSI Design Automation]
- [Formal Verification, Model Checking & Design Validation]
- [Emerging Memory Technologies]
- [Computational Nanomaterials]


### Skills

- **VLSI (Digital Focus):**
  - **Design & RTL:** RTL Design, Digital IC Design, Gate-Level Design, AI Accelerator Design
  - **ASIC/SoC Flow:** ASIC Design Flow, SoC-Level Design, Floorplanning, Placement & Routing, Clock Tree Synthesis (CTS)
  - **Optimization & Analysis:** Logic Optimization, Timing Analysis, Power Analysis, Low-Power Design Techniques

-  **Verification:** Formal Verification, SystemVerilog Assertions (SVA), Testbench Development  
- **Analog & AMS:** Basic Analog IC Design, Circuit Simulation  
- **Programming Languages:** SystemVerilog, Verilog, VHDL, Python, C++, C


### **Tools**  
OpenROAD • LibreLane • OpenLane • Yosys • ModelSim • Magic • LTspice/Ngspice • Intel Quartus Prime • Xilinx Vivado




## Current Projects

<table>
  <tr>
    <td><strong>Project 1: [Will be updated soon]</strong></td>
  </tr>
  <tr>
    <td><strong>Description:</strong> [Brief description of the project]</td>
  </tr>
  <tr>
    <td><strong>Technologies Used:</strong> [List of technologies]</td>
  </tr>
</table>

<table>
  <tr>
    <td><strong>Project 2: [Will be updated soon]</strong></td>
  </tr>
  <tr>
    <td><strong>Description:</strong> [Brief description of the project]</td>
  </tr>
  <tr>
    <td><strong>Technologies Used:</strong> [List of technologies]</td>
  </tr>
</table>




## Connect

- [**LinkedIn**](https://www.linkedin.com/in/your-profile)
- [**ResearchGate**](https://www.researchgate.net/profile/M-K-Fahim-Shahariar)
- **Email:** [**mk.fahim.359@gmail.com**](mailto:mk.fahim.359@gmail.com)
- [**Personal Website**](https://www.mkfahim.com)



<p align="center">
  <strong>Thank you for visiting my profile!</strong>  
  <br><br>
  Feel free to explore my repositories and reach out if you have any questions or collaboration ideas.
</p>



<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=mkfahim&hide_border=true&background=ffffff&currStreakLabel=000000&sideLabels=000000&currStreakNum=000000&dates=000000&sideNums=000000" alt="Contributions" />
</p>



<p align="right"> <img src="https://komarev.com/ghpvc/?username=mkfahim&label=Profile%20views&color=0e75b6&style=flat" alt="mkfahim" /> </p>
<p align="left"><a href="#top"><img src="https://img.shields.io/static/v1?label&message=back+to+top&color=7E3ACE&style=flat&logo" alt="back to top" /></a></p>



