;redcode
;assert 1
	SPL 0, @-707
	CMP -297, <-128
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #201
	ADD 216, 69
	ADD @121, 103
	JMN -661, @-20
	SPL -100, -310
	MOV -1, <-29
	MOV -1, <-29
	DJN 0, #2
	ADD -1, <-20
	SLT <0, @2
	ADD @101, 103
	JMN -661, @-20
	SUB @121, 103
	SUB @121, 103
	SUB <0, @2
	SUB <-127, 106
	SUB @121, 103
	JMN -661, @-20
	SUB @121, 103
	MOV -7, <-20
	SUB @121, 106
	MOV 661, <-20
	CMP @121, 206
	SPL <121, 103
	SUB @127, 106
	SUB <-127, 106
	DJN -1, @-20
	MOV -7, <-20
	SPL 100, 300
	SUB @127, 106
	MOV -661, <-20
	SPL 7, @-30
	SPL 7, @-30
	SUB @121, 106
	CMP @121, 100
	SUB @121, 206
	DJN -1, @-20
	SUB @121, 206
	ADD -1, <-20
	ADD -1, <-20
	SUB @121, 103
	CMP -297, <-128
	SUB 0, @3
	CMP -297, <-128
	SPL 0, @-707
	CMP -297, <-128
