// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.345000,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=34,HLS_SYN_DSP=52,HLS_SYN_FF=13442,HLS_SYN_LUT=24318,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [11:0] p_Val2_s_fu_422_p4;
reg   [11:0] p_Val2_s_reg_1613;
reg  signed [11:0] p_Val2_s_reg_1613_pp0_iter1_reg;
reg  signed [11:0] p_Val2_s_reg_1613_pp0_iter2_reg;
reg  signed [11:0] p_Val2_s_reg_1613_pp0_iter3_reg;
reg  signed [11:0] p_Val2_s_reg_1613_pp0_iter4_reg;
wire  signed [11:0] p_Val2_11_fu_432_p4;
reg  signed [11:0] p_Val2_11_reg_1620;
reg  signed [11:0] p_Val2_11_reg_1620_pp0_iter1_reg;
wire  signed [17:0] sext_ln728_fu_442_p1;
reg  signed [17:0] sext_ln728_reg_1629;
wire  signed [11:0] p_Val2_1_fu_446_p4;
reg  signed [11:0] p_Val2_1_reg_1636;
reg   [11:0] p_Val2_1_reg_1636_pp0_iter1_reg;
reg  signed [11:0] p_Val2_1_reg_1636_pp0_iter2_reg;
reg  signed [11:0] p_Val2_1_reg_1636_pp0_iter3_reg;
reg  signed [11:0] p_Val2_1_reg_1636_pp0_iter4_reg;
reg   [11:0] trunc_ln_reg_1647;
reg  signed [11:0] p_Val2_2_reg_1652;
reg  signed [11:0] p_Val2_2_reg_1652_pp0_iter1_reg;
reg  signed [11:0] p_Val2_2_reg_1652_pp0_iter2_reg;
reg  signed [11:0] p_Val2_2_reg_1652_pp0_iter3_reg;
reg  signed [11:0] p_Val2_2_reg_1652_pp0_iter4_reg;
reg  signed [11:0] p_Val2_2_reg_1652_pp0_iter5_reg;
reg  signed [11:0] p_Val2_3_reg_1658;
reg  signed [11:0] p_Val2_3_reg_1658_pp0_iter1_reg;
reg  signed [11:0] p_Val2_3_reg_1658_pp0_iter2_reg;
reg  signed [11:0] p_Val2_3_reg_1658_pp0_iter3_reg;
reg  signed [11:0] p_Val2_3_reg_1658_pp0_iter4_reg;
wire  signed [17:0] sext_ln728_1_fu_493_p1;
reg  signed [17:0] sext_ln728_1_reg_1672;
reg  signed [17:0] sext_ln728_1_reg_1672_pp0_iter1_reg;
reg  signed [17:0] sext_ln728_1_reg_1672_pp0_iter2_reg;
reg  signed [17:0] sext_ln728_1_reg_1672_pp0_iter3_reg;
reg  signed [17:0] sext_ln728_1_reg_1672_pp0_iter4_reg;
wire  signed [17:0] mul_ln1192_6_fu_1421_p2;
reg  signed [17:0] mul_ln1192_6_reg_1678;
wire  signed [23:0] r_V_17_fu_1427_p2;
reg  signed [23:0] r_V_17_reg_1684;
wire  signed [17:0] mul_ln700_3_fu_1433_p2;
reg  signed [17:0] mul_ln700_3_reg_1689;
wire  signed [17:0] grp_fu_1439_p3;
reg  signed [17:0] ret_V_25_reg_1694;
wire  signed [23:0] r_V_4_fu_1447_p2;
reg  signed [23:0] r_V_4_reg_1699;
wire  signed [35:0] mul_ln1118_fu_1453_p2;
reg  signed [35:0] mul_ln1118_reg_1704;
reg   [11:0] trunc_ln708_s_reg_1709;
wire  signed [35:0] mul_ln1118_5_fu_1473_p2;
reg  signed [35:0] mul_ln1118_5_reg_1714;
reg   [11:0] trunc_ln708_14_reg_1719;
reg   [11:0] trunc_ln708_1_reg_1724;
reg   [11:0] trunc_ln708_8_reg_1729;
reg   [11:0] trunc_ln708_13_reg_1734;
wire  signed [17:0] mul_ln1192_2_fu_1494_p2;
reg  signed [17:0] mul_ln1192_2_reg_1739;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;
reg   [7:0] p_5_reg_1744;
reg  signed [7:0] p_5_reg_1744_pp0_iter4_reg;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return;
reg   [7:0] p_2_reg_1749;
reg   [7:0] p_2_reg_1749_pp0_iter4_reg;
reg   [7:0] p_2_reg_1749_pp0_iter5_reg;
reg   [7:0] p_2_reg_1749_pp0_iter6_reg;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return;
reg   [7:0] p_s_reg_1754;
reg   [11:0] trunc_ln708_2_reg_1759;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return;
reg  signed [7:0] p_Val2_6_reg_1764;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return;
reg   [7:0] p_Val2_s_28_reg_1769;
wire   [11:0] r_V_27_fu_882_p2;
reg   [11:0] r_V_27_reg_1774;
wire   [26:0] ret_V_1_fu_917_p2;
reg  signed [26:0] ret_V_1_reg_1779;
wire  signed [15:0] grp_fu_1515_p3;
reg  signed [15:0] ret_V_3_reg_1784;
wire  signed [17:0] grp_fu_1523_p3;
reg  signed [17:0] r_V_6_reg_1789;
wire  signed [13:0] grp_fu_1531_p3;
reg  signed [13:0] ret_V_36_reg_1794;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;
reg  signed [7:0] p_6_reg_1799;
reg  signed [7:0] p_6_reg_1799_pp0_iter6_reg;
wire   [29:0] add_ln1192_18_fu_1097_p2;
reg   [29:0] add_ln1192_18_reg_1805;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return;
reg  signed [7:0] p_9_reg_1810;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return;
reg  signed [7:0] p_1_reg_1815;
wire   [12:0] ret_V_42_fu_1109_p2;
reg   [12:0] ret_V_42_reg_1820;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return;
reg   [7:0] p_Val2_8_reg_1825;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return;
reg   [7:0] p_Val2_7_reg_1830;
wire  signed [41:0] mul_ln700_fu_1556_p2;
reg  signed [41:0] mul_ln700_reg_1835;
wire   [12:0] add_ln1192_fu_1134_p2;
reg   [12:0] add_ln1192_reg_1840;
wire  signed [33:0] mul_ln1192_3_fu_1562_p2;
reg  signed [33:0] mul_ln1192_3_reg_1845;
reg   [11:0] trunc_ln708_9_reg_1850;
reg   [11:0] trunc_ln708_9_reg_1850_pp0_iter7_reg;
wire  signed [12:0] grp_fu_1568_p4;
reg  signed [12:0] ret_V_18_reg_1855;
wire   [19:0] ret_V_22_fu_1251_p2;
reg  signed [19:0] ret_V_22_reg_1860;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return;
reg   [7:0] p_Val2_9_reg_1865;
wire   [8:0] ret_V_47_fu_1264_p2;
reg   [8:0] ret_V_47_reg_1870;
wire   [41:0] mul_ln700_1_fu_1273_p2;
reg   [41:0] mul_ln700_1_reg_1875;
reg   [11:0] trunc_ln708_6_reg_1880;
reg   [11:0] trunc_ln708_10_reg_1885;
wire  signed [26:0] grp_fu_1596_p3;
reg  signed [26:0] mul_ln1192_9_reg_1890;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_return;
reg  signed [7:0] p_0_reg_1895;
reg    ap_block_pp0_stage0_subdone;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call89;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp27;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call224;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call224;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call224;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call224;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call224;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call224;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call224;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call224;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call224;
reg    ap_block_pp0_stage0_11001_ignoreCallOp35;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call29;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call29;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call29;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call29;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call29;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call29;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call29;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call29;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call29;
reg    ap_block_pp0_stage0_11001_ignoreCallOp38;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call65;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call65;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call65;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call65;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call65;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call65;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call65;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call65;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call65;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call75;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call75;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call75;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call75;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call75;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call75;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call75;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call75;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call75;
reg    ap_block_pp0_stage0_11001_ignoreCallOp48;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call117;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call117;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call117;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call117;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call117;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call117;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call117;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call117;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call117;
reg    ap_block_pp0_stage0_11001_ignoreCallOp52;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call99;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call99;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call99;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call99;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call99;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call99;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call99;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call99;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call99;
reg    ap_block_pp0_stage0_11001_ignoreCallOp91;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call176;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call176;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call176;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call176;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call176;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call176;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call176;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call176;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call176;
reg    ap_block_pp0_stage0_11001_ignoreCallOp96;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call187;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call187;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call187;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call187;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call187;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call187;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call187;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call187;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call187;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call202;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call202;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call202;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call202;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call202;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call202;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call202;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call202;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call202;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call241;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call241;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call241;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call241;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call241;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call241;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call241;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call241;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call241;
reg    ap_block_pp0_stage0_11001_ignoreCallOp103;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call45;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call45;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call45;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call45;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call45;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call45;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call45;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call45;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call45;
reg    ap_block_pp0_stage0_11001_ignoreCallOp105;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call163;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call163;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call163;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call163;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call163;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call163;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call163;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call163;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call163;
reg    ap_block_pp0_stage0_11001_ignoreCallOp113;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call218;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call218;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call218;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call218;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call218;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call218;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call218;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call218;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call218;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call237;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call237;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call237;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call237;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call237;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call237;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call237;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call237;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call237;
reg    ap_block_pp0_stage0_11001_ignoreCallOp124;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call252;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call252;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call252;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call252;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call252;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call252;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call252;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call252;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call252;
reg    ap_block_pp0_stage0_11001_ignoreCallOp150;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_done;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_idle;
wire    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_ready;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_ce;
wire   [7:0] grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call59;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call59;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call59;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call59;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call59;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call59;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call59;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call59;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call59;
reg    ap_block_pp0_stage0_11001_ignoreCallOp165;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start_reg;
reg    grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [17:0] grp_fu_1412_p3;
wire   [10:0] tmp_7_fu_497_p4;
wire   [17:0] r_V_s_fu_507_p3;
wire   [17:0] add_ln1192_7_fu_515_p2;
wire   [17:0] lhs_V_1_fu_456_p3;
wire   [17:0] add_ln1192_30_fu_540_p2;
wire   [17:0] add_ln1192_28_fu_546_p2;
wire   [17:0] lhs_V_3_fu_566_p3;
(* use_dsp48 = "no" *) wire   [17:0] add_ln1192_8_fu_573_p2;
wire   [17:0] rhs_V_1_fu_578_p3;
wire   [17:0] sub_ln1192_fu_585_p2;
wire   [17:0] ret_V_35_fu_591_p2;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_38_fu_608_p2;
wire   [16:0] shl_ln1118_7_fu_624_p3;
wire   [14:0] shl_ln1118_8_fu_635_p3;
wire  signed [17:0] sext_ln1118_15_fu_631_p1;
wire  signed [17:0] sext_ln1118_16_fu_642_p1;
wire   [16:0] shl_ln1118_9_fu_652_p3;
wire   [14:0] shl_ln1118_s_fu_663_p3;
wire  signed [17:0] sext_ln1118_17_fu_659_p1;
wire  signed [17:0] sext_ln1118_18_fu_670_p1;
wire   [17:0] r_V_29_fu_646_p2;
wire   [17:0] r_V_30_fu_674_p2;
wire  signed [18:0] sext_ln703_5_fu_680_p1;
wire  signed [18:0] sext_ln703_6_fu_684_p1;
wire   [18:0] ret_V_39_fu_688_p2;
wire   [18:0] add_ln1192_15_fu_694_p2;
wire  signed [17:0] mul_ln728_1_fu_1467_p2;
wire  signed [23:0] grp_fu_1459_p3;
wire   [23:0] rhs_V_5_fu_711_p3;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_41_fu_718_p2;
wire  signed [17:0] grp_fu_1479_p3;
wire  signed [23:0] grp_fu_1486_p3;
wire   [35:0] r_V_31_fu_764_p2;
wire   [35:0] r_V_37_fu_790_p2;
wire   [15:0] shl_ln1118_3_fu_808_p3;
wire  signed [16:0] sext_ln1118_23_fu_815_p1;
wire  signed [16:0] sext_ln1118_2_fu_805_p1;
wire   [16:0] r_V_34_fu_819_p2;
wire   [10:0] trunc_ln708_11_fu_825_p4;
wire  signed [17:0] grp_fu_1499_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_33_fu_843_p2;
wire   [10:0] tmp_s_fu_858_p3;
wire   [8:0] tmp_1_fu_870_p3;
wire  signed [11:0] sext_ln1118_8_fu_866_p1;
wire  signed [11:0] sext_ln1118_9_fu_878_p1;
wire  signed [25:0] grp_fu_1507_p2;
wire   [23:0] trunc_ln1193_fu_900_p1;
wire  signed [26:0] sext_ln1118_fu_897_p1;
wire   [26:0] p_shl_fu_903_p3;
wire   [26:0] sub_ln1193_fu_911_p2;
wire  signed [8:0] sext_ln703_1_fu_932_p1;
wire  signed [8:0] ret_V_10_fu_935_p2;
wire  signed [12:0] r_V_24_fu_945_p3;
wire   [15:0] shl_ln_fu_967_p3;
wire  signed [16:0] sext_ln1118_5_fu_974_p1;
wire   [16:0] sub_ln1118_fu_978_p2;
wire  signed [16:0] sext_ln727_fu_923_p1;
wire  signed [16:0] shl_ln1118_1_fu_990_p3;
wire   [14:0] shl_ln1118_2_fu_1001_p3;
wire  signed [15:0] sext_ln1118_7_fu_1008_p1;
wire  signed [15:0] sext_ln1118_4_fu_956_p1;
wire   [15:0] r_V_26_fu_1012_p2;
wire  signed [15:0] sext_ln1118_10_fu_1018_p1;
wire  signed [15:0] add_ln1192_12_fu_1021_p2;
wire   [16:0] r_V_25_fu_984_p2;
wire  signed [28:0] lhs_V_4_fu_1031_p3;
wire  signed [17:0] mul_ln728_fu_1550_p2;
wire  signed [29:0] grp_fu_1539_p4;
wire   [29:0] rhs_V_2_fu_1043_p3;
wire  signed [7:0] tmp_2_fu_1055_p1;
wire   [12:0] tmp_2_fu_1055_p3;
wire  signed [7:0] tmp_4_fu_1067_p1;
wire   [8:0] tmp_4_fu_1067_p3;
wire  signed [13:0] sext_ln1118_12_fu_1063_p1;
wire  signed [13:0] sext_ln1118_13_fu_1075_p1;
wire   [13:0] r_V_28_fu_1079_p2;
wire   [25:0] tmp_fu_1085_p3;
(* use_dsp48 = "no" *) wire   [29:0] add_ln1192_17_fu_1050_p2;
wire  signed [29:0] rhs_V_3_fu_1093_p1;
wire  signed [12:0] lhs_V_5_fu_1103_p1;
wire  signed [12:0] rhs_V_6_fu_1106_p1;
wire  signed [12:0] sext_ln1192_2_fu_1124_p1;
wire  signed [12:0] sext_ln1192_1_fu_1121_p1;
wire   [12:0] ret_V_32_fu_1128_p2;
(* use_dsp48 = "no" *) wire  signed [13:0] ret_V_12_fu_1140_p2;
wire   [12:0] tmp_5_fu_1155_p3;
wire   [8:0] tmp_6_fu_1167_p3;
wire  signed [13:0] sext_ln1118_20_fu_1163_p1;
wire  signed [13:0] sext_ln1118_21_fu_1175_p1;
wire   [13:0] r_V_32_fu_1179_p2;
wire   [25:0] tmp_10_fu_1185_p3;
wire  signed [29:0] rhs_V_4_fu_1193_p1;
wire   [29:0] add_ln1192_19_fu_1197_p2;
wire   [29:0] ret_V_40_fu_1202_p2;
wire  signed [18:0] lhs_V_6_fu_1224_p3;
wire   [13:0] tmp_8_fu_1235_p3;
wire  signed [19:0] grp_fu_1578_p3;
wire  signed [19:0] sext_ln1192_16_fu_1242_p1;
(* use_dsp48 = "no" *) wire   [19:0] ret_V_44_fu_1246_p2;
wire  signed [8:0] sext_ln703_9_fu_1257_p1;
wire  signed [8:0] sext_ln703_10_fu_1261_p1;
wire  signed [12:0] mul_ln700_1_fu_1273_p0;
wire  signed [7:0] mul_ln1192_4_fu_1284_p0;
wire  signed [31:0] mul_ln1192_4_fu_1284_p1;
wire   [35:0] mul_ln1192_4_fu_1284_p2;
wire   [35:0] ret_V_37_fu_1290_p2;
wire  signed [29:0] grp_fu_1587_p3;
wire  signed [8:0] sext_ln1253_fu_1321_p1;
wire  signed [7:0] r_V_36_fu_1333_p0;
wire  signed [15:0] sext_ln1116_3_fu_1330_p1;
wire  signed [7:0] r_V_36_fu_1333_p1;
wire  signed [15:0] r_V_36_fu_1333_p2;
wire   [8:0] r_V_35_fu_1324_p2;
wire  signed [14:0] tmp_11_fu_1343_p3;
wire  signed [9:0] sext_ln703_11_fu_1355_p1;
wire  signed [9:0] ret_V_28_fu_1358_p2;
wire   [37:0] tmp_3_fu_1368_p3;
wire  signed [41:0] rhs_V_fu_1376_p1;
wire   [41:0] ret_V_34_fu_1380_p2;
wire  signed [29:0] grp_fu_1604_p3;
wire  signed [6:0] grp_fu_1412_p0;
wire  signed [11:0] mul_ln1192_6_fu_1421_p0;
wire  signed [11:0] mul_ln1192_6_fu_1421_p1;
wire  signed [11:0] r_V_17_fu_1427_p0;
wire  signed [23:0] r_V_16_fu_532_p1;
wire  signed [11:0] r_V_17_fu_1427_p1;
wire   [8:0] mul_ln700_3_fu_1433_p0;
wire  signed [11:0] mul_ln700_3_fu_1433_p1;
wire  signed [17:0] sext_ln703_4_fu_536_p1;
wire   [6:0] grp_fu_1439_p0;
wire  signed [11:0] grp_fu_1439_p1;
wire   [13:0] grp_fu_1439_p2;
wire  signed [11:0] r_V_4_fu_1447_p0;
wire  signed [23:0] r_V_3_fu_563_p1;
wire  signed [11:0] r_V_4_fu_1447_p1;
wire  signed [18:0] mul_ln1118_fu_1453_p0;
wire  signed [35:0] sext_ln1118_19_fu_700_p1;
wire  signed [18:0] mul_ln1118_fu_1453_p1;
wire   [8:0] grp_fu_1459_p0;
wire   [23:0] grp_fu_1459_p2;
wire   [9:0] mul_ln728_1_fu_1467_p0;
wire  signed [11:0] mul_ln728_1_fu_1467_p1;
wire  signed [17:0] mul_ln1118_5_fu_1473_p0;
wire  signed [35:0] sext_ln1118_25_fu_733_p1;
wire  signed [17:0] mul_ln1118_5_fu_1473_p1;
wire  signed [11:0] grp_fu_1479_p0;
wire  signed [11:0] grp_fu_1479_p1;
wire  signed [12:0] grp_fu_1479_p2;
wire   [23:0] grp_fu_1486_p2;
wire   [6:0] mul_ln1192_2_fu_1494_p0;
wire  signed [11:0] mul_ln1192_2_fu_1494_p1;
wire  signed [6:0] grp_fu_1499_p0;
wire  signed [6:0] grp_fu_1507_p0;
wire  signed [7:0] grp_fu_1515_p0;
wire  signed [15:0] sext_ln1116_fu_926_p1;
wire  signed [7:0] grp_fu_1515_p1;
wire  signed [10:0] grp_fu_1515_p2;
wire  signed [7:0] grp_fu_1523_p0;
wire   [5:0] grp_fu_1531_p0;
wire   [6:0] mul_ln728_fu_1550_p0;
wire  signed [11:0] mul_ln728_fu_1550_p1;
wire   [4:0] grp_fu_1568_p2;
wire  signed [7:0] grp_fu_1568_p3;
wire  signed [7:0] grp_fu_1578_p0;
wire  signed [15:0] sext_ln1118_11_fu_1152_p1;
wire  signed [7:0] grp_fu_1578_p1;
wire  signed [24:0] grp_fu_1587_p2;
wire  signed [24:0] grp_fu_1604_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start_reg = 1'b0;
end

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce),
    .input_V(trunc_ln_reg_1647),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce),
    .input_V(p_Val2_s_reg_1613),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce),
    .input_V(p_Val2_1_reg_1636_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce),
    .input_V(trunc_ln708_s_reg_1709),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce),
    .input_V(trunc_ln708_14_reg_1719),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce),
    .input_V(trunc_ln708_1_reg_1724),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce),
    .input_V(trunc_ln708_8_reg_1729),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce),
    .input_V(trunc_ln708_13_reg_1734),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_input_V),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_return)
);

sin_lut_ap_fixed_12_6_5_3_0_s grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_ce),
    .input_V(trunc_ln708_2_reg_1759),
    .ap_return(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_return)
);

myproject_mac_muladd_7s_12s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_12s_18ns_18_1_1_U11(
    .din0(grp_fu_1412_p0),
    .din1(p_Val2_11_fu_432_p4),
    .din2(lhs_V_1_fu_456_p3),
    .dout(grp_fu_1412_p3)
);

myproject_mul_mul_12s_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_12s_18_1_1_U12(
    .din0(mul_ln1192_6_fu_1421_p0),
    .din1(mul_ln1192_6_fu_1421_p1),
    .dout(mul_ln1192_6_fu_1421_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U13(
    .din0(r_V_17_fu_1427_p0),
    .din1(r_V_17_fu_1427_p1),
    .dout(r_V_17_fu_1427_p2)
);

myproject_mul_mul_9ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_9ns_12s_18_1_1_U14(
    .din0(mul_ln700_3_fu_1433_p0),
    .din1(mul_ln700_3_fu_1433_p1),
    .dout(mul_ln700_3_fu_1433_p2)
);

myproject_mac_muladd_7ns_12s_14ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7ns_12s_14ns_18_1_1_U15(
    .din0(grp_fu_1439_p0),
    .din1(grp_fu_1439_p1),
    .din2(grp_fu_1439_p2),
    .dout(grp_fu_1439_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U16(
    .din0(r_V_4_fu_1447_p0),
    .din1(r_V_4_fu_1447_p1),
    .dout(r_V_4_fu_1447_p2)
);

myproject_mul_mul_19s_19s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_19s_19s_36_1_1_U17(
    .din0(mul_ln1118_fu_1453_p0),
    .din1(mul_ln1118_fu_1453_p1),
    .dout(mul_ln1118_fu_1453_p2)
);

myproject_mac_muladd_9ns_24s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_9ns_24s_24ns_24_1_1_U18(
    .din0(grp_fu_1459_p0),
    .din1(r_V_17_reg_1684),
    .din2(grp_fu_1459_p2),
    .dout(grp_fu_1459_p3)
);

myproject_mul_mul_10ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_10ns_12s_18_1_1_U19(
    .din0(mul_ln728_1_fu_1467_p0),
    .din1(mul_ln728_1_fu_1467_p1),
    .dout(mul_ln728_1_fu_1467_p2)
);

myproject_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_18s_18s_36_1_1_U20(
    .din0(mul_ln1118_5_fu_1473_p0),
    .din1(mul_ln1118_5_fu_1473_p1),
    .dout(mul_ln1118_5_fu_1473_p2)
);

myproject_mac_muladd_12s_12s_13s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_12s_13s_18_1_1_U21(
    .din0(grp_fu_1479_p0),
    .din1(grp_fu_1479_p1),
    .din2(grp_fu_1479_p2),
    .dout(grp_fu_1479_p3)
);

myproject_mac_muladd_12s_24s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_24s_24ns_24_1_1_U22(
    .din0(p_Val2_s_reg_1613_pp0_iter1_reg),
    .din1(r_V_4_reg_1699),
    .din2(grp_fu_1486_p2),
    .dout(grp_fu_1486_p3)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U23(
    .din0(mul_ln1192_2_fu_1494_p0),
    .din1(mul_ln1192_2_fu_1494_p1),
    .dout(mul_ln1192_2_fu_1494_p2)
);

myproject_mac_muladd_7s_12s_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_12s_18s_18_1_1_U24(
    .din0(grp_fu_1499_p0),
    .din1(p_Val2_3_reg_1658_pp0_iter3_reg),
    .din2(mul_ln1192_2_reg_1739),
    .dout(grp_fu_1499_p3)
);

myproject_am_addmul_7s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
myproject_am_addmul_7s_12s_26_1_1_U25(
    .din0(grp_fu_1507_p0),
    .din1(p_Val2_s_reg_1613_pp0_iter4_reg),
    .dout(grp_fu_1507_p2)
);

myproject_mac_muladd_8s_8s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_8s_8s_11s_16_1_1_U26(
    .din0(grp_fu_1515_p0),
    .din1(grp_fu_1515_p1),
    .din2(grp_fu_1515_p2),
    .dout(grp_fu_1515_p3)
);

myproject_am_addmul_8s_8s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
myproject_am_addmul_8s_8s_9s_18_1_1_U27(
    .din0(grp_fu_1523_p0),
    .din1(p_Val2_6_reg_1764),
    .din2(ret_V_10_fu_935_p2),
    .dout(grp_fu_1523_p3)
);

myproject_mac_muladd_6ns_8s_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_6ns_8s_13s_14_1_1_U28(
    .din0(grp_fu_1531_p0),
    .din1(p_5_reg_1744_pp0_iter4_reg),
    .din2(r_V_24_fu_945_p3),
    .dout(grp_fu_1531_p3)
);

myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
myproject_ama_addmulsub_17s_13s_16s_29s_30_1_1_U29(
    .din0(shl_ln1118_1_fu_990_p3),
    .din1(r_V_24_fu_945_p3),
    .din2(add_ln1192_12_fu_1021_p2),
    .din3(lhs_V_4_fu_1031_p3),
    .dout(grp_fu_1539_p4)
);

myproject_mul_mul_7ns_12s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_7ns_12s_18_1_1_U30(
    .din0(mul_ln728_fu_1550_p0),
    .din1(mul_ln728_fu_1550_p1),
    .dout(mul_ln728_fu_1550_p2)
);

myproject_mul_mul_16s_27s_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 42 ))
myproject_mul_mul_16s_27s_42_1_1_U31(
    .din0(ret_V_3_reg_1784),
    .din1(ret_V_1_reg_1779),
    .dout(mul_ln700_fu_1556_p2)
);

myproject_mul_mul_18s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_18s_14s_34_1_1_U32(
    .din0(r_V_6_reg_1789),
    .din1(ret_V_12_fu_1140_p2),
    .dout(mul_ln1192_3_fu_1562_p2)
);

myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 5 ),
    .din3_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
myproject_ama_addmuladd_8s_8s_5ns_8s_13_1_1_U33(
    .din0(p_9_reg_1810),
    .din1(p_1_reg_1815),
    .din2(grp_fu_1568_p2),
    .din3(grp_fu_1568_p3),
    .dout(grp_fu_1568_p4)
);

myproject_mac_muladd_8s_8s_19s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_8s_8s_19s_20_1_1_U34(
    .din0(grp_fu_1578_p0),
    .din1(grp_fu_1578_p1),
    .din2(lhs_V_6_fu_1224_p3),
    .dout(grp_fu_1578_p3)
);

myproject_mac_muladd_13s_20s_25s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_13s_20s_25s_30_1_1_U35(
    .din0(ret_V_18_reg_1855),
    .din1(ret_V_22_reg_1860),
    .din2(grp_fu_1587_p2),
    .dout(grp_fu_1587_p3)
);

myproject_am_addmul_16s_15s_10s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 27 ))
myproject_am_addmul_16s_15s_10s_27_1_1_U36(
    .din0(r_V_36_fu_1333_p2),
    .din1(tmp_11_fu_1343_p3),
    .din2(ret_V_28_fu_1358_p2),
    .dout(grp_fu_1596_p3)
);

myproject_mac_muladd_8s_27s_25s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 30 ))
myproject_mac_muladd_8s_27s_25s_30_1_1_U37(
    .din0(p_0_reg_1895),
    .din1(mul_ln1192_9_reg_1890),
    .din2(grp_fu_1604_p2),
    .dout(grp_fu_1604_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_18_reg_1805 <= add_ln1192_18_fu_1097_p2;
        add_ln1192_reg_1840 <= add_ln1192_fu_1134_p2;
        mul_ln1192_2_reg_1739 <= mul_ln1192_2_fu_1494_p2;
        mul_ln1192_3_reg_1845 <= mul_ln1192_3_fu_1562_p2;
        mul_ln700_1_reg_1875 <= mul_ln700_1_fu_1273_p2;
        mul_ln700_reg_1835 <= mul_ln700_fu_1556_p2;
        p_0_reg_1895 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_return;
        p_1_reg_1815 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_return;
        p_2_reg_1749 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_return;
        p_2_reg_1749_pp0_iter4_reg <= p_2_reg_1749;
        p_2_reg_1749_pp0_iter5_reg <= p_2_reg_1749_pp0_iter4_reg;
        p_2_reg_1749_pp0_iter6_reg <= p_2_reg_1749_pp0_iter5_reg;
        p_5_reg_1744 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_return;
        p_5_reg_1744_pp0_iter4_reg <= p_5_reg_1744;
        p_6_reg_1799 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;
        p_6_reg_1799_pp0_iter6_reg <= p_6_reg_1799;
        p_9_reg_1810 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_return;
        p_Val2_1_reg_1636_pp0_iter2_reg <= p_Val2_1_reg_1636_pp0_iter1_reg;
        p_Val2_1_reg_1636_pp0_iter3_reg <= p_Val2_1_reg_1636_pp0_iter2_reg;
        p_Val2_1_reg_1636_pp0_iter4_reg <= p_Val2_1_reg_1636_pp0_iter3_reg;
        p_Val2_2_reg_1652_pp0_iter2_reg <= p_Val2_2_reg_1652_pp0_iter1_reg;
        p_Val2_2_reg_1652_pp0_iter3_reg <= p_Val2_2_reg_1652_pp0_iter2_reg;
        p_Val2_2_reg_1652_pp0_iter4_reg <= p_Val2_2_reg_1652_pp0_iter3_reg;
        p_Val2_2_reg_1652_pp0_iter5_reg <= p_Val2_2_reg_1652_pp0_iter4_reg;
        p_Val2_3_reg_1658_pp0_iter2_reg <= p_Val2_3_reg_1658_pp0_iter1_reg;
        p_Val2_3_reg_1658_pp0_iter3_reg <= p_Val2_3_reg_1658_pp0_iter2_reg;
        p_Val2_3_reg_1658_pp0_iter4_reg <= p_Val2_3_reg_1658_pp0_iter3_reg;
        p_Val2_6_reg_1764 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_return;
        p_Val2_7_reg_1830 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_return;
        p_Val2_8_reg_1825 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_return;
        p_Val2_9_reg_1865 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_return;
        p_Val2_s_28_reg_1769 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_return;
        p_Val2_s_reg_1613_pp0_iter2_reg <= p_Val2_s_reg_1613_pp0_iter1_reg;
        p_Val2_s_reg_1613_pp0_iter3_reg <= p_Val2_s_reg_1613_pp0_iter2_reg;
        p_Val2_s_reg_1613_pp0_iter4_reg <= p_Val2_s_reg_1613_pp0_iter3_reg;
        p_s_reg_1754 <= grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_return;
        r_V_27_reg_1774[11 : 1] <= r_V_27_fu_882_p2[11 : 1];
        ret_V_1_reg_1779 <= ret_V_1_fu_917_p2;
        ret_V_22_reg_1860 <= ret_V_22_fu_1251_p2;
        ret_V_42_reg_1820 <= ret_V_42_fu_1109_p2;
        ret_V_47_reg_1870 <= ret_V_47_fu_1264_p2;
        sext_ln728_1_reg_1672_pp0_iter2_reg <= sext_ln728_1_reg_1672_pp0_iter1_reg;
        sext_ln728_1_reg_1672_pp0_iter3_reg <= sext_ln728_1_reg_1672_pp0_iter2_reg;
        sext_ln728_1_reg_1672_pp0_iter4_reg <= sext_ln728_1_reg_1672_pp0_iter3_reg;
        trunc_ln708_10_reg_1885 <= {{grp_fu_1587_p3[29:18]}};
        trunc_ln708_13_reg_1734 <= {{r_V_37_fu_790_p2[35:24]}};
        trunc_ln708_1_reg_1724 <= {{grp_fu_1486_p3[23:12]}};
        trunc_ln708_2_reg_1759 <= {{ret_V_33_fu_843_p2[17:6]}};
        trunc_ln708_6_reg_1880 <= {{ret_V_37_fu_1290_p2[35:24]}};
        trunc_ln708_8_reg_1729 <= {{r_V_31_fu_764_p2[35:24]}};
        trunc_ln708_9_reg_1850 <= {{ret_V_40_fu_1202_p2[29:18]}};
        trunc_ln708_9_reg_1850_pp0_iter7_reg <= trunc_ln708_9_reg_1850;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_5_reg_1714 <= mul_ln1118_5_fu_1473_p2;
        mul_ln1118_reg_1704 <= mul_ln1118_fu_1453_p2;
        mul_ln1192_6_reg_1678 <= mul_ln1192_6_fu_1421_p2;
        mul_ln700_3_reg_1689 <= mul_ln700_3_fu_1433_p2;
        p_Val2_11_reg_1620 <= {{x_V_in_sig[47:36]}};
        p_Val2_11_reg_1620_pp0_iter1_reg <= p_Val2_11_reg_1620;
        p_Val2_1_reg_1636 <= {{x_V_in_sig[179:168]}};
        p_Val2_1_reg_1636_pp0_iter1_reg <= p_Val2_1_reg_1636;
        p_Val2_2_reg_1652 <= {{x_V_in_sig[59:48]}};
        p_Val2_2_reg_1652_pp0_iter1_reg <= p_Val2_2_reg_1652;
        p_Val2_3_reg_1658 <= {{x_V_in_sig[191:180]}};
        p_Val2_3_reg_1658_pp0_iter1_reg <= p_Val2_3_reg_1658;
        p_Val2_s_reg_1613 <= {{x_V_in_sig[35:24]}};
        p_Val2_s_reg_1613_pp0_iter1_reg <= p_Val2_s_reg_1613;
        r_V_17_reg_1684 <= r_V_17_fu_1427_p2;
        r_V_4_reg_1699 <= r_V_4_fu_1447_p2;
        sext_ln728_1_reg_1672 <= sext_ln728_1_fu_493_p1;
        sext_ln728_1_reg_1672_pp0_iter1_reg <= sext_ln728_1_reg_1672;
        sext_ln728_reg_1629 <= sext_ln728_fu_442_p1;
        trunc_ln708_14_reg_1719 <= {{grp_fu_1479_p3[17:6]}};
        trunc_ln708_s_reg_1709 <= {{ret_V_41_fu_718_p2[23:12]}};
        trunc_ln_reg_1647 <= {{grp_fu_1412_p3[17:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mul_ln1192_9_reg_1890 <= grp_fu_1596_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        r_V_6_reg_1789 <= grp_fu_1523_p3;
        ret_V_36_reg_1794 <= grp_fu_1531_p3;
        ret_V_3_reg_1784 <= grp_fu_1515_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ret_V_18_reg_1855 <= grp_fu_1568_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_25_reg_1694 <= grp_fu_1439_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp27) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp35) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp96) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp103) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp113) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp124) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp150) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp165) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_12_fu_1021_p2 = ($signed(r_V_26_fu_1012_p2) + $signed(sext_ln1118_10_fu_1018_p1));

assign add_ln1192_15_fu_694_p2 = (19'd4096 + ret_V_39_fu_688_p2);

assign add_ln1192_17_fu_1050_p2 = ($signed(grp_fu_1539_p4) + $signed(rhs_V_2_fu_1043_p3));

assign add_ln1192_18_fu_1097_p2 = ($signed(add_ln1192_17_fu_1050_p2) + $signed(rhs_V_3_fu_1093_p1));

assign add_ln1192_19_fu_1197_p2 = ($signed(add_ln1192_18_reg_1805) + $signed(rhs_V_4_fu_1193_p1));

assign add_ln1192_28_fu_546_p2 = (lhs_V_1_fu_456_p3 + add_ln1192_30_fu_540_p2);

assign add_ln1192_30_fu_540_p2 = ($signed(18'd255168) + $signed(r_V_s_fu_507_p3));

assign add_ln1192_7_fu_515_p2 = ($signed(18'd261248) + $signed(r_V_s_fu_507_p3));

assign add_ln1192_8_fu_573_p2 = ($signed(mul_ln1192_6_reg_1678) + $signed(lhs_V_3_fu_566_p3));

assign add_ln1192_fu_1134_p2 = (13'd250 + ret_V_32_fu_1128_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp103 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp105 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp113 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp124 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp150 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp165 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp27 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp35 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp38 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp48 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp52 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp91 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp96 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call117 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call163 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call176 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call187 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call202 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call218 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call224 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call237 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call241 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call252 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call29 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call45 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call59 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call65 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call75 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call89 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call99 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call117 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call163 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call176 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call187 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call218 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call224 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call237 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call241 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call252 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call29 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call45 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call75 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call99 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1412_p0 = 18'd262105;

assign grp_fu_1439_p0 = 18'd59;

assign grp_fu_1439_p1 = sext_ln703_4_fu_536_p1;

assign grp_fu_1439_p2 = 18'd4096;

assign grp_fu_1459_p0 = 24'd210;

assign grp_fu_1459_p2 = {{mul_ln700_3_reg_1689}, {6'd0}};

assign grp_fu_1479_p0 = sext_ln728_reg_1629;

assign grp_fu_1479_p1 = sext_ln728_reg_1629;

assign grp_fu_1479_p2 = 18'd260032;

assign grp_fu_1486_p2 = {{p_Val2_3_reg_1658_pp0_iter1_reg}, {12'd0}};

assign grp_fu_1499_p0 = 18'd262095;

assign grp_fu_1507_p0 = 13'd8133;

assign grp_fu_1515_p0 = sext_ln1116_fu_926_p1;

assign grp_fu_1515_p1 = sext_ln1116_fu_926_p1;

assign grp_fu_1515_p2 = 16'd64960;

assign grp_fu_1523_p0 = 9'd424;

assign grp_fu_1531_p0 = 14'd19;

assign grp_fu_1568_p2 = 13'd11;

assign grp_fu_1568_p3 = 13'd8064;

assign grp_fu_1578_p0 = sext_ln1118_11_fu_1152_p1;

assign grp_fu_1578_p1 = sext_ln1118_11_fu_1152_p1;

assign grp_fu_1587_p2 = 30'd1057751040;

assign grp_fu_1604_p2 = 30'd1059323904;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_269_input_V = {{add_ln1192_7_fu_515_p2[17:6]}};

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_278_input_V = {{add_ln1192_28_fu_546_p2[17:6]}};

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_287_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_296_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_305_input_V = {{ret_V_35_fu_591_p2[17:6]}};

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_input_V = {{ret_V_38_fu_608_p2[17:6]}};

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_332_input_V = ($signed(12'd4051) + $signed(p_Val2_11_reg_1620_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_341_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_350_input_V = ($signed(p_Val2_3_reg_1658_pp0_iter1_reg) + $signed(p_Val2_11_reg_1620_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_359_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_386_input_V = $signed(trunc_ln708_11_fu_825_p4);

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_ap_start_reg;

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_404_input_V = ($signed(12'd94) + $signed(p_Val2_1_reg_1636_pp0_iter3_reg));

assign grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_start_reg;

assign lhs_V_1_fu_456_p3 = {{p_Val2_1_fu_446_p4}, {6'd0}};

assign lhs_V_3_fu_566_p3 = {{p_Val2_3_reg_1658}, {6'd0}};

assign lhs_V_4_fu_1031_p3 = {{r_V_25_fu_984_p2}, {12'd0}};

assign lhs_V_5_fu_1103_p1 = p_Val2_1_reg_1636_pp0_iter4_reg;

assign lhs_V_6_fu_1224_p3 = {{ret_V_42_reg_1820}, {6'd0}};

assign mul_ln1118_5_fu_1473_p0 = sext_ln1118_25_fu_733_p1;

assign mul_ln1118_5_fu_1473_p1 = sext_ln1118_25_fu_733_p1;

assign mul_ln1118_fu_1453_p0 = sext_ln1118_19_fu_700_p1;

assign mul_ln1118_fu_1453_p1 = sext_ln1118_19_fu_700_p1;

assign mul_ln1192_2_fu_1494_p0 = 18'd49;

assign mul_ln1192_2_fu_1494_p1 = sext_ln728_1_reg_1672_pp0_iter2_reg;

assign mul_ln1192_4_fu_1284_p0 = p_6_reg_1799_pp0_iter6_reg;

assign mul_ln1192_4_fu_1284_p1 = mul_ln1192_3_reg_1845;

assign mul_ln1192_4_fu_1284_p2 = ($signed(mul_ln1192_4_fu_1284_p0) * $signed(mul_ln1192_4_fu_1284_p1));

assign mul_ln1192_6_fu_1421_p0 = sext_ln728_1_fu_493_p1;

assign mul_ln1192_6_fu_1421_p1 = sext_ln728_1_fu_493_p1;

assign mul_ln700_1_fu_1273_p0 = add_ln1192_reg_1840;

assign mul_ln700_1_fu_1273_p2 = ($signed(mul_ln700_1_fu_1273_p0) * $signed(mul_ln700_reg_1835));

assign mul_ln700_3_fu_1433_p0 = 18'd210;

assign mul_ln700_3_fu_1433_p1 = sext_ln703_4_fu_536_p1;

assign mul_ln728_1_fu_1467_p0 = 18'd420;

assign mul_ln728_1_fu_1467_p1 = sext_ln728_reg_1629;

assign mul_ln728_fu_1550_p0 = 18'd35;

assign mul_ln728_fu_1550_p1 = sext_ln728_1_reg_1672_pp0_iter4_reg;

assign p_Val2_11_fu_432_p4 = {{x_V_in_sig[47:36]}};

assign p_Val2_1_fu_446_p4 = {{x_V_in_sig[179:168]}};

assign p_Val2_s_fu_422_p4 = {{x_V_in_sig[35:24]}};

assign p_shl_fu_903_p3 = {{trunc_ln1193_fu_900_p1}, {3'd0}};

assign r_V_16_fu_532_p1 = p_Val2_1_fu_446_p4;

assign r_V_17_fu_1427_p0 = r_V_16_fu_532_p1;

assign r_V_17_fu_1427_p1 = r_V_16_fu_532_p1;

assign r_V_24_fu_945_p3 = {{p_Val2_3_reg_1658_pp0_iter4_reg}, {1'd0}};

assign r_V_25_fu_984_p2 = ($signed(sub_ln1118_fu_978_p2) - $signed(sext_ln727_fu_923_p1));

assign r_V_26_fu_1012_p2 = ($signed(sext_ln1118_7_fu_1008_p1) - $signed(sext_ln1118_4_fu_956_p1));

assign r_V_27_fu_882_p2 = ($signed(sext_ln1118_8_fu_866_p1) - $signed(sext_ln1118_9_fu_878_p1));

assign r_V_28_fu_1079_p2 = ($signed(sext_ln1118_12_fu_1063_p1) + $signed(sext_ln1118_13_fu_1075_p1));

assign r_V_29_fu_646_p2 = ($signed(sext_ln1118_15_fu_631_p1) + $signed(sext_ln1118_16_fu_642_p1));

assign r_V_30_fu_674_p2 = ($signed(sext_ln1118_17_fu_659_p1) + $signed(sext_ln1118_18_fu_670_p1));

assign r_V_31_fu_764_p2 = ($signed({{1'b0}, {36'd156}}) * $signed(mul_ln1118_reg_1704));

assign r_V_32_fu_1179_p2 = ($signed(sext_ln1118_20_fu_1163_p1) + $signed(sext_ln1118_21_fu_1175_p1));

assign r_V_34_fu_819_p2 = ($signed(sext_ln1118_23_fu_815_p1) - $signed(sext_ln1118_2_fu_805_p1));

assign r_V_35_fu_1324_p2 = ($signed(9'd0) - $signed(sext_ln1253_fu_1321_p1));

assign r_V_36_fu_1333_p0 = sext_ln1116_3_fu_1330_p1;

assign r_V_36_fu_1333_p1 = sext_ln1116_3_fu_1330_p1;

assign r_V_36_fu_1333_p2 = ($signed(r_V_36_fu_1333_p0) * $signed(r_V_36_fu_1333_p1));

assign r_V_37_fu_790_p2 = ($signed({{1'b0}, {36'd293}}) * $signed(mul_ln1118_5_reg_1714));

assign r_V_3_fu_563_p1 = p_Val2_2_reg_1652;

assign r_V_4_fu_1447_p0 = r_V_3_fu_563_p1;

assign r_V_4_fu_1447_p1 = r_V_3_fu_563_p1;

assign r_V_s_fu_507_p3 = {{tmp_7_fu_497_p4}, {7'd0}};

assign ret_V_10_fu_935_p2 = ($signed(9'd452) + $signed(sext_ln703_1_fu_932_p1));

assign ret_V_12_fu_1140_p2 = ($signed(14'd16000) + $signed(ret_V_36_reg_1794));

assign ret_V_1_fu_917_p2 = (27'd110592 + sub_ln1193_fu_911_p2);

assign ret_V_22_fu_1251_p2 = ($signed(20'd1033344) + $signed(ret_V_44_fu_1246_p2));

assign ret_V_28_fu_1358_p2 = ($signed(10'd14) + $signed(sext_ln703_11_fu_1355_p1));

assign ret_V_32_fu_1128_p2 = ($signed(sext_ln1192_2_fu_1124_p1) - $signed(sext_ln1192_1_fu_1121_p1));

assign ret_V_33_fu_843_p2 = ($signed(18'd3136) + $signed(grp_fu_1499_p3));

assign ret_V_34_fu_1380_p2 = ($signed(mul_ln700_1_reg_1875) - $signed(rhs_V_fu_1376_p1));

assign ret_V_35_fu_591_p2 = ($signed(18'd255744) + $signed(sub_ln1192_fu_585_p2));

assign ret_V_37_fu_1290_p2 = ($signed(36'd67796729856) + $signed(mul_ln1192_4_fu_1284_p2));

assign ret_V_38_fu_608_p2 = ($signed(18'd257600) + $signed(mul_ln1192_6_reg_1678));

assign ret_V_39_fu_688_p2 = ($signed(sext_ln703_5_fu_680_p1) - $signed(sext_ln703_6_fu_684_p1));

assign ret_V_40_fu_1202_p2 = ($signed(30'd1062731776) + $signed(add_ln1192_19_fu_1197_p2));

assign ret_V_41_fu_718_p2 = ($signed(grp_fu_1459_p3) + $signed(rhs_V_5_fu_711_p3));

assign ret_V_42_fu_1109_p2 = ($signed(lhs_V_5_fu_1103_p1) + $signed(rhs_V_6_fu_1106_p1));

assign ret_V_44_fu_1246_p2 = ($signed(grp_fu_1578_p3) + $signed(sext_ln1192_16_fu_1242_p1));

assign ret_V_47_fu_1264_p2 = ($signed(sext_ln703_9_fu_1257_p1) - $signed(sext_ln703_10_fu_1261_p1));

assign rhs_V_1_fu_578_p3 = {{p_Val2_11_reg_1620}, {6'd0}};

assign rhs_V_2_fu_1043_p3 = {{mul_ln728_fu_1550_p2}, {12'd0}};

assign rhs_V_3_fu_1093_p1 = $signed(tmp_fu_1085_p3);

assign rhs_V_4_fu_1193_p1 = $signed(tmp_10_fu_1185_p3);

assign rhs_V_5_fu_711_p3 = {{mul_ln728_1_fu_1467_p2}, {6'd0}};

assign rhs_V_6_fu_1106_p1 = p_Val2_3_reg_1658_pp0_iter4_reg;

assign rhs_V_fu_1376_p1 = $signed(tmp_3_fu_1368_p3);

assign sext_ln1116_3_fu_1330_p1 = $signed(p_2_reg_1749_pp0_iter6_reg);

assign sext_ln1116_fu_926_p1 = $signed(p_s_reg_1754);

assign sext_ln1118_10_fu_1018_p1 = $signed(r_V_27_reg_1774);

assign sext_ln1118_11_fu_1152_p1 = p_6_reg_1799;

assign sext_ln1118_12_fu_1063_p1 = $signed(tmp_2_fu_1055_p3);

assign sext_ln1118_13_fu_1075_p1 = $signed(tmp_4_fu_1067_p3);

assign sext_ln1118_15_fu_631_p1 = $signed(shl_ln1118_7_fu_624_p3);

assign sext_ln1118_16_fu_642_p1 = $signed(shl_ln1118_8_fu_635_p3);

assign sext_ln1118_17_fu_659_p1 = $signed(shl_ln1118_9_fu_652_p3);

assign sext_ln1118_18_fu_670_p1 = $signed(shl_ln1118_s_fu_663_p3);

assign sext_ln1118_19_fu_700_p1 = $signed(add_ln1192_15_fu_694_p2);

assign sext_ln1118_20_fu_1163_p1 = $signed(tmp_5_fu_1155_p3);

assign sext_ln1118_21_fu_1175_p1 = $signed(tmp_6_fu_1167_p3);

assign sext_ln1118_23_fu_815_p1 = $signed(shl_ln1118_3_fu_808_p3);

assign sext_ln1118_25_fu_733_p1 = ret_V_25_reg_1694;

assign sext_ln1118_2_fu_805_p1 = p_Val2_3_reg_1658_pp0_iter2_reg;

assign sext_ln1118_4_fu_956_p1 = r_V_24_fu_945_p3;

assign sext_ln1118_5_fu_974_p1 = $signed(shl_ln_fu_967_p3);

assign sext_ln1118_7_fu_1008_p1 = $signed(shl_ln1118_2_fu_1001_p3);

assign sext_ln1118_8_fu_866_p1 = $signed(tmp_s_fu_858_p3);

assign sext_ln1118_9_fu_878_p1 = $signed(tmp_1_fu_870_p3);

assign sext_ln1118_fu_897_p1 = grp_fu_1507_p2;

assign sext_ln1192_16_fu_1242_p1 = $signed(tmp_8_fu_1235_p3);

assign sext_ln1192_1_fu_1121_p1 = p_Val2_2_reg_1652_pp0_iter5_reg;

assign sext_ln1192_2_fu_1124_p1 = $signed(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_368_ap_return);

assign sext_ln1253_fu_1321_p1 = $signed(p_Val2_9_reg_1865);

assign sext_ln703_10_fu_1261_p1 = $signed(p_Val2_7_reg_1830);

assign sext_ln703_11_fu_1355_p1 = $signed(ret_V_47_reg_1870);

assign sext_ln703_1_fu_932_p1 = $signed(p_Val2_s_28_reg_1769);

assign sext_ln703_4_fu_536_p1 = p_Val2_1_fu_446_p4;

assign sext_ln703_5_fu_680_p1 = $signed(r_V_29_fu_646_p2);

assign sext_ln703_6_fu_684_p1 = $signed(r_V_30_fu_674_p2);

assign sext_ln703_9_fu_1257_p1 = $signed(grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_395_ap_return);

assign sext_ln727_fu_923_p1 = p_Val2_1_reg_1636_pp0_iter4_reg;

assign sext_ln728_1_fu_493_p1 = p_Val2_s_fu_422_p4;

assign sext_ln728_fu_442_p1 = p_Val2_11_fu_432_p4;

assign shl_ln1118_1_fu_990_p3 = {{p_Val2_3_reg_1658_pp0_iter4_reg}, {5'd0}};

assign shl_ln1118_2_fu_1001_p3 = {{p_Val2_3_reg_1658_pp0_iter4_reg}, {3'd0}};

assign shl_ln1118_3_fu_808_p3 = {{p_Val2_3_reg_1658_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_7_fu_624_p3 = {{p_Val2_1_reg_1636}, {5'd0}};

assign shl_ln1118_8_fu_635_p3 = {{p_Val2_1_reg_1636}, {3'd0}};

assign shl_ln1118_9_fu_652_p3 = {{p_Val2_11_reg_1620}, {5'd0}};

assign shl_ln1118_s_fu_663_p3 = {{p_Val2_11_reg_1620}, {3'd0}};

assign shl_ln_fu_967_p3 = {{p_Val2_1_reg_1636_pp0_iter4_reg}, {4'd0}};

assign sub_ln1118_fu_978_p2 = ($signed(17'd0) - $signed(sext_ln1118_5_fu_974_p1));

assign sub_ln1192_fu_585_p2 = (add_ln1192_8_fu_573_p2 - rhs_V_1_fu_578_p3);

assign sub_ln1193_fu_911_p2 = ($signed(sext_ln1118_fu_897_p1) - $signed(p_shl_fu_903_p3));

assign tmp_10_fu_1185_p3 = {{r_V_32_fu_1179_p2}, {12'd0}};

assign tmp_11_fu_1343_p3 = {{r_V_35_fu_1324_p2}, {6'd0}};

assign tmp_1_fu_870_p3 = {{grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return}, {1'd0}};

assign tmp_2_fu_1055_p1 = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;

assign tmp_2_fu_1055_p3 = {{tmp_2_fu_1055_p1}, {5'd0}};

assign tmp_3_fu_1368_p3 = {{grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_413_ap_return}, {30'd0}};

assign tmp_4_fu_1067_p1 = grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_323_ap_return;

assign tmp_4_fu_1067_p3 = {{tmp_4_fu_1067_p1}, {1'd0}};

assign tmp_5_fu_1155_p3 = {{grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return}, {5'd0}};

assign tmp_6_fu_1167_p3 = {{grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_377_ap_return}, {1'd0}};

assign tmp_7_fu_497_p4 = {{x_V_in_sig[46:36]}};

assign tmp_8_fu_1235_p3 = {{p_Val2_8_reg_1825}, {6'd0}};

assign tmp_fu_1085_p3 = {{r_V_28_fu_1079_p2}, {12'd0}};

assign tmp_s_fu_858_p3 = {{grp_sin_lut_ap_fixed_12_6_5_3_0_s_fu_314_ap_return}, {3'd0}};

assign trunc_ln1193_fu_900_p1 = grp_fu_1507_p2[23:0];

assign trunc_ln708_11_fu_825_p4 = {{r_V_34_fu_819_p2[16:6]}};

assign y_0_V = {{ret_V_34_fu_1380_p2[41:30]}};

assign y_1_V = trunc_ln708_6_reg_1880;

assign y_2_V = trunc_ln708_9_reg_1850_pp0_iter7_reg;

assign y_3_V = trunc_ln708_10_reg_1885;

assign y_4_V = {{grp_fu_1604_p3[29:18]}};

always @ (posedge ap_clk) begin
    r_V_27_reg_1774[0] <= 1'b0;
end

endmodule //myproject
