0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1722486942,verilog,,C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,,blk_mem_gen_0,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1722429249,verilog,,,,blk_mem_gen_1,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1716241343,verilog,,C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,,dist_mem_gen_0,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sim_1/new/execute_testbench.vhd,1722498478,vhdl,,,,tb_execute,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sim_1/new/instruction_decode_testbench.vhd,1722494656,vhdl,,,,tb_instruction_decode,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sim_1/new/instruction_fetch_testbench.vhd,1722487068,vhdl,,,,tb_instruction_fetch,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sim_1/new/mem_testbench.vhd,1722498728,vhdl,,,,tb_memory_write_back,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/alu.vhd,1722374327,vhdl2008,,,,alu,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/comparator.vhd,1722497492,vhdl2008,,,,comparator,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/decode.vhd,1722488547,vhdl2008,,,,decoder,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/execute.vhd,1722496606,vhdl2008,,,,execute,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_decode.vhd,1722495824,vhdl2008,,,,instruction_decode,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/instruction_fetch.vhd,1722436759,vhdl2008,,,,instruction_fetch,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/memory_write_back.vhd,1722497420,vhdl2008,,,,memory_write_back,,,,,,,,
C:/Users/matti/Documents/Vivado_Vitis/riscv-cpu/cpu/cpu.srcs/sources_1/new/top_level.vhd,1722497257,vhdl2008,,,,top_level,,,,,,,,
