// Seed: 3996252180
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  logic id_4 = 1;
  wor id_5, id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  type_16(
      id_2, id_6, id_1
  );
  assign id_5[1] = id_3;
  logic id_10;
endmodule
