Classic Timing Analyzer report for UART
Mon Oct 26 14:06:49 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.561 ns                         ; wr                        ; UART_TX:U2|divider:U1|Clk_out ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.116 ns                         ; UART_TX:U2|state.transmit ; Txd                           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.319 ns                        ; data[7]                   ; UART_TX:U2|data_buf[7]        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 230.47 MHz ( period = 4.339 ns ) ; UART_TX:U2|dbf            ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 230.47 MHz ( period = 4.339 ns )               ; UART_TX:U2|dbf                ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; None                        ; None                      ; 1.775 ns                ;
; N/A   ; 274.80 MHz ( period = 3.639 ns )               ; UART_TX:U2|dbf                ; UART_TX:U2|divider:U1|Q[3]    ; clk        ; clk      ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; 274.80 MHz ( period = 3.639 ns )               ; UART_TX:U2|dbf                ; UART_TX:U2|divider:U1|Q[2]    ; clk        ; clk      ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; 274.80 MHz ( period = 3.639 ns )               ; UART_TX:U2|dbf                ; UART_TX:U2|divider:U1|Q[1]    ; clk        ; clk      ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; 274.80 MHz ( period = 3.639 ns )               ; UART_TX:U2|dbf                ; UART_TX:U2|divider:U1|Q[0]    ; clk        ; clk      ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; 274.80 MHz ( period = 3.639 ns )               ; UART_TX:U2|dbf                ; UART_TX:U2|divider:U1|Q[4]    ; clk        ; clk      ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; 317.26 MHz ( period = 3.152 ns )               ; UART_TX:U2|divider:U1|Q[3]    ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; None                        ; None                      ; 2.781 ns                ;
; N/A   ; 321.03 MHz ( period = 3.115 ns )               ; UART_TX:U2|divider:U1|Q[2]    ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; None                        ; None                      ; 2.744 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; UART_TX:U2|divider:U1|Q[1]    ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; None                        ; None                      ; 2.604 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; UART_TX:U2|divider:U1|Q[0]    ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; None                        ; None                      ; 2.582 ns                ;
; N/A   ; 359.45 MHz ( period = 2.782 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[7]        ; clk        ; clk      ; None                        ; None                      ; 2.593 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[0]        ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[1]        ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[2]        ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[3]        ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[4]        ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[5]        ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 359.58 MHz ( period = 2.781 ns )               ; UART_TX:U2|state.idle         ; UART_TX:U2|data_buf[6]        ; clk        ; clk      ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 360.10 MHz ( period = 2.777 ns )               ; UART_TX:U2|divider:U1|Q[4]    ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A   ; 442.09 MHz ( period = 2.262 ns )               ; UART_TX:U2|t[2]               ; UART_TX:U2|state.idle         ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; 446.23 MHz ( period = 2.241 ns )               ; UART_TX:U2|t[0]               ; UART_TX:U2|state.idle         ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; 481.46 MHz ( period = 2.077 ns )               ; UART_TX:U2|t[1]               ; UART_TX:U2|state.idle         ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]               ; UART_TX:U2|state.idle         ; clk        ; clk      ; None                        ; None                      ; 1.702 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|t[0]               ; clk        ; clk      ; None                        ; None                      ; 1.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|t[1]               ; clk        ; clk      ; None                        ; None                      ; 1.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|t[3]               ; clk        ; clk      ; None                        ; None                      ; 1.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]    ; UART_TX:U2|divider:U1|Q[4]    ; clk        ; clk      ; None                        ; None                      ; 1.635 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]    ; UART_TX:U2|divider:U1|Q[4]    ; clk        ; clk      ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|state.idle         ; clk        ; clk      ; None                        ; None                      ; 1.600 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]    ; UART_TX:U2|divider:U1|Q[3]    ; clk        ; clk      ; None                        ; None                      ; 1.586 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]               ; UART_TX:U2|tdf                ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]    ; UART_TX:U2|divider:U1|Q[3]    ; clk        ; clk      ; None                        ; None                      ; 1.572 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]    ; UART_TX:U2|divider:U1|Q[4]    ; clk        ; clk      ; None                        ; None                      ; 1.557 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]               ; UART_TX:U2|tdf                ; clk        ; clk      ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]    ; UART_TX:U2|divider:U1|Q[3]    ; clk        ; clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]    ; UART_TX:U2|divider:U1|Q[4]    ; clk        ; clk      ; None                        ; None                      ; 1.480 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]    ; UART_TX:U2|divider:U1|Q[1]    ; clk        ; clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]    ; UART_TX:U2|divider:U1|Q[2]    ; clk        ; clk      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]    ; UART_TX:U2|divider:U1|Q[0]    ; clk        ; clk      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]    ; UART_TX:U2|divider:U1|Q[2]    ; clk        ; clk      ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]    ; UART_TX:U2|divider:U1|Q[0]    ; clk        ; clk      ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]               ; UART_TX:U2|tdf                ; clk        ; clk      ; None                        ; None                      ; 1.388 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]    ; UART_TX:U2|divider:U1|Q[1]    ; clk        ; clk      ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|tdf                ; UART_TX:U2|state.idle         ; clk        ; clk      ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]    ; UART_TX:U2|divider:U1|Q[3]    ; clk        ; clk      ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]    ; UART_TX:U2|divider:U1|Q[2]    ; clk        ; clk      ; None                        ; None                      ; 1.327 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[9]       ; UART_TX:U2|shift_reg[8]       ; clk        ; clk      ; None                        ; None                      ; 1.314 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|state.transmit     ; clk        ; clk      ; None                        ; None                      ; 1.299 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[3]    ; UART_TX:U2|divider:U1|Q[1]    ; clk        ; clk      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]    ; UART_TX:U2|divider:U1|Q[2]    ; clk        ; clk      ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[1]    ; UART_TX:U2|divider:U1|Q[0]    ; clk        ; clk      ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]    ; UART_TX:U2|divider:U1|Q[4]    ; clk        ; clk      ; None                        ; None                      ; 1.274 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[2]    ; UART_TX:U2|divider:U1|Q[1]    ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[0]    ; UART_TX:U2|divider:U1|Q[0]    ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]               ; UART_TX:U2|state.transmit     ; clk        ; clk      ; None                        ; None                      ; 1.254 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]               ; UART_TX:U2|state.transmit     ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]               ; UART_TX:U2|tdf                ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[9]       ; clk        ; clk      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|state.ready        ; clk        ; clk      ; None                        ; None                      ; 1.209 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|state.transmit     ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|state.idle         ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[1]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[2]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[3]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[4]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[5]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[6]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[7]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[8]       ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|tdf                ; clk        ; clk      ; None                        ; None                      ; 1.103 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]    ; UART_TX:U2|divider:U1|Q[2]    ; clk        ; clk      ; None                        ; None                      ; 1.083 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]    ; UART_TX:U2|divider:U1|Q[0]    ; clk        ; clk      ; None                        ; None                      ; 1.083 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|t[2]               ; clk        ; clk      ; None                        ; None                      ; 1.082 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[1]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[2]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[3]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[4]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[5]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[6]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[7]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[8]       ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]               ; UART_TX:U2|state.transmit     ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|dbf                ; clk        ; clk      ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[1]       ; UART_TX:U2|shift_reg[0]       ; clk        ; clk      ; None                        ; None                      ; 1.007 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]               ; UART_TX:U2|t[2]               ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]    ; UART_TX:U2|divider:U1|Q[1]    ; clk        ; clk      ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|tdf                ; UART_TX:U2|dbf                ; clk        ; clk      ; None                        ; None                      ; 0.892 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]               ; UART_TX:U2|state.transmit     ; clk        ; clk      ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.idle         ; UART_TX:U2|shift_reg[0]       ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[7]        ; UART_TX:U2|shift_reg[8]       ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|tdf                ; clk        ; clk      ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|shift_reg[0]       ; clk        ; clk      ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[3]        ; UART_TX:U2|shift_reg[4]       ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]               ; UART_TX:U2|t[3]               ; clk        ; clk      ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]               ; UART_TX:U2|t[1]               ; clk        ; clk      ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]               ; UART_TX:U2|t[3]               ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]               ; UART_TX:U2|t[2]               ; clk        ; clk      ; None                        ; None                      ; 0.767 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[3]       ; UART_TX:U2|shift_reg[2]       ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Q[4]    ; UART_TX:U2|divider:U1|Q[3]    ; clk        ; clk      ; None                        ; None                      ; 0.713 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]               ; UART_TX:U2|t[3]               ; clk        ; clk      ; None                        ; None                      ; 0.639 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]               ; UART_TX:U2|t[1]               ; clk        ; clk      ; None                        ; None                      ; 0.635 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.ready        ; UART_TX:U2|shift_reg[9]       ; clk        ; clk      ; None                        ; None                      ; 0.628 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[4]       ; UART_TX:U2|shift_reg[3]       ; clk        ; clk      ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[8]       ; UART_TX:U2|shift_reg[7]       ; clk        ; clk      ; None                        ; None                      ; 0.562 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[5]        ; UART_TX:U2|shift_reg[6]       ; clk        ; clk      ; None                        ; None                      ; 0.519 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[1]        ; UART_TX:U2|shift_reg[2]       ; clk        ; clk      ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.transmit     ; UART_TX:U2|dbf                ; clk        ; clk      ; None                        ; None                      ; 0.516 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[6]        ; UART_TX:U2|shift_reg[7]       ; clk        ; clk      ; None                        ; None                      ; 0.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[0]        ; UART_TX:U2|shift_reg[1]       ; clk        ; clk      ; None                        ; None                      ; 0.515 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[4]        ; UART_TX:U2|shift_reg[5]       ; clk        ; clk      ; None                        ; None                      ; 0.515 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|data_buf[2]        ; UART_TX:U2|shift_reg[3]       ; clk        ; clk      ; None                        ; None                      ; 0.514 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[2]               ; UART_TX:U2|t[2]               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[0]               ; UART_TX:U2|t[0]               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[1]               ; UART_TX:U2|t[1]               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]               ; UART_TX:U2|t[3]               ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|dbf                ; UART_TX:U2|dbf                ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[9]       ; UART_TX:U2|shift_reg[9]       ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|state.ready        ; UART_TX:U2|state.ready        ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[0]       ; UART_TX:U2|shift_reg[0]       ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|t[3]               ; UART_TX:U2|t[1]               ; clk        ; clk      ; None                        ; None                      ; 0.425 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[7]       ; UART_TX:U2|shift_reg[6]       ; clk        ; clk      ; None                        ; None                      ; 0.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|tdf                ; UART_TX:U2|state.transmit     ; clk        ; clk      ; None                        ; None                      ; 0.418 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[5]       ; UART_TX:U2|shift_reg[4]       ; clk        ; clk      ; None                        ; None                      ; 0.418 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[2]       ; UART_TX:U2|shift_reg[1]       ; clk        ; clk      ; None                        ; None                      ; 0.415 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|shift_reg[6]       ; UART_TX:U2|shift_reg[5]       ; clk        ; clk      ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|divider:U1|Clk_out ; UART_TX:U2|divider:U1|Clk_out ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; UART_TX:U2|tdf                ; UART_TX:U2|tdf                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+---------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                            ; To Clock ;
+-------+--------------+------------+---------+-------------------------------+----------+
; N/A   ; None         ; 4.561 ns   ; wr      ; UART_TX:U2|divider:U1|Clk_out ; clk      ;
; N/A   ; None         ; 3.959 ns   ; rst     ; UART_TX:U2|divider:U1|Q[3]    ; clk      ;
; N/A   ; None         ; 3.959 ns   ; rst     ; UART_TX:U2|divider:U1|Q[2]    ; clk      ;
; N/A   ; None         ; 3.959 ns   ; rst     ; UART_TX:U2|divider:U1|Q[0]    ; clk      ;
; N/A   ; None         ; 3.861 ns   ; wr      ; UART_TX:U2|divider:U1|Q[3]    ; clk      ;
; N/A   ; None         ; 3.861 ns   ; wr      ; UART_TX:U2|divider:U1|Q[2]    ; clk      ;
; N/A   ; None         ; 3.861 ns   ; wr      ; UART_TX:U2|divider:U1|Q[1]    ; clk      ;
; N/A   ; None         ; 3.861 ns   ; wr      ; UART_TX:U2|divider:U1|Q[0]    ; clk      ;
; N/A   ; None         ; 3.861 ns   ; wr      ; UART_TX:U2|divider:U1|Q[4]    ; clk      ;
; N/A   ; None         ; 3.846 ns   ; rst     ; UART_TX:U2|divider:U1|Clk_out ; clk      ;
; N/A   ; None         ; 3.623 ns   ; rst     ; UART_TX:U2|divider:U1|Q[1]    ; clk      ;
; N/A   ; None         ; 3.620 ns   ; rst     ; UART_TX:U2|divider:U1|Q[4]    ; clk      ;
; N/A   ; None         ; 3.144 ns   ; rst     ; UART_TX:U2|data_buf[7]        ; clk      ;
; N/A   ; None         ; 3.143 ns   ; rst     ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A   ; None         ; 3.143 ns   ; rst     ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A   ; None         ; 3.143 ns   ; rst     ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A   ; None         ; 3.143 ns   ; rst     ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A   ; None         ; 3.143 ns   ; rst     ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A   ; None         ; 3.143 ns   ; rst     ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A   ; None         ; 3.143 ns   ; rst     ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A   ; None         ; 2.407 ns   ; ce      ; UART_TX:U2|data_buf[7]        ; clk      ;
; N/A   ; None         ; 2.406 ns   ; ce      ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A   ; None         ; 2.406 ns   ; ce      ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A   ; None         ; 2.406 ns   ; ce      ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A   ; None         ; 2.406 ns   ; ce      ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A   ; None         ; 2.406 ns   ; ce      ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A   ; None         ; 2.406 ns   ; ce      ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A   ; None         ; 2.406 ns   ; ce      ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A   ; None         ; 2.329 ns   ; rst     ; UART_TX:U2|state.idle         ; clk      ;
; N/A   ; None         ; 2.290 ns   ; rst     ; UART_TX:U2|t[0]               ; clk      ;
; N/A   ; None         ; 2.290 ns   ; rst     ; UART_TX:U2|t[1]               ; clk      ;
; N/A   ; None         ; 2.290 ns   ; rst     ; UART_TX:U2|t[3]               ; clk      ;
; N/A   ; None         ; 2.185 ns   ; wr      ; UART_TX:U2|data_buf[7]        ; clk      ;
; N/A   ; None         ; 2.184 ns   ; wr      ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A   ; None         ; 2.184 ns   ; wr      ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A   ; None         ; 2.184 ns   ; wr      ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A   ; None         ; 2.184 ns   ; wr      ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A   ; None         ; 2.184 ns   ; wr      ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A   ; None         ; 2.184 ns   ; wr      ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A   ; None         ; 2.184 ns   ; wr      ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A   ; None         ; 2.038 ns   ; rst     ; UART_TX:U2|state.transmit     ; clk      ;
; N/A   ; None         ; 1.862 ns   ; wr      ; UART_TX:U2|state.transmit     ; clk      ;
; N/A   ; None         ; 1.825 ns   ; ce      ; UART_TX:U2|state.idle         ; clk      ;
; N/A   ; None         ; 1.734 ns   ; rst     ; UART_TX:U2|t[2]               ; clk      ;
; N/A   ; None         ; 1.700 ns   ; rst     ; UART_TX:U2|tdf                ; clk      ;
; N/A   ; None         ; 1.660 ns   ; wr      ; UART_TX:U2|state.idle         ; clk      ;
; N/A   ; None         ; 1.534 ns   ; data[0] ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A   ; None         ; 1.524 ns   ; wr      ; UART_TX:U2|tdf                ; clk      ;
; N/A   ; None         ; 1.471 ns   ; rst     ; UART_TX:U2|state.ready        ; clk      ;
; N/A   ; None         ; 1.394 ns   ; wr      ; UART_TX:U2|state.ready        ; clk      ;
; N/A   ; None         ; 1.304 ns   ; data[2] ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A   ; None         ; 1.262 ns   ; ce      ; UART_TX:U2|state.transmit     ; clk      ;
; N/A   ; None         ; 1.185 ns   ; data[6] ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A   ; None         ; 0.924 ns   ; ce      ; UART_TX:U2|tdf                ; clk      ;
; N/A   ; None         ; 0.852 ns   ; data[4] ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A   ; None         ; 0.840 ns   ; data[1] ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A   ; None         ; 0.794 ns   ; data[3] ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A   ; None         ; 0.700 ns   ; data[5] ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A   ; None         ; 0.660 ns   ; ce      ; UART_TX:U2|state.ready        ; clk      ;
; N/A   ; None         ; 0.558 ns   ; data[7] ; UART_TX:U2|data_buf[7]        ; clk      ;
+-------+--------------+------------+---------+-------------------------------+----------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+-------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                          ; To     ; From Clock ;
+-------+--------------+------------+-------------------------------+--------+------------+
; N/A   ; None         ; 9.116 ns   ; UART_TX:U2|state.transmit     ; Txd    ; clk        ;
; N/A   ; None         ; 8.935 ns   ; UART_TX:U2|shift_reg[0]       ; Txd    ; clk        ;
; N/A   ; None         ; 8.311 ns   ; UART_TX:U2|dbf                ; dbf    ; clk        ;
; N/A   ; None         ; 8.207 ns   ; UART_TX:U2|tdf                ; tdf    ; clk        ;
; N/A   ; None         ; 5.147 ns   ; UART_TX:U2|divider:U1|Clk_out ; clk_tx ; clk        ;
+-------+--------------+------------+-------------------------------+--------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                            ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; N/A           ; None        ; -0.319 ns ; data[7] ; UART_TX:U2|data_buf[7]        ; clk      ;
; N/A           ; None        ; -0.421 ns ; ce      ; UART_TX:U2|state.ready        ; clk      ;
; N/A           ; None        ; -0.461 ns ; data[5] ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A           ; None        ; -0.555 ns ; data[3] ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A           ; None        ; -0.601 ns ; data[1] ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A           ; None        ; -0.613 ns ; data[4] ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A           ; None        ; -0.685 ns ; ce      ; UART_TX:U2|tdf                ; clk      ;
; N/A           ; None        ; -0.946 ns ; data[6] ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A           ; None        ; -1.023 ns ; ce      ; UART_TX:U2|state.transmit     ; clk      ;
; N/A           ; None        ; -1.065 ns ; data[2] ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A           ; None        ; -1.155 ns ; wr      ; UART_TX:U2|state.ready        ; clk      ;
; N/A           ; None        ; -1.232 ns ; rst     ; UART_TX:U2|state.ready        ; clk      ;
; N/A           ; None        ; -1.276 ns ; rst     ; UART_TX:U2|tdf                ; clk      ;
; N/A           ; None        ; -1.285 ns ; wr      ; UART_TX:U2|tdf                ; clk      ;
; N/A           ; None        ; -1.295 ns ; data[0] ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A           ; None        ; -1.421 ns ; wr      ; UART_TX:U2|state.idle         ; clk      ;
; N/A           ; None        ; -1.495 ns ; rst     ; UART_TX:U2|t[2]               ; clk      ;
; N/A           ; None        ; -1.586 ns ; ce      ; UART_TX:U2|state.idle         ; clk      ;
; N/A           ; None        ; -1.623 ns ; wr      ; UART_TX:U2|state.transmit     ; clk      ;
; N/A           ; None        ; -1.712 ns ; rst     ; UART_TX:U2|state.transmit     ; clk      ;
; N/A           ; None        ; -1.945 ns ; wr      ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A           ; None        ; -1.945 ns ; wr      ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A           ; None        ; -1.945 ns ; wr      ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A           ; None        ; -1.945 ns ; wr      ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A           ; None        ; -1.945 ns ; wr      ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A           ; None        ; -1.945 ns ; wr      ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A           ; None        ; -1.945 ns ; wr      ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A           ; None        ; -1.946 ns ; wr      ; UART_TX:U2|data_buf[7]        ; clk      ;
; N/A           ; None        ; -2.051 ns ; rst     ; UART_TX:U2|t[0]               ; clk      ;
; N/A           ; None        ; -2.051 ns ; rst     ; UART_TX:U2|t[1]               ; clk      ;
; N/A           ; None        ; -2.051 ns ; rst     ; UART_TX:U2|t[3]               ; clk      ;
; N/A           ; None        ; -2.090 ns ; rst     ; UART_TX:U2|state.idle         ; clk      ;
; N/A           ; None        ; -2.167 ns ; ce      ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A           ; None        ; -2.167 ns ; ce      ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A           ; None        ; -2.167 ns ; ce      ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A           ; None        ; -2.167 ns ; ce      ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A           ; None        ; -2.167 ns ; ce      ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A           ; None        ; -2.167 ns ; ce      ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A           ; None        ; -2.167 ns ; ce      ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A           ; None        ; -2.168 ns ; ce      ; UART_TX:U2|data_buf[7]        ; clk      ;
; N/A           ; None        ; -2.904 ns ; rst     ; UART_TX:U2|data_buf[0]        ; clk      ;
; N/A           ; None        ; -2.904 ns ; rst     ; UART_TX:U2|data_buf[1]        ; clk      ;
; N/A           ; None        ; -2.904 ns ; rst     ; UART_TX:U2|data_buf[2]        ; clk      ;
; N/A           ; None        ; -2.904 ns ; rst     ; UART_TX:U2|data_buf[3]        ; clk      ;
; N/A           ; None        ; -2.904 ns ; rst     ; UART_TX:U2|data_buf[4]        ; clk      ;
; N/A           ; None        ; -2.904 ns ; rst     ; UART_TX:U2|data_buf[5]        ; clk      ;
; N/A           ; None        ; -2.904 ns ; rst     ; UART_TX:U2|data_buf[6]        ; clk      ;
; N/A           ; None        ; -2.905 ns ; rst     ; UART_TX:U2|data_buf[7]        ; clk      ;
; N/A           ; None        ; -3.381 ns ; rst     ; UART_TX:U2|divider:U1|Q[4]    ; clk      ;
; N/A           ; None        ; -3.384 ns ; rst     ; UART_TX:U2|divider:U1|Q[1]    ; clk      ;
; N/A           ; None        ; -3.607 ns ; rst     ; UART_TX:U2|divider:U1|Clk_out ; clk      ;
; N/A           ; None        ; -3.622 ns ; wr      ; UART_TX:U2|divider:U1|Q[3]    ; clk      ;
; N/A           ; None        ; -3.622 ns ; wr      ; UART_TX:U2|divider:U1|Q[2]    ; clk      ;
; N/A           ; None        ; -3.622 ns ; wr      ; UART_TX:U2|divider:U1|Q[1]    ; clk      ;
; N/A           ; None        ; -3.622 ns ; wr      ; UART_TX:U2|divider:U1|Q[0]    ; clk      ;
; N/A           ; None        ; -3.622 ns ; wr      ; UART_TX:U2|divider:U1|Q[4]    ; clk      ;
; N/A           ; None        ; -3.720 ns ; rst     ; UART_TX:U2|divider:U1|Q[3]    ; clk      ;
; N/A           ; None        ; -3.720 ns ; rst     ; UART_TX:U2|divider:U1|Q[2]    ; clk      ;
; N/A           ; None        ; -3.720 ns ; rst     ; UART_TX:U2|divider:U1|Q[0]    ; clk      ;
; N/A           ; None        ; -4.322 ns ; wr      ; UART_TX:U2|divider:U1|Clk_out ; clk      ;
+---------------+-------------+-----------+---------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Oct 26 14:06:48 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UART_TX:U2|divider:U1|Clk_out" as buffer
Info: Clock "clk" has Internal fmax of 230.47 MHz between source register "UART_TX:U2|dbf" and destination register "UART_TX:U2|divider:U1|Clk_out" (period= 4.339 ns)
    Info: + Longest register to register delay is 1.775 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N5; Fanout = 3; REG Node = 'UART_TX:U2|dbf'
        Info: 2: + IC(0.226 ns) + CELL(0.053 ns) = 0.279 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 6; COMB Node = 'UART_TX:U2|comb~0'
        Info: 3: + IC(1.288 ns) + CELL(0.053 ns) = 1.620 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.775 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: Total cell delay = 0.261 ns ( 14.70 % )
        Info: Total interconnect delay = 1.514 ns ( 85.30 % )
    Info: - Smallest clock skew is -2.380 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.830 ns) + CELL(0.618 ns) = 2.302 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
            Info: Total cell delay = 1.472 ns ( 63.94 % )
            Info: Total interconnect delay = 0.830 ns ( 36.06 % )
        Info: - Longest clock path from clock "clk" to source register is 4.682 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
            Info: 3: + IC(0.996 ns) + CELL(0.000 ns) = 3.392 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~clkctrl'
            Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 4.682 ns; Loc. = LCFF_X26_Y12_N5; Fanout = 3; REG Node = 'UART_TX:U2|dbf'
            Info: Total cell delay = 2.184 ns ( 46.65 % )
            Info: Total interconnect delay = 2.498 ns ( 53.35 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "UART_TX:U2|divider:U1|Clk_out" (data pin = "wr", clock pin = "clk") is 4.561 ns
    Info: + Longest pin to register delay is 6.773 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 5; PIN Node = 'wr'
        Info: 2: + IC(4.240 ns) + CELL(0.228 ns) = 5.277 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 6; COMB Node = 'UART_TX:U2|comb~0'
        Info: 3: + IC(1.288 ns) + CELL(0.053 ns) = 6.618 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.773 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: Total cell delay = 1.245 ns ( 18.38 % )
        Info: Total interconnect delay = 5.528 ns ( 81.62 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.830 ns) + CELL(0.618 ns) = 2.302 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: Total cell delay = 1.472 ns ( 63.94 % )
        Info: Total interconnect delay = 0.830 ns ( 36.06 % )
Info: tco from clock "clk" to destination pin "Txd" through register "UART_TX:U2|state.transmit" is 9.116 ns
    Info: + Longest clock path from clock "clk" to source register is 4.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: 3: + IC(0.996 ns) + CELL(0.000 ns) = 3.392 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~clkctrl'
        Info: 4: + IC(0.673 ns) + CELL(0.618 ns) = 4.683 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 14; REG Node = 'UART_TX:U2|state.transmit'
        Info: Total cell delay = 2.184 ns ( 46.64 % )
        Info: Total interconnect delay = 2.499 ns ( 53.36 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.339 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 14; REG Node = 'UART_TX:U2|state.transmit'
        Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 1; COMB Node = 'UART_TX:U2|Txd~1'
        Info: 3: + IC(1.697 ns) + CELL(1.982 ns) = 4.339 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'Txd'
        Info: Total cell delay = 2.348 ns ( 54.11 % )
        Info: Total interconnect delay = 1.991 ns ( 45.89 % )
Info: th for register "UART_TX:U2|data_buf[7]" (data pin = "data[7]", clock pin = "clk") is -0.319 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2|divider:U1|Clk_out'
        Info: 3: + IC(0.996 ns) + CELL(0.000 ns) = 3.392 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'UART_TX:U2|divider:U1|Clk_out~clkctrl'
        Info: 4: + IC(0.662 ns) + CELL(0.618 ns) = 4.672 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'UART_TX:U2|data_buf[7]'
        Info: Total cell delay = 2.184 ns ( 46.75 % )
        Info: Total interconnect delay = 2.488 ns ( 53.25 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.140 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T4; Fanout = 1; PIN Node = 'data[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = IOC_X40_Y4_N3; Fanout = 1; COMB Node = 'data[7]~7'
        Info: 3: + IC(4.021 ns) + CELL(0.309 ns) = 5.140 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'UART_TX:U2|data_buf[7]'
        Info: Total cell delay = 1.119 ns ( 21.77 % )
        Info: Total interconnect delay = 4.021 ns ( 78.23 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Mon Oct 26 14:06:49 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


