Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC6SLX45-CSG324-3
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : Microfono

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/Microfono.v" into library work
Parsing module <Microfono>.
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/Comp.v" into library work
Parsing module <Comp>.
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/DivFreq.v" into library work
Parsing module <DivFreq>.
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/FSM.v" into library work
Parsing module <FSM>.
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegAcum.v" into library work
Parsing module <RegAcum>.
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegDes.v" into library work
Parsing module <RegDes>.
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegSal.v" into library work
Parsing module <RegSal>.
Analyzing Verilog file "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegWS.v" into library work
Parsing module <RegWS>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Microfono>.

Elaborating module <FSM>.

Elaborating module <DivFreq>.

Elaborating module <RegAcum>.

Elaborating module <Comp>.

Elaborating module <RegWS>.

Elaborating module <RegDes>.

Elaborating module <RegSal>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Microfono>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/Microfono.v".
    Summary:
	no macro.
Unit <Microfono> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/FSM.v".
    Found 2-bit register for signal <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <DivFreq>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/DivFreq.v".
    Found 1-bit register for signal <BCLK>.
    Found 6-bit register for signal <COUNT>.
    Found 6-bit adder for signal <COUNT[5]_GND_3_o_add_2_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <DivFreq> synthesized.

Synthesizing Unit <RegAcum>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegAcum.v".
    Found 6-bit register for signal <COUNT>.
    Found 6-bit adder for signal <COUNT[5]_GND_4_o_add_1_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <RegAcum> synthesized.

Synthesizing Unit <Comp>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/Comp.v".
    Summary:
	no macro.
Unit <Comp> synthesized.

Synthesizing Unit <RegWS>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegWS.v".
    Found 1-bit register for signal <WS>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RegWS> synthesized.

Synthesizing Unit <RegDes>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegDes.v".
    Found 18-bit register for signal <DATA>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <RegDes> synthesized.

Synthesizing Unit <RegSal>.
    Related source file is "/home/alexandra/Documentos/ProyectoDigital/Microfono/RegSal.v".
    Found 18-bit register for signal <D_OUT>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <RegSal> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 2
 18-bit register                                       : 2
 6-bit register                                        : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DivFreq>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DivFreq> synthesized (advanced).

Synthesizing (advanced) Unit <RegAcum>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <RegAcum> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 6-bit up counter                                      : 2
# Registers                                            : 38
 Flip-Flops                                            : 38
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
-------------------

Optimizing unit <RegDes> ...

Optimizing unit <RegSal> ...

Optimizing unit <Microfono> ...

Optimizing unit <DivFreq> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block Microfono, actual ratio is 0.
FlipFlop _DivFrec/BCLK has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop _RegWS/WS has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop _FSM/STATE_FSM_FFd1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 24
#      INV                         : 3
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT4                        : 2
#      LUT5                        : 4
#      LUT6                        : 8
# FlipFlops/Latches                : 55
#      FD                          : 4
#      FDR                         : 45
#      FDR_1                       : 2
#      FDRE                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 3
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  54576     0%  
 Number of Slice LUTs:                   24  out of  27288     0%  
    Number used as Logic:                24  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     38
   Number with an unused Flip Flop:       5  out of     38    13%  
   Number with an unused LUT:            14  out of     38    36%  
   Number of fully used LUT-FF pairs:    19  out of     38    50%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    218    11%  
    IOB Flip Flops/Latches:              22

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
COUNT32(_Comp/COUNT32<5>1:O)       | NONE(*)(_RegWS/WS)       | 2     |
CLK                                | BUFGP                    | 11    |
_DivFrec/BCLK                      | BUFG                     | 24    |
COUNT18(_Comp/COUNT18<5>1:O)       | NONE(*)(_RegSal/D_OUT_17)| 18    |
-----------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.560ns (Maximum Frequency: 280.934MHz)
   Minimum input arrival time before clock: 2.302ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNT32'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            _RegWS/WS (FF)
  Destination:       _RegWS/WS (FF)
  Source Clock:      COUNT32 falling
  Destination Clock: COUNT32 falling

  Data Path: _RegWS/WS to _RegWS/WS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.447   0.579  _RegWS/WS (_RegWS/WS)
     INV:I->O              2   0.206   0.616  _RegWS/WS_INV_6_o1_INV_0 (_RegWS/WS_INV_6_o)
     FDR_1:D                   0.102          _RegWS/WS
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.449ns (frequency: 289.960MHz)
  Total number of paths / destination ports: 84 / 22
-------------------------------------------------------------------------
Delay:               3.449ns (Levels of Logic = 1)
  Source:            _FSM/STATE_FSM_FFd2 (FF)
  Destination:       _DivFrec/BCLK (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: _FSM/STATE_FSM_FFd2 to _DivFrec/BCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.447   0.932  _FSM/STATE_FSM_FFd2 (_FSM/STATE_FSM_FFd2)
     INV:I->O             42   0.206   1.433  _FSM/RESET_INT1_INV_0 (RESET_INT)
     FDR:R                     0.430          _DivFrec/BCLK
    ----------------------------------------
    Total                      3.449ns (1.083ns logic, 2.366ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock '_DivFrec/BCLK'
  Clock period: 3.560ns (frequency: 280.934MHz)
  Total number of paths / destination ports: 62 / 25
-------------------------------------------------------------------------
Delay:               3.560ns (Levels of Logic = 2)
  Source:            _RegAcum/COUNT_3 (FF)
  Destination:       _RegAcum/COUNT_5 (FF)
  Source Clock:      _DivFrec/BCLK rising
  Destination Clock: _DivFrec/BCLK rising

  Data Path: _RegAcum/COUNT_3 to _RegAcum/COUNT_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.973  _RegAcum/COUNT_3 (_RegAcum/COUNT_3)
     LUT3:I0->O            2   0.205   0.617  _Comp/COUNT18<5>11 (_Comp/COUNT18<5>1)
     LUT5:I4->O            4   0.205   0.683  _RegAcum/Mcount_COUNT_val1 (_RegAcum/Mcount_COUNT_val)
     FDR:R                     0.430          _RegAcum/COUNT_5
    ----------------------------------------
    Total                      3.560ns (1.287ns logic, 2.273ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.302ns (Levels of Logic = 1)
  Source:            RESET (PAD)
  Destination:       _FSM/STATE_FSM_FFd2 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to _FSM/STATE_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  RESET_IBUF (RESET_IBUF)
     FDR:R                     0.430          _FSM/STATE_FSM_FFd2
    ----------------------------------------
    Total                      2.302ns (1.652ns logic, 0.650ns route)
                                       (71.8% logic, 28.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock '_DivFrec/BCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            D_IN (PAD)
  Destination:       _RegDes/DATA_0 (FF)
  Destination Clock: _DivFrec/BCLK rising

  Data Path: D_IN to _RegDes/DATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  D_IN_IBUF (D_IN_IBUF)
     FDR:D                     0.102          _RegDes/DATA_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'COUNT18'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            _RegSal/D_OUT_17 (FF)
  Destination:       D_OUT<17> (PAD)
  Source Clock:      COUNT18 rising

  Data Path: _RegSal/D_OUT_17 to D_OUT<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  _RegSal/D_OUT_17 (_RegSal/D_OUT_17)
     OBUF:I->O                 2.571          D_OUT_17_OBUF (D_OUT<17>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            _DivFrec/BCLK_1 (FF)
  Destination:       BCLK (PAD)
  Source Clock:      CLK rising

  Data Path: _DivFrec/BCLK_1 to BCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  _DivFrec/BCLK_1 (_DivFrec/BCLK_1)
     OBUF:I->O                 2.571          BCLK_OBUF (BCLK)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'COUNT32'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            _RegWS/WS_1 (FF)
  Destination:       WS (PAD)
  Source Clock:      COUNT32 falling

  Data Path: _RegWS/WS_1 to WS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.447   0.579  _RegWS/WS_1 (_RegWS/WS_1)
     OBUF:I->O                 2.571          WS_OBUF (WS)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.449|         |         |         |
_DivFrec/BCLK  |    2.777|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock COUNT18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.449|         |         |         |
_DivFrec/BCLK  |    1.165|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock COUNT32
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.449|         |
COUNT32        |         |         |    1.950|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock _DivFrec/BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.449|         |         |         |
_DivFrec/BCLK  |    3.560|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.58 secs
 
--> 


Total memory usage is 381176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

