INFO: Reading User SDC file C:\Users\Andre\Desktop\github\HARSH\fpga_soc\constraint\top_derived_constraints.sdc.

***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON
TDPR scenario            : place_and_route

INFO: Reading User PDC file C:\Users\Andre\Desktop\github\HARSH\fpga_soc\constraint\io\user.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 73 fixed I/O macros, 1 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 1 seconds

Placer V4.0 - 11.8.0 
Design: top                             Started: Tue Oct 06 16:31:25 2020

Initializing Timing-Driven Placement ...
Placing design...
End of placement.
Pre-Placement Runtime        : 8 seconds
Placement Runtime            : 64 seconds

Placer completed successfully.

Design: top                             
Finished: Tue Oct 06 16:33:10 2020
Total CPU Time:     00:01:38            Total Elapsed Time: 00:01:45
Total Memory Usage: 391.3 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\Andre\Desktop\github\HARSH\fpga_soc\designer\top\topStarted: Tue Oct 06 16:33:20 2020

Final stats: search run time 11.201204

Router completed successfully.

Design: C:\Users\Andre\Desktop\github\HARSH\fpga_soc\designer\top\top
Finished: Tue Oct 06 16:33:49 2020
Total CPU Time:     00:00:26            Total Elapsed Time: 00:00:29
Total Memory Usage: 997.4 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Total violating paths eligible for improvement: 0
  Worst minimum delay slack: 
Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 2701 | 27696 | 9.75       |
| DFF           | 2623 | 27696 | 9.47       |
| I/O Register  | 0    | 615   | 0.00       |
| Logic Element | 3200 | 27696 | 11.55      |
+---------------+------+-------+------------+

