

================================================================
== Vitis HLS Report for 'maxPool_CIF_0_1'
================================================================
* Date:           Mon Oct 28 10:46:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxPool_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_4_VITIS_LOOP_156_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_157_6_VITIS_LOOP_158_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 52
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 45 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 52 
45 --> 46 
46 --> 47 52 
47 --> 48 51 
48 --> 49 
49 --> 50 
50 --> 47 
51 --> 46 
52 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 53 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buf_1 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 54 'alloca' 'buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf_2 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 55 'alloca' 'buf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buf_3 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 56 'alloca' 'buf_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buf_4 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 57 'alloca' 'buf_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf_5 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 58 'alloca' 'buf_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buf_6 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 59 'alloca' 'buf_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buf_7 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 60 'alloca' 'buf_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf_8 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 61 'alloca' 'buf_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buf_9 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 62 'alloca' 'buf_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buf_10 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 63 'alloca' 'buf_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf_11 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 64 'alloca' 'buf_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buf_12 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 65 'alloca' 'buf_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buf_13 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 66 'alloca' 'buf_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buf_14 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 67 'alloca' 'buf_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buf_15 = alloca i64 1" [maxPool_1.cpp:135]   --->   Operation 68 'alloca' 'buf_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%acc = alloca i64 1" [maxPool_1.cpp:137]   --->   Operation 69 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:86]   --->   Operation 70 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%valIn_data = trunc i64 %in_r_read" [maxPool_1.cpp:86]   --->   Operation 71 'trunc' 'valIn_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [maxPool_1.cpp:88]   --->   Operation 72 'write' 'write_ln88' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 73 [1/2] (1.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read" [maxPool_1.cpp:88]   --->   Operation 73 'write' 'write_ln88' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (1.00ns)   --->   "%in_r_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:90]   --->   Operation 74 'read' 'in_r_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%valIn_data_1 = trunc i64 %in_r_read_1" [maxPool_1.cpp:90]   --->   Operation 75 'trunc' 'valIn_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_1" [maxPool_1.cpp:92]   --->   Operation 76 'write' 'write_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 77 [1/2] (1.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_1" [maxPool_1.cpp:92]   --->   Operation 77 'write' 'write_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 78 [1/1] (1.00ns)   --->   "%in_r_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:94]   --->   Operation 78 'read' 'in_r_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%valIn_data_2 = trunc i64 %in_r_read_2" [maxPool_1.cpp:94]   --->   Operation 79 'trunc' 'valIn_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_2" [maxPool_1.cpp:96]   --->   Operation 80 'write' 'write_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 81 [1/2] (1.00ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_2" [maxPool_1.cpp:96]   --->   Operation 81 'write' 'write_ln96' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 82 [1/1] (1.00ns)   --->   "%in_r_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:98]   --->   Operation 82 'read' 'in_r_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%valIn_data_3 = trunc i64 %in_r_read_3" [maxPool_1.cpp:98]   --->   Operation 83 'trunc' 'valIn_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (1.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_3" [maxPool_1.cpp:100]   --->   Operation 84 'write' 'write_ln100' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 85 [1/2] (1.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_3" [maxPool_1.cpp:100]   --->   Operation 85 'write' 'write_ln100' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 86 [1/1] (1.00ns)   --->   "%in_r_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:102]   --->   Operation 86 'read' 'in_r_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 87 [2/2] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_4" [maxPool_1.cpp:104]   --->   Operation 87 'write' 'write_ln104' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 88 [1/2] (1.00ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_4" [maxPool_1.cpp:104]   --->   Operation 88 'write' 'write_ln104' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 89 [1/1] (1.00ns)   --->   "%in_r_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:106]   --->   Operation 89 'read' 'in_r_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%valIn_data_4 = trunc i64 %in_r_read_5" [maxPool_1.cpp:106]   --->   Operation 90 'trunc' 'valIn_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (1.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_5" [maxPool_1.cpp:108]   --->   Operation 91 'write' 'write_ln108' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 92 [1/2] (1.00ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_5" [maxPool_1.cpp:108]   --->   Operation 92 'write' 'write_ln108' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 93 [1/1] (1.00ns)   --->   "%in_r_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:110]   --->   Operation 93 'read' 'in_r_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%valIn_data_5 = trunc i64 %in_r_read_6" [maxPool_1.cpp:110]   --->   Operation 94 'trunc' 'valIn_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_6" [maxPool_1.cpp:112]   --->   Operation 95 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 96 [1/2] (1.00ns)   --->   "%write_ln112 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_6" [maxPool_1.cpp:112]   --->   Operation 96 'write' 'write_ln112' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 97 [1/1] (1.00ns)   --->   "%in_r_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_r" [maxPool_1.cpp:114]   --->   Operation 97 'read' 'in_r_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 98 [2/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_7" [maxPool_1.cpp:116]   --->   Operation 98 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%spectopmodule_ln77 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [maxPool_1.cpp:77]   --->   Operation 99 'spectopmodule' 'spectopmodule_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln77 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0" [maxPool_1.cpp:77]   --->   Operation 100 'specinterface' 'specinterface_ln77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_r"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_r"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/2] (1.00ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %in_r_read_7" [maxPool_1.cpp:116]   --->   Operation 105 'write' 'write_ln116' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %valIn_data, i32 1" [maxPool_1.cpp:125]   --->   Operation 106 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.end, void %if.then" [maxPool_1.cpp:125]   --->   Operation 107 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln127 = store i32 %valIn_data_4, i32 %IFMCH_curr" [maxPool_1.cpp:127]   --->   Operation 108 'store' 'store_ln127' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %valIn_data_5, i32 %IFMDim_curr" [maxPool_1.cpp:128]   --->   Operation 109 'store' 'store_ln128' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln130 = br void %if.end" [maxPool_1.cpp:130]   --->   Operation 110 'br' 'br_ln130' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 0" [maxPool_1.cpp:148]   --->   Operation 112 'getelementptr' 'acc_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr" [maxPool_1.cpp:148]   --->   Operation 113 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 114 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_eq  i32 %valIn_data, i32 0" [maxPool_1.cpp:153]   --->   Operation 114 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln0 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr i32 %acc, i64 0, i64 1" [maxPool_1.cpp:148]   --->   Operation 116 'getelementptr' 'acc_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_1" [maxPool_1.cpp:148]   --->   Operation 117 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr i32 %acc, i64 0, i64 2" [maxPool_1.cpp:148]   --->   Operation 118 'getelementptr' 'acc_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_2" [maxPool_1.cpp:148]   --->   Operation 119 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr i32 %acc, i64 0, i64 3" [maxPool_1.cpp:148]   --->   Operation 120 'getelementptr' 'acc_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_3" [maxPool_1.cpp:148]   --->   Operation 121 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr i32 %acc, i64 0, i64 4" [maxPool_1.cpp:148]   --->   Operation 122 'getelementptr' 'acc_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_4" [maxPool_1.cpp:148]   --->   Operation 123 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr i32 %acc, i64 0, i64 5" [maxPool_1.cpp:148]   --->   Operation 124 'getelementptr' 'acc_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_5" [maxPool_1.cpp:148]   --->   Operation 125 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr i32 %acc, i64 0, i64 6" [maxPool_1.cpp:148]   --->   Operation 126 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_6" [maxPool_1.cpp:148]   --->   Operation 127 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr i32 %acc, i64 0, i64 7" [maxPool_1.cpp:148]   --->   Operation 128 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_7" [maxPool_1.cpp:148]   --->   Operation 129 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr i32 %acc, i64 0, i64 8" [maxPool_1.cpp:148]   --->   Operation 130 'getelementptr' 'acc_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_8" [maxPool_1.cpp:148]   --->   Operation 131 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%acc_addr_9 = getelementptr i32 %acc, i64 0, i64 9" [maxPool_1.cpp:148]   --->   Operation 132 'getelementptr' 'acc_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_9" [maxPool_1.cpp:148]   --->   Operation 133 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr i32 %acc, i64 0, i64 10" [maxPool_1.cpp:148]   --->   Operation 134 'getelementptr' 'acc_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_10" [maxPool_1.cpp:148]   --->   Operation 135 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr i32 %acc, i64 0, i64 11" [maxPool_1.cpp:148]   --->   Operation 136 'getelementptr' 'acc_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_11" [maxPool_1.cpp:148]   --->   Operation 137 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr i32 %acc, i64 0, i64 12" [maxPool_1.cpp:148]   --->   Operation 138 'getelementptr' 'acc_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_12" [maxPool_1.cpp:148]   --->   Operation 139 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%acc_addr_13 = getelementptr i32 %acc, i64 0, i64 13" [maxPool_1.cpp:148]   --->   Operation 140 'getelementptr' 'acc_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_13" [maxPool_1.cpp:148]   --->   Operation 141 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%acc_addr_14 = getelementptr i32 %acc, i64 0, i64 14" [maxPool_1.cpp:148]   --->   Operation 142 'getelementptr' 'acc_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_14" [maxPool_1.cpp:148]   --->   Operation 143 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%acc_addr_15 = getelementptr i32 %acc, i64 0, i64 15" [maxPool_1.cpp:148]   --->   Operation 144 'getelementptr' 'acc_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_15" [maxPool_1.cpp:148]   --->   Operation 145 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%acc_addr_16 = getelementptr i32 %acc, i64 0, i64 16" [maxPool_1.cpp:148]   --->   Operation 146 'getelementptr' 'acc_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_16" [maxPool_1.cpp:148]   --->   Operation 147 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%acc_addr_17 = getelementptr i32 %acc, i64 0, i64 17" [maxPool_1.cpp:148]   --->   Operation 148 'getelementptr' 'acc_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_17" [maxPool_1.cpp:148]   --->   Operation 149 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%acc_addr_18 = getelementptr i32 %acc, i64 0, i64 18" [maxPool_1.cpp:148]   --->   Operation 150 'getelementptr' 'acc_addr_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_18" [maxPool_1.cpp:148]   --->   Operation 151 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%acc_addr_19 = getelementptr i32 %acc, i64 0, i64 19" [maxPool_1.cpp:148]   --->   Operation 152 'getelementptr' 'acc_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_19" [maxPool_1.cpp:148]   --->   Operation 153 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%acc_addr_20 = getelementptr i32 %acc, i64 0, i64 20" [maxPool_1.cpp:148]   --->   Operation 154 'getelementptr' 'acc_addr_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_20" [maxPool_1.cpp:148]   --->   Operation 155 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 156 [1/1] (0.00ns)   --->   "%acc_addr_21 = getelementptr i32 %acc, i64 0, i64 21" [maxPool_1.cpp:148]   --->   Operation 156 'getelementptr' 'acc_addr_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_21" [maxPool_1.cpp:148]   --->   Operation 157 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%acc_addr_22 = getelementptr i32 %acc, i64 0, i64 22" [maxPool_1.cpp:148]   --->   Operation 158 'getelementptr' 'acc_addr_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_22" [maxPool_1.cpp:148]   --->   Operation 159 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%acc_addr_23 = getelementptr i32 %acc, i64 0, i64 23" [maxPool_1.cpp:148]   --->   Operation 160 'getelementptr' 'acc_addr_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_23" [maxPool_1.cpp:148]   --->   Operation 161 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 162 [1/1] (0.00ns)   --->   "%acc_addr_24 = getelementptr i32 %acc, i64 0, i64 24" [maxPool_1.cpp:148]   --->   Operation 162 'getelementptr' 'acc_addr_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_24" [maxPool_1.cpp:148]   --->   Operation 163 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 164 [1/1] (0.00ns)   --->   "%acc_addr_25 = getelementptr i32 %acc, i64 0, i64 25" [maxPool_1.cpp:148]   --->   Operation 164 'getelementptr' 'acc_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_25" [maxPool_1.cpp:148]   --->   Operation 165 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 166 [1/1] (0.00ns)   --->   "%acc_addr_26 = getelementptr i32 %acc, i64 0, i64 26" [maxPool_1.cpp:148]   --->   Operation 166 'getelementptr' 'acc_addr_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_26" [maxPool_1.cpp:148]   --->   Operation 167 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%acc_addr_27 = getelementptr i32 %acc, i64 0, i64 27" [maxPool_1.cpp:148]   --->   Operation 168 'getelementptr' 'acc_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_27" [maxPool_1.cpp:148]   --->   Operation 169 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 170 [1/1] (0.00ns)   --->   "%acc_addr_28 = getelementptr i32 %acc, i64 0, i64 28" [maxPool_1.cpp:148]   --->   Operation 170 'getelementptr' 'acc_addr_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_28" [maxPool_1.cpp:148]   --->   Operation 171 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%acc_addr_29 = getelementptr i32 %acc, i64 0, i64 29" [maxPool_1.cpp:148]   --->   Operation 172 'getelementptr' 'acc_addr_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_29" [maxPool_1.cpp:148]   --->   Operation 173 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 174 [1/1] (0.00ns)   --->   "%acc_addr_30 = getelementptr i32 %acc, i64 0, i64 30" [maxPool_1.cpp:148]   --->   Operation 174 'getelementptr' 'acc_addr_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_30" [maxPool_1.cpp:148]   --->   Operation 175 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 40 <SV = 39> <Delay = 12.5>
ST_40 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_15, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 176 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_14, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 177 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_13, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 178 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 179 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_12, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 179 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 180 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_11, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 180 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_10, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 181 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_9, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 182 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 183 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_8, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 183 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 184 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 185 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 186 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 187 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 188 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 189 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 189 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 190 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 190 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 191 [1/1] (0.00ns)   --->   "%specmemcore_ln136 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:136]   --->   Operation 191 'specmemcore' 'specmemcore_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 192 [1/1] (0.00ns)   --->   "%specmemcore_ln138 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615" [maxPool_1.cpp:138]   --->   Operation 192 'specmemcore' 'specmemcore_ln138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 193 [1/1] (0.00ns)   --->   "%acc_addr_31 = getelementptr i32 %acc, i64 0, i64 31" [maxPool_1.cpp:148]   --->   Operation 193 'getelementptr' 'acc_addr_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln148 = store i32 4293967297, i5 %acc_addr_31" [maxPool_1.cpp:148]   --->   Operation 194 'store' 'store_ln148' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_40 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %fpga_resource_hint.if.else185.2, void %if.then50" [maxPool_1.cpp:153]   --->   Operation 195 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 196 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_data_4, i32 %valIn_data_2" [maxPool_1.cpp:208]   --->   Operation 196 'mul' 'KER_size_0' <Predicate = (!icmp_ln153)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 197 [1/1] (0.00ns)   --->   "%specfucore_ln211 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [maxPool_1.cpp:211]   --->   Operation 197 'specfucore' 'specfucore_ln211' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 198 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 198 'wait' 'empty_16' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 199 [1/1] (0.00ns)   --->   "%yp = alloca i32 1" [maxPool_1.cpp:156]   --->   Operation 199 'alloca' 'yp' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%num_img = alloca i32 1" [maxPool_1.cpp:155]   --->   Operation 200 'alloca' 'num_img' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 201 'alloca' 'indvar_flatten20' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 202 [1/1] (0.00ns)   --->   "%IFMDim_curr_load = load i32 %IFMDim_curr" [maxPool_1.cpp:154]   --->   Operation 202 'load' 'IFMDim_curr_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 203 [1/1] (0.00ns)   --->   "%pool_out_bound = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %IFMDim_curr_load, i32 1, i32 31" [maxPool_1.cpp:154]   --->   Operation 203 'partselect' 'pool_out_bound' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%IFMCH_curr_load = load i32 %IFMCH_curr"   --->   Operation 204 'load' 'IFMCH_curr_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i31 %pool_out_bound" [maxPool_1.cpp:154]   --->   Operation 205 'zext' 'zext_ln154_1' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i32 %IFMCH_curr_load" [maxPool_1.cpp:154]   --->   Operation 206 'zext' 'zext_ln154_2' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 207 [2/2] (6.91ns)   --->   "%mul_ln154 = mul i63 %zext_ln154_1, i63 %zext_ln154_2" [maxPool_1.cpp:154]   --->   Operation 207 'mul' 'mul_ln154' <Predicate = (icmp_ln153)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i32 %valIn_data_1" [maxPool_1.cpp:154]   --->   Operation 208 'zext' 'zext_ln154_3' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_40 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln154_1 = mul i63 %zext_ln154_3, i63 %zext_ln154_1" [maxPool_1.cpp:154]   --->   Operation 209 'mul' 'mul_ln154_1' <Predicate = (icmp_ln153)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten20"   --->   Operation 210 'store' 'store_ln0' <Predicate = (icmp_ln153)> <Delay = 1.58>
ST_40 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 0, i32 %num_img" [maxPool_1.cpp:155]   --->   Operation 211 'store' 'store_ln155' <Predicate = (icmp_ln153)> <Delay = 1.58>
ST_40 : Operation 212 [1/1] (1.58ns)   --->   "%store_ln156 = store i31 0, i31 %yp" [maxPool_1.cpp:156]   --->   Operation 212 'store' 'store_ln156' <Predicate = (icmp_ln153)> <Delay = 1.58>

State 41 <SV = 40> <Delay = 12.5>
ST_41 : Operation 213 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_data_2" [maxPool_1.cpp:209]   --->   Operation 213 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 214 [1/1] (0.00ns)   --->   "%specfucore_ln212 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [maxPool_1.cpp:212]   --->   Operation 214 'specfucore' 'specfucore_ln212' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 12.5>
ST_42 : Operation 215 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_data_3" [maxPool_1.cpp:210]   --->   Operation 215 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%specfucore_ln213 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [maxPool_1.cpp:213]   --->   Operation 216 'specfucore' 'specfucore_ln213' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 4.14>
ST_43 : Operation 217 [2/2] (4.14ns)   --->   "%call_ln210 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13, i32 %KER_bound, i64 %in_r, i64 %out_r" [maxPool_1.cpp:210]   --->   Operation 217 'call' 'call_ln210' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.00>
ST_44 : Operation 218 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [maxPool_1.cpp:208]   --->   Operation 218 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 219 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin8" [maxPool_1.cpp:208]   --->   Operation 219 'specregionend' 'rend9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 220 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [maxPool_1.cpp:209]   --->   Operation 220 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 221 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6" [maxPool_1.cpp:209]   --->   Operation 221 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 222 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [maxPool_1.cpp:210]   --->   Operation 222 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 223 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [maxPool_1.cpp:210]   --->   Operation 223 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln210 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13, i32 %KER_bound, i64 %in_r, i64 %out_r" [maxPool_1.cpp:210]   --->   Operation 224 'call' 'call_ln210' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end197"   --->   Operation 225 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 45 <SV = 40> <Delay = 6.91>
ST_45 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i31 %pool_out_bound" [maxPool_1.cpp:154]   --->   Operation 226 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 227 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_data_1, i32 4294967295" [maxPool_1.cpp:90]   --->   Operation 227 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 228 [1/1] (2.52ns)   --->   "%sub156 = add i32 %zext_ln154, i32 4294967295" [maxPool_1.cpp:154]   --->   Operation 228 'add' 'sub156' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 229 [1/1] (2.55ns)   --->   "%sub162 = add i32 %IFMCH_curr_load, i32 4294967295"   --->   Operation 229 'add' 'sub162' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %IFMCH_curr_load, i1 0" [maxPool_1.cpp:154]   --->   Operation 230 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %pool_out_bound, i1 0" [maxPool_1.cpp:154]   --->   Operation 231 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 232 [1/2] (6.91ns)   --->   "%mul_ln154 = mul i63 %zext_ln154_1, i63 %zext_ln154_2" [maxPool_1.cpp:154]   --->   Operation 232 'mul' 'mul_ln154' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 233 [1/2] (6.91ns)   --->   "%mul_ln154_1 = mul i63 %zext_ln154_3, i63 %zext_ln154_1" [maxPool_1.cpp:154]   --->   Operation 233 'mul' 'mul_ln154_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln155 = br void %VITIS_LOOP_157_6" [maxPool_1.cpp:155]   --->   Operation 234 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>

State 46 <SV = 41> <Delay = 6.09>
ST_46 : Operation 235 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i63 %indvar_flatten20" [maxPool_1.cpp:155]   --->   Operation 235 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 236 [1/1] (3.49ns)   --->   "%icmp_ln155 = icmp_eq  i63 %indvar_flatten20_load, i63 %mul_ln154_1" [maxPool_1.cpp:155]   --->   Operation 236 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 237 [1/1] (3.49ns)   --->   "%add_ln155 = add i63 %indvar_flatten20_load, i63 1" [maxPool_1.cpp:155]   --->   Operation 237 'add' 'add_ln155' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc182.loopexit, void %if.end197.loopexit" [maxPool_1.cpp:155]   --->   Operation 238 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 239 [1/1] (0.00ns)   --->   "%yp_load = load i31 %yp" [maxPool_1.cpp:156]   --->   Operation 239 'load' 'yp_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 240 [1/1] (0.00ns)   --->   "%num_img_load = load i32 %num_img" [maxPool_1.cpp:155]   --->   Operation 240 'load' 'num_img_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_155_4_VITIS_LOOP_156_5_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 242 [1/1] (2.52ns)   --->   "%icmp_ln156 = icmp_eq  i31 %yp_load, i31 %pool_out_bound" [maxPool_1.cpp:156]   --->   Operation 242 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln155)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 243 [1/1] (0.73ns)   --->   "%select_ln155 = select i1 %icmp_ln156, i31 0, i31 %yp_load" [maxPool_1.cpp:155]   --->   Operation 243 'select' 'select_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 244 [1/1] (2.55ns)   --->   "%add_ln155_1 = add i32 %num_img_load, i32 1" [maxPool_1.cpp:155]   --->   Operation 244 'add' 'add_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 245 [1/1] (2.55ns)   --->   "%cmp155_not_mid1 = icmp_ne  i32 %add_ln155_1, i32 %sub" [maxPool_1.cpp:155]   --->   Operation 245 'icmp' 'cmp155_not_mid1' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 246 [1/1] (2.55ns)   --->   "%cmp155_not29 = icmp_ne  i32 %num_img_load, i32 %sub" [maxPool_1.cpp:155]   --->   Operation 246 'icmp' 'cmp155_not29' <Predicate = (!icmp_ln155)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 247 [1/1] (0.99ns)   --->   "%select_ln155_1 = select i1 %icmp_ln156, i1 %cmp155_not_mid1, i1 %cmp155_not29" [maxPool_1.cpp:155]   --->   Operation 247 'select' 'select_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 248 [1/1] (0.69ns)   --->   "%select_ln155_2 = select i1 %icmp_ln156, i32 %add_ln155_1, i32 %num_img_load" [maxPool_1.cpp:155]   --->   Operation 248 'select' 'select_ln155_2' <Predicate = (!icmp_ln155)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i31 %select_ln155" [maxPool_1.cpp:156]   --->   Operation 249 'zext' 'zext_ln156' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_46 : Operation 250 [1/1] (1.58ns)   --->   "%br_ln157 = br void %VITIS_LOOP_160_8" [maxPool_1.cpp:157]   --->   Operation 250 'br' 'br_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_46 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end197"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln155)> <Delay = 0.00>

State 47 <SV = 42> <Delay = 5.77>
ST_47 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 0, void %for.inc182.loopexit, i32 %add_ln157, void %for.inc129" [maxPool_1.cpp:157]   --->   Operation 252 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 253 [1/1] (0.00ns)   --->   "%xp = phi i31 0, void %for.inc182.loopexit, i31 %add_ln158, void %for.inc129" [maxPool_1.cpp:158]   --->   Operation 253 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 254 [1/1] (2.55ns)   --->   "%icmp_ln157 = icmp_eq  i32 %indvar_flatten6, i32 %tmp_5" [maxPool_1.cpp:157]   --->   Operation 254 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 255 [1/1] (2.55ns)   --->   "%add_ln157 = add i32 %indvar_flatten6, i32 1" [maxPool_1.cpp:157]   --->   Operation 255 'add' 'add_ln157' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc129, void %VITIS_LOOP_185_11" [maxPool_1.cpp:157]   --->   Operation 256 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 257 [1/1] (2.52ns)   --->   "%icmp_ln158 = icmp_eq  i31 %xp, i31 %pool_out_bound" [maxPool_1.cpp:158]   --->   Operation 257 'icmp' 'icmp_ln158' <Predicate = (!icmp_ln157)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 258 [1/1] (0.73ns)   --->   "%select_ln157 = select i1 %icmp_ln158, i31 0, i31 %xp" [maxPool_1.cpp:157]   --->   Operation 258 'select' 'select_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 259 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 259 'wait' 'empty' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_47 : Operation 260 [2/2] (1.00ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, i32 %IFMCH_curr_load, i33 %tmp_3, i64 %in_r, i32 %acc" [maxPool_1.cpp:154]   --->   Operation 260 'call' 'call_ln154' <Predicate = (!icmp_ln157)> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i31 %select_ln157" [maxPool_1.cpp:158]   --->   Operation 261 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_47 : Operation 262 [1/1] (2.52ns)   --->   "%add_ln158 = add i31 %select_ln157, i31 1" [maxPool_1.cpp:158]   --->   Operation 262 'add' 'add_ln158' <Predicate = (!icmp_ln157)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 263 [1/1] (2.55ns)   --->   "%cmp157_not = icmp_ne  i32 %zext_ln156, i32 %sub156" [maxPool_1.cpp:156]   --->   Operation 263 'icmp' 'cmp157_not' <Predicate = (icmp_ln157)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 264 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 264 'wait' 'empty_15' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_47 : Operation 265 [2/2] (0.00ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12, i32 %IFMCH_curr_load, i63 %mul_ln154, i32 %acc, i32 %sub156, i1 %cmp157_not, i1 %select_ln155_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %sub162, i64 %out_r" [maxPool_1.cpp:154]   --->   Operation 265 'call' 'call_ln154' <Predicate = (icmp_ln157)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 266 [1/1] (2.52ns)   --->   "%yp_1 = add i31 %select_ln155, i31 1" [maxPool_1.cpp:156]   --->   Operation 266 'add' 'yp_1' <Predicate = (icmp_ln157)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (1.58ns)   --->   "%store_ln155 = store i63 %add_ln155, i63 %indvar_flatten20" [maxPool_1.cpp:155]   --->   Operation 267 'store' 'store_ln155' <Predicate = (icmp_ln157)> <Delay = 1.58>
ST_47 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln155 = store i32 %select_ln155_2, i32 %num_img" [maxPool_1.cpp:155]   --->   Operation 268 'store' 'store_ln155' <Predicate = (icmp_ln157)> <Delay = 1.58>
ST_47 : Operation 269 [1/1] (1.58ns)   --->   "%store_ln156 = store i31 %yp_1, i31 %yp" [maxPool_1.cpp:156]   --->   Operation 269 'store' 'store_ln156' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 48 <SV = 43> <Delay = 0.00>
ST_48 : Operation 270 [1/2] (0.00ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, i32 %IFMCH_curr_load, i33 %tmp_3, i64 %in_r, i32 %acc" [maxPool_1.cpp:154]   --->   Operation 270 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 44> <Delay = 1.88>
ST_49 : Operation 271 [2/2] (1.88ns)   --->   "%call_ln158 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln158, i32 %acc" [maxPool_1.cpp:158]   --->   Operation 271 'call' 'call_ln158' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 45> <Delay = 0.00>
ST_50 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_157_6_VITIS_LOOP_158_7_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln158 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i4 %trunc_ln158, i32 %acc" [maxPool_1.cpp:158]   --->   Operation 273 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln158 = br void %VITIS_LOOP_160_8" [maxPool_1.cpp:158]   --->   Operation 274 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>

State 51 <SV = 43> <Delay = 1.73>
ST_51 : Operation 275 [1/2] (1.73ns)   --->   "%call_ln154 = call void @maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12, i32 %IFMCH_curr_load, i63 %mul_ln154, i32 %acc, i32 %sub156, i1 %cmp157_not, i1 %select_ln155_1, i32 %buf_15, i32 %buf_14, i32 %buf_13, i32 %buf_12, i32 %buf_11, i32 %buf_10, i32 %buf_9, i32 %buf_8, i32 %buf_7, i32 %buf_6, i32 %buf_5, i32 %buf_4, i32 %buf_3, i32 %buf_2, i32 %buf_1, i32 %buf, i32 %sub162, i64 %out_r" [maxPool_1.cpp:154]   --->   Operation 275 'call' 'call_ln154' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_6" [maxPool_1.cpp:156]   --->   Operation 276 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>

State 52 <SV = 44> <Delay = 0.00>
ST_52 : Operation 277 [1/1] (0.00ns)   --->   "%ret_ln221 = ret" [maxPool_1.cpp:221]   --->   Operation 277 'ret' 'ret_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read', maxPool_1.cpp:86) on port 'in_r' (maxPool_1.cpp:86) [28]  (1.000 ns)
	axis write operation ('write_ln88', maxPool_1.cpp:88) on port 'out_r' (maxPool_1.cpp:88) [30]  (1.000 ns)

 <State 2>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_1', maxPool_1.cpp:90) on port 'in_r' (maxPool_1.cpp:90) [31]  (1.000 ns)
	axis write operation ('write_ln92', maxPool_1.cpp:92) on port 'out_r' (maxPool_1.cpp:92) [33]  (1.000 ns)

 <State 3>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_2', maxPool_1.cpp:94) on port 'in_r' (maxPool_1.cpp:94) [34]  (1.000 ns)
	axis write operation ('write_ln96', maxPool_1.cpp:96) on port 'out_r' (maxPool_1.cpp:96) [36]  (1.000 ns)

 <State 4>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_3', maxPool_1.cpp:98) on port 'in_r' (maxPool_1.cpp:98) [37]  (1.000 ns)
	axis write operation ('write_ln100', maxPool_1.cpp:100) on port 'out_r' (maxPool_1.cpp:100) [39]  (1.000 ns)

 <State 5>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_4', maxPool_1.cpp:102) on port 'in_r' (maxPool_1.cpp:102) [40]  (1.000 ns)
	axis write operation ('write_ln104', maxPool_1.cpp:104) on port 'out_r' (maxPool_1.cpp:104) [41]  (1.000 ns)

 <State 6>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_5', maxPool_1.cpp:106) on port 'in_r' (maxPool_1.cpp:106) [42]  (1.000 ns)
	axis write operation ('write_ln108', maxPool_1.cpp:108) on port 'out_r' (maxPool_1.cpp:108) [44]  (1.000 ns)

 <State 7>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_6', maxPool_1.cpp:110) on port 'in_r' (maxPool_1.cpp:110) [45]  (1.000 ns)
	axis write operation ('write_ln112', maxPool_1.cpp:112) on port 'out_r' (maxPool_1.cpp:112) [47]  (1.000 ns)

 <State 8>: 2.000ns
The critical path consists of the following:
	axis read operation ('in_r_read_7', maxPool_1.cpp:114) on port 'in_r' (maxPool_1.cpp:114) [48]  (1.000 ns)
	axis write operation ('write_ln116', maxPool_1.cpp:116) on port 'out_r' (maxPool_1.cpp:116) [49]  (1.000 ns)

 <State 9>: 2.552ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln125', maxPool_1.cpp:125) [50]  (2.552 ns)
	'store' operation 0 bit ('store_ln127', maxPool_1.cpp:127) of variable 'valIn.data', maxPool_1.cpp:106 on static variable 'IFMCH_curr' [53]  (0.000 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_1', maxPool_1.cpp:148) [77]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [78]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_2', maxPool_1.cpp:148) [79]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [80]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_3', maxPool_1.cpp:148) [81]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [82]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_4', maxPool_1.cpp:148) [83]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [84]  (2.322 ns)

 <State 14>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_5', maxPool_1.cpp:148) [85]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [86]  (2.322 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_6', maxPool_1.cpp:148) [87]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [88]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_7', maxPool_1.cpp:148) [89]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [90]  (2.322 ns)

 <State 17>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_8', maxPool_1.cpp:148) [91]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [92]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_9', maxPool_1.cpp:148) [93]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [94]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_10', maxPool_1.cpp:148) [95]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [96]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_11', maxPool_1.cpp:148) [97]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [98]  (2.322 ns)

 <State 21>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_12', maxPool_1.cpp:148) [99]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [100]  (2.322 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_13', maxPool_1.cpp:148) [101]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [102]  (2.322 ns)

 <State 23>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_14', maxPool_1.cpp:148) [103]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [104]  (2.322 ns)

 <State 24>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_15', maxPool_1.cpp:148) [105]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [106]  (2.322 ns)

 <State 25>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_16', maxPool_1.cpp:148) [107]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [108]  (2.322 ns)

 <State 26>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_17', maxPool_1.cpp:148) [109]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [110]  (2.322 ns)

 <State 27>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_18', maxPool_1.cpp:148) [111]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [112]  (2.322 ns)

 <State 28>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_19', maxPool_1.cpp:148) [113]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [114]  (2.322 ns)

 <State 29>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_20', maxPool_1.cpp:148) [115]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [116]  (2.322 ns)

 <State 30>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_21', maxPool_1.cpp:148) [117]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [118]  (2.322 ns)

 <State 31>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_22', maxPool_1.cpp:148) [119]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [120]  (2.322 ns)

 <State 32>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_23', maxPool_1.cpp:148) [121]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [122]  (2.322 ns)

 <State 33>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_24', maxPool_1.cpp:148) [123]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [124]  (2.322 ns)

 <State 34>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_25', maxPool_1.cpp:148) [125]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [126]  (2.322 ns)

 <State 35>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_26', maxPool_1.cpp:148) [127]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [128]  (2.322 ns)

 <State 36>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_27', maxPool_1.cpp:148) [129]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [130]  (2.322 ns)

 <State 37>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_28', maxPool_1.cpp:148) [131]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [132]  (2.322 ns)

 <State 38>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_29', maxPool_1.cpp:148) [133]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [134]  (2.322 ns)

 <State 39>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('acc_addr_30', maxPool_1.cpp:148) [135]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', maxPool_1.cpp:148) of constant 4293967297 on array 'acc', maxPool_1.cpp:137 [136]  (2.322 ns)

 <State 40>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_0', maxPool_1.cpp:208) [143]  (12.592 ns)

 <State 41>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_size_1', maxPool_1.cpp:209) [147]  (12.592 ns)

 <State 42>: 12.592ns
The critical path consists of the following:
	'mul' operation 32 bit ('KER_bound', maxPool_1.cpp:210) [151]  (12.592 ns)

 <State 43>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln210', maxPool_1.cpp:210) to 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13' [155]  (4.140 ns)

 <State 44>: 0.000ns
The critical path consists of the following:

 <State 45>: 6.912ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln154', maxPool_1.cpp:154) [172]  (6.912 ns)

 <State 46>: 6.097ns
The critical path consists of the following:
	'load' operation 32 bit ('num_img_load', maxPool_1.cpp:155) on local variable 'num_img', maxPool_1.cpp:155 [186]  (0.000 ns)
	'add' operation 32 bit ('add_ln155_1', maxPool_1.cpp:155) [190]  (2.552 ns)
	'icmp' operation 1 bit ('cmp155_not_mid1', maxPool_1.cpp:155) [191]  (2.552 ns)
	'select' operation 1 bit ('select_ln155_1', maxPool_1.cpp:155) [193]  (0.993 ns)

 <State 47>: 5.778ns
The critical path consists of the following:
	'phi' operation 31 bit ('xp', maxPool_1.cpp:158) with incoming values : ('add_ln158', maxPool_1.cpp:158) [199]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln158', maxPool_1.cpp:158) [205]  (2.522 ns)
	'select' operation 31 bit ('select_ln157', maxPool_1.cpp:157) [206]  (0.733 ns)
	'add' operation 31 bit ('add_ln158', maxPool_1.cpp:158) [211]  (2.522 ns)

 <State 48>: 0.000ns
The critical path consists of the following:

 <State 49>: 1.885ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln158', maxPool_1.cpp:158) to 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10' [210]  (1.885 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 1.733ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln154', maxPool_1.cpp:154) to 'maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12' [216]  (1.733 ns)

 <State 52>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
