Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 20 19:37:33 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.279        0.000                      0                  138        0.252        0.000                      0                  138        4.500        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.279        0.000                      0                  138        0.252        0.000                      0                  138        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.078ns (23.993%)  route 3.415ns (76.007%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.795     8.842    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.348     9.190 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.521     9.711    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    14.990    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.078ns (23.993%)  route 3.415ns (76.007%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.795     8.842    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.348     9.190 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.521     9.711    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    14.990    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.078ns (23.993%)  route 3.415ns (76.007%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.795     8.842    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.348     9.190 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.521     9.711    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    14.990    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.078ns (23.993%)  route 3.415ns (76.007%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.795     8.842    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.348     9.190 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.521     9.711    dec_ctr/dctr_gen_0[3].dctr/E[0]
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X6Y5           FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y5           FDRE (Setup_fdre_C_CE)      -0.169    14.990    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.730ns (21.697%)  route 2.635ns (78.303%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.536     8.583    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y3           FDRE (Setup_fdre_C_CE)      -0.393    14.766    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.730ns (21.697%)  route 2.635ns (78.303%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.536     8.583    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y3           FDRE (Setup_fdre_C_CE)      -0.393    14.766    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.730ns (21.697%)  route 2.635ns (78.303%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.536     8.583    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y3           FDRE (Setup_fdre_C_CE)      -0.393    14.766    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 ctr/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.730ns (21.697%)  route 2.635ns (78.303%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.634     5.218    ctr/CLK
    SLICE_X7Y7           FDRE                                         r  ctr/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.674 r  ctr/M_ctr_q_reg[24]/Q
                         net (fo=4, routed)           1.296     6.970    dec_ctr/dctr_gen_0[0].dctr/out[0]
    SLICE_X5Y4           LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  dec_ctr/dctr_gen_0[0].dctr/M_val_q[3]_i_1__1/O
                         net (fo=5, routed)           0.803     7.897    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y4           LUT5 (Prop_lut5_I0_O)        0.150     8.047 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_1__0/O
                         net (fo=5, routed)           0.536     8.583    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]_0[0]
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.517    14.922    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X6Y3           FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y3           FDRE (Setup_fdre_C_CE)      -0.393    14.766    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 1.993ns (55.014%)  route 1.630ns (44.986%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  seg/ctr/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.770     6.446    seg/ctr/M_ctr_q[2]
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.120    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.234    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  seg/ctr/M_ctr_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.462    seg/ctr/M_ctr_d0_carry__2_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.684 r  seg/ctr/M_ctr_d0_carry__3/O[0]
                         net (fo=1, routed)           0.860     8.543    seg/ctr/data0[17]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.299     8.842 r  seg/ctr/M_ctr_q[17]_i_1/O
                         net (fo=1, routed)           0.000     8.842    seg/ctr/M_ctr_d[17]
    SLICE_X5Y9           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.515    14.920    seg/ctr/CLK
    SLICE_X5Y9           FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)        0.031    15.188    seg/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.899ns (54.559%)  route 1.582ns (45.441%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.635     5.219    seg/ctr/CLK
    SLICE_X5Y5           FDRE                                         r  seg/ctr/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.456     5.675 r  seg/ctr/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.770     6.446    seg/ctr/M_ctr_q[2]
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.120 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.120    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.234    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.587 r  seg/ctr/M_ctr_d0_carry__2/O[2]
                         net (fo=1, routed)           0.812     8.398    seg/ctr/data0[15]
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.302     8.700 r  seg/ctr/M_ctr_q[15]_i_1/O
                         net (fo=1, routed)           0.000     8.700    seg/ctr/M_ctr_d[15]
    SLICE_X5Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.516    14.921    seg/ctr/CLK
    SLICE_X5Y8           FDRE                                         r  seg/ctr/M_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X5Y8           FDRE (Setup_fdre_C_D)        0.031    15.189    seg/ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  6.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X7Y1           FDRE                                         r  ctr/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ctr/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.787    ctr/M_ctr_q_reg_n_0_[3]
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  ctr/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    ctr/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X7Y1           FDRE                                         r  ctr/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X7Y1           FDRE                                         r  ctr/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X7Y1           FDRE (Hold_fdre_C_D)         0.105     1.643    ctr/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ctr/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.787    ctr/M_ctr_q_reg_n_0_[7]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  ctr/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    ctr/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.105     1.643    ctr/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y3           FDRE                                         r  ctr/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[11]
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X7Y3           FDRE                                         r  ctr/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y3           FDRE                                         r  ctr/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y3           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[15]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[19]
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.786    ctr/M_ctr_q_reg_n_0_[23]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.894 r  ctr/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    ctr/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.783    ctr/M_ctr_q_reg_n_0_[12]
    SLICE_X7Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  ctr/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    ctr/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y4           FDRE                                         r  ctr/M_ctr_q_reg[12]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.783    ctr/M_ctr_q_reg_n_0_[16]
    SLICE_X7Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  ctr/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    ctr/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y5           FDRE                                         r  ctr/M_ctr_q_reg[16]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.593     1.537    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.678 r  ctr/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.783    ctr/M_ctr_q_reg_n_0_[20]
    SLICE_X7Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  ctr/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    ctr/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.864     2.054    ctr/CLK
    SLICE_X7Y6           FDRE                                         r  ctr/M_ctr_q_reg[20]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.105     1.642    ctr/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ctr/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.538    ctr/CLK
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  ctr/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.784    ctr/M_ctr_q_reg_n_0_[4]
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  ctr/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    ctr/M_ctr_q_reg[4]_i_1_n_7
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.865     2.055    ctr/CLK
    SLICE_X7Y2           FDRE                                         r  ctr/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.105     1.643    ctr/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y1     ctr/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y3     ctr/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y3     ctr/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y4     ctr/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     ctr/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y1     ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y3     ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y4     ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     ctr/M_ctr_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     seg/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     seg/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y8     seg/ctr/M_ctr_q_reg[13]/C



