

================================================================
== Synthesis Summary Report of 'r2plus1d'
================================================================
+ General Information: 
    * Date:           Fri Nov  4 23:06:21 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        R2plus1D
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------------------------------+--------+-------+---------------+-----------+----------+---------------+----------+----------+---------+----------+-------------+-------------+-----+
    |                                               Modules                                               |  Issue |       |    Latency    |  Latency  | Iteration|               |   Trip   |          |         |          |             |             |     |
    |                                               & Loops                                               |  Type  | Slack |    (cycles)   |    (ns)   |  Latency |    Interval   |   Count  | Pipelined|  BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +-----------------------------------------------------------------------------------------------------+--------+-------+---------------+-----------+----------+---------------+----------+----------+---------+----------+-------------+-------------+-----+
    |+ r2plus1d                                                                                           |  Timing|  -0.00|              -|          -|         -|              -|         -|        no|  4 (~0%)|  116 (6%)|  50912 (11%)|  77381 (33%)|    -|
    | + grp_Conv3d_fu_2453                                                                                |  Timing|  -0.00|      754145281|  7.541e+09|         -|      754145281|         -|        no|        -|   1 (~0%)|   1033 (~0%)|    3103 (1%)|    -|
    |  + grp_Conv3d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_281                      |  Timing|  -0.00|            307|  3.070e+03|         -|            307|         -|        no|        -|   1 (~0%)|    559 (~0%)|   1204 (~0%)|    -|
    |   o VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                                |      II|   7.30|            305|  3.050e+03|        14|              2|       147|       yes|        -|         -|            -|            -|    -|
    |  o VITIS_LOOP_28_2_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                                  |       -|   7.30|      754145280|  7.541e+09|       334|              -|   2257920|        no|        -|         -|            -|            -|    -|
    | + grp_BatchNorm3d_fu_2471                                                                           |  Timing|  -0.00|     2229534724|  2.230e+10|         -|     2229534724|         -|        no|        -|   9 (~0%)|   2183 (~0%)|    3924 (1%)|    -|
    |  + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_260                                                  |       -|   0.24|           2130|  2.130e+04|         -|           2130|         -|        no|        -|   5 (~0%)|    667 (~0%)|   1614 (~0%)|    -|
    |   o VITIS_LOOP_18_5                                                                                 |      II|   7.30|           2128|  2.128e+04|        39|             38|        56|       yes|        -|         -|            -|            -|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                  |       -|   7.30|     2229534720|  2.230e+10|      2160|              -|   1032192|        no|        -|         -|            -|            -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_1_fu_2511                                                      |       -|   5.63|        2257922|  2.258e+07|         -|        2257922|         -|        no|        -|         -|     33 (~0%)|     94 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|        2257920|  2.258e+07|         1|              1|   2257920|       yes|        -|         -|            -|            -|    -|
    | + grp_Conv3d_1_fu_2519                                                                              |  Timing|  -0.00|  1800497922058|  1.800e+13|         -|  1800497922058|         -|        no|        -|  12 (~0%)|   1522 (~0%)|    3886 (1%)|    -|
    |  + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_445    |  Timing|  -0.00|          31119|  3.112e+05|         -|          31119|         -|        no|        -|   1 (~0%)|    555 (~0%)|   1490 (~0%)|    -|
    |   o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                |       -|   7.30|          31117|  3.112e+05|        15|              1|     31104|       yes|        -|         -|            -|            -|    -|
    |  o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                  |       -|   7.30|  1800497922051|  1.800e+13|     31149|              -|  57802752|        no|        -|         -|            -|            -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_11_fu_2576                                                     |       -|   5.63|        3211266|  3.211e+07|         -|        3211266|         -|        no|        -|         -|     33 (~0%)|     94 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|        3211264|  3.211e+07|         1|              1|   3211264|       yes|        -|         -|            -|            -|    -|
    | + grp_Sequential_fu_2584                                                                            |  Timing|  -0.00|              -|          -|         -|              -|         -|        no|        -|   76 (4%)|   12678 (2%)|  31590 (13%)|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_66_1_fu_2136                                                  |       -|   5.81|        3211266|  3.211e+07|         -|        3211266|         -|        no|        -|         -|     24 (~0%)|     71 (~0%)|    -|
    |   o VITIS_LOOP_66_1                                                                                 |       -|   7.30|        3211264|  3.211e+07|         1|              1|   3211264|       yes|        -|         -|            -|            -|    -|
    |  + grp_Conv2Plus1D_fu_2143                                                                          |  Timing|  -0.00|              -|          -|         -|              -|         -|        no|        -|   23 (1%)|   3822 (~0%)|    8444 (3%)|    -|
    |   + grp_Conv3d_1_fu_269                                                                             |  Timing|  -0.00|  1800497922058|  1.800e+13|         -|  1800497922058|         -|        no|        -|  12 (~0%)|   1522 (~0%)|    3886 (1%)|    -|
    |    + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_445  |  Timing|  -0.00|          31119|  3.112e+05|         -|          31119|         -|        no|        -|   1 (~0%)|    555 (~0%)|   1490 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|          31117|  3.112e+05|        15|              1|     31104|       yes|        -|         -|            -|            -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  1800497922051|  1.800e+13|     31149|              -|  57802752|        no|        -|         -|            -|            -|    -|
    |   + grp_BatchNorm3d_fu_332                                                                          |  Timing|  -0.00|     2229534724|  2.230e+10|         -|     2229534724|         -|        no|        -|   9 (~0%)|   2183 (~0%)|    3924 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_260                                                |       -|   0.24|           2130|  2.130e+04|         -|           2130|         -|        no|        -|   5 (~0%)|    667 (~0%)|   1614 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |      II|   7.30|           2128|  2.128e+04|        39|             38|        56|       yes|        -|         -|            -|            -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|     2229534720|  2.230e+10|      2160|              -|   1032192|        no|        -|         -|            -|            -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|              -|          -|         1|              1|         -|       yes|        -|         -|            -|            -|    -|
    |  + grp_BatchNorm3d_fu_2398                                                                          |  Timing|  -0.00|     2229534724|  2.230e+10|         -|     2229534724|         -|        no|        -|   9 (~0%)|   2183 (~0%)|    3924 (1%)|    -|
    |   + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_260                                                 |       -|   0.24|           2130|  2.130e+04|         -|           2130|         -|        no|        -|   5 (~0%)|    667 (~0%)|   1614 (~0%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|           2128|  2.128e+04|        39|             38|        56|       yes|        -|         -|            -|            -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|     2229534720|  2.230e+10|      2160|              -|   1032192|        no|        -|         -|            -|            -|    -|
    |  + grp_ReLU_fu_2582                                                                                 |       -|   5.07|              -|          -|         -|              -|         -|        no|        -|   2 (~0%)|     88 (~0%)|    185 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|              -|          -|         1|              1|         -|       yes|        -|         -|            -|            -|    -|
    |  + grp_Residual_fu_2622                                                                             |       -|   0.01|              -|          -|         -|              -|         -|        no|        -|   7 (~0%)|    742 (~0%)|   1324 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |      II|   7.30|              -|          -|        25|             24|         -|       yes|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_84_2_fu_2705                                                  |       -|   5.81|        3211266|  3.211e+07|         -|        3211266|         -|        no|        -|         -|     32 (~0%)|     80 (~0%)|    -|
    |   o VITIS_LOOP_84_2                                                                                 |       -|   7.30|        3211264|  3.211e+07|         1|              1|   3211264|       yes|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_106_3_fu_2714                                                 |       -|   5.81|        3211266|  3.211e+07|         -|        3211266|         -|        no|        -|         -|     32 (~0%)|     80 (~0%)|    -|
    |   o VITIS_LOOP_106_3                                                                                |       -|   7.30|        3211264|  3.211e+07|         1|              1|   3211264|       yes|        -|         -|            -|            -|    -|
    |  + grp_Conv2Plus1D_1_fu_2724                                                                        |  Timing|  -0.00|              -|          -|         -|              -|         -|        no|        -|   23 (1%)|   3871 (~0%)|    8591 (3%)|    -|
    |   + grp_Conv3d_1_fu_317                                                                             |  Timing|  -0.00|  1800497922058|  1.800e+13|         -|  1800497922058|         -|        no|        -|  12 (~0%)|   1522 (~0%)|    3886 (1%)|    -|
    |    + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_445  |  Timing|  -0.00|          31119|  3.112e+05|         -|          31119|         -|        no|        -|   1 (~0%)|    555 (~0%)|   1490 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|          31117|  3.112e+05|        15|              1|     31104|       yes|        -|         -|            -|            -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  1800497922051|  1.800e+13|     31149|              -|  57802752|        no|        -|         -|            -|            -|    -|
    |   + grp_BatchNorm3d_fu_380                                                                          |  Timing|  -0.00|     2229534724|  2.230e+10|         -|     2229534724|         -|        no|        -|   9 (~0%)|   2183 (~0%)|    3924 (1%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_260                                                |       -|   0.24|           2130|  2.130e+04|         -|           2130|         -|        no|        -|   5 (~0%)|    667 (~0%)|   1614 (~0%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |      II|   7.30|           2128|  2.128e+04|        39|             38|        56|       yes|        -|         -|            -|            -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|     2229534720|  2.230e+10|      2160|              -|   1032192|        no|        -|         -|            -|            -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|              -|          -|         1|              1|         -|       yes|        -|         -|            -|            -|    -|
    |  + grp_Conv3d_1_fu_2837                                                                             |  Timing|  -0.00|  1800497922058|  1.800e+13|         -|  1800497922058|         -|        no|        -|  12 (~0%)|   1522 (~0%)|    3886 (1%)|    -|
    |   + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_445   |  Timing|  -0.00|          31119|  3.112e+05|         -|          31119|         -|        no|        -|   1 (~0%)|    555 (~0%)|   1490 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|          31117|  3.112e+05|        15|              1|     31104|       yes|        -|         -|            -|            -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|  1800497922051|  1.800e+13|     31149|              -|  57802752|        no|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_130_4_fu_2924                                                 |       -|   5.80|         802818|  8.028e+06|         -|         802818|         -|        no|        -|         -|     30 (~0%)|     77 (~0%)|    -|
    |   o VITIS_LOOP_130_4                                                                                |       -|   7.30|         802816|  8.028e+06|         1|              1|    802816|       yes|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_152_5_fu_2933                                                 |       -|   5.80|         802818|  8.028e+06|         -|         802818|         -|        no|        -|         -|     30 (~0%)|     77 (~0%)|    -|
    |   o VITIS_LOOP_152_5                                                                                |       -|   7.30|         802816|  8.028e+06|         1|              1|    802816|       yes|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_172_6_fu_2943                                                 |       -|   5.78|         200706|  2.007e+06|         -|         200706|         -|        no|        -|         -|     28 (~0%)|     74 (~0%)|    -|
    |   o VITIS_LOOP_172_6                                                                                |       -|   7.30|         200704|  2.007e+06|         1|              1|    200704|       yes|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_194_7_fu_2952                                                 |       -|   5.78|         200706|  2.007e+06|         -|         200706|         -|        no|        -|         -|     28 (~0%)|     74 (~0%)|    -|
    |   o VITIS_LOOP_194_7                                                                                |       -|   7.30|         200704|  2.007e+06|         1|              1|    200704|       yes|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_214_8_fu_2962                                                 |       -|   5.77|          50178|  5.018e+05|         -|          50178|         -|        no|        -|         -|     26 (~0%)|     72 (~0%)|    -|
    |   o VITIS_LOOP_214_8                                                                                |       -|   7.30|          50176|  5.018e+05|         1|              1|     50176|       yes|        -|         -|            -|            -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_233_9_fu_2971                                                 |       -|   5.77|          50178|  5.018e+05|         -|          50178|         -|        no|        -|         -|     18 (~0%)|     63 (~0%)|    -|
    |   o VITIS_LOOP_233_9                                                                                |       -|   7.30|          50176|  5.018e+05|         1|              1|     50176|       yes|        -|         -|            -|            -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_24_2_fu_2815                                                     |       -|   2.16|            514|  5.140e+03|         -|            514|         -|        no|        -|         -|     13 (~0%)|    611 (~0%)|    -|
    |  o VITIS_LOOP_24_2                                                                                  |       -|   7.30|            512|  5.120e+03|         2|              1|       512|       yes|        -|         -|            -|            -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_40_3_fu_2828                                     |  Timing|  -0.00|          10296|  1.030e+05|         -|          10296|         -|        no|        -|  12 (~0%)|   1654 (~0%)|   2149 (~0%)|    -|
    |  o VITIS_LOOP_37_2_VITIS_LOOP_40_3                                                                  |      II|   7.30|          10294|  1.029e+05|        57|              2|      5120|       yes|        -|         -|            -|            -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_355_1_fu_2846                                                    |  Timing|  -0.00|             18|    180.000|         -|             18|         -|        no|        -|         -|    129 (~0%)|    275 (~0%)|    -|
    |  o VITIS_LOOP_355_1                                                                                 |       -|   7.30|             16|    160.000|         8|              1|        10|       yes|        -|         -|            -|            -|    -|
    +-----------------------------------------------------------------------------------------------------+--------+-------+---------------+-----------+----------+---------------+----------+----------+---------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 12            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* REGISTER
+---------------+---------+----------+
| Interface     | Mode    | Bitwidth |
+---------------+---------+----------+
| X2_data_i     | ap_none | 8        |
| X2_data_o     | ap_none | 8        |
| X2_tmp_data_i | ap_none | 8        |
| X2_tmp_data_o | ap_none | 8        |
| X_adap_i      | ap_none | 8        |
| X_adap_o      | ap_none | 8        |
| X_linear_i    | ap_none | 8        |
| X_linear_o    | ap_none | 8        |
| X_mid_data_i  | ap_none | 8        |
| X_mid_data_o  | ap_none | 8        |
| X_seq_i       | ap_none | 8        |
| X_seq_o       | ap_none | 8        |
| X_stem_1_i    | ap_none | 8        |
| X_stem_1_o    | ap_none | 8        |
| X_stem_2_i    | ap_none | 8        |
| X_stem_2_o    | ap_none | 8        |
| X_tmp_data_i  | ap_none | 8        |
| X_tmp_data_o  | ap_none | 8        |
+---------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------------------+-----------+----------------+
| Argument                         | Direction | Datatype       |
+----------------------------------+-----------+----------------+
| X                                | inout     | unsigned char* |
| Y                                | inout     | unsigned char* |
| Kernel_stem_0                    | inout     | signed char*   |
| Kernel_stem_3                    | inout     | signed char*   |
| Kernel_stem_0_scale              | inout     | float*         |
| Kernel_stem_3_scale              | inout     | float*         |
| Mu_stem_1                        | inout     | float*         |
| Mu_stem_4                        | inout     | float*         |
| Var_stem_1                       | inout     | float*         |
| Var_stem_4                       | inout     | float*         |
| Gamma_stem_1                     | inout     | float*         |
| Gamma_stem_4                     | inout     | float*         |
| Bias_stem_1                      | inout     | float*         |
| Bias_stem_4                      | inout     | float*         |
| Kernel_seq1_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq1_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq1_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq1_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq1_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq1_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq1_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq1_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq1_0_conv1_0_1              | inout     | float*         |
| Mu_seq1_0_conv1_1                | inout     | float*         |
| Mu_seq1_0_conv2_0_1              | inout     | float*         |
| Mu_seq1_0_conv2_1                | inout     | float*         |
| Mu_seq1_1_conv1_0_1              | inout     | float*         |
| Mu_seq1_1_conv1_1                | inout     | float*         |
| Mu_seq1_1_conv2_0_1              | inout     | float*         |
| Mu_seq1_1_conv2_1                | inout     | float*         |
| Var_seq1_0_conv1_0_1             | inout     | float*         |
| Var_seq1_0_conv1_1               | inout     | float*         |
| Var_seq1_0_conv2_0_1             | inout     | float*         |
| Var_seq1_0_conv2_1               | inout     | float*         |
| Var_seq1_1_conv1_0_1             | inout     | float*         |
| Var_seq1_1_conv1_1               | inout     | float*         |
| Var_seq1_1_conv2_0_1             | inout     | float*         |
| Var_seq1_1_conv2_1               | inout     | float*         |
| Gamma_seq1_0_conv1_0_1           | inout     | float*         |
| Gamma_seq1_0_conv1_1             | inout     | float*         |
| Gamma_seq1_0_conv2_0_1           | inout     | float*         |
| Gamma_seq1_0_conv2_1             | inout     | float*         |
| Gamma_seq1_1_conv1_0_1           | inout     | float*         |
| Gamma_seq1_1_conv1_1             | inout     | float*         |
| Gamma_seq1_1_conv2_0_1           | inout     | float*         |
| Gamma_seq1_1_conv2_1             | inout     | float*         |
| Bias_seq1_0_conv1_0_1            | inout     | float*         |
| Bias_seq1_0_conv1_1              | inout     | float*         |
| Bias_seq1_0_conv2_0_1            | inout     | float*         |
| Bias_seq1_0_conv2_1              | inout     | float*         |
| Bias_seq1_1_conv1_0_1            | inout     | float*         |
| Bias_seq1_1_conv1_1              | inout     | float*         |
| Bias_seq1_1_conv2_0_1            | inout     | float*         |
| Bias_seq1_1_conv2_1              | inout     | float*         |
| Kernel_seq2_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_downsample_0       | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq2_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq2_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq2_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq2_0_downsample_0_scale | inout     | float*         |
| Kernel_seq2_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq2_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq2_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq2_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq2_0_conv1_0_1              | inout     | float*         |
| Mu_seq2_0_conv1_1                | inout     | float*         |
| Mu_seq2_0_conv2_0_1              | inout     | float*         |
| Mu_seq2_0_conv2_1                | inout     | float*         |
| Mu_seq2_0_downsample_1           | inout     | float*         |
| Mu_seq2_1_conv1_0_1              | inout     | float*         |
| Mu_seq2_1_conv1_1                | inout     | float*         |
| Mu_seq2_1_conv2_0_1              | inout     | float*         |
| Mu_seq2_1_conv2_1                | inout     | float*         |
| Var_seq2_0_conv1_0_1             | inout     | float*         |
| Var_seq2_0_conv1_1               | inout     | float*         |
| Var_seq2_0_conv2_0_1             | inout     | float*         |
| Var_seq2_0_conv2_1               | inout     | float*         |
| Var_seq2_0_downsample_1          | inout     | float*         |
| Var_seq2_1_conv1_0_1             | inout     | float*         |
| Var_seq2_1_conv1_1               | inout     | float*         |
| Var_seq2_1_conv2_0_1             | inout     | float*         |
| Var_seq2_1_conv2_1               | inout     | float*         |
| Gamma_seq2_0_conv1_0_1           | inout     | float*         |
| Gamma_seq2_0_conv1_1             | inout     | float*         |
| Gamma_seq2_0_conv2_0_1           | inout     | float*         |
| Gamma_seq2_0_conv2_1             | inout     | float*         |
| Gamma_seq2_0_downsample_1        | inout     | float*         |
| Gamma_seq2_1_conv1_0_1           | inout     | float*         |
| Gamma_seq2_1_conv1_1             | inout     | float*         |
| Gamma_seq2_1_conv2_0_1           | inout     | float*         |
| Gamma_seq2_1_conv2_1             | inout     | float*         |
| Bias_seq2_0_conv1_0_1            | inout     | float*         |
| Bias_seq2_0_conv1_1              | inout     | float*         |
| Bias_seq2_0_conv2_0_1            | inout     | float*         |
| Bias_seq2_0_conv2_1              | inout     | float*         |
| Bias_seq2_0_downsample_1         | inout     | float*         |
| Bias_seq2_1_conv1_0_1            | inout     | float*         |
| Bias_seq2_1_conv1_1              | inout     | float*         |
| Bias_seq2_1_conv2_0_1            | inout     | float*         |
| Bias_seq2_1_conv2_1              | inout     | float*         |
| Kernel_seq3_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_downsample_0       | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq3_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq3_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq3_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq3_0_downsample_0_scale | inout     | float*         |
| Kernel_seq3_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq3_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq3_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq3_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq3_0_conv1_0_1              | inout     | float*         |
| Mu_seq3_0_conv1_1                | inout     | float*         |
| Mu_seq3_0_conv2_0_1              | inout     | float*         |
| Mu_seq3_0_conv2_1                | inout     | float*         |
| Mu_seq3_0_downsample_1           | inout     | float*         |
| Mu_seq3_1_conv1_0_1              | inout     | float*         |
| Mu_seq3_1_conv1_1                | inout     | float*         |
| Mu_seq3_1_conv2_0_1              | inout     | float*         |
| Mu_seq3_1_conv2_1                | inout     | float*         |
| Var_seq3_0_conv1_0_1             | inout     | float*         |
| Var_seq3_0_conv1_1               | inout     | float*         |
| Var_seq3_0_conv2_0_1             | inout     | float*         |
| Var_seq3_0_conv2_1               | inout     | float*         |
| Var_seq3_0_downsample_1          | inout     | float*         |
| Var_seq3_1_conv1_0_1             | inout     | float*         |
| Var_seq3_1_conv1_1               | inout     | float*         |
| Var_seq3_1_conv2_0_1             | inout     | float*         |
| Var_seq3_1_conv2_1               | inout     | float*         |
| Gamma_seq3_0_conv1_0_1           | inout     | float*         |
| Gamma_seq3_0_conv1_1             | inout     | float*         |
| Gamma_seq3_0_conv2_0_1           | inout     | float*         |
| Gamma_seq3_0_conv2_1             | inout     | float*         |
| Gamma_seq3_0_downsample_1        | inout     | float*         |
| Gamma_seq3_1_conv1_0_1           | inout     | float*         |
| Gamma_seq3_1_conv1_1             | inout     | float*         |
| Gamma_seq3_1_conv2_0_1           | inout     | float*         |
| Gamma_seq3_1_conv2_1             | inout     | float*         |
| Bias_seq3_0_conv1_0_1            | inout     | float*         |
| Bias_seq3_0_conv1_1              | inout     | float*         |
| Bias_seq3_0_conv2_0_1            | inout     | float*         |
| Bias_seq3_0_conv2_1              | inout     | float*         |
| Bias_seq3_0_downsample_1         | inout     | float*         |
| Bias_seq3_1_conv1_0_1            | inout     | float*         |
| Bias_seq3_1_conv1_1              | inout     | float*         |
| Bias_seq3_1_conv2_0_1            | inout     | float*         |
| Bias_seq3_1_conv2_1              | inout     | float*         |
| Kernel_seq4_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_downsample_0       | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq4_0_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq4_0_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq4_0_conv2_0_3_scale    | inout     | float*         |
| Kernel_seq4_0_downsample_0_scale | inout     | float*         |
| Kernel_seq4_1_conv1_0_0_scale    | inout     | float*         |
| Kernel_seq4_1_conv1_0_3_scale    | inout     | float*         |
| Kernel_seq4_1_conv2_0_0_scale    | inout     | float*         |
| Kernel_seq4_1_conv2_0_3_scale    | inout     | float*         |
| Mu_seq4_0_conv1_0_1              | inout     | float*         |
| Mu_seq4_0_conv1_1                | inout     | float*         |
| Mu_seq4_0_conv2_0_1              | inout     | float*         |
| Mu_seq4_0_conv2_1                | inout     | float*         |
| Mu_seq4_0_downsample_1           | inout     | float*         |
| Mu_seq4_1_conv1_0_1              | inout     | float*         |
| Mu_seq4_1_conv1_1                | inout     | float*         |
| Mu_seq4_1_conv2_0_1              | inout     | float*         |
| Mu_seq4_1_conv2_1                | inout     | float*         |
| Var_seq4_0_conv1_0_1             | inout     | float*         |
| Var_seq4_0_conv1_1               | inout     | float*         |
| Var_seq4_0_conv2_0_1             | inout     | float*         |
| Var_seq4_0_conv2_1               | inout     | float*         |
| Var_seq4_0_downsample_1          | inout     | float*         |
| Var_seq4_1_conv1_0_1             | inout     | float*         |
| Var_seq4_1_conv1_1               | inout     | float*         |
| Var_seq4_1_conv2_0_1             | inout     | float*         |
| Var_seq4_1_conv2_1               | inout     | float*         |
| Gamma_seq4_0_conv1_0_1           | inout     | float*         |
| Gamma_seq4_0_conv1_1             | inout     | float*         |
| Gamma_seq4_0_conv2_0_1           | inout     | float*         |
| Gamma_seq4_0_conv2_1             | inout     | float*         |
| Gamma_seq4_0_downsample_1        | inout     | float*         |
| Gamma_seq4_1_conv1_0_1           | inout     | float*         |
| Gamma_seq4_1_conv1_1             | inout     | float*         |
| Gamma_seq4_1_conv2_0_1           | inout     | float*         |
| Gamma_seq4_1_conv2_1             | inout     | float*         |
| Bias_seq4_0_conv1_0_1            | inout     | float*         |
| Bias_seq4_0_conv1_1              | inout     | float*         |
| Bias_seq4_0_conv2_0_1            | inout     | float*         |
| Bias_seq4_0_conv2_1              | inout     | float*         |
| Bias_seq4_0_downsample_1         | inout     | float*         |
| Bias_seq4_1_conv1_0_1            | inout     | float*         |
| Bias_seq4_1_conv1_1              | inout     | float*         |
| Bias_seq4_1_conv2_0_1            | inout     | float*         |
| Bias_seq4_1_conv2_1              | inout     | float*         |
| Kernel_linear                    | inout     | signed char*   |
| Kernel_linear_scale              | inout     | float*         |
| X_stem_1                         | inout     | unsigned char* |
| X_stem_2                         | inout     | unsigned char* |
| X_seq                            | inout     | unsigned char* |
| X_adap                           | inout     | unsigned char* |
| X_linear                         | inout     | unsigned char* |
| X_tmp_data                       | inout     | unsigned char* |
| X2_data                          | inout     | unsigned char* |
| X2_tmp_data                      | inout     | unsigned char* |
| X_mid_data                       | inout     | unsigned char* |
+----------------------------------+-----------+----------------+

* SW-to-HW Mapping
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+
| Argument                         | HW Name                                          | HW Type   | HW Usage | HW Info                |
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+
| X                                | m_axi_gmem                                       | interface |          |                        |
| X                                | s_axi_control X_1                                | register  | offset   | offset=0x10, range=32  |
| X                                | s_axi_control X_2                                | register  | offset   | offset=0x14, range=32  |
| Y                                | m_axi_gmem                                       | interface |          |                        |
| Y                                | s_axi_control Y_1                                | register  | offset   | offset=0x1c, range=32  |
| Y                                | s_axi_control Y_2                                | register  | offset   | offset=0x20, range=32  |
| Kernel_stem_0                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_1                    | register  | offset   | offset=0x28, range=32  |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_2                    | register  | offset   | offset=0x2c, range=32  |
| Kernel_stem_3                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_1                    | register  | offset   | offset=0x34, range=32  |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_2                    | register  | offset   | offset=0x38, range=32  |
| Kernel_stem_0_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_0_scale              | s_axi_control Kernel_stem_0_scale_1              | register  | offset   | offset=0x40, range=32  |
| Kernel_stem_0_scale              | s_axi_control Kernel_stem_0_scale_2              | register  | offset   | offset=0x44, range=32  |
| Kernel_stem_3_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_stem_3_scale              | s_axi_control Kernel_stem_3_scale_1              | register  | offset   | offset=0x4c, range=32  |
| Kernel_stem_3_scale              | s_axi_control Kernel_stem_3_scale_2              | register  | offset   | offset=0x50, range=32  |
| Mu_stem_1                        | m_axi_gmem                                       | interface |          |                        |
| Mu_stem_1                        | s_axi_control Mu_stem_1_1                        | register  | offset   | offset=0x58, range=32  |
| Mu_stem_1                        | s_axi_control Mu_stem_1_2                        | register  | offset   | offset=0x5c, range=32  |
| Mu_stem_4                        | m_axi_gmem                                       | interface |          |                        |
| Mu_stem_4                        | s_axi_control Mu_stem_4_1                        | register  | offset   | offset=0x64, range=32  |
| Mu_stem_4                        | s_axi_control Mu_stem_4_2                        | register  | offset   | offset=0x68, range=32  |
| Var_stem_1                       | m_axi_gmem                                       | interface |          |                        |
| Var_stem_1                       | s_axi_control Var_stem_1_1                       | register  | offset   | offset=0x70, range=32  |
| Var_stem_1                       | s_axi_control Var_stem_1_2                       | register  | offset   | offset=0x74, range=32  |
| Var_stem_4                       | m_axi_gmem                                       | interface |          |                        |
| Var_stem_4                       | s_axi_control Var_stem_4_1                       | register  | offset   | offset=0x7c, range=32  |
| Var_stem_4                       | s_axi_control Var_stem_4_2                       | register  | offset   | offset=0x80, range=32  |
| Gamma_stem_1                     | m_axi_gmem                                       | interface |          |                        |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_1                     | register  | offset   | offset=0x88, range=32  |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_2                     | register  | offset   | offset=0x8c, range=32  |
| Gamma_stem_4                     | m_axi_gmem                                       | interface |          |                        |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_1                     | register  | offset   | offset=0x94, range=32  |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_2                     | register  | offset   | offset=0x98, range=32  |
| Bias_stem_1                      | m_axi_gmem                                       | interface |          |                        |
| Bias_stem_1                      | s_axi_control Bias_stem_1_1                      | register  | offset   | offset=0xa0, range=32  |
| Bias_stem_1                      | s_axi_control Bias_stem_1_2                      | register  | offset   | offset=0xa4, range=32  |
| Bias_stem_4                      | m_axi_gmem                                       | interface |          |                        |
| Bias_stem_4                      | s_axi_control Bias_stem_4_1                      | register  | offset   | offset=0xac, range=32  |
| Bias_stem_4                      | s_axi_control Bias_stem_4_2                      | register  | offset   | offset=0xb0, range=32  |
| Kernel_seq1_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_1          | register  | offset   | offset=0xb8, range=32  |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_2          | register  | offset   | offset=0xbc, range=32  |
| Kernel_seq1_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_1          | register  | offset   | offset=0xc4, range=32  |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_2          | register  | offset   | offset=0xc8, range=32  |
| Kernel_seq1_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_1          | register  | offset   | offset=0xd0, range=32  |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_2          | register  | offset   | offset=0xd4, range=32  |
| Kernel_seq1_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_1          | register  | offset   | offset=0xdc, range=32  |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_2          | register  | offset   | offset=0xe0, range=32  |
| Kernel_seq1_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_1          | register  | offset   | offset=0xe8, range=32  |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_2          | register  | offset   | offset=0xec, range=32  |
| Kernel_seq1_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_1          | register  | offset   | offset=0xf4, range=32  |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_2          | register  | offset   | offset=0xf8, range=32  |
| Kernel_seq1_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_1          | register  | offset   | offset=0x100, range=32 |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_2          | register  | offset   | offset=0x104, range=32 |
| Kernel_seq1_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_1          | register  | offset   | offset=0x10c, range=32 |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_2          | register  | offset   | offset=0x110, range=32 |
| Kernel_seq1_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_0_scale    | s_axi_control Kernel_seq1_0_conv1_0_0_scale_1    | register  | offset   | offset=0x118, range=32 |
| Kernel_seq1_0_conv1_0_0_scale    | s_axi_control Kernel_seq1_0_conv1_0_0_scale_2    | register  | offset   | offset=0x11c, range=32 |
| Kernel_seq1_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv1_0_3_scale    | s_axi_control Kernel_seq1_0_conv1_0_3_scale_1    | register  | offset   | offset=0x124, range=32 |
| Kernel_seq1_0_conv1_0_3_scale    | s_axi_control Kernel_seq1_0_conv1_0_3_scale_2    | register  | offset   | offset=0x128, range=32 |
| Kernel_seq1_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_0_scale    | s_axi_control Kernel_seq1_0_conv2_0_0_scale_1    | register  | offset   | offset=0x130, range=32 |
| Kernel_seq1_0_conv2_0_0_scale    | s_axi_control Kernel_seq1_0_conv2_0_0_scale_2    | register  | offset   | offset=0x134, range=32 |
| Kernel_seq1_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_0_conv2_0_3_scale    | s_axi_control Kernel_seq1_0_conv2_0_3_scale_1    | register  | offset   | offset=0x13c, range=32 |
| Kernel_seq1_0_conv2_0_3_scale    | s_axi_control Kernel_seq1_0_conv2_0_3_scale_2    | register  | offset   | offset=0x140, range=32 |
| Kernel_seq1_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_0_scale    | s_axi_control Kernel_seq1_1_conv1_0_0_scale_1    | register  | offset   | offset=0x148, range=32 |
| Kernel_seq1_1_conv1_0_0_scale    | s_axi_control Kernel_seq1_1_conv1_0_0_scale_2    | register  | offset   | offset=0x14c, range=32 |
| Kernel_seq1_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv1_0_3_scale    | s_axi_control Kernel_seq1_1_conv1_0_3_scale_1    | register  | offset   | offset=0x154, range=32 |
| Kernel_seq1_1_conv1_0_3_scale    | s_axi_control Kernel_seq1_1_conv1_0_3_scale_2    | register  | offset   | offset=0x158, range=32 |
| Kernel_seq1_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_0_scale    | s_axi_control Kernel_seq1_1_conv2_0_0_scale_1    | register  | offset   | offset=0x160, range=32 |
| Kernel_seq1_1_conv2_0_0_scale    | s_axi_control Kernel_seq1_1_conv2_0_0_scale_2    | register  | offset   | offset=0x164, range=32 |
| Kernel_seq1_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq1_1_conv2_0_3_scale    | s_axi_control Kernel_seq1_1_conv2_0_3_scale_1    | register  | offset   | offset=0x16c, range=32 |
| Kernel_seq1_1_conv2_0_3_scale    | s_axi_control Kernel_seq1_1_conv2_0_3_scale_2    | register  | offset   | offset=0x170, range=32 |
| Mu_seq1_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_1              | register  | offset   | offset=0x178, range=32 |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_2              | register  | offset   | offset=0x17c, range=32 |
| Mu_seq1_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_1                | register  | offset   | offset=0x184, range=32 |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_2                | register  | offset   | offset=0x188, range=32 |
| Mu_seq1_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_1              | register  | offset   | offset=0x190, range=32 |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_2              | register  | offset   | offset=0x194, range=32 |
| Mu_seq1_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_1                | register  | offset   | offset=0x19c, range=32 |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_2                | register  | offset   | offset=0x1a0, range=32 |
| Mu_seq1_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_1              | register  | offset   | offset=0x1a8, range=32 |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_2              | register  | offset   | offset=0x1ac, range=32 |
| Mu_seq1_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_1                | register  | offset   | offset=0x1b4, range=32 |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_2                | register  | offset   | offset=0x1b8, range=32 |
| Mu_seq1_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_1              | register  | offset   | offset=0x1c0, range=32 |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_2              | register  | offset   | offset=0x1c4, range=32 |
| Mu_seq1_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_1                | register  | offset   | offset=0x1cc, range=32 |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_2                | register  | offset   | offset=0x1d0, range=32 |
| Var_seq1_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_1             | register  | offset   | offset=0x1d8, range=32 |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_2             | register  | offset   | offset=0x1dc, range=32 |
| Var_seq1_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_1               | register  | offset   | offset=0x1e4, range=32 |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_2               | register  | offset   | offset=0x1e8, range=32 |
| Var_seq1_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_1             | register  | offset   | offset=0x1f0, range=32 |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_2             | register  | offset   | offset=0x1f4, range=32 |
| Var_seq1_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_1               | register  | offset   | offset=0x1fc, range=32 |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_2               | register  | offset   | offset=0x200, range=32 |
| Var_seq1_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_1             | register  | offset   | offset=0x208, range=32 |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_2             | register  | offset   | offset=0x20c, range=32 |
| Var_seq1_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_1               | register  | offset   | offset=0x214, range=32 |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_2               | register  | offset   | offset=0x218, range=32 |
| Var_seq1_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_1             | register  | offset   | offset=0x220, range=32 |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_2             | register  | offset   | offset=0x224, range=32 |
| Var_seq1_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_1               | register  | offset   | offset=0x22c, range=32 |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_2               | register  | offset   | offset=0x230, range=32 |
| Gamma_seq1_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_1           | register  | offset   | offset=0x238, range=32 |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_2           | register  | offset   | offset=0x23c, range=32 |
| Gamma_seq1_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_1             | register  | offset   | offset=0x244, range=32 |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_2             | register  | offset   | offset=0x248, range=32 |
| Gamma_seq1_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_1           | register  | offset   | offset=0x250, range=32 |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_2           | register  | offset   | offset=0x254, range=32 |
| Gamma_seq1_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_1             | register  | offset   | offset=0x25c, range=32 |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_2             | register  | offset   | offset=0x260, range=32 |
| Gamma_seq1_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_1           | register  | offset   | offset=0x268, range=32 |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_2           | register  | offset   | offset=0x26c, range=32 |
| Gamma_seq1_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_1             | register  | offset   | offset=0x274, range=32 |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_2             | register  | offset   | offset=0x278, range=32 |
| Gamma_seq1_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_1           | register  | offset   | offset=0x280, range=32 |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_2           | register  | offset   | offset=0x284, range=32 |
| Gamma_seq1_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_1             | register  | offset   | offset=0x28c, range=32 |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_2             | register  | offset   | offset=0x290, range=32 |
| Bias_seq1_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_1            | register  | offset   | offset=0x298, range=32 |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_2            | register  | offset   | offset=0x29c, range=32 |
| Bias_seq1_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_1              | register  | offset   | offset=0x2a4, range=32 |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_2              | register  | offset   | offset=0x2a8, range=32 |
| Bias_seq1_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_1            | register  | offset   | offset=0x2b0, range=32 |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_2            | register  | offset   | offset=0x2b4, range=32 |
| Bias_seq1_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_1              | register  | offset   | offset=0x2bc, range=32 |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_2              | register  | offset   | offset=0x2c0, range=32 |
| Bias_seq1_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_1            | register  | offset   | offset=0x2c8, range=32 |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_2            | register  | offset   | offset=0x2cc, range=32 |
| Bias_seq1_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_1              | register  | offset   | offset=0x2d4, range=32 |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_2              | register  | offset   | offset=0x2d8, range=32 |
| Bias_seq1_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_1            | register  | offset   | offset=0x2e0, range=32 |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_2            | register  | offset   | offset=0x2e4, range=32 |
| Bias_seq1_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_1              | register  | offset   | offset=0x2ec, range=32 |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_2              | register  | offset   | offset=0x2f0, range=32 |
| Kernel_seq2_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_1          | register  | offset   | offset=0x2f8, range=32 |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_2          | register  | offset   | offset=0x2fc, range=32 |
| Kernel_seq2_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_1          | register  | offset   | offset=0x304, range=32 |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_2          | register  | offset   | offset=0x308, range=32 |
| Kernel_seq2_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_1          | register  | offset   | offset=0x310, range=32 |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_2          | register  | offset   | offset=0x314, range=32 |
| Kernel_seq2_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_1          | register  | offset   | offset=0x31c, range=32 |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_2          | register  | offset   | offset=0x320, range=32 |
| Kernel_seq2_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_1       | register  | offset   | offset=0x328, range=32 |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_2       | register  | offset   | offset=0x32c, range=32 |
| Kernel_seq2_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_1          | register  | offset   | offset=0x334, range=32 |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_2          | register  | offset   | offset=0x338, range=32 |
| Kernel_seq2_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_1          | register  | offset   | offset=0x340, range=32 |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_2          | register  | offset   | offset=0x344, range=32 |
| Kernel_seq2_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_1          | register  | offset   | offset=0x34c, range=32 |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_2          | register  | offset   | offset=0x350, range=32 |
| Kernel_seq2_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_1          | register  | offset   | offset=0x358, range=32 |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_2          | register  | offset   | offset=0x35c, range=32 |
| Kernel_seq2_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_0_scale    | s_axi_control Kernel_seq2_0_conv1_0_0_scale_1    | register  | offset   | offset=0x364, range=32 |
| Kernel_seq2_0_conv1_0_0_scale    | s_axi_control Kernel_seq2_0_conv1_0_0_scale_2    | register  | offset   | offset=0x368, range=32 |
| Kernel_seq2_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv1_0_3_scale    | s_axi_control Kernel_seq2_0_conv1_0_3_scale_1    | register  | offset   | offset=0x370, range=32 |
| Kernel_seq2_0_conv1_0_3_scale    | s_axi_control Kernel_seq2_0_conv1_0_3_scale_2    | register  | offset   | offset=0x374, range=32 |
| Kernel_seq2_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_0_scale    | s_axi_control Kernel_seq2_0_conv2_0_0_scale_1    | register  | offset   | offset=0x37c, range=32 |
| Kernel_seq2_0_conv2_0_0_scale    | s_axi_control Kernel_seq2_0_conv2_0_0_scale_2    | register  | offset   | offset=0x380, range=32 |
| Kernel_seq2_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_conv2_0_3_scale    | s_axi_control Kernel_seq2_0_conv2_0_3_scale_1    | register  | offset   | offset=0x388, range=32 |
| Kernel_seq2_0_conv2_0_3_scale    | s_axi_control Kernel_seq2_0_conv2_0_3_scale_2    | register  | offset   | offset=0x38c, range=32 |
| Kernel_seq2_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_0_downsample_0_scale | s_axi_control Kernel_seq2_0_downsample_0_scale_1 | register  | offset   | offset=0x394, range=32 |
| Kernel_seq2_0_downsample_0_scale | s_axi_control Kernel_seq2_0_downsample_0_scale_2 | register  | offset   | offset=0x398, range=32 |
| Kernel_seq2_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_0_scale    | s_axi_control Kernel_seq2_1_conv1_0_0_scale_1    | register  | offset   | offset=0x3a0, range=32 |
| Kernel_seq2_1_conv1_0_0_scale    | s_axi_control Kernel_seq2_1_conv1_0_0_scale_2    | register  | offset   | offset=0x3a4, range=32 |
| Kernel_seq2_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv1_0_3_scale    | s_axi_control Kernel_seq2_1_conv1_0_3_scale_1    | register  | offset   | offset=0x3ac, range=32 |
| Kernel_seq2_1_conv1_0_3_scale    | s_axi_control Kernel_seq2_1_conv1_0_3_scale_2    | register  | offset   | offset=0x3b0, range=32 |
| Kernel_seq2_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_0_scale    | s_axi_control Kernel_seq2_1_conv2_0_0_scale_1    | register  | offset   | offset=0x3b8, range=32 |
| Kernel_seq2_1_conv2_0_0_scale    | s_axi_control Kernel_seq2_1_conv2_0_0_scale_2    | register  | offset   | offset=0x3bc, range=32 |
| Kernel_seq2_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq2_1_conv2_0_3_scale    | s_axi_control Kernel_seq2_1_conv2_0_3_scale_1    | register  | offset   | offset=0x3c4, range=32 |
| Kernel_seq2_1_conv2_0_3_scale    | s_axi_control Kernel_seq2_1_conv2_0_3_scale_2    | register  | offset   | offset=0x3c8, range=32 |
| Mu_seq2_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_1              | register  | offset   | offset=0x3d0, range=32 |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_2              | register  | offset   | offset=0x3d4, range=32 |
| Mu_seq2_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_1                | register  | offset   | offset=0x3dc, range=32 |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_2                | register  | offset   | offset=0x3e0, range=32 |
| Mu_seq2_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_1              | register  | offset   | offset=0x3e8, range=32 |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_2              | register  | offset   | offset=0x3ec, range=32 |
| Mu_seq2_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_1                | register  | offset   | offset=0x3f4, range=32 |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_2                | register  | offset   | offset=0x3f8, range=32 |
| Mu_seq2_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_1           | register  | offset   | offset=0x400, range=32 |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_2           | register  | offset   | offset=0x404, range=32 |
| Mu_seq2_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_1              | register  | offset   | offset=0x40c, range=32 |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_2              | register  | offset   | offset=0x410, range=32 |
| Mu_seq2_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_1                | register  | offset   | offset=0x418, range=32 |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_2                | register  | offset   | offset=0x41c, range=32 |
| Mu_seq2_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_1              | register  | offset   | offset=0x424, range=32 |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_2              | register  | offset   | offset=0x428, range=32 |
| Mu_seq2_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_1                | register  | offset   | offset=0x430, range=32 |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_2                | register  | offset   | offset=0x434, range=32 |
| Var_seq2_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_1             | register  | offset   | offset=0x43c, range=32 |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_2             | register  | offset   | offset=0x440, range=32 |
| Var_seq2_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_1               | register  | offset   | offset=0x448, range=32 |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_2               | register  | offset   | offset=0x44c, range=32 |
| Var_seq2_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_1             | register  | offset   | offset=0x454, range=32 |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_2             | register  | offset   | offset=0x458, range=32 |
| Var_seq2_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_1               | register  | offset   | offset=0x460, range=32 |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_2               | register  | offset   | offset=0x464, range=32 |
| Var_seq2_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_1          | register  | offset   | offset=0x46c, range=32 |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_2          | register  | offset   | offset=0x470, range=32 |
| Var_seq2_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_1             | register  | offset   | offset=0x478, range=32 |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_2             | register  | offset   | offset=0x47c, range=32 |
| Var_seq2_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_1               | register  | offset   | offset=0x484, range=32 |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_2               | register  | offset   | offset=0x488, range=32 |
| Var_seq2_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_1             | register  | offset   | offset=0x490, range=32 |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_2             | register  | offset   | offset=0x494, range=32 |
| Var_seq2_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_1               | register  | offset   | offset=0x49c, range=32 |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_2               | register  | offset   | offset=0x4a0, range=32 |
| Gamma_seq2_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_1           | register  | offset   | offset=0x4a8, range=32 |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_2           | register  | offset   | offset=0x4ac, range=32 |
| Gamma_seq2_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_1             | register  | offset   | offset=0x4b4, range=32 |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_2             | register  | offset   | offset=0x4b8, range=32 |
| Gamma_seq2_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_1           | register  | offset   | offset=0x4c0, range=32 |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_2           | register  | offset   | offset=0x4c4, range=32 |
| Gamma_seq2_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_1             | register  | offset   | offset=0x4cc, range=32 |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_2             | register  | offset   | offset=0x4d0, range=32 |
| Gamma_seq2_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_1        | register  | offset   | offset=0x4d8, range=32 |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_2        | register  | offset   | offset=0x4dc, range=32 |
| Gamma_seq2_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_1           | register  | offset   | offset=0x4e4, range=32 |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_2           | register  | offset   | offset=0x4e8, range=32 |
| Gamma_seq2_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_1             | register  | offset   | offset=0x4f0, range=32 |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_2             | register  | offset   | offset=0x4f4, range=32 |
| Gamma_seq2_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_1           | register  | offset   | offset=0x4fc, range=32 |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_2           | register  | offset   | offset=0x500, range=32 |
| Gamma_seq2_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_1             | register  | offset   | offset=0x508, range=32 |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_2             | register  | offset   | offset=0x50c, range=32 |
| Bias_seq2_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_1            | register  | offset   | offset=0x514, range=32 |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_2            | register  | offset   | offset=0x518, range=32 |
| Bias_seq2_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_1              | register  | offset   | offset=0x520, range=32 |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_2              | register  | offset   | offset=0x524, range=32 |
| Bias_seq2_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_1            | register  | offset   | offset=0x52c, range=32 |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_2            | register  | offset   | offset=0x530, range=32 |
| Bias_seq2_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_1              | register  | offset   | offset=0x538, range=32 |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_2              | register  | offset   | offset=0x53c, range=32 |
| Bias_seq2_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_1         | register  | offset   | offset=0x544, range=32 |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_2         | register  | offset   | offset=0x548, range=32 |
| Bias_seq2_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_1            | register  | offset   | offset=0x550, range=32 |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_2            | register  | offset   | offset=0x554, range=32 |
| Bias_seq2_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_1              | register  | offset   | offset=0x55c, range=32 |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_2              | register  | offset   | offset=0x560, range=32 |
| Bias_seq2_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_1            | register  | offset   | offset=0x568, range=32 |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_2            | register  | offset   | offset=0x56c, range=32 |
| Bias_seq2_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_1              | register  | offset   | offset=0x574, range=32 |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_2              | register  | offset   | offset=0x578, range=32 |
| Kernel_seq3_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_1          | register  | offset   | offset=0x580, range=32 |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_2          | register  | offset   | offset=0x584, range=32 |
| Kernel_seq3_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_1          | register  | offset   | offset=0x58c, range=32 |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_2          | register  | offset   | offset=0x590, range=32 |
| Kernel_seq3_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_1          | register  | offset   | offset=0x598, range=32 |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_2          | register  | offset   | offset=0x59c, range=32 |
| Kernel_seq3_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_1          | register  | offset   | offset=0x5a4, range=32 |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_2          | register  | offset   | offset=0x5a8, range=32 |
| Kernel_seq3_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_1       | register  | offset   | offset=0x5b0, range=32 |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_2       | register  | offset   | offset=0x5b4, range=32 |
| Kernel_seq3_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_1          | register  | offset   | offset=0x5bc, range=32 |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_2          | register  | offset   | offset=0x5c0, range=32 |
| Kernel_seq3_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_1          | register  | offset   | offset=0x5c8, range=32 |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_2          | register  | offset   | offset=0x5cc, range=32 |
| Kernel_seq3_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_1          | register  | offset   | offset=0x5d4, range=32 |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_2          | register  | offset   | offset=0x5d8, range=32 |
| Kernel_seq3_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_1          | register  | offset   | offset=0x5e0, range=32 |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_2          | register  | offset   | offset=0x5e4, range=32 |
| Kernel_seq3_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_0_scale    | s_axi_control Kernel_seq3_0_conv1_0_0_scale_1    | register  | offset   | offset=0x5ec, range=32 |
| Kernel_seq3_0_conv1_0_0_scale    | s_axi_control Kernel_seq3_0_conv1_0_0_scale_2    | register  | offset   | offset=0x5f0, range=32 |
| Kernel_seq3_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv1_0_3_scale    | s_axi_control Kernel_seq3_0_conv1_0_3_scale_1    | register  | offset   | offset=0x5f8, range=32 |
| Kernel_seq3_0_conv1_0_3_scale    | s_axi_control Kernel_seq3_0_conv1_0_3_scale_2    | register  | offset   | offset=0x5fc, range=32 |
| Kernel_seq3_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_0_scale    | s_axi_control Kernel_seq3_0_conv2_0_0_scale_1    | register  | offset   | offset=0x604, range=32 |
| Kernel_seq3_0_conv2_0_0_scale    | s_axi_control Kernel_seq3_0_conv2_0_0_scale_2    | register  | offset   | offset=0x608, range=32 |
| Kernel_seq3_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_conv2_0_3_scale    | s_axi_control Kernel_seq3_0_conv2_0_3_scale_1    | register  | offset   | offset=0x610, range=32 |
| Kernel_seq3_0_conv2_0_3_scale    | s_axi_control Kernel_seq3_0_conv2_0_3_scale_2    | register  | offset   | offset=0x614, range=32 |
| Kernel_seq3_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_0_downsample_0_scale | s_axi_control Kernel_seq3_0_downsample_0_scale_1 | register  | offset   | offset=0x61c, range=32 |
| Kernel_seq3_0_downsample_0_scale | s_axi_control Kernel_seq3_0_downsample_0_scale_2 | register  | offset   | offset=0x620, range=32 |
| Kernel_seq3_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_0_scale    | s_axi_control Kernel_seq3_1_conv1_0_0_scale_1    | register  | offset   | offset=0x628, range=32 |
| Kernel_seq3_1_conv1_0_0_scale    | s_axi_control Kernel_seq3_1_conv1_0_0_scale_2    | register  | offset   | offset=0x62c, range=32 |
| Kernel_seq3_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv1_0_3_scale    | s_axi_control Kernel_seq3_1_conv1_0_3_scale_1    | register  | offset   | offset=0x634, range=32 |
| Kernel_seq3_1_conv1_0_3_scale    | s_axi_control Kernel_seq3_1_conv1_0_3_scale_2    | register  | offset   | offset=0x638, range=32 |
| Kernel_seq3_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_0_scale    | s_axi_control Kernel_seq3_1_conv2_0_0_scale_1    | register  | offset   | offset=0x640, range=32 |
| Kernel_seq3_1_conv2_0_0_scale    | s_axi_control Kernel_seq3_1_conv2_0_0_scale_2    | register  | offset   | offset=0x644, range=32 |
| Kernel_seq3_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq3_1_conv2_0_3_scale    | s_axi_control Kernel_seq3_1_conv2_0_3_scale_1    | register  | offset   | offset=0x64c, range=32 |
| Kernel_seq3_1_conv2_0_3_scale    | s_axi_control Kernel_seq3_1_conv2_0_3_scale_2    | register  | offset   | offset=0x650, range=32 |
| Mu_seq3_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_1              | register  | offset   | offset=0x658, range=32 |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_2              | register  | offset   | offset=0x65c, range=32 |
| Mu_seq3_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_1                | register  | offset   | offset=0x664, range=32 |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_2                | register  | offset   | offset=0x668, range=32 |
| Mu_seq3_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_1              | register  | offset   | offset=0x670, range=32 |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_2              | register  | offset   | offset=0x674, range=32 |
| Mu_seq3_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_1                | register  | offset   | offset=0x67c, range=32 |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_2                | register  | offset   | offset=0x680, range=32 |
| Mu_seq3_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_1           | register  | offset   | offset=0x688, range=32 |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_2           | register  | offset   | offset=0x68c, range=32 |
| Mu_seq3_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_1              | register  | offset   | offset=0x694, range=32 |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_2              | register  | offset   | offset=0x698, range=32 |
| Mu_seq3_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_1                | register  | offset   | offset=0x6a0, range=32 |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_2                | register  | offset   | offset=0x6a4, range=32 |
| Mu_seq3_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_1              | register  | offset   | offset=0x6ac, range=32 |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_2              | register  | offset   | offset=0x6b0, range=32 |
| Mu_seq3_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_1                | register  | offset   | offset=0x6b8, range=32 |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_2                | register  | offset   | offset=0x6bc, range=32 |
| Var_seq3_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_1             | register  | offset   | offset=0x6c4, range=32 |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_2             | register  | offset   | offset=0x6c8, range=32 |
| Var_seq3_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_1               | register  | offset   | offset=0x6d0, range=32 |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_2               | register  | offset   | offset=0x6d4, range=32 |
| Var_seq3_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_1             | register  | offset   | offset=0x6dc, range=32 |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_2             | register  | offset   | offset=0x6e0, range=32 |
| Var_seq3_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_1               | register  | offset   | offset=0x6e8, range=32 |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_2               | register  | offset   | offset=0x6ec, range=32 |
| Var_seq3_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_1          | register  | offset   | offset=0x6f4, range=32 |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_2          | register  | offset   | offset=0x6f8, range=32 |
| Var_seq3_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_1             | register  | offset   | offset=0x700, range=32 |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_2             | register  | offset   | offset=0x704, range=32 |
| Var_seq3_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_1               | register  | offset   | offset=0x70c, range=32 |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_2               | register  | offset   | offset=0x710, range=32 |
| Var_seq3_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_1             | register  | offset   | offset=0x718, range=32 |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_2             | register  | offset   | offset=0x71c, range=32 |
| Var_seq3_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_1               | register  | offset   | offset=0x724, range=32 |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_2               | register  | offset   | offset=0x728, range=32 |
| Gamma_seq3_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_1           | register  | offset   | offset=0x730, range=32 |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_2           | register  | offset   | offset=0x734, range=32 |
| Gamma_seq3_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_1             | register  | offset   | offset=0x73c, range=32 |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_2             | register  | offset   | offset=0x740, range=32 |
| Gamma_seq3_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_1           | register  | offset   | offset=0x748, range=32 |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_2           | register  | offset   | offset=0x74c, range=32 |
| Gamma_seq3_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_1             | register  | offset   | offset=0x754, range=32 |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_2             | register  | offset   | offset=0x758, range=32 |
| Gamma_seq3_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_1        | register  | offset   | offset=0x760, range=32 |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_2        | register  | offset   | offset=0x764, range=32 |
| Gamma_seq3_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_1           | register  | offset   | offset=0x76c, range=32 |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_2           | register  | offset   | offset=0x770, range=32 |
| Gamma_seq3_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_1             | register  | offset   | offset=0x778, range=32 |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_2             | register  | offset   | offset=0x77c, range=32 |
| Gamma_seq3_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_1           | register  | offset   | offset=0x784, range=32 |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_2           | register  | offset   | offset=0x788, range=32 |
| Gamma_seq3_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_1             | register  | offset   | offset=0x790, range=32 |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_2             | register  | offset   | offset=0x794, range=32 |
| Bias_seq3_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_1            | register  | offset   | offset=0x79c, range=32 |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_2            | register  | offset   | offset=0x7a0, range=32 |
| Bias_seq3_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_1              | register  | offset   | offset=0x7a8, range=32 |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_2              | register  | offset   | offset=0x7ac, range=32 |
| Bias_seq3_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_1            | register  | offset   | offset=0x7b4, range=32 |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_2            | register  | offset   | offset=0x7b8, range=32 |
| Bias_seq3_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_1              | register  | offset   | offset=0x7c0, range=32 |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_2              | register  | offset   | offset=0x7c4, range=32 |
| Bias_seq3_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_1         | register  | offset   | offset=0x7cc, range=32 |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_2         | register  | offset   | offset=0x7d0, range=32 |
| Bias_seq3_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_1            | register  | offset   | offset=0x7d8, range=32 |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_2            | register  | offset   | offset=0x7dc, range=32 |
| Bias_seq3_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_1              | register  | offset   | offset=0x7e4, range=32 |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_2              | register  | offset   | offset=0x7e8, range=32 |
| Bias_seq3_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_1            | register  | offset   | offset=0x7f0, range=32 |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_2            | register  | offset   | offset=0x7f4, range=32 |
| Bias_seq3_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_1              | register  | offset   | offset=0x7fc, range=32 |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_2              | register  | offset   | offset=0x800, range=32 |
| Kernel_seq4_0_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_1          | register  | offset   | offset=0x808, range=32 |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_2          | register  | offset   | offset=0x80c, range=32 |
| Kernel_seq4_0_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_1          | register  | offset   | offset=0x814, range=32 |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_2          | register  | offset   | offset=0x818, range=32 |
| Kernel_seq4_0_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_1          | register  | offset   | offset=0x820, range=32 |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_2          | register  | offset   | offset=0x824, range=32 |
| Kernel_seq4_0_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_1          | register  | offset   | offset=0x82c, range=32 |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_2          | register  | offset   | offset=0x830, range=32 |
| Kernel_seq4_0_downsample_0       | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_1       | register  | offset   | offset=0x838, range=32 |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_2       | register  | offset   | offset=0x83c, range=32 |
| Kernel_seq4_1_conv1_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_1          | register  | offset   | offset=0x844, range=32 |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_2          | register  | offset   | offset=0x848, range=32 |
| Kernel_seq4_1_conv1_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_1          | register  | offset   | offset=0x850, range=32 |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_2          | register  | offset   | offset=0x854, range=32 |
| Kernel_seq4_1_conv2_0_0          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_1          | register  | offset   | offset=0x85c, range=32 |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_2          | register  | offset   | offset=0x860, range=32 |
| Kernel_seq4_1_conv2_0_3          | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_1          | register  | offset   | offset=0x868, range=32 |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_2          | register  | offset   | offset=0x86c, range=32 |
| Kernel_seq4_0_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_0_scale    | s_axi_control Kernel_seq4_0_conv1_0_0_scale_1    | register  | offset   | offset=0x874, range=32 |
| Kernel_seq4_0_conv1_0_0_scale    | s_axi_control Kernel_seq4_0_conv1_0_0_scale_2    | register  | offset   | offset=0x878, range=32 |
| Kernel_seq4_0_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv1_0_3_scale    | s_axi_control Kernel_seq4_0_conv1_0_3_scale_1    | register  | offset   | offset=0x880, range=32 |
| Kernel_seq4_0_conv1_0_3_scale    | s_axi_control Kernel_seq4_0_conv1_0_3_scale_2    | register  | offset   | offset=0x884, range=32 |
| Kernel_seq4_0_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_0_scale    | s_axi_control Kernel_seq4_0_conv2_0_0_scale_1    | register  | offset   | offset=0x88c, range=32 |
| Kernel_seq4_0_conv2_0_0_scale    | s_axi_control Kernel_seq4_0_conv2_0_0_scale_2    | register  | offset   | offset=0x890, range=32 |
| Kernel_seq4_0_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_conv2_0_3_scale    | s_axi_control Kernel_seq4_0_conv2_0_3_scale_1    | register  | offset   | offset=0x898, range=32 |
| Kernel_seq4_0_conv2_0_3_scale    | s_axi_control Kernel_seq4_0_conv2_0_3_scale_2    | register  | offset   | offset=0x89c, range=32 |
| Kernel_seq4_0_downsample_0_scale | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_0_downsample_0_scale | s_axi_control Kernel_seq4_0_downsample_0_scale_1 | register  | offset   | offset=0x8a4, range=32 |
| Kernel_seq4_0_downsample_0_scale | s_axi_control Kernel_seq4_0_downsample_0_scale_2 | register  | offset   | offset=0x8a8, range=32 |
| Kernel_seq4_1_conv1_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_0_scale    | s_axi_control Kernel_seq4_1_conv1_0_0_scale_1    | register  | offset   | offset=0x8b0, range=32 |
| Kernel_seq4_1_conv1_0_0_scale    | s_axi_control Kernel_seq4_1_conv1_0_0_scale_2    | register  | offset   | offset=0x8b4, range=32 |
| Kernel_seq4_1_conv1_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv1_0_3_scale    | s_axi_control Kernel_seq4_1_conv1_0_3_scale_1    | register  | offset   | offset=0x8bc, range=32 |
| Kernel_seq4_1_conv1_0_3_scale    | s_axi_control Kernel_seq4_1_conv1_0_3_scale_2    | register  | offset   | offset=0x8c0, range=32 |
| Kernel_seq4_1_conv2_0_0_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_0_scale    | s_axi_control Kernel_seq4_1_conv2_0_0_scale_1    | register  | offset   | offset=0x8c8, range=32 |
| Kernel_seq4_1_conv2_0_0_scale    | s_axi_control Kernel_seq4_1_conv2_0_0_scale_2    | register  | offset   | offset=0x8cc, range=32 |
| Kernel_seq4_1_conv2_0_3_scale    | m_axi_gmem                                       | interface |          |                        |
| Kernel_seq4_1_conv2_0_3_scale    | s_axi_control Kernel_seq4_1_conv2_0_3_scale_1    | register  | offset   | offset=0x8d4, range=32 |
| Kernel_seq4_1_conv2_0_3_scale    | s_axi_control Kernel_seq4_1_conv2_0_3_scale_2    | register  | offset   | offset=0x8d8, range=32 |
| Mu_seq4_0_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_1              | register  | offset   | offset=0x8e0, range=32 |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_2              | register  | offset   | offset=0x8e4, range=32 |
| Mu_seq4_0_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_1                | register  | offset   | offset=0x8ec, range=32 |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_2                | register  | offset   | offset=0x8f0, range=32 |
| Mu_seq4_0_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_1              | register  | offset   | offset=0x8f8, range=32 |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_2              | register  | offset   | offset=0x8fc, range=32 |
| Mu_seq4_0_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_1                | register  | offset   | offset=0x904, range=32 |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_2                | register  | offset   | offset=0x908, range=32 |
| Mu_seq4_0_downsample_1           | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_1           | register  | offset   | offset=0x910, range=32 |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_2           | register  | offset   | offset=0x914, range=32 |
| Mu_seq4_1_conv1_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_1              | register  | offset   | offset=0x91c, range=32 |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_2              | register  | offset   | offset=0x920, range=32 |
| Mu_seq4_1_conv1_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_1                | register  | offset   | offset=0x928, range=32 |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_2                | register  | offset   | offset=0x92c, range=32 |
| Mu_seq4_1_conv2_0_1              | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_1              | register  | offset   | offset=0x934, range=32 |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_2              | register  | offset   | offset=0x938, range=32 |
| Mu_seq4_1_conv2_1                | m_axi_gmem                                       | interface |          |                        |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_1                | register  | offset   | offset=0x940, range=32 |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_2                | register  | offset   | offset=0x944, range=32 |
| Var_seq4_0_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_1             | register  | offset   | offset=0x94c, range=32 |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_2             | register  | offset   | offset=0x950, range=32 |
| Var_seq4_0_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_1               | register  | offset   | offset=0x958, range=32 |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_2               | register  | offset   | offset=0x95c, range=32 |
| Var_seq4_0_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_1             | register  | offset   | offset=0x964, range=32 |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_2             | register  | offset   | offset=0x968, range=32 |
| Var_seq4_0_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_1               | register  | offset   | offset=0x970, range=32 |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_2               | register  | offset   | offset=0x974, range=32 |
| Var_seq4_0_downsample_1          | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_1          | register  | offset   | offset=0x97c, range=32 |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_2          | register  | offset   | offset=0x980, range=32 |
| Var_seq4_1_conv1_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_1             | register  | offset   | offset=0x988, range=32 |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_2             | register  | offset   | offset=0x98c, range=32 |
| Var_seq4_1_conv1_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_1               | register  | offset   | offset=0x994, range=32 |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_2               | register  | offset   | offset=0x998, range=32 |
| Var_seq4_1_conv2_0_1             | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_1             | register  | offset   | offset=0x9a0, range=32 |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_2             | register  | offset   | offset=0x9a4, range=32 |
| Var_seq4_1_conv2_1               | m_axi_gmem                                       | interface |          |                        |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_1               | register  | offset   | offset=0x9ac, range=32 |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_2               | register  | offset   | offset=0x9b0, range=32 |
| Gamma_seq4_0_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_1           | register  | offset   | offset=0x9b8, range=32 |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_2           | register  | offset   | offset=0x9bc, range=32 |
| Gamma_seq4_0_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_1             | register  | offset   | offset=0x9c4, range=32 |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_2             | register  | offset   | offset=0x9c8, range=32 |
| Gamma_seq4_0_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_1           | register  | offset   | offset=0x9d0, range=32 |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_2           | register  | offset   | offset=0x9d4, range=32 |
| Gamma_seq4_0_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_1             | register  | offset   | offset=0x9dc, range=32 |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_2             | register  | offset   | offset=0x9e0, range=32 |
| Gamma_seq4_0_downsample_1        | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_1        | register  | offset   | offset=0x9e8, range=32 |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_2        | register  | offset   | offset=0x9ec, range=32 |
| Gamma_seq4_1_conv1_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_1           | register  | offset   | offset=0x9f4, range=32 |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_2           | register  | offset   | offset=0x9f8, range=32 |
| Gamma_seq4_1_conv1_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_1             | register  | offset   | offset=0xa00, range=32 |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_2             | register  | offset   | offset=0xa04, range=32 |
| Gamma_seq4_1_conv2_0_1           | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_1           | register  | offset   | offset=0xa0c, range=32 |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_2           | register  | offset   | offset=0xa10, range=32 |
| Gamma_seq4_1_conv2_1             | m_axi_gmem                                       | interface |          |                        |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_1             | register  | offset   | offset=0xa18, range=32 |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_2             | register  | offset   | offset=0xa1c, range=32 |
| Bias_seq4_0_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_1            | register  | offset   | offset=0xa24, range=32 |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_2            | register  | offset   | offset=0xa28, range=32 |
| Bias_seq4_0_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_1              | register  | offset   | offset=0xa30, range=32 |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_2              | register  | offset   | offset=0xa34, range=32 |
| Bias_seq4_0_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_1            | register  | offset   | offset=0xa3c, range=32 |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_2            | register  | offset   | offset=0xa40, range=32 |
| Bias_seq4_0_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_1              | register  | offset   | offset=0xa48, range=32 |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_2              | register  | offset   | offset=0xa4c, range=32 |
| Bias_seq4_0_downsample_1         | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_1         | register  | offset   | offset=0xa54, range=32 |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_2         | register  | offset   | offset=0xa58, range=32 |
| Bias_seq4_1_conv1_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_1            | register  | offset   | offset=0xa60, range=32 |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_2            | register  | offset   | offset=0xa64, range=32 |
| Bias_seq4_1_conv1_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_1              | register  | offset   | offset=0xa6c, range=32 |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_2              | register  | offset   | offset=0xa70, range=32 |
| Bias_seq4_1_conv2_0_1            | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_1            | register  | offset   | offset=0xa78, range=32 |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_2            | register  | offset   | offset=0xa7c, range=32 |
| Bias_seq4_1_conv2_1              | m_axi_gmem                                       | interface |          |                        |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_1              | register  | offset   | offset=0xa84, range=32 |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_2              | register  | offset   | offset=0xa88, range=32 |
| Kernel_linear                    | m_axi_gmem                                       | interface |          |                        |
| Kernel_linear                    | s_axi_control Kernel_linear_1                    | register  | offset   | offset=0xa90, range=32 |
| Kernel_linear                    | s_axi_control Kernel_linear_2                    | register  | offset   | offset=0xa94, range=32 |
| Kernel_linear_scale              | m_axi_gmem                                       | interface |          |                        |
| Kernel_linear_scale              | s_axi_control Kernel_linear_scale_1              | register  | offset   | offset=0xa9c, range=32 |
| Kernel_linear_scale              | s_axi_control Kernel_linear_scale_2              | register  | offset   | offset=0xaa0, range=32 |
| X_stem_1                         | X_stem_1_i                                       | port      |          |                        |
| X_stem_1                         | X_stem_1_o                                       | port      |          |                        |
| X_stem_1                         | X_stem_1_o_ap_vld                                | port      |          |                        |
| X_stem_2                         | X_stem_2_i                                       | port      |          |                        |
| X_stem_2                         | X_stem_2_o                                       | port      |          |                        |
| X_stem_2                         | X_stem_2_o_ap_vld                                | port      |          |                        |
| X_seq                            | X_seq_i                                          | port      |          |                        |
| X_seq                            | X_seq_o                                          | port      |          |                        |
| X_seq                            | X_seq_o_ap_vld                                   | port      |          |                        |
| X_adap                           | X_adap_i                                         | port      |          |                        |
| X_adap                           | X_adap_o                                         | port      |          |                        |
| X_adap                           | X_adap_o_ap_vld                                  | port      |          |                        |
| X_linear                         | X_linear_i                                       | port      |          |                        |
| X_linear                         | X_linear_o                                       | port      |          |                        |
| X_linear                         | X_linear_o_ap_vld                                | port      |          |                        |
| X_tmp_data                       | X_tmp_data_i                                     | port      |          |                        |
| X_tmp_data                       | X_tmp_data_o                                     | port      |          |                        |
| X_tmp_data                       | X_tmp_data_o_ap_vld                              | port      |          |                        |
| X2_data                          | X2_data_i                                        | port      |          |                        |
| X2_data                          | X2_data_o                                        | port      |          |                        |
| X2_data                          | X2_data_o_ap_vld                                 | port      |          |                        |
| X2_tmp_data                      | X2_tmp_data_i                                    | port      |          |                        |
| X2_tmp_data                      | X2_tmp_data_o                                    | port      |          |                        |
| X2_tmp_data                      | X2_tmp_data_o_ap_vld                             | port      |          |                        |
| X_mid_data                       | X_mid_data_i                                     | port      |          |                        |
| X_mid_data                       | X_mid_data_o                                     | port      |          |                        |
| X_mid_data                       | X_mid_data_o_ap_vld                              | port      |          |                        |
+----------------------------------+--------------------------------------------------+-----------+----------+------------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+
| HW Interface | Variable            | Problem                                                                                                             | Resolution | Location                                  |
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+
| m_axi_gmem   | 1                   | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'.    |            | ../23th-project/R2+1D/r2plus1d.cpp:355:23 |
| m_axi_gmem   | Kernel_linear_scale | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | ../23th-project/R2+1D/Linear.cpp:37:26    |
| m_axi_gmem   | Kernel_linear       | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'.    |            | ../23th-project/R2+1D/Linear.cpp:37:26    |
| m_axi_gmem   |                     | Could not burst due to multiple potential reads to the same bundle in the same region.                              | 214-224    | ../23th-project/R2+1D/Linear.cpp:37:26    |
+--------------+---------------------+---------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

