<profile>

<section name = "Vitis HLS Report for 'sink_from_aie_Pipeline_VITIS_LOOP_72_2'" level="0">
<item name = "Date">Sun Jun 30 17:18:58 2024
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">sink_from_aie</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">versal</item>
<item name = "Target device">xcvc1902-vsvd1760-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.460 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 0.860 us, 0.860 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_72_2">256, 256, 1, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 11, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln72_fu_64_p2">+, 0, 0, 9, 9, 1</column>
<column name="add_ln73_fu_80_p2">+, 0, 0, 16, 16, 16</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln72_fu_70_p2">icmp, 0, 0, 6, 9, 10</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">2, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">8, 2, 9, 18</column>
<column name="j_fu_32">8, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="j_fu_32">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, sink_from_aie_Pipeline_VITIS_LOOP_72_2, return value</column>
<column name="zext_ln73">in, 16, ap_none, zext_ln73, scalar</column>
<column name="joint_address0">out, 16, ap_memory, joint, array</column>
<column name="joint_ce0">out, 1, ap_memory, joint, array</column>
<column name="joint_we0">out, 1, ap_memory, joint, array</column>
<column name="joint_d0">out, 32, ap_memory, joint, array</column>
</table>
</item>
</section>
</profile>
