# ‚è∞ Digital Clock & Stopwatch on Nexys 4 DDR FPGA  

## üìù Overview  
This project implements a **timekeeping system** on the **Nexys 4 DDR FPGA board** using **Verilog HDL**.  
It features two modes:  

1. **Digital Clock** ‚Äì Displays real-time hours, minutes, and seconds (24-hour format).  
2. **Stopwatch with Timer Feature** ‚Äì Operates as a stopwatch, automatically stopping at a preset time (10 minutes 16 seconds) and lighting up an LED indicator.  

The design uses the onboard **100 MHz clock**, a clock divider, and multiplexed **7-segment displays** for output.  

---

## ‚ú® Features  

### üïí Digital Clock  
- Counts **HH:MM:SS** in 24-hour format.  
- Seconds and minutes roll over at 60, hours roll over at 24.  
- Uses an **asynchronous reset** to restart from `00:00:00`.  
- Displays time across **6 digits** on the 7-segment display.  

### ‚è± Stopwatch (Timer Mode)  
- Stopwatch runs with `timer_switch` enabled.  
- Automatically **stops at 10:16 (MM:SS)**.  
- **LED (`timer_led`) lights up** when target is reached.  
- Shares the same 7-segment multiplexing display logic.  

---

---

## ‚ö° Inputs & Outputs  

### Inputs  
- `clk` ‚Üí 100 MHz system clock  
- `rst` ‚Üí Active-low reset  
- `timer_switch` ‚Üí Mode select (0 = Clock, 1 = Stopwatch/Timer)  

### Outputs  
- `sevseg [6:0]` ‚Üí 7-segment segment driver (active low)  
- `an [7:0]` ‚Üí Anode signals for digit multiplexing  
- `timer_led` ‚Üí Lights up at 10:16 in stopwatch mode  

---

## ‚öôÔ∏è Working Principle  

1. **Clock Divider**  
   - A 27-bit counter reduces the 100 MHz input clock to 1 Hz.  
   - This drives the time counters.  

2. **Counters**  
   - Digital Clock ‚Üí increments HH:MM:SS, rolls over correctly.  
   - Stopwatch ‚Üí increments MM:SS until 10:16, then freezes.  

3. **Display Logic**  
   - Converts each BCD digit to **7-segment encoding**.  
   - Uses digit multiplexing for smooth display.  

---

## üî¢ 7-Segment Encoding (Active Low)  

| Digit | Encoding (`sevseg`) |
|-------|----------------------|
| 0     | `0000001` |
| 1     | `1001111` |
| 2     | `0010010` |
| 3     | `0000110` |
| 4     | `1001100` |
| 5     | `0100100` |
| 6     | `0100000` |
| 7     | `0001111` |
| 8     | `0000000` |
| 9     | `0000100` |

---

## üöÄ How to Run  

1. Open **Vivado** and create a new project.  
2. Add the Verilog source files (`top_module.v`, `clock_divider.v`, etc.).  
3. Add the **constraints file (`constraints.xdc`)** for Nexys 4 DDR:  
   - 100 MHz clock pin  
   - Reset push button  
   - Switch for `timer_switch`  
   - LED pin for `timer_led`  
   - Anode + segment pins for 7-segment display  
4. Run: **Synthesis ‚Üí Implementation ‚Üí Generate Bitstream**.  
5. Program the FPGA.  
6. Use switches to toggle between **Clock** and **Stopwatch modes**.  

---

## ‚ö†Ô∏è Limitations  
- Digital clock always starts at `00:00:00` after reset.  
- Stopwatch timer target is **hardcoded at 10:16**.  
- No manual time-setting feature.  

---

## üîÆ Future Improvements  
- Add **time adjustment** for clock mode.  
- Stopwatch **start/stop/reset push buttons**.  
- Configurable **timer preset values**.  
- Add **date/day tracking**.  

---

.  

---
  
