{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7430, "design__instance__area": 109826, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 169, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 8, "power__internal__total": 0.009261091239750385, "power__switching__total": 0.00496517913416028, "power__leakage__total": 1.8170369457948254e-06, "power__total": 0.014228087849915028, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.386769, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.386769, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.575937, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.923775, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.575937, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 21, "design__max_fanout_violation__count": 169, "design__max_cap_violation__count": 12, "clock__skew__worst_hold": 0.704653, "clock__skew__worst_setup": 0.245704, "timing__hold__ws": 0.25476, "timing__setup__ws": 43.160889, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.25476, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.432854, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 553.33 571.25", "design__core__bbox": "6.72 15.68 546.56 552.72", "design__io": 77, "design__die__area": 316090, "design__core__area": 289916, "design__instance__count__stdcell": 7430, "design__instance__area__stdcell": 109826, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.37882, "design__instance__utilization__stdcell": 0.37882, "floorplan__design__io": 75, "design__io__hpwl": 25497569, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 35612.1, "design__instance__displacement__mean": 4.793, "design__instance__displacement__max": 74.48, "route__wirelength__estimated": 145210, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3479, "route__net__special": 2, "route__drc_errors__iter:1": 2018, "route__wirelength__iter:1": 179989, "route__drc_errors__iter:2": 237, "route__wirelength__iter:2": 178373, "route__drc_errors__iter:3": 182, "route__wirelength__iter:3": 177834, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 177688, "route__drc_errors": 0, "route__wirelength": 177688, "route__vias": 26250, "route__vias__singlecut": 26250, "route__vias__multicut": 0, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 19, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 169, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.686965, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.686965, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.299583, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.48938, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.299583, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.856682, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 169, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.251988, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.251988, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.257137, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.205807, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.257137, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 169, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.378076, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.378076, "timing__hold__ws__corner:min_tt_025C_5v00": 0.572017, "timing__setup__ws__corner:min_tt_025C_5v00": 51.079235, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.572017, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 19, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 169, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.672454, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.672454, "timing__hold__ws__corner:min_ss_125C_4v50": 1.292585, "timing__setup__ws__corner:min_ss_125C_4v50": 43.763832, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.292585, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.208405, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 169, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.245704, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.245704, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.25476, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.307133, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.25476, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 169, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.397054, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.397054, "timing__hold__ws__corner:max_tt_025C_5v00": 0.580655, "timing__setup__ws__corner:max_tt_025C_5v00": 50.740311, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.580655, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 21, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 169, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.704653, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.704653, "timing__hold__ws__corner:max_ss_125C_4v50": 1.307994, "timing__setup__ws__corner:max_ss_125C_4v50": 43.160889, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.307994, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.432854, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 169, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.259221, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.259221, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.260015, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.083782, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.260015, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99833, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000198886, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00166669, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00159566, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000197876, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00159566, "ir__voltage__worst": 5, "ir__drop__avg": 0.000199, "ir__drop__worst": 0.00167, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}