<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4629" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4629{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4629{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4629{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4629{left:70px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#t5_4629{left:618px;bottom:489px;}
#t6_4629{left:633px;bottom:483px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t7_4629{left:70px;bottom:466px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_4629{left:190px;bottom:979px;letter-spacing:-0.12px;}
#t9_4629{left:519px;bottom:979px;letter-spacing:-0.12px;}
#ta_4629{left:519px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#tb_4629{left:190px;bottom:933px;letter-spacing:-0.14px;}
#tc_4629{left:519px;bottom:933px;letter-spacing:-0.14px;}
#td_4629{left:82px;bottom:909px;letter-spacing:-0.16px;}
#te_4629{left:139px;bottom:909px;letter-spacing:-0.16px;}
#tf_4629{left:190px;bottom:909px;letter-spacing:-0.15px;}
#tg_4629{left:426px;bottom:909px;letter-spacing:-0.13px;}
#th_4629{left:519px;bottom:909px;letter-spacing:-0.12px;}
#ti_4629{left:190px;bottom:885px;letter-spacing:-0.14px;}
#tj_4629{left:519px;bottom:885px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_4629{left:519px;bottom:863px;letter-spacing:-0.12px;}
#tl_4629{left:519px;bottom:846px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_4629{left:190px;bottom:822px;letter-spacing:-0.17px;}
#tn_4629{left:519px;bottom:822px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_4629{left:519px;bottom:800px;letter-spacing:-0.12px;}
#tp_4629{left:190px;bottom:776px;letter-spacing:-0.19px;}
#tq_4629{left:519px;bottom:776px;letter-spacing:-0.12px;}
#tr_4629{left:519px;bottom:755px;letter-spacing:-0.12px;}
#ts_4629{left:190px;bottom:730px;letter-spacing:-0.15px;}
#tt_4629{left:519px;bottom:730px;letter-spacing:-0.13px;}
#tu_4629{left:519px;bottom:709px;letter-spacing:-0.1px;word-spacing:-0.45px;}
#tv_4629{left:519px;bottom:692px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_4629{left:190px;bottom:668px;letter-spacing:-0.14px;}
#tx_4629{left:519px;bottom:668px;letter-spacing:-0.14px;}
#ty_4629{left:82px;bottom:643px;letter-spacing:-0.17px;}
#tz_4629{left:139px;bottom:643px;letter-spacing:-0.17px;}
#t10_4629{left:190px;bottom:643px;letter-spacing:-0.15px;}
#t11_4629{left:426px;bottom:643px;letter-spacing:-0.14px;}
#t12_4629{left:519px;bottom:643px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4629{left:519px;bottom:622px;letter-spacing:-0.12px;}
#t14_4629{left:519px;bottom:605px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t15_4629{left:82px;bottom:580px;letter-spacing:-0.17px;}
#t16_4629{left:139px;bottom:580px;letter-spacing:-0.17px;}
#t17_4629{left:190px;bottom:580px;letter-spacing:-0.15px;}
#t18_4629{left:426px;bottom:580px;letter-spacing:-0.13px;}
#t19_4629{left:519px;bottom:580px;letter-spacing:-0.12px;}
#t1a_4629{left:519px;bottom:559px;letter-spacing:-0.12px;}
#t1b_4629{left:519px;bottom:542px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1c_4629{left:109px;bottom:432px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1d_4629{left:185px;bottom:432px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1e_4629{left:304px;bottom:414px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1f_4629{left:101px;bottom:391px;letter-spacing:-0.12px;}
#t1g_4629{left:102px;bottom:374px;letter-spacing:-0.14px;}
#t1h_4629{left:225px;bottom:374px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1i_4629{left:455px;bottom:374px;letter-spacing:-0.13px;}
#t1j_4629{left:642px;bottom:374px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1k_4629{left:88px;bottom:350px;letter-spacing:-0.17px;}
#t1l_4629{left:144px;bottom:350px;letter-spacing:-0.16px;}
#t1m_4629{left:82px;bottom:325px;letter-spacing:-0.16px;}
#t1n_4629{left:139px;bottom:325px;letter-spacing:-0.16px;}
#t1o_4629{left:190px;bottom:325px;letter-spacing:-0.14px;}
#t1p_4629{left:434px;bottom:325px;letter-spacing:-0.14px;}
#t1q_4629{left:527px;bottom:325px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_4629{left:190px;bottom:301px;letter-spacing:-0.13px;}
#t1s_4629{left:527px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#t1t_4629{left:527px;bottom:284px;letter-spacing:-0.11px;}
#t1u_4629{left:82px;bottom:260px;letter-spacing:-0.16px;}
#t1v_4629{left:139px;bottom:260px;letter-spacing:-0.15px;}
#t1w_4629{left:190px;bottom:260px;letter-spacing:-0.14px;}
#t1x_4629{left:434px;bottom:260px;letter-spacing:-0.14px;}
#t1y_4629{left:527px;bottom:260px;letter-spacing:-0.12px;}
#t1z_4629{left:190px;bottom:235px;letter-spacing:-0.13px;}
#t20_4629{left:527px;bottom:235px;letter-spacing:-0.11px;word-spacing:-1.01px;}
#t21_4629{left:527px;bottom:218px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t22_4629{left:527px;bottom:202px;letter-spacing:-0.12px;}
#t23_4629{left:82px;bottom:177px;letter-spacing:-0.17px;}
#t24_4629{left:139px;bottom:177px;letter-spacing:-0.17px;}
#t25_4629{left:190px;bottom:177px;letter-spacing:-0.15px;}
#t26_4629{left:434px;bottom:177px;letter-spacing:-0.14px;}
#t27_4629{left:527px;bottom:177px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_4629{left:527px;bottom:156px;letter-spacing:-0.11px;word-spacing:-0.68px;}
#t29_4629{left:527px;bottom:139px;letter-spacing:-0.12px;}
#t2a_4629{left:527px;bottom:122px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2b_4629{left:70px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.81px;}
#t2c_4629{left:144px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.78px;}
#t2d_4629{left:266px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2e_4629{left:602px;bottom:1068px;letter-spacing:0.13px;}
#t2f_4629{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2g_4629{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2h_4629{left:221px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2i_4629{left:448px;bottom:1028px;letter-spacing:-0.13px;}
#t2j_4629{left:637px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2k_4629{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2l_4629{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4629{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4629{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4629{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4629{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4629{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4629{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4629{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4629" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4629Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4629" style="-webkit-user-select: none;"><object width="935" height="1210" data="4629/4629.svg" type="image/svg+xml" id="pdf4629" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4629" class="t s1_4629">Vol. 4 </span><span id="t2_4629" class="t s1_4629">2-107 </span>
<span id="t3_4629" class="t s2_4629">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4629" class="t s3_4629">Table 2-9 lists model-specific registers (MSRs) that are specific to the Intel Atom </span>
<span id="t5_4629" class="t s4_4629">® </span>
<span id="t6_4629" class="t s3_4629">processor E3000 Series (CPUID </span>
<span id="t7_4629" class="t s3_4629">Signature DisplayFamily_DisplayModel value of 06_37H). </span>
<span id="t8_4629" class="t s5_4629">19:16 </span><span id="t9_4629" class="t s5_4629">Time Unit </span>
<span id="ta_4629" class="t s5_4629">The value is 0000b, indicating time unit is in one second. </span>
<span id="tb_4629" class="t s5_4629">63:20 </span><span id="tc_4629" class="t s5_4629">Reserved </span>
<span id="td_4629" class="t s5_4629">610H </span><span id="te_4629" class="t s5_4629">1552 </span><span id="tf_4629" class="t s5_4629">MSR_PKG_POWER_LIMIT </span><span id="tg_4629" class="t s5_4629">Package </span><span id="th_4629" class="t s5_4629">PKG RAPL Power Limit Control (R/W) </span>
<span id="ti_4629" class="t s5_4629">14:0 </span><span id="tj_4629" class="t s5_4629">Package Power Limit #1 (R/W) </span>
<span id="tk_4629" class="t s5_4629">See Section 15.10.3, “Package RAPL Domain,” and </span>
<span id="tl_4629" class="t s5_4629">MSR_RAPL_POWER_UNIT in Table 2-8. </span>
<span id="tm_4629" class="t s5_4629">15 </span><span id="tn_4629" class="t s5_4629">Enable Power Limit #1 (R/W) </span>
<span id="to_4629" class="t s5_4629">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tp_4629" class="t s5_4629">16 </span><span id="tq_4629" class="t s5_4629">Package Clamping Limitation #1 (R/W) </span>
<span id="tr_4629" class="t s5_4629">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="ts_4629" class="t s5_4629">23:17 </span><span id="tt_4629" class="t s5_4629">Time Window for Power Limit #1 (R/W) </span>
<span id="tu_4629" class="t s5_4629">In unit of second. If 0 is specified in bits [23:17], defaults </span>
<span id="tv_4629" class="t s5_4629">to 1 second window. </span>
<span id="tw_4629" class="t s5_4629">63:24 </span><span id="tx_4629" class="t s5_4629">Reserved </span>
<span id="ty_4629" class="t s5_4629">611H </span><span id="tz_4629" class="t s5_4629">1553 </span><span id="t10_4629" class="t s5_4629">MSR_PKG_ENERGY_STATUS </span><span id="t11_4629" class="t s5_4629">Package </span><span id="t12_4629" class="t s5_4629">PKG Energy Status (R/O) </span>
<span id="t13_4629" class="t s5_4629">See Section 15.10.3, “Package RAPL Domain,” and </span>
<span id="t14_4629" class="t s5_4629">MSR_RAPL_POWER_UNIT in Table 2-8. </span>
<span id="t15_4629" class="t s5_4629">639H </span><span id="t16_4629" class="t s5_4629">1593 </span><span id="t17_4629" class="t s5_4629">MSR_PP0_ENERGY_STATUS </span><span id="t18_4629" class="t s5_4629">Package </span><span id="t19_4629" class="t s5_4629">PP0 Energy Status (R/O) </span>
<span id="t1a_4629" class="t s5_4629">See Section 15.10.4, “PP0/PP1 RAPL Domains,” and </span>
<span id="t1b_4629" class="t s5_4629">MSR_RAPL_POWER_UNIT in Table 2-8. </span>
<span id="t1c_4629" class="t s6_4629">Table 2-9. </span><span id="t1d_4629" class="t s6_4629">Specific MSRs Supported by the Intel Atom® Processor E3000 Series with a CPUID Signature </span>
<span id="t1e_4629" class="t s6_4629">DisplayFamily_DisplayModel Value of 06_37H </span>
<span id="t1f_4629" class="t s7_4629">Register </span>
<span id="t1g_4629" class="t s7_4629">Address </span><span id="t1h_4629" class="t s7_4629">Register Name / Bit Fields </span><span id="t1i_4629" class="t s7_4629">Scope </span><span id="t1j_4629" class="t s7_4629">Bit Description </span>
<span id="t1k_4629" class="t s7_4629">Hex </span><span id="t1l_4629" class="t s7_4629">Dec </span>
<span id="t1m_4629" class="t s5_4629">668H </span><span id="t1n_4629" class="t s5_4629">1640 </span><span id="t1o_4629" class="t s5_4629">MSR_CC6_DEMOTION_POLICY_CONFIG </span><span id="t1p_4629" class="t s5_4629">Package </span><span id="t1q_4629" class="t s5_4629">Core C6 Demotion Policy Config MSR </span>
<span id="t1r_4629" class="t s5_4629">63:0 </span><span id="t1s_4629" class="t s5_4629">Controls per-core C6 demotion policy. Writing a value of </span>
<span id="t1t_4629" class="t s5_4629">0 disables core level HW demotion policy. </span>
<span id="t1u_4629" class="t s5_4629">669H </span><span id="t1v_4629" class="t s5_4629">1641 </span><span id="t1w_4629" class="t s5_4629">MSR_MC6_DEMOTION_POLICY_CONFIG </span><span id="t1x_4629" class="t s5_4629">Package </span><span id="t1y_4629" class="t s5_4629">Module C6 Demotion Policy Config MSR </span>
<span id="t1z_4629" class="t s5_4629">63:0 </span><span id="t20_4629" class="t s5_4629">Controls module (i.e., two cores sharing the second-level </span>
<span id="t21_4629" class="t s5_4629">cache) C6 demotion policy. Writing a value of 0 disables </span>
<span id="t22_4629" class="t s5_4629">module level HW demotion policy. </span>
<span id="t23_4629" class="t s5_4629">664H </span><span id="t24_4629" class="t s5_4629">1636 </span><span id="t25_4629" class="t s5_4629">MSR_MC6_RESIDENCY_COUNTER </span><span id="t26_4629" class="t s5_4629">Module </span><span id="t27_4629" class="t s5_4629">Module C6 Residency Counter (R/0) </span>
<span id="t28_4629" class="t s5_4629">Note: C-state values are processor specific C-state code </span>
<span id="t29_4629" class="t s5_4629">names, unrelated to MWAIT extension C-state </span>
<span id="t2a_4629" class="t s5_4629">parameters or ACPI C-States. </span>
<span id="t2b_4629" class="t s6_4629">Table 2-8. </span><span id="t2c_4629" class="t s6_4629">Specific MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t2d_4629" class="t s6_4629">Value of 06_37H, 06_4AH, 06_5AH, or 06_5DH </span><span id="t2e_4629" class="t s6_4629">(Contd.) </span>
<span id="t2f_4629" class="t s7_4629">Register </span>
<span id="t2g_4629" class="t s7_4629">Address </span><span id="t2h_4629" class="t s7_4629">Register Name / Bit Fields </span><span id="t2i_4629" class="t s7_4629">Scope </span><span id="t2j_4629" class="t s7_4629">Bit Description </span>
<span id="t2k_4629" class="t s7_4629">Hex </span><span id="t2l_4629" class="t s7_4629">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
