{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 14:06:48 2015 " "Info: Processing started: Mon Oct 26 14:06:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UART -c UART --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "UART_TX:U2\|divider:U1\|Clk_out " "Info: Detected ripple clock \"UART_TX:U2\|divider:U1\|Clk_out\" as buffer" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TX:U2\|divider:U1\|Clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register UART_TX:U2\|dbf register UART_TX:U2\|divider:U1\|Clk_out 230.47 MHz 4.339 ns Internal " "Info: Clock \"clk\" has Internal fmax of 230.47 MHz between source register \"UART_TX:U2\|dbf\" and destination register \"UART_TX:U2\|divider:U1\|Clk_out\" (period= 4.339 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.775 ns + Longest register register " "Info: + Longest register to register delay is 1.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_TX:U2\|dbf 1 REG LCFF_X26_Y12_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y12_N5; Fanout = 3; REG Node = 'UART_TX:U2\|dbf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX:U2|dbf } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 0.279 ns UART_TX:U2\|comb~0 2 COMB LCCOMB_X26_Y12_N8 6 " "Info: 2: + IC(0.226 ns) + CELL(0.053 ns) = 0.279 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 6; COMB Node = 'UART_TX:U2\|comb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { UART_TX:U2|dbf UART_TX:U2|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.053 ns) 1.620 ns UART_TX:U2\|divider:U1\|Clk_out~0 3 COMB LCCOMB_X1_Y11_N16 1 " "Info: 3: + IC(1.288 ns) + CELL(0.053 ns) = 1.620 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { UART_TX:U2|comb~0 UART_TX:U2|divider:U1|Clk_out~0 } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.775 ns UART_TX:U2\|divider:U1\|Clk_out 4 REG LCFF_X1_Y11_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.775 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 14.70 % ) " "Info: Total cell delay = 0.261 ns ( 14.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.514 ns ( 85.30 % ) " "Info: Total interconnect delay = 1.514 ns ( 85.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { UART_TX:U2|dbf UART_TX:U2|comb~0 UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.775 ns" { UART_TX:U2|dbf {} UART_TX:U2|comb~0 {} UART_TX:U2|divider:U1|Clk_out~0 {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.226ns 1.288ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.380 ns - Smallest " "Info: - Smallest clock skew is -2.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.618 ns) 2.302 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y11_N17 3 " "Info: 2: + IC(0.830 ns) + CELL(0.618 ns) = 2.302 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 63.94 % ) " "Info: Total cell delay = 1.472 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 36.06 % ) " "Info: Total interconnect delay = 0.830 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 0.830ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.682 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.712 ns) 2.396 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y11_N17 3 " "Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.000 ns) 3.392 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 27 " "Info: 3: + IC(0.996 ns) + CELL(0.000 ns) = 3.392 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 4.682 ns UART_TX:U2\|dbf 4 REG LCFF_X26_Y12_N5 3 " "Info: 4: + IC(0.672 ns) + CELL(0.618 ns) = 4.682 ns; Loc. = LCFF_X26_Y12_N5; Fanout = 3; REG Node = 'UART_TX:U2\|dbf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|dbf } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.65 % ) " "Info: Total cell delay = 2.184 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.498 ns ( 53.35 % ) " "Info: Total interconnect delay = 2.498 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|dbf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.682 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|dbf {} } { 0.000ns 0.000ns 0.830ns 0.996ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 0.830ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|dbf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.682 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|dbf {} } { 0.000ns 0.000ns 0.830ns 0.996ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { UART_TX:U2|dbf UART_TX:U2|comb~0 UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.775 ns" { UART_TX:U2|dbf {} UART_TX:U2|comb~0 {} UART_TX:U2|divider:U1|Clk_out~0 {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.226ns 1.288ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 0.830ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|dbf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.682 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|dbf {} } { 0.000ns 0.000ns 0.830ns 0.996ns 0.672ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UART_TX:U2\|divider:U1\|Clk_out wr clk 4.561 ns register " "Info: tsu for register \"UART_TX:U2\|divider:U1\|Clk_out\" (data pin = \"wr\", clock pin = \"clk\") is 4.561 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.773 ns + Longest pin register " "Info: + Longest pin to register delay is 6.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns wr 1 PIN PIN_C9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 5; PIN Node = 'wr'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.240 ns) + CELL(0.228 ns) 5.277 ns UART_TX:U2\|comb~0 2 COMB LCCOMB_X26_Y12_N8 6 " "Info: 2: + IC(4.240 ns) + CELL(0.228 ns) = 5.277 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 6; COMB Node = 'UART_TX:U2\|comb~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.468 ns" { wr UART_TX:U2|comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.053 ns) 6.618 ns UART_TX:U2\|divider:U1\|Clk_out~0 3 COMB LCCOMB_X1_Y11_N16 1 " "Info: 3: + IC(1.288 ns) + CELL(0.053 ns) = 6.618 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { UART_TX:U2|comb~0 UART_TX:U2|divider:U1|Clk_out~0 } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.773 ns UART_TX:U2\|divider:U1\|Clk_out 4 REG LCFF_X1_Y11_N17 3 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.773 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.245 ns ( 18.38 % ) " "Info: Total cell delay = 1.245 ns ( 18.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.528 ns ( 81.62 % ) " "Info: Total interconnect delay = 5.528 ns ( 81.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.773 ns" { wr UART_TX:U2|comb~0 UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.773 ns" { wr {} wr~combout {} UART_TX:U2|comb~0 {} UART_TX:U2|divider:U1|Clk_out~0 {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 4.240ns 1.288ns 0.000ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.618 ns) 2.302 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y11_N17 3 " "Info: 2: + IC(0.830 ns) + CELL(0.618 ns) = 2.302 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 63.94 % ) " "Info: Total cell delay = 1.472 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.830 ns ( 36.06 % ) " "Info: Total interconnect delay = 0.830 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 0.830ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.773 ns" { wr UART_TX:U2|comb~0 UART_TX:U2|divider:U1|Clk_out~0 UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.773 ns" { wr {} wr~combout {} UART_TX:U2|comb~0 {} UART_TX:U2|divider:U1|Clk_out~0 {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 4.240ns 1.288ns 0.000ns } { 0.000ns 0.809ns 0.228ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.302 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} } { 0.000ns 0.000ns 0.830ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Txd UART_TX:U2\|state.transmit 9.116 ns register " "Info: tco from clock \"clk\" to destination pin \"Txd\" through register \"UART_TX:U2\|state.transmit\" is 9.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.712 ns) 2.396 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y11_N17 3 " "Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.000 ns) 3.392 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 27 " "Info: 3: + IC(0.996 ns) + CELL(0.000 ns) = 3.392 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 4.683 ns UART_TX:U2\|state.transmit 4 REG LCFF_X27_Y12_N9 14 " "Info: 4: + IC(0.673 ns) + CELL(0.618 ns) = 4.683 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 14; REG Node = 'UART_TX:U2\|state.transmit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.transmit } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.64 % ) " "Info: Total cell delay = 2.184 ns ( 46.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.499 ns ( 53.36 % ) " "Info: Total interconnect delay = 2.499 ns ( 53.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.transmit } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|state.transmit {} } { 0.000ns 0.000ns 0.830ns 0.996ns 0.673ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.339 ns + Longest register pin " "Info: + Longest register to pin delay is 4.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_TX:U2\|state.transmit 1 REG LCFF_X27_Y12_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N9; Fanout = 14; REG Node = 'UART_TX:U2\|state.transmit'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX:U2|state.transmit } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 0.660 ns UART_TX:U2\|Txd~1 2 COMB LCCOMB_X27_Y12_N4 1 " "Info: 2: + IC(0.294 ns) + CELL(0.366 ns) = 0.660 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 1; COMB Node = 'UART_TX:U2\|Txd~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { UART_TX:U2|state.transmit UART_TX:U2|Txd~1 } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(1.982 ns) 4.339 ns Txd 3 PIN PIN_A6 0 " "Info: 3: + IC(1.697 ns) + CELL(1.982 ns) = 4.339 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'Txd'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { UART_TX:U2|Txd~1 Txd } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 54.11 % ) " "Info: Total cell delay = 2.348 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.991 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.991 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { UART_TX:U2|state.transmit UART_TX:U2|Txd~1 Txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.339 ns" { UART_TX:U2|state.transmit {} UART_TX:U2|Txd~1 {} Txd {} } { 0.000ns 0.294ns 1.697ns } { 0.000ns 0.366ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|state.transmit } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.683 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|state.transmit {} } { 0.000ns 0.000ns 0.830ns 0.996ns 0.673ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { UART_TX:U2|state.transmit UART_TX:U2|Txd~1 Txd } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.339 ns" { UART_TX:U2|state.transmit {} UART_TX:U2|Txd~1 {} Txd {} } { 0.000ns 0.294ns 1.697ns } { 0.000ns 0.366ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UART_TX:U2\|data_buf\[7\] data\[7\] clk -0.319 ns register " "Info: th for register \"UART_TX:U2\|data_buf\[7\]\" (data pin = \"data\[7\]\", clock pin = \"clk\") is -0.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.672 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.712 ns) 2.396 ns UART_TX:U2\|divider:U1\|Clk_out 2 REG LCFF_X1_Y11_N17 3 " "Info: 2: + IC(0.830 ns) + CELL(0.712 ns) = 2.396 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'UART_TX:U2\|divider:U1\|Clk_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { clk UART_TX:U2|divider:U1|Clk_out } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.000 ns) 3.392 ns UART_TX:U2\|divider:U1\|Clk_out~clkctrl 3 COMB CLKCTRL_G0 27 " "Info: 3: + IC(0.996 ns) + CELL(0.000 ns) = 3.392 ns; Loc. = CLKCTRL_G0; Fanout = 27; COMB Node = 'UART_TX:U2\|divider:U1\|Clk_out~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.618 ns) 4.672 ns UART_TX:U2\|data_buf\[7\] 4 REG LCFF_X26_Y8_N19 1 " "Info: 4: + IC(0.662 ns) + CELL(0.618 ns) = 4.672 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 46.75 % ) " "Info: Total cell delay = 2.184 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.488 ns ( 53.25 % ) " "Info: Total interconnect delay = 2.488 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 0.830ns 0.996ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.140 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[7\] 1 PIN PIN_T4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T4; Fanout = 1; PIN Node = 'data\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns data\[7\]~7 2 COMB IOC_X40_Y4_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = IOC_X40_Y4_N3; Fanout = 1; COMB Node = 'data\[7\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { data[7] data[7]~7 } "NODE_NAME" } } { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.021 ns) + CELL(0.309 ns) 5.140 ns UART_TX:U2\|data_buf\[7\] 3 REG LCFF_X26_Y8_N19 1 " "Info: 3: + IC(4.021 ns) + CELL(0.309 ns) = 5.140 ns; Loc. = LCFF_X26_Y8_N19; Fanout = 1; REG Node = 'UART_TX:U2\|data_buf\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.330 ns" { data[7]~7 UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 21.77 % ) " "Info: Total cell delay = 1.119 ns ( 21.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.021 ns ( 78.23 % ) " "Info: Total interconnect delay = 4.021 ns ( 78.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { data[7] data[7]~7 UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.140 ns" { data[7] {} data[7]~7 {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 4.021ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { clk UART_TX:U2|divider:U1|Clk_out UART_TX:U2|divider:U1|Clk_out~clkctrl UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.672 ns" { clk {} clk~combout {} UART_TX:U2|divider:U1|Clk_out {} UART_TX:U2|divider:U1|Clk_out~clkctrl {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 0.830ns 0.996ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { data[7] data[7]~7 UART_TX:U2|data_buf[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.140 ns" { data[7] {} data[7]~7 {} UART_TX:U2|data_buf[7] {} } { 0.000ns 0.000ns 4.021ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 14:06:49 2015 " "Info: Processing ended: Mon Oct 26 14:06:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
