
####################
# echo Change IMMR
####################
writereg MBAR 0xFF400000		# Update MBAR to default value.
writemem.l 0xFF400000 0x80000000	# Update IMMR to 0x80000000.
writereg MBAR 0x80000000		# Update MBAR to 0x80000000.

####################
# echo Enable Clocks
####################
writemem.l 0x80000f04 0xFFFFFFFF	# SCCR1 - enable all clocks
writemem.l 0x80000f08 0xFFFFFFFF	# SCCR2 - enable all clocks
#writemem.l 0x80000F0C 0x0300100C	# SCFR1 - IPS_DIV=1/6. LPC_DIV=1/2, DIU_DIV=1/3

########################
# echo Set up Memory Map   - No NOR FLASH
########################
#writemem.l 0x80000020 0xFC00FFFF	# Set CSB = 0xFC000000 Size = 0x04000000 (FLASH)
#writemem.l 0x80000024 0xFC00FFFF	# Set CS0 = 0xFC000000 Size = 0x04000000 (FLASH)
#writemem.l 0x80000028 0x00000000	# Set CS1 = 0x00000000 Size =  
#writemem.l 0x8000002C 0x82008200	# Set CS2 = 0x82000000 Size = 0x10000000 (CPLD)
#writemem.l 0x80000030 0x00000000	# Set CS3 = 0x00000000 Size =
#writemem.l 0x80000034 0x00000000	# Set CS4 = 0x00000000 Size =
#writemem.l 0x80000038 0x00000000	# Set CS5 = 0x00000000 Size =
#writemem.l 0x8000003C 0x00000000	# Set CS6 = 0x00000000 Size =
#writemem.l 0x80000040 0x00000000	# Set CS7 = 0x00000000 Size =

writemem.l 0x800000A0 0x00000000	# Set DRAM address to 0x00000000 
writemem.l 0x800000A4 0x0000001B	# Set the DRAM size to 256 MB             # check size
writemem.l 0x800000C4 0x30000000	# Set SRAM address to 0x30000000
writemem.l 0x800000C8 0x40000000	# Set NFC address to 0x40000000

########################
# echo   Write the MSR
########################
writereg MSR 0x0000B082			# EE=1, FP=1, ME=1, CE=1, Vectors=0x0000_0000(IP=0), Interrupt recoverable (RI=1)
writereg HID0 0x80000000		# Enable mcp's (EMCP=1)

########################
# echo Set up LPC Chip Selects   - not needed
########################
#writemem.l 0x80010000 0x05059310 	# CS0, waitstates, 32-bit databus, CE, enable write access
#writemem.l 0x80010008 0x05059010 	# CS2, waitstates, 8-bit databus, CE, enable write access
#writemem.l 0x80010020 0x01000000	# Setup Master Enable all chip selects.
#writemem.b 0x8000A009 0x43		# Setup CS2 I/O Control.

#########################
# echo Disable WDT
#########################
writemem.l 0x80000904 0xFFFF0000

#########################
# echo Enable DRAM Module
#########################
writemem.l 0x80009000 0xF0000000
writemem.b 0x8000A000 0x30		# Setup DDR pads.

####################
# echo Setup PRIOMAN   - try without, might not need
####################
writemem.l 0x80009080 0x000777aa
writemem.l 0x80009084 0x00000055                                               
writemem.l 0x80009088 0x00000000
writemem.l 0x8000908C 0x11111117
writemem.l 0x800090a0 0x7777777a
writemem.l 0x80009090 0x444eeeee
writemem.l 0x800090a4 0xeeeeeeee
writemem.l 0x80009094 0x44444444
writemem.l 0x800090a8 0x44444444
writemem.l 0x80009098 0x55555555
writemem.l 0x800090ac 0x55555558
writemem.l 0x8000909c 0x11111111
writemem.l 0x800090b0 0x1111117c
writemem.l 0x800090b4 0x33333377
writemem.l 0x800090c8 0x7777eeee
writemem.l 0x800090b8 0x11111111
writemem.l 0x800090cc 0x11111111
writemem.l 0x800090bc 0x11111111
writemem.l 0x800090d0 0x11111111
writemem.l 0x800090c0 0x11111111
writemem.l 0x800090d4 0x11111111
writemem.l 0x800090c4 0x11111111
writemem.l 0x800090d8 0x11111111

##############################
# echo Init. Micron MT47H64M16LFCK-3 for 200 MHz
##############################
# DDR_SYS_CONFIG - CMDmode=1, row_sel=, bank_sel=, SelfRefEn=, (rdly=, 1/2=, 1/4=)=, wdly=
writemem.l 0x80009000 0xFA804AC0

# DDR_TIME_CONFIG0 - refresh=, cmd=, bank_pre=
writemem.l 0x80009004 0x00003D2E

# DDR_TIME_CONFIG1, rfc=, wr1=, wrt1= ,rrd=, rc=, ras=
writemem.l 0x80009008 0x68EC1168

# DDR_TIME_CONFIG2, rcd=, faw=, rtw1=, ccd=, rtp=, rp=, rpa=
writemem.l 0x8000900c 0x35310864

##########################################
# echo Init DDR2 (Micron MT47H64M16LFCK-3)
##########################################
writemem.l 0x80009010 0x01380000 #Issue 1 NOP operation while waiting 200 us since clock is stable.
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000
writemem.l 0x80009010 0x01380000

# Precharge All
writemem.l 0x80009010 0x01100400

# Load Mode to EMR2 to select Self Refresh x1
writemem.l 0x80009010 0x01020000

# Lode Mode to EMR3, Load with all zeros. Does nothing
writemem.l 0x80009010 0x01030000

# Load Mode to EMR to enable DLL.
writemem.l 0x80009010 0x01010000

# Load Mode to MR for DLL Reset.
writemem.l 0x80009010 0x01000100

# Precharge All
writemem.l 0x80009010 0x01100400

# Auto Refresh
writemem.l 0x80009010 0x01080000

# Auto Refresh
writemem.l 0x80009010 0x01080000

# Load Mode to MR. DLL Reset=0, WR=3, TM=0, CAS=3, BT=Seq, BL=4 
writemem.l 0x80009010 0x01000432

# Load Mode to EMR to enable OCD default (OCD=7), RQDS=Disable, DQS#=Disable
writemem.l 0x80009010 0x010107C0

# Load Mode to EMR to enable OCD exit (OCD=0), RQDS=Disable, DQS#=Disable
writemem.l 0x80009010 0x01010440


################## 
# echo Start MDDRC
##################
# DDR_TIME_CONFIG0, refresh=, cmd=, bank_pre=
writemem.l 0x80009004 0x06183D2E

# DDR_SYS_CONFIG - CMDmode=0, row_sel=, bank_sel=, SelfRefEn=, (rdly=, 1/2=, 1/4=)=, wdly=
writemem.l 0x80009000 0xEA804AC0
