// Seed: 703990542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_10 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    output uwire id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
