

================================================================
== Vivado HLS Report for 'Loop_ih_loop_proc'
================================================================
* Date:           Tue Dec 18 12:48:14 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  175937|  175937|  175937|  175937|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |- ih_loop   |  175936|  175936|      5498|          -|          -|    32|    no    |
        | + hn_loop  |    5493|    5493|        13|          7|          1|   784|    yes   |
        +------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 1
  Pipeline-0: II = 7, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3_i_i)
3 --> 
	4  / true
4 --> 
	17  / (exitcond2_i_i)
	5  / (!exitcond2_i_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	18  / true
18 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: empty (4)  [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([784 x float]* %inputData, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

ST_1: StgValue_20 (5)  [1/1] 1.59ns
newFuncRoot:1  br label %0


 <State 2>: 3.88ns
ST_2: o_0_i_i (7)  [1/1] 0.00ns
:0  %o_0_i_i = phi i6 [ 0, %newFuncRoot ], [ %o, %1 ]

ST_2: phi_mul (8)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %newFuncRoot ], [ %next_mul, %1 ]

ST_2: phi_mul_cast (9)  [1/1] 0.00ns
:2  %phi_mul_cast = zext i15 %phi_mul to i32

ST_2: next_mul (10)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 785

ST_2: exitcond3_i_i (11)  [1/1] 3.88ns  loc: nn_hls/src/digitRecognizer.cpp:9
:4  %exitcond3_i_i = icmp eq i6 %o_0_i_i, -32

ST_2: o (12)  [1/1] 2.31ns  loc: nn_hls/src/digitRecognizer.cpp:9
:5  %o = add i6 %o_0_i_i, 1

ST_2: StgValue_27 (13)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:6  br i1 %exitcond3_i_i, label %.preheader.exitStub, label %3

ST_2: inputToHiddenWeights (19)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:4  %inputToHiddenWeights = getelementptr [25120 x float]* @inputToHiddenWeights, i32 0, i32 %phi_mul_cast

ST_2: sum_1 (20)  [2/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:11
:5  %sum_1 = load float* %inputToHiddenWeights, align 4

ST_2: StgValue_30 (61)  [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 4.84ns
ST_3: empty_11 (15)  [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_3: StgValue_32 (16)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_3: tmp (17)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3) nounwind

ST_3: tmp_i (18)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:3  %tmp_i = zext i6 %o_0_i_i to i32

ST_3: sum_1 (20)  [1/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:11
:5  %sum_1 = load float* %inputToHiddenWeights, align 4

ST_3: StgValue_36 (21)  [1/1] 1.59ns  loc: nn_hls/src/digitRecognizer.cpp:12
:6  br label %2


 <State 4>: 5.61ns
ST_4: i_0_i_i (23)  [1/1] 0.00ns
:0  %i_0_i_i = phi i10 [ 1, %3 ], [ %i, %4 ]

ST_4: sum_0_i_i (24)  [1/1] 0.00ns
:1  %sum_0_i_i = phi float [ %sum_1, %3 ], [ %sum_2, %4 ]

ST_4: exitcond2_i_i (25)  [1/1] 3.02ns  loc: nn_hls/src/digitRecognizer.cpp:12
:2  %exitcond2_i_i = icmp eq i10 %i_0_i_i, -239

ST_4: StgValue_40 (26)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:12
:3  br i1 %exitcond2_i_i, label %1, label %4

ST_4: tmp_5_i_cast (32)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:4  %tmp_5_i_cast = zext i10 %i_0_i_i to i15

ST_4: tmp_8 (33)  [1/1] 2.35ns  loc: nn_hls/src/digitRecognizer.cpp:13
:5  %tmp_8 = add i15 %phi_mul, %tmp_5_i_cast

ST_4: tmp_8_cast (34)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:6  %tmp_8_cast = zext i15 %tmp_8 to i32

ST_4: inputToHiddenWeights_1 (35)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:7  %inputToHiddenWeights_1 = getelementptr [25120 x float]* @inputToHiddenWeights, i32 0, i32 %tmp_8_cast

ST_4: inputToHiddenWeights_2 (36)  [2/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:13
:8  %inputToHiddenWeights_2 = load float* %inputToHiddenWeights_1, align 4

ST_4: sum (37)  [1/1] 2.32ns  loc: nn_hls/src/digitRecognizer.cpp:12
:9  %sum = add i10 %i_0_i_i, -1

ST_4: sum_cast (38)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:12
:10  %sum_cast = zext i10 %sum to i32

ST_4: inputData_addr (39)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:11  %inputData_addr = getelementptr [784 x float]* %inputData, i32 0, i32 %sum_cast

ST_4: inputData_load (40)  [2/2] 2.57ns  loc: nn_hls/src/digitRecognizer.cpp:13
:12  %inputData_load = load float* %inputData_addr, align 4

ST_4: i (44)  [1/1] 2.32ns  loc: nn_hls/src/digitRecognizer.cpp:12
:16  %i = add i10 %i_0_i_i, 1


 <State 5>: 3.25ns
ST_5: inputToHiddenWeights_2 (36)  [1/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:13
:8  %inputToHiddenWeights_2 = load float* %inputToHiddenWeights_1, align 4

ST_5: inputData_load (40)  [1/2] 2.57ns  loc: nn_hls/src/digitRecognizer.cpp:13
:12  %inputData_load = load float* %inputData_addr, align 4


 <State 6>: 5.70ns
ST_6: tmp_7_i (41)  [4/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 7>: 5.70ns
ST_7: tmp_7_i (41)  [3/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 8>: 5.70ns
ST_8: tmp_7_i (41)  [2/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 9>: 5.70ns
ST_9: tmp_7_i (41)  [1/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 10>: 6.44ns
ST_10: sum_2 (42)  [7/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 11>: 6.44ns
ST_11: sum_2 (42)  [6/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 12>: 6.44ns
ST_12: sum_2 (42)  [5/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 13>: 6.44ns
ST_13: sum_2 (42)  [4/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 14>: 6.44ns
ST_14: sum_2 (42)  [3/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 15>: 6.44ns
ST_15: sum_2 (42)  [2/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 16>: 6.44ns
ST_16: empty_12 (28)  [1/1] 0.00ns
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

ST_16: StgValue_64 (29)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_16: tmp_3 (30)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind

ST_16: StgValue_66 (31)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:14
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: sum_2 (42)  [1/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i

ST_16: empty_13 (43)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:15  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_16: StgValue_69 (45)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:12
:17  br label %2


 <State 17>: 6.79ns
ST_17: sum_0_i_i_to_int (47)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:0  %sum_0_i_i_to_int = bitcast float %sum_0_i_i to i32

ST_17: tmp_1 (48)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:1  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_0_i_i_to_int, i32 23, i32 30)

ST_17: tmp_2 (49)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:2  %tmp_2 = trunc i32 %sum_0_i_i_to_int to i23

ST_17: notlhs (50)  [1/1] 2.91ns  loc: nn_hls/src/digitRecognizer.cpp:11
:3  %notlhs = icmp ne i8 %tmp_1, -1

ST_17: notrhs (51)  [1/1] 3.20ns  loc: nn_hls/src/digitRecognizer.cpp:11
:4  %notrhs = icmp eq i23 %tmp_2, 0

ST_17: tmp_5 (53)  [1/1] 6.79ns  loc: nn_hls/src/digitRecognizer.cpp:16
:6  %tmp_5 = fcmp olt float %sum_0_i_i, 0.000000e+00


 <State 18>: 5.32ns
ST_18: tmp_4 (52)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11 (grouped into LUT with out node tmp_3_i)
:5  %tmp_4 = or i1 %notrhs, %notlhs

ST_18: tmp_6 (54)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:16 (grouped into LUT with out node tmp_3_i)
:7  %tmp_6 = and i1 %tmp_4, %tmp_5

ST_18: tmp_3_i (55)  [1/1] 2.07ns  loc: nn_hls/src/digitRecognizer.cpp:16 (out node of the LUT)
:8  %tmp_3_i = select i1 %tmp_6, float 0.000000e+00, float %sum_0_i_i

ST_18: hiddenOut_addr (56)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:16
:9  %hiddenOut_addr = getelementptr inbounds [32 x float]* %hiddenOut, i32 0, i32 %tmp_i

ST_18: StgValue_80 (57)  [1/1] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:16
:10  store float %tmp_3_i, float* %hiddenOut_addr, align 4

ST_18: empty_10 (58)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:17
:11  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp) nounwind

ST_18: StgValue_82 (59)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:12  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', nn_hls/src/digitRecognizer.cpp:9) [7]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', nn_hls/src/digitRecognizer.cpp:9) [7]  (0 ns)
	'icmp' operation ('exitcond3_i_i', nn_hls/src/digitRecognizer.cpp:9) [11]  (3.88 ns)

 <State 3>: 4.84ns
The critical path consists of the following:
	'load' operation ('sum', nn_hls/src/digitRecognizer.cpp:11) on array 'inputToHiddenWeights' [20]  (3.25 ns)
	multiplexor before 'phi' operation ('i') with incoming values : ('i', nn_hls/src/digitRecognizer.cpp:12) [23]  (1.59 ns)

 <State 4>: 5.61ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nn_hls/src/digitRecognizer.cpp:12) [23]  (0 ns)
	'add' operation ('tmp_8', nn_hls/src/digitRecognizer.cpp:13) [33]  (2.35 ns)
	'getelementptr' operation ('inputToHiddenWeights_1', nn_hls/src/digitRecognizer.cpp:13) [35]  (0 ns)
	'load' operation ('inputToHiddenWeights_2', nn_hls/src/digitRecognizer.cpp:13) on array 'inputToHiddenWeights' [36]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('inputToHiddenWeights_2', nn_hls/src/digitRecognizer.cpp:13) on array 'inputToHiddenWeights' [36]  (3.25 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', nn_hls/src/digitRecognizer.cpp:13) [41]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', nn_hls/src/digitRecognizer.cpp:13) [41]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', nn_hls/src/digitRecognizer.cpp:13) [41]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_7_i', nn_hls/src/digitRecognizer.cpp:13) [41]  (5.7 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', nn_hls/src/digitRecognizer.cpp:13) [42]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', nn_hls/src/digitRecognizer.cpp:13) [42]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', nn_hls/src/digitRecognizer.cpp:13) [42]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', nn_hls/src/digitRecognizer.cpp:13) [42]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', nn_hls/src/digitRecognizer.cpp:13) [42]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', nn_hls/src/digitRecognizer.cpp:13) [42]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum', nn_hls/src/digitRecognizer.cpp:13) [42]  (6.44 ns)

 <State 17>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', nn_hls/src/digitRecognizer.cpp:16) [53]  (6.79 ns)

 <State 18>: 5.32ns
The critical path consists of the following:
	'or' operation ('tmp_4', nn_hls/src/digitRecognizer.cpp:11) [52]  (0 ns)
	'and' operation ('tmp_6', nn_hls/src/digitRecognizer.cpp:16) [54]  (0 ns)
	'select' operation ('tmp_3_i', nn_hls/src/digitRecognizer.cpp:16) [55]  (2.07 ns)
	'store' operation (nn_hls/src/digitRecognizer.cpp:16) of variable 'tmp_3_i', nn_hls/src/digitRecognizer.cpp:16 on array 'hiddenOut' [57]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
