<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_stgereg.h source code [netbsd/sys/dev/pci/if_stgereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="stge_frag,stge_rfd,stge_tfd "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_stgereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_stgereg.h.html'>if_stgereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_stgereg.h,v 1.5 2008/04/28 20:23:55 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_IF_STGEREG_H_">_DEV_PCI_IF_STGEREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_IF_STGEREG_H_" data-ref="_M/_DEV_PCI_IF_STGEREG_H_">_DEV_PCI_IF_STGEREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Register description for the Sundance Tech. TC9021 10/100/1000</i></td></tr>
<tr><th id="37">37</th><td><i> * Ethernet controller.</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * Note that while DMA addresses are all in 64-bit fields, only</i></td></tr>
<tr><th id="40">40</th><td><i> * the lower 40 bits of a DMA address are valid.</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * TC9021 buffer fragment descriptor.</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><b>struct</b> <dfn class="type def" id="stge_frag" title='stge_frag' data-ref="stge_frag" data-ref-filename="stge_frag">stge_frag</dfn> {</td></tr>
<tr><th id="47">47</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="stge_frag::frag_word0" title='stge_frag::frag_word0' data-ref="stge_frag::frag_word0" data-ref-filename="stge_frag..frag_word0">frag_word0</dfn>;	<i>/* address, length */</i></td></tr>
<tr><th id="48">48</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/FRAG_ADDR" data-ref="_M/FRAG_ADDR">FRAG_ADDR</dfn>(x)	(((uint64_t)(x)) &lt;&lt; 0)</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/FRAG_ADDR_MASK" data-ref="_M/FRAG_ADDR_MASK">FRAG_ADDR_MASK</dfn>	FRAG_ADDR(0xfffffffffULL)</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/FRAG_LEN" data-ref="_M/FRAG_LEN">FRAG_LEN</dfn>(x)	(((uint64_t)(x)) &lt;&lt; 48)</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/FRAG_LEN_MASK" data-ref="_M/FRAG_LEN_MASK">FRAG_LEN_MASK</dfn>	FRAG_LEN(0xffffULL)</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/*</i></td></tr>
<tr><th id="56">56</th><td><i> * TC9021 Transmit Frame Descriptor.  Note the number of fragments</i></td></tr>
<tr><th id="57">57</th><td><i> * here is arbitrary, but we can't have any more than 15.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/STGE_NTXFRAGS" data-ref="_M/STGE_NTXFRAGS">STGE_NTXFRAGS</dfn>	12</u></td></tr>
<tr><th id="60">60</th><td><b>struct</b> <dfn class="type def" id="stge_tfd" title='stge_tfd' data-ref="stge_tfd" data-ref-filename="stge_tfd">stge_tfd</dfn> {</td></tr>
<tr><th id="61">61</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="stge_tfd::tfd_next" title='stge_tfd::tfd_next' data-ref="stge_tfd::tfd_next" data-ref-filename="stge_tfd..tfd_next">tfd_next</dfn>;	<i>/* next TFD in list */</i></td></tr>
<tr><th id="62">62</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="stge_tfd::tfd_control" title='stge_tfd::tfd_control' data-ref="stge_tfd::tfd_control" data-ref-filename="stge_tfd..tfd_control">tfd_control</dfn>;	<i>/* control bits */</i></td></tr>
<tr><th id="63">63</th><td>					<i>/* the buffer fragments */</i></td></tr>
<tr><th id="64">64</th><td>	<b>struct</b> <a class="type" href="#stge_frag" title='stge_frag' data-ref="stge_frag" data-ref-filename="stge_frag">stge_frag</a> <dfn class="decl field" id="stge_tfd::tfd_frags" title='stge_tfd::tfd_frags' data-ref="stge_tfd::tfd_frags" data-ref-filename="stge_tfd..tfd_frags">tfd_frags</dfn>[<a class="macro" href="#59" title="12" data-ref="_M/STGE_NTXFRAGS">STGE_NTXFRAGS</a>];</td></tr>
<tr><th id="65">65</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/TFD_FrameId" data-ref="_M/TFD_FrameId">TFD_FrameId</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/TFD_FrameId_MAX" data-ref="_M/TFD_FrameId_MAX">TFD_FrameId_MAX</dfn>		0xffff</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/TFD_WordAlign" data-ref="_M/TFD_WordAlign">TFD_WordAlign</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/TFD_WordAlign_dword" data-ref="_M/TFD_WordAlign_dword">TFD_WordAlign_dword</dfn>	0		/* align to dword in TxFIFO */</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/TFD_WordAlign_word" data-ref="_M/TFD_WordAlign_word">TFD_WordAlign_word</dfn>	2		/* align to word in TxFIFO */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/TFD_WordAlign_disable" data-ref="_M/TFD_WordAlign_disable">TFD_WordAlign_disable</dfn>	1		/* disable alignment */</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/TFD_TCPChecksumEnable" data-ref="_M/TFD_TCPChecksumEnable">TFD_TCPChecksumEnable</dfn>	(1ULL &lt;&lt; 18)</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/TFD_UDPChecksumEnable" data-ref="_M/TFD_UDPChecksumEnable">TFD_UDPChecksumEnable</dfn>	(1ULL &lt;&lt; 19)</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/TFD_IPChecksumEnable" data-ref="_M/TFD_IPChecksumEnable">TFD_IPChecksumEnable</dfn>	(1ULL &lt;&lt; 20)</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/TFD_FcsAppendDisable" data-ref="_M/TFD_FcsAppendDisable">TFD_FcsAppendDisable</dfn>	(1ULL &lt;&lt; 21)</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/TFD_TxIndicate" data-ref="_M/TFD_TxIndicate">TFD_TxIndicate</dfn>		(1ULL &lt;&lt; 22)</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/TFD_TxDMAIndicate" data-ref="_M/TFD_TxDMAIndicate">TFD_TxDMAIndicate</dfn>	(1ULL &lt;&lt; 23)</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/TFD_FragCount" data-ref="_M/TFD_FragCount">TFD_FragCount</dfn>(x)	((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/TFD_VLANTagInsert" data-ref="_M/TFD_VLANTagInsert">TFD_VLANTagInsert</dfn>	(1ULL &lt;&lt; 28)</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/TFD_TFDDone" data-ref="_M/TFD_TFDDone">TFD_TFDDone</dfn>		(1ULL &lt;&lt; 31)</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/TFD_VID" data-ref="_M/TFD_VID">TFD_VID</dfn>(x)		(((uint64_t)(x)) &lt;&lt; 32)</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/TFD_CFI" data-ref="_M/TFD_CFI">TFD_CFI</dfn>			(1ULL &lt;&lt; 44)</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/TFD_UserPriority" data-ref="_M/TFD_UserPriority">TFD_UserPriority</dfn>(x)	(((uint64_t)(x)) &lt;&lt; 45)</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/*</i></td></tr>
<tr><th id="87">87</th><td><i> * TC9021 Receive Frame Descriptor.  Each RFD has a single fragment</i></td></tr>
<tr><th id="88">88</th><td><i> * in it, and the chip tells us the beginning and end of the frame.</i></td></tr>
<tr><th id="89">89</th><td><i> */</i></td></tr>
<tr><th id="90">90</th><td><b>struct</b> <dfn class="type def" id="stge_rfd" title='stge_rfd' data-ref="stge_rfd" data-ref-filename="stge_rfd">stge_rfd</dfn> {</td></tr>
<tr><th id="91">91</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="stge_rfd::rfd_next" title='stge_rfd::rfd_next' data-ref="stge_rfd::rfd_next" data-ref-filename="stge_rfd..rfd_next">rfd_next</dfn>;	<i>/* next RFD in list */</i></td></tr>
<tr><th id="92">92</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="stge_rfd::rfd_status" title='stge_rfd::rfd_status' data-ref="stge_rfd::rfd_status" data-ref-filename="stge_rfd..rfd_status">rfd_status</dfn>;	<i>/* status bits */</i></td></tr>
<tr><th id="93">93</th><td>	<b>struct</b> <a class="type" href="#stge_frag" title='stge_frag' data-ref="stge_frag" data-ref-filename="stge_frag">stge_frag</a> <dfn class="decl field" id="stge_rfd::rfd_frag" title='stge_rfd::rfd_frag' data-ref="stge_rfd::rfd_frag" data-ref-filename="stge_rfd..rfd_frag">rfd_frag</dfn>;	<i>/* the buffer */</i></td></tr>
<tr><th id="94">94</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxDMAFrameLen" data-ref="_M/RFD_RxDMAFrameLen">RFD_RxDMAFrameLen</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxFIFOOverrun" data-ref="_M/RFD_RxFIFOOverrun">RFD_RxFIFOOverrun</dfn>	(1ULL &lt;&lt; 16)</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxRuntFrame" data-ref="_M/RFD_RxRuntFrame">RFD_RxRuntFrame</dfn>		(1ULL &lt;&lt; 17)</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxAlignmentError" data-ref="_M/RFD_RxAlignmentError">RFD_RxAlignmentError</dfn>	(1ULL &lt;&lt; 18)</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxFCSError" data-ref="_M/RFD_RxFCSError">RFD_RxFCSError</dfn>		(1ULL &lt;&lt; 19)</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxOversizedFrame" data-ref="_M/RFD_RxOversizedFrame">RFD_RxOversizedFrame</dfn>	(1ULL &lt;&lt; 20)</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/RFD_RxLengthError" data-ref="_M/RFD_RxLengthError">RFD_RxLengthError</dfn>	(1ULL &lt;&lt; 21)</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/RFD_VLANDetected" data-ref="_M/RFD_VLANDetected">RFD_VLANDetected</dfn>	(1ULL &lt;&lt; 22)</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/RFD_TCPDetected" data-ref="_M/RFD_TCPDetected">RFD_TCPDetected</dfn>		(1ULL &lt;&lt; 23)</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/RFD_TCPError" data-ref="_M/RFD_TCPError">RFD_TCPError</dfn>		(1ULL &lt;&lt; 24)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/RFD_UDPDetected" data-ref="_M/RFD_UDPDetected">RFD_UDPDetected</dfn>		(1ULL &lt;&lt; 25)</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/RFD_UDPError" data-ref="_M/RFD_UDPError">RFD_UDPError</dfn>		(1ULL &lt;&lt; 26)</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/RFD_IPDetected" data-ref="_M/RFD_IPDetected">RFD_IPDetected</dfn>		(1ULL &lt;&lt; 27)</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/RFD_IPError" data-ref="_M/RFD_IPError">RFD_IPError</dfn>		(1ULL &lt;&lt; 28)</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/RFD_FrameStart" data-ref="_M/RFD_FrameStart">RFD_FrameStart</dfn>		(1ULL &lt;&lt; 29)</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/RFD_FrameEnd" data-ref="_M/RFD_FrameEnd">RFD_FrameEnd</dfn>		(1ULL &lt;&lt; 30)</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/RFD_RFDDone" data-ref="_M/RFD_RFDDone">RFD_RFDDone</dfn>		(1ULL &lt;&lt; 31)</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/RFD_TCI" data-ref="_M/RFD_TCI">RFD_TCI</dfn>(x)		((((uint64_t)(x)) &gt;&gt; 32) &amp; 0xffff)</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/*</i></td></tr>
<tr><th id="116">116</th><td><i> * PCI configuration registers used by the TC9021.</i></td></tr>
<tr><th id="117">117</th><td><i> */</i></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/STGE_PCI_IOBA" data-ref="_M/STGE_PCI_IOBA">STGE_PCI_IOBA</dfn>		(PCI_MAPREG_START + 0x00)</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/STGE_PCI_MMBA" data-ref="_M/STGE_PCI_MMBA">STGE_PCI_MMBA</dfn>		(PCI_MAPREG_START + 0x04)</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*</i></td></tr>
<tr><th id="123">123</th><td><i> * EEPROM offsets.</i></td></tr>
<tr><th id="124">124</th><td><i> */</i></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/STGE_EEPROM_ConfigParam" data-ref="_M/STGE_EEPROM_ConfigParam">STGE_EEPROM_ConfigParam</dfn>		0x00</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/STGE_EEPROM_AsicCtrl" data-ref="_M/STGE_EEPROM_AsicCtrl">STGE_EEPROM_AsicCtrl</dfn>		0x01</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/STGE_EEPROM_SubSystemVendorId" data-ref="_M/STGE_EEPROM_SubSystemVendorId">STGE_EEPROM_SubSystemVendorId</dfn>	0x02</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/STGE_EEPROM_SubSystemId" data-ref="_M/STGE_EEPROM_SubSystemId">STGE_EEPROM_SubSystemId</dfn>		0x03</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/STGE_EEPROM_StationAddress0" data-ref="_M/STGE_EEPROM_StationAddress0">STGE_EEPROM_StationAddress0</dfn>	0x10</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/STGE_EEPROM_StationAddress1" data-ref="_M/STGE_EEPROM_StationAddress1">STGE_EEPROM_StationAddress1</dfn>	0x11</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/STGE_EEPROM_StationAddress2" data-ref="_M/STGE_EEPROM_StationAddress2">STGE_EEPROM_StationAddress2</dfn>	0x12</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/*</i></td></tr>
<tr><th id="134">134</th><td><i> * The TC9021 register space.</i></td></tr>
<tr><th id="135">135</th><td><i> */</i></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/STGE_DMACtrl" data-ref="_M/STGE_DMACtrl">STGE_DMACtrl</dfn>			0x00</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/DMAC_RxDMAComplete" data-ref="_M/DMAC_RxDMAComplete">DMAC_RxDMAComplete</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/DMAC_RxDMAPollNow" data-ref="_M/DMAC_RxDMAPollNow">DMAC_RxDMAPollNow</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/DMAC_TxDMAComplete" data-ref="_M/DMAC_TxDMAComplete">DMAC_TxDMAComplete</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/DMAC_TxDMAPollNow" data-ref="_M/DMAC_TxDMAPollNow">DMAC_TxDMAPollNow</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/DMAC_TxDMAInProg" data-ref="_M/DMAC_TxDMAInProg">DMAC_TxDMAInProg</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/DMAC_RxEarlyDisable" data-ref="_M/DMAC_RxEarlyDisable">DMAC_RxEarlyDisable</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/DMAC_MWIDisable" data-ref="_M/DMAC_MWIDisable">DMAC_MWIDisable</dfn>			(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/DMAC_TxWiteBackDisable" data-ref="_M/DMAC_TxWiteBackDisable">DMAC_TxWiteBackDisable</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/DMAC_TxBurstLimit" data-ref="_M/DMAC_TxBurstLimit">DMAC_TxBurstLimit</dfn>(x)		((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/DMAC_TargetAbort" data-ref="_M/DMAC_TargetAbort">DMAC_TargetAbort</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/DMAC_MasterAbort" data-ref="_M/DMAC_MasterAbort">DMAC_MasterAbort</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/STGE_RxDMAStatus" data-ref="_M/STGE_RxDMAStatus">STGE_RxDMAStatus</dfn>		0x08</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/STGE_TFDListPtrLo" data-ref="_M/STGE_TFDListPtrLo">STGE_TFDListPtrLo</dfn>		0x10</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/STGE_TFDListPtrHi" data-ref="_M/STGE_TFDListPtrHi">STGE_TFDListPtrHi</dfn>		0x14</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/STGE_TxDMABurstThresh" data-ref="_M/STGE_TxDMABurstThresh">STGE_TxDMABurstThresh</dfn>		0x18	/* 8-bit */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/STGE_TxDMAUrgentThresh" data-ref="_M/STGE_TxDMAUrgentThresh">STGE_TxDMAUrgentThresh</dfn>		0x19	/* 8-bit */</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/STGE_TxDMAPollPeriod" data-ref="_M/STGE_TxDMAPollPeriod">STGE_TxDMAPollPeriod</dfn>		0x1a	/* 8-bit */</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/STGE_RFDListPtrLo" data-ref="_M/STGE_RFDListPtrLo">STGE_RFDListPtrLo</dfn>		0x1c</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/STGE_RFDListPtrHi" data-ref="_M/STGE_RFDListPtrHi">STGE_RFDListPtrHi</dfn>		0x20</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/STGE_RxDMABurstThresh" data-ref="_M/STGE_RxDMABurstThresh">STGE_RxDMABurstThresh</dfn>		0x24	/* 8-bit */</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/STGE_RxDMAUrgentThresh" data-ref="_M/STGE_RxDMAUrgentThresh">STGE_RxDMAUrgentThresh</dfn>		0x25	/* 8-bit */</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/STGE_RxDMAPollPeriod" data-ref="_M/STGE_RxDMAPollPeriod">STGE_RxDMAPollPeriod</dfn>		0x26	/* 8-bit */</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/STGE_RxDMAIntCtrl" data-ref="_M/STGE_RxDMAIntCtrl">STGE_RxDMAIntCtrl</dfn>		0x28</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/RDIC_RxFrameCount" data-ref="_M/RDIC_RxFrameCount">RDIC_RxFrameCount</dfn>(x)		((x) &amp; 0xff)</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/RDIC_PriorityThresh" data-ref="_M/RDIC_PriorityThresh">RDIC_PriorityThresh</dfn>(x)		((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/RDIC_RxDMAWaitTime" data-ref="_M/RDIC_RxDMAWaitTime">RDIC_RxDMAWaitTime</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/STGE_DebugCtrl" data-ref="_M/STGE_DebugCtrl">STGE_DebugCtrl</dfn>			0x2c	/* 16-bit */</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO0Ctrl" data-ref="_M/DC_GPIO0Ctrl">DC_GPIO0Ctrl</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO1Ctrl" data-ref="_M/DC_GPIO1Ctrl">DC_GPIO1Ctrl</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO0" data-ref="_M/DC_GPIO0">DC_GPIO0</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/DC_GPIO1" data-ref="_M/DC_GPIO1">DC_GPIO1</dfn>			(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/STGE_AsicCtrl" data-ref="_M/STGE_AsicCtrl">STGE_AsicCtrl</dfn>			0x30</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AC_ExpRomDisable" data-ref="_M/AC_ExpRomDisable">AC_ExpRomDisable</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/AC_ExpRomSize" data-ref="_M/AC_ExpRomSize">AC_ExpRomSize</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/AC_PhySpeed10" data-ref="_M/AC_PhySpeed10">AC_PhySpeed10</dfn>			(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/AC_PhySpeed100" data-ref="_M/AC_PhySpeed100">AC_PhySpeed100</dfn>			(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AC_PhySpeed1000" data-ref="_M/AC_PhySpeed1000">AC_PhySpeed1000</dfn>			(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/AC_PhyMedia" data-ref="_M/AC_PhyMedia">AC_PhyMedia</dfn>			(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/AC_ForcedConfig" data-ref="_M/AC_ForcedConfig">AC_ForcedConfig</dfn>(x)		((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AC_ForcedConfig_MASK" data-ref="_M/AC_ForcedConfig_MASK">AC_ForcedConfig_MASK</dfn>		AC_ForcedConfig(7)</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AC_D3ResetDisable" data-ref="_M/AC_D3ResetDisable">AC_D3ResetDisable</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AC_SpeedupMode" data-ref="_M/AC_SpeedupMode">AC_SpeedupMode</dfn>			(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/AC_LEDMode" data-ref="_M/AC_LEDMode">AC_LEDMode</dfn>			(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/AC_RstOutPolarity" data-ref="_M/AC_RstOutPolarity">AC_RstOutPolarity</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AC_GlobalReset" data-ref="_M/AC_GlobalReset">AC_GlobalReset</dfn>			(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AC_RxReset" data-ref="_M/AC_RxReset">AC_RxReset</dfn>			(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/AC_TxReset" data-ref="_M/AC_TxReset">AC_TxReset</dfn>			(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/AC_DMA" data-ref="_M/AC_DMA">AC_DMA</dfn>				(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/AC_FIFO" data-ref="_M/AC_FIFO">AC_FIFO</dfn>				(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/AC_Network" data-ref="_M/AC_Network">AC_Network</dfn>			(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/AC_Host" data-ref="_M/AC_Host">AC_Host</dfn>				(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/AC_AutoInit" data-ref="_M/AC_AutoInit">AC_AutoInit</dfn>			(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/AC_RstOut" data-ref="_M/AC_RstOut">AC_RstOut</dfn>			(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AC_InterruptRequest" data-ref="_M/AC_InterruptRequest">AC_InterruptRequest</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/AC_ResetBusy" data-ref="_M/AC_ResetBusy">AC_ResetBusy</dfn>			(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/STGE_FIFOCtrl" data-ref="_M/STGE_FIFOCtrl">STGE_FIFOCtrl</dfn>			0x38	/* 16-bit */</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/FC_RAMTestMode" data-ref="_M/FC_RAMTestMode">FC_RAMTestMode</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/FC_Transmitting" data-ref="_M/FC_Transmitting">FC_Transmitting</dfn>			(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/FC_Receiving" data-ref="_M/FC_Receiving">FC_Receiving</dfn>			(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/STGE_RxEarlyThresh" data-ref="_M/STGE_RxEarlyThresh">STGE_RxEarlyThresh</dfn>		0x3a	/* 16-bit */</u></td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/STGE_FlowOffThresh" data-ref="_M/STGE_FlowOffThresh">STGE_FlowOffThresh</dfn>		0x3c	/* 16-bit */</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/STGE_FlowOnTresh" data-ref="_M/STGE_FlowOnTresh">STGE_FlowOnTresh</dfn>		0x3e	/* 16-bit */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/STGE_TxStartThresh" data-ref="_M/STGE_TxStartThresh">STGE_TxStartThresh</dfn>		0x44	/* 16-bit */</u></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/STGE_EepromData" data-ref="_M/STGE_EepromData">STGE_EepromData</dfn>			0x48	/* 16-bit */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/STGE_EepromCtrl" data-ref="_M/STGE_EepromCtrl">STGE_EepromCtrl</dfn>			0x4a	/* 16-bit */</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/EC_EepromAddress" data-ref="_M/EC_EepromAddress">EC_EepromAddress</dfn>(x)		((x) &amp; 0xff)</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/EC_EepromOpcode" data-ref="_M/EC_EepromOpcode">EC_EepromOpcode</dfn>(x)		((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_WE" data-ref="_M/EC_OP_WE">EC_OP_WE</dfn>			0</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_WR" data-ref="_M/EC_OP_WR">EC_OP_WR</dfn>			1</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_RR" data-ref="_M/EC_OP_RR">EC_OP_RR</dfn>			2</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/EC_OP_ER" data-ref="_M/EC_OP_ER">EC_OP_ER</dfn>			3</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/EC_EepromBusy" data-ref="_M/EC_EepromBusy">EC_EepromBusy</dfn>			(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/STGE_ExpRomAddr" data-ref="_M/STGE_ExpRomAddr">STGE_ExpRomAddr</dfn>			0x4c</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/STGE_ExpRomData" data-ref="_M/STGE_ExpRomData">STGE_ExpRomData</dfn>			0x50	/* 8-bit */</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/STGE_WakeEvent" data-ref="_M/STGE_WakeEvent">STGE_WakeEvent</dfn>			0x51	/* 8-bit */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/STGE_Countdown" data-ref="_M/STGE_Countdown">STGE_Countdown</dfn>			0x54</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/CD_Count" data-ref="_M/CD_Count">CD_Count</dfn>(x)			((x) &amp; 0xffff)</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/CD_CountdownSpeed" data-ref="_M/CD_CountdownSpeed">CD_CountdownSpeed</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/CD_CountdownMode" data-ref="_M/CD_CountdownMode">CD_CountdownMode</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/CD_CountdownIntEnabled" data-ref="_M/CD_CountdownIntEnabled">CD_CountdownIntEnabled</dfn>		(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/STGE_IntStatusAck" data-ref="_M/STGE_IntStatusAck">STGE_IntStatusAck</dfn>		0x5a	/* 16-bit */</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/STGE_IntStatus" data-ref="_M/STGE_IntStatus">STGE_IntStatus</dfn>			0x5e	/* 16-bit */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/STGE_IntEnable" data-ref="_M/STGE_IntEnable">STGE_IntEnable</dfn>			0x5c	/* 16-bit */</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/IS_InterruptStatus" data-ref="_M/IS_InterruptStatus">IS_InterruptStatus</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/IS_HostError" data-ref="_M/IS_HostError">IS_HostError</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/IS_TxComplete" data-ref="_M/IS_TxComplete">IS_TxComplete</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/IS_MACControlFrame" data-ref="_M/IS_MACControlFrame">IS_MACControlFrame</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/IS_RxComplete" data-ref="_M/IS_RxComplete">IS_RxComplete</dfn>			(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/IS_RxEarly" data-ref="_M/IS_RxEarly">IS_RxEarly</dfn>			(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/IS_InRequested" data-ref="_M/IS_InRequested">IS_InRequested</dfn>			(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/IS_UpdateStats" data-ref="_M/IS_UpdateStats">IS_UpdateStats</dfn>			(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/IS_LinkEvent" data-ref="_M/IS_LinkEvent">IS_LinkEvent</dfn>			(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/IS_TxDMAComplete" data-ref="_M/IS_TxDMAComplete">IS_TxDMAComplete</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/IS_RxDMAComplete" data-ref="_M/IS_RxDMAComplete">IS_RxDMAComplete</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/IS_RFDListEnd" data-ref="_M/IS_RFDListEnd">IS_RFDListEnd</dfn>			(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/IS_RxDMAPriority" data-ref="_M/IS_RxDMAPriority">IS_RxDMAPriority</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/STGE_TxStatus" data-ref="_M/STGE_TxStatus">STGE_TxStatus</dfn>			0x60</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/TS_TxError" data-ref="_M/TS_TxError">TS_TxError</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/TS_LateCollision" data-ref="_M/TS_LateCollision">TS_LateCollision</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/TS_MaxCollisions" data-ref="_M/TS_MaxCollisions">TS_MaxCollisions</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/TS_TxUnderrun" data-ref="_M/TS_TxUnderrun">TS_TxUnderrun</dfn>			(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/TS_TxIndicateReqd" data-ref="_M/TS_TxIndicateReqd">TS_TxIndicateReqd</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/TS_TxComplete" data-ref="_M/TS_TxComplete">TS_TxComplete</dfn>			(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/TS_TxFrameId_get" data-ref="_M/TS_TxFrameId_get">TS_TxFrameId_get</dfn>(x)		((x) &gt;&gt; 16)</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/STGE_MACCtrl" data-ref="_M/STGE_MACCtrl">STGE_MACCtrl</dfn>			0x6c</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/MC_IFSSelect" data-ref="_M/MC_IFSSelect">MC_IFSSelect</dfn>(x)			((x) &amp; 3)</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/MC_DuplexSelect" data-ref="_M/MC_DuplexSelect">MC_DuplexSelect</dfn>			(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/MC_RcvLargeFrames" data-ref="_M/MC_RcvLargeFrames">MC_RcvLargeFrames</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/MC_TxFlowControlEnable" data-ref="_M/MC_TxFlowControlEnable">MC_TxFlowControlEnable</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/MC_RxFlowControlEnable" data-ref="_M/MC_RxFlowControlEnable">MC_RxFlowControlEnable</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/MC_RcvFCS" data-ref="_M/MC_RcvFCS">MC_RcvFCS</dfn>			(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/MC_FIFOLoopback" data-ref="_M/MC_FIFOLoopback">MC_FIFOLoopback</dfn>			(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/MC_MACLoopback" data-ref="_M/MC_MACLoopback">MC_MACLoopback</dfn>			(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/MC_AutoVLANtagging" data-ref="_M/MC_AutoVLANtagging">MC_AutoVLANtagging</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/MC_AutoVLANuntagging" data-ref="_M/MC_AutoVLANuntagging">MC_AutoVLANuntagging</dfn>		(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/MC_CollisionDetect" data-ref="_M/MC_CollisionDetect">MC_CollisionDetect</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/MC_CarrierSense" data-ref="_M/MC_CarrierSense">MC_CarrierSense</dfn>			(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/MC_StatisticsEnable" data-ref="_M/MC_StatisticsEnable">MC_StatisticsEnable</dfn>		(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/MC_StatisticsDisable" data-ref="_M/MC_StatisticsDisable">MC_StatisticsDisable</dfn>		(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/MC_StatisticsEnabled" data-ref="_M/MC_StatisticsEnabled">MC_StatisticsEnabled</dfn>		(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/MC_TxEnable" data-ref="_M/MC_TxEnable">MC_TxEnable</dfn>			(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/MC_TxDisable" data-ref="_M/MC_TxDisable">MC_TxDisable</dfn>			(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/MC_TxEnabled" data-ref="_M/MC_TxEnabled">MC_TxEnabled</dfn>			(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/MC_RxEnable" data-ref="_M/MC_RxEnable">MC_RxEnable</dfn>			(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/MC_RxDisable" data-ref="_M/MC_RxDisable">MC_RxDisable</dfn>			(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/MC_RxEnabled" data-ref="_M/MC_RxEnabled">MC_RxEnabled</dfn>			(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/MC_Paused" data-ref="_M/MC_Paused">MC_Paused</dfn>			(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/STGE_VLANTag" data-ref="_M/STGE_VLANTag">STGE_VLANTag</dfn>			0x70</u></td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/STGE_PhyCtrl" data-ref="_M/STGE_PhyCtrl">STGE_PhyCtrl</dfn>			0x76	/* 8-bit */</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/PC_MgmtClk" data-ref="_M/PC_MgmtClk">PC_MgmtClk</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/PC_MgmtData" data-ref="_M/PC_MgmtData">PC_MgmtData</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/PC_MgmtDir" data-ref="_M/PC_MgmtDir">PC_MgmtDir</dfn>			(1U &lt;&lt; 2)	/* MAC-&gt;PHY */</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/PC_PhyDuplexPolarity" data-ref="_M/PC_PhyDuplexPolarity">PC_PhyDuplexPolarity</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/PC_PhyDuplexStatus" data-ref="_M/PC_PhyDuplexStatus">PC_PhyDuplexStatus</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/PC_PhyLnkPolarity" data-ref="_M/PC_PhyLnkPolarity">PC_PhyLnkPolarity</dfn>		(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/PC_LinkSpeed" data-ref="_M/PC_LinkSpeed">PC_LinkSpeed</dfn>(x)			(((x) &gt;&gt; 6) &amp; 3)</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/PC_LinkSpeed_Down" data-ref="_M/PC_LinkSpeed_Down">PC_LinkSpeed_Down</dfn>		0</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/PC_LinkSpeed_10" data-ref="_M/PC_LinkSpeed_10">PC_LinkSpeed_10</dfn>			1</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/PC_LinkSpeed_100" data-ref="_M/PC_LinkSpeed_100">PC_LinkSpeed_100</dfn>		2</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/PC_LinkSpeed_1000" data-ref="_M/PC_LinkSpeed_1000">PC_LinkSpeed_1000</dfn>		3</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/STGE_StationAddress0" data-ref="_M/STGE_StationAddress0">STGE_StationAddress0</dfn>		0x78	/* 16-bit */</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/STGE_StationAddress1" data-ref="_M/STGE_StationAddress1">STGE_StationAddress1</dfn>		0x7a	/* 16-bit */</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/STGE_StationAddress2" data-ref="_M/STGE_StationAddress2">STGE_StationAddress2</dfn>		0x7c	/* 16-bit */</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/STGE_VLANHashTable" data-ref="_M/STGE_VLANHashTable">STGE_VLANHashTable</dfn>		0x7e	/* 16-bit */</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/STGE_VLANId" data-ref="_M/STGE_VLANId">STGE_VLANId</dfn>			0x80</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/STGE_MaxFrameSize" data-ref="_M/STGE_MaxFrameSize">STGE_MaxFrameSize</dfn>		0x84</u></td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/STGE_ReceiveMode" data-ref="_M/STGE_ReceiveMode">STGE_ReceiveMode</dfn>		0x88	/* 16-bit */</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveUnicast" data-ref="_M/RM_ReceiveUnicast">RM_ReceiveUnicast</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveMulticast" data-ref="_M/RM_ReceiveMulticast">RM_ReceiveMulticast</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveBroadcast" data-ref="_M/RM_ReceiveBroadcast">RM_ReceiveBroadcast</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveAllFrames" data-ref="_M/RM_ReceiveAllFrames">RM_ReceiveAllFrames</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveMulticastHash" data-ref="_M/RM_ReceiveMulticastHash">RM_ReceiveMulticastHash</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveIPMulticast" data-ref="_M/RM_ReceiveIPMulticast">RM_ReceiveIPMulticast</dfn>		(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveVLANMatch" data-ref="_M/RM_ReceiveVLANMatch">RM_ReceiveVLANMatch</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/RM_ReceiveVLANHash" data-ref="_M/RM_ReceiveVLANHash">RM_ReceiveVLANHash</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/STGE_HashTable0" data-ref="_M/STGE_HashTable0">STGE_HashTable0</dfn>			0x8c</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/STGE_HashTable1" data-ref="_M/STGE_HashTable1">STGE_HashTable1</dfn>			0x90</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/STGE_RMONStatisticsMask" data-ref="_M/STGE_RMONStatisticsMask">STGE_RMONStatisticsMask</dfn>		0x98	/* set to disable */</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/STGE_StatisticsMask" data-ref="_M/STGE_StatisticsMask">STGE_StatisticsMask</dfn>		0x9c	/* set to disable */</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/STGE_RxJumboFrames" data-ref="_M/STGE_RxJumboFrames">STGE_RxJumboFrames</dfn>		0xbc	/* 16-bit */</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/STGE_TCPCheckSumErrors" data-ref="_M/STGE_TCPCheckSumErrors">STGE_TCPCheckSumErrors</dfn>		0xc0	/* 16-bit */</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/STGE_IPCheckSumErrors" data-ref="_M/STGE_IPCheckSumErrors">STGE_IPCheckSumErrors</dfn>		0xc2	/* 16-bit */</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/STGE_UDPCheckSumErrors" data-ref="_M/STGE_UDPCheckSumErrors">STGE_UDPCheckSumErrors</dfn>		0xc4	/* 16-bit */</u></td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/STGE_TxJumboFrames" data-ref="_M/STGE_TxJumboFrames">STGE_TxJumboFrames</dfn>		0xf4	/* 16-bit */</u></td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><i>/*</i></td></tr>
<tr><th id="353">353</th><td><i> * TC9021 statistics.  Available memory and I/O mapped.</i></td></tr>
<tr><th id="354">354</th><td><i> */</i></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/STGE_OctetRcvOk" data-ref="_M/STGE_OctetRcvOk">STGE_OctetRcvOk</dfn>			0xa8</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/STGE_McstOctetRcvdOk" data-ref="_M/STGE_McstOctetRcvdOk">STGE_McstOctetRcvdOk</dfn>		0xac</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/STGE_BcstOctetRcvdOk" data-ref="_M/STGE_BcstOctetRcvdOk">STGE_BcstOctetRcvdOk</dfn>		0xb0</u></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/STGE_FramesRcvdOk" data-ref="_M/STGE_FramesRcvdOk">STGE_FramesRcvdOk</dfn>		0xb4</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/STGE_McstFramesRcvdOk" data-ref="_M/STGE_McstFramesRcvdOk">STGE_McstFramesRcvdOk</dfn>		0xb8</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/STGE_BcstFramesRcvdOk" data-ref="_M/STGE_BcstFramesRcvdOk">STGE_BcstFramesRcvdOk</dfn>		0xbe	/* 16-bit */</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/STGE_MacControlFramesRcvd" data-ref="_M/STGE_MacControlFramesRcvd">STGE_MacControlFramesRcvd</dfn>	0xc6	/* 16-bit */</u></td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/STGE_FrameTooLongErrors" data-ref="_M/STGE_FrameTooLongErrors">STGE_FrameTooLongErrors</dfn>		0xc8	/* 16-bit */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/STGE_InRangeLengthErrors" data-ref="_M/STGE_InRangeLengthErrors">STGE_InRangeLengthErrors</dfn>	0xca	/* 16-bit */</u></td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/STGE_FramesCheckSeqErrors" data-ref="_M/STGE_FramesCheckSeqErrors">STGE_FramesCheckSeqErrors</dfn>	0xcc	/* 16-bit */</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/STGE_FramesLostRxErrors" data-ref="_M/STGE_FramesLostRxErrors">STGE_FramesLostRxErrors</dfn>		0xce	/* 16-bit */</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/STGE_OctetXmtdOk" data-ref="_M/STGE_OctetXmtdOk">STGE_OctetXmtdOk</dfn>		0xd0</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/STGE_McstOctetXmtdOk" data-ref="_M/STGE_McstOctetXmtdOk">STGE_McstOctetXmtdOk</dfn>		0xd4</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/STGE_BcstOctetXmtdOk" data-ref="_M/STGE_BcstOctetXmtdOk">STGE_BcstOctetXmtdOk</dfn>		0xd8</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/STGE_FramesXmtdOk" data-ref="_M/STGE_FramesXmtdOk">STGE_FramesXmtdOk</dfn>		0xdc</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/STGE_McstFramesXmtdOk" data-ref="_M/STGE_McstFramesXmtdOk">STGE_McstFramesXmtdOk</dfn>		0xe0</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/STGE_FramesWDeferredXmt" data-ref="_M/STGE_FramesWDeferredXmt">STGE_FramesWDeferredXmt</dfn>		0xe4</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/STGE_LateCollisions" data-ref="_M/STGE_LateCollisions">STGE_LateCollisions</dfn>		0xe8</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/STGE_MultiColFrames" data-ref="_M/STGE_MultiColFrames">STGE_MultiColFrames</dfn>		0xec</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/STGE_SingleColFrames" data-ref="_M/STGE_SingleColFrames">STGE_SingleColFrames</dfn>		0xf0</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/STGE_BcstFramesXmtdOk" data-ref="_M/STGE_BcstFramesXmtdOk">STGE_BcstFramesXmtdOk</dfn>		0xf6	/* 16-bit */</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/STGE_CarrierSenseErrors" data-ref="_M/STGE_CarrierSenseErrors">STGE_CarrierSenseErrors</dfn>		0xf8	/* 16-bit */</u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/STGE_MacControlFramesXmtd" data-ref="_M/STGE_MacControlFramesXmtd">STGE_MacControlFramesXmtd</dfn>	0xfa	/* 16-bit */</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/STGE_FramesAbortXSColls" data-ref="_M/STGE_FramesAbortXSColls">STGE_FramesAbortXSColls</dfn>		0xfc	/* 16-bit */</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/STGE_FramesWEXDeferal" data-ref="_M/STGE_FramesWEXDeferal">STGE_FramesWEXDeferal</dfn>		0xfe	/* 16-bit */</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><i>/*</i></td></tr>
<tr><th id="407">407</th><td><i> * RMON-compatible statistics.  Only accessible if memory-mapped.</i></td></tr>
<tr><th id="408">408</th><td><i> */</i></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsCollisions" data-ref="_M/STGE_EtherStatsCollisions">STGE_EtherStatsCollisions</dfn>			0x100</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsOctetsTransmit" data-ref="_M/STGE_EtherStatsOctetsTransmit">STGE_EtherStatsOctetsTransmit</dfn>			0x104</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPktsTransmit" data-ref="_M/STGE_EtherStatsPktsTransmit">STGE_EtherStatsPktsTransmit</dfn>			0x108</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts64OctetsTransmit" data-ref="_M/STGE_EtherStatsPkts64OctetsTransmit">STGE_EtherStatsPkts64OctetsTransmit</dfn>		0x10c</u></td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts64to127OctetsTransmit" data-ref="_M/STGE_EtherStatsPkts64to127OctetsTransmit">STGE_EtherStatsPkts64to127OctetsTransmit</dfn>	0x110</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts128to255OctetsTransmit" data-ref="_M/STGE_EtherStatsPkts128to255OctetsTransmit">STGE_EtherStatsPkts128to255OctetsTransmit</dfn>	0x114</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts256to511OctetsTransmit" data-ref="_M/STGE_EtherStatsPkts256to511OctetsTransmit">STGE_EtherStatsPkts256to511OctetsTransmit</dfn>	0x118</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts512to1023OctetsTransmit" data-ref="_M/STGE_EtherStatsPkts512to1023OctetsTransmit">STGE_EtherStatsPkts512to1023OctetsTransmit</dfn>	0x11c</u></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts1024to1518OctetsTransmit" data-ref="_M/STGE_EtherStatsPkts1024to1518OctetsTransmit">STGE_EtherStatsPkts1024to1518OctetsTransmit</dfn>	0x120</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsCRCAlignErrors" data-ref="_M/STGE_EtherStatsCRCAlignErrors">STGE_EtherStatsCRCAlignErrors</dfn>			0x124</u></td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsUndersizePkts" data-ref="_M/STGE_EtherStatsUndersizePkts">STGE_EtherStatsUndersizePkts</dfn>			0x128</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsFragments" data-ref="_M/STGE_EtherStatsFragments">STGE_EtherStatsFragments</dfn>			0x12c</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsJabbers" data-ref="_M/STGE_EtherStatsJabbers">STGE_EtherStatsJabbers</dfn>				0x130</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsOctets" data-ref="_M/STGE_EtherStatsOctets">STGE_EtherStatsOctets</dfn>				0x134</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts" data-ref="_M/STGE_EtherStatsPkts">STGE_EtherStatsPkts</dfn>				0x138</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts64Octets" data-ref="_M/STGE_EtherStatsPkts64Octets">STGE_EtherStatsPkts64Octets</dfn>			0x13c</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts65to127Octets" data-ref="_M/STGE_EtherStatsPkts65to127Octets">STGE_EtherStatsPkts65to127Octets</dfn>		0x140</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts128to255Octets" data-ref="_M/STGE_EtherStatsPkts128to255Octets">STGE_EtherStatsPkts128to255Octets</dfn>		0x144</u></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts256to511Octets" data-ref="_M/STGE_EtherStatsPkts256to511Octets">STGE_EtherStatsPkts256to511Octets</dfn>		0x148</u></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts512to1023Octets" data-ref="_M/STGE_EtherStatsPkts512to1023Octets">STGE_EtherStatsPkts512to1023Octets</dfn>		0x14c</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/STGE_EtherStatsPkts1024to1518Octets" data-ref="_M/STGE_EtherStatsPkts1024to1518Octets">STGE_EtherStatsPkts1024to1518Octets</dfn>		0x150</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_PCI_IF_STGEREG_H_ */</u></td></tr>
<tr><th id="453">453</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_stge.c.html'>netbsd/sys/dev/pci/if_stge.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
