// Seed: 1919991082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_7;
  supply1 id_8 = 1'b0 ~^ id_6 ? 1'd0 : id_7;
  wire id_9;
  wire id_10;
  assign id_9 = id_5;
endmodule
module module_1 (
    inout supply1 id_0,
    output wand id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6
);
  wire id_8;
  wire id_9;
  xnor (id_1, id_6, id_0, id_8);
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9
  );
endmodule
