{"files":[{"patch":"@@ -6331,27 +6331,0 @@\n-\/\/ Special prefetch versions which use the dcbz instruction.\n-instruct prefetch_alloc_zero(indirectMemory mem, iRegLsrc src) %{\n-  match(PrefetchAllocation (AddP mem src));\n-  predicate(AllocatePrefetchStyle == 3);\n-  ins_cost(MEMORY_REF_COST);\n-\n-  format %{ \"PREFETCH $mem, 2, $src \\t\/\/ Prefetch write-many with zero\" %}\n-  size(4);\n-  ins_encode %{\n-    __ dcbz($src$$Register, $mem$$base$$Register);\n-  %}\n-  ins_pipe(pipe_class_memory);\n-%}\n-\n-instruct prefetch_alloc_zero_no_offset(indirectMemory mem) %{\n-  match(PrefetchAllocation mem);\n-  predicate(AllocatePrefetchStyle == 3);\n-  ins_cost(MEMORY_REF_COST);\n-\n-  format %{ \"PREFETCH $mem, 2 \\t\/\/ Prefetch write-many with zero\" %}\n-  size(4);\n-  ins_encode %{\n-    __ dcbz($mem$$base$$Register);\n-  %}\n-  ins_pipe(pipe_class_memory);\n-%}\n-\n@@ -6360,1 +6333,0 @@\n-  predicate(AllocatePrefetchStyle != 3);\n@@ -6373,1 +6345,0 @@\n-  predicate(AllocatePrefetchStyle != 3);\n","filename":"src\/hotspot\/cpu\/ppc\/ppc.ad","additions":0,"deletions":29,"binary":false,"changes":29,"status":"modified"},{"patch":"@@ -1917,2 +1917,1 @@\n-      \/\/ Address is aligned to execute prefetch to the beginning of cache line size\n-      \/\/ (it is important when BIS instruction is used on SPARC as prefetch).\n+      \/\/ Address is aligned to execute prefetch to the beginning of cache line size.\n","filename":"src\/hotspot\/share\/opto\/macro.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"}]}