text_mem.v,verilog,xil_defaultlib,../../../../lab12.gen/sources_1/ip/text_mem/sim/text_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
