Protel Design System Design Rule Check
PCB File : F:\Khóa altium_diviot\prj_PLC_Cong\PCB_PLC.PcbDoc
Date     : 8/10/2021
Time     : 12:42:00 am

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L02_P000 On Top Layer
   Polygon named: GND_L01_P002 On Top Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=7mil) (InComponent('U1')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L01_P002) on Top Layer 
   Violation between Modified Polygon: Polygon Not Repour After Edit  (GND_L02_P000) on Bottom Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=7mil) (Max=40mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2810mil,3363.15mil) on Top Overlay And Pad L2-1(2806.063mil,3142.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2810mil,3363.15mil) on Top Overlay And Pad L2-2(2810mil,3560mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-1(3190.263mil,3772.961mil) on Top Layer And Track (3148.924mil,3713.905mil)(3412.704mil,3713.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-3(3371.365mil,3772.961mil) on Top Layer And Track (3148.924mil,3713.905mil)(3412.704mil,3713.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AMS1-4(3280.814mil,3544.614mil) on Top Layer And Text "C14" (3220mil,3482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-4(3280.814mil,3544.614mil) on Top Layer And Track (3148.924mil,3603.669mil)(3412.704mil,3603.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(3668.898mil,2120mil) on Top Layer And Track (3684.646mil,2035.354mil)(3684.646mil,2204.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-2(4570mil,3624.803mil) on Top Layer And Track (4534.866mil,3603.299mil)(4534.866mil,3656.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C1-2(4570mil,3624.803mil) on Top Layer And Track (4534.866mil,3656.228mil)(4604.866mil,3656.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(4570mil,3624.803mil) on Top Layer And Track (4543mil,3578.394mil)(4543mil,3596.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(4570mil,3624.803mil) on Top Layer And Track (4597mil,3578.394mil)(4597mil,3596.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-2(4570mil,3624.803mil) on Top Layer And Track (4604.866mil,3603.299mil)(4604.866mil,3656.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3300mil,3261.102mil) on Top Layer And Text "C13" (3220mil,3202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3300mil,3261.102mil) on Top Layer And Track (3244.646mil,3245.354mil)(3355.354mil,3245.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(3300mil,3398.898mil) on Top Layer And Track (3215.354mil,3414.646mil)(3384.646mil,3414.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(3320mil,4491.102mil) on Multi-Layer And Track (3194mil,4560mil)(3347mil,4407mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(3320mil,4491.102mil) on Multi-Layer And Track (3234mil,4560mil)(3379mil,4415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(4350.929mil,3384.071mil) on Top Layer And Text "C6" (4331mil,3355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-2(4350.929mil,3384.071mil) on Top Layer And Track (4316.063mil,3352.646mil)(4316.063mil,3405.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C3-2(4350.929mil,3384.071mil) on Top Layer And Track (4316.063mil,3352.646mil)(4386.063mil,3352.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(4350.929mil,3384.071mil) on Top Layer And Track (4323.929mil,3412.48mil)(4323.929mil,3430.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(4350.929mil,3384.071mil) on Top Layer And Track (4377.929mil,3412.48mil)(4377.929mil,3430.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-2(4350.929mil,3384.071mil) on Top Layer And Track (4386.063mil,3352.646mil)(4386.063mil,3405.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-1(4360mil,3215.197mil) on Top Layer And Track (4324.866mil,3183.425mil)(4324.866mil,3237.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C6-1(4360mil,3215.197mil) on Top Layer And Track (4324.866mil,3183.425mil)(4394.866mil,3183.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(4360mil,3215.197mil) on Top Layer And Track (4333mil,3243.591mil)(4333mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(4360mil,3215.197mil) on Top Layer And Track (4387mil,3243.591mil)(4387mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-1(4360mil,3215.197mil) on Top Layer And Track (4394.866mil,3183.425mil)(4394.866mil,3237.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-2(4360mil,3290mil) on Top Layer And Track (4324.866mil,3268.496mil)(4324.866mil,3321.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C6-2(4360mil,3290mil) on Top Layer And Track (4324.866mil,3321.425mil)(4394.866mil,3321.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(4360mil,3290mil) on Top Layer And Track (4333mil,3243.591mil)(4333mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(4360mil,3290mil) on Top Layer And Track (4387mil,3243.591mil)(4387mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-2(4360mil,3290mil) on Top Layer And Track (4394.866mil,3268.496mil)(4394.866mil,3321.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(4460mil,3215.197mil) on Top Layer And Text "JP1" (4436mil,3144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-1(4460mil,3215.197mil) on Top Layer And Track (4424.866mil,3183.425mil)(4424.866mil,3237.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C7-1(4460mil,3215.197mil) on Top Layer And Track (4424.866mil,3183.425mil)(4494.866mil,3183.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(4460mil,3215.197mil) on Top Layer And Track (4433mil,3243.591mil)(4433mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(4460mil,3215.197mil) on Top Layer And Track (4487mil,3243.591mil)(4487mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-1(4460mil,3215.197mil) on Top Layer And Track (4494.866mil,3183.425mil)(4494.866mil,3237.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-2(4460mil,3290mil) on Top Layer And Track (4424.866mil,3268.496mil)(4424.866mil,3321.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C7-2(4460mil,3290mil) on Top Layer And Track (4424.866mil,3321.425mil)(4494.866mil,3321.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(4460mil,3290mil) on Top Layer And Track (4433mil,3243.591mil)(4433mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(4460mil,3290mil) on Top Layer And Track (4487mil,3243.591mil)(4487mil,3261.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-2(4460mil,3290mil) on Top Layer And Track (4494.866mil,3268.496mil)(4494.866mil,3321.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C8-2(4461.748mil,3546.866mil) on Top Layer And Text "C3" (4322mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(4461.748mil,3546.866mil) on Top Layer And Text "C5" (4433mil,3522mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(4461.748mil,3546.866mil) on Top Layer And Track (4426.882mil,3515.441mil)(4426.882mil,3568.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C8-2(4461.748mil,3546.866mil) on Top Layer And Track (4426.882mil,3515.441mil)(4496.882mil,3515.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(4461.748mil,3546.866mil) on Top Layer And Track (4434.748mil,3575.276mil)(4434.748mil,3593.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(4461.748mil,3546.866mil) on Top Layer And Track (4488.748mil,3575.276mil)(4488.748mil,3593.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-2(4461.748mil,3546.866mil) on Top Layer And Track (4496.882mil,3515.441mil)(4496.882mil,3568.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-2(5660.74mil,3330mil) on Top Layer And Track (5625.606mil,3308.496mil)(5625.606mil,3361.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C9-2(5660.74mil,3330mil) on Top Layer And Track (5625.606mil,3361.425mil)(5695.606mil,3361.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(5660.74mil,3330mil) on Top Layer And Track (5633.74mil,3283.591mil)(5633.74mil,3301.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(5660.74mil,3330mil) on Top Layer And Track (5687.74mil,3283.591mil)(5687.74mil,3301.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-2(5660.74mil,3330mil) on Top Layer And Track (5695.606mil,3308.496mil)(5695.606mil,3361.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.33mil < 10mil) Between Pad COM1-1(3574.527mil,1881.812mil) on Multi-Layer And Track (2750.118mil,1940.079mil)(3962.716mil,1940.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.33mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(3000mil,3960mil) on Top Layer And Text "L3" (2931mil,3877mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-1(3000mil,3960mil) on Top Layer And Track (3000mil,4019.055mil)(3000mil,4026.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-10(3880mil,2600mil) on Multi-Layer And Track (3231mil,2650mil)(4030mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(3380mil,2300mil) on Multi-Layer And Text "C10" (3238mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-2(3380mil,2300mil) on Multi-Layer And Track (3230mil,2250mil)(4030mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-6(3780mil,2300mil) on Multi-Layer And Text "C12" (3748mil,2240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-6(3780mil,2300mil) on Multi-Layer And Track (3230mil,2250mil)(4030mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC1-9(3980mil,2600mil) on Multi-Layer And Track (3231mil,2650mil)(4030mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad IC2-1(3920mil,4363mil) on Multi-Layer And Track (3570mil,4413mil)(3970mil,4413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad IC2-2(3820mil,4363mil) on Multi-Layer And Track (3570mil,4413mil)(3970mil,4413mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(2806.063mil,3142.677mil) on Top Layer And Text "R48" (2759mil,2970mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(2806.063mil,3142.677mil) on Top Layer And Text "R49" (2587mil,2972mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(2806.063mil,3142.677mil) on Top Layer And Text "R50" (2939mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(2806.063mil,3142.677mil) on Top Layer And Track (2569.843mil,3122.992mil)(3046.22mil,3122.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(2810mil,3560mil) on Top Layer And Track (2569.843mil,3599.37mil)(3046.22mil,3599.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2950mil,3810mil) on Top Layer And Track (2950mil,3775mil)(2950mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2950mil,3810mil) on Top Layer And Track (2950mil,3775mil)(3040mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2950mil,3810mil) on Top Layer And Track (2950mil,3840mil)(2950mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2950mil,3810mil) on Top Layer And Track (2950mil,3845mil)(3040mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(3040mil,3810mil) on Top Layer And Track (2950mil,3775mil)(3040mil,3775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(3040mil,3810mil) on Top Layer And Track (2950mil,3845mil)(3040mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(3040mil,3810mil) on Top Layer And Track (3040mil,3775mil)(3040mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(3040mil,3810mil) on Top Layer And Track (3040mil,3840mil)(3040mil,3845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-1(4350.669mil,3624.646mil) on Top Layer And Track (4315.063mil,3601.858mil)(4315.063mil,3656.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-1(4350.669mil,3624.646mil) on Top Layer And Track (4315.063mil,3656.315mil)(4386.063mil,3656.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(4350.669mil,3624.646mil) on Top Layer And Track (4323.669mil,3578.252mil)(4323.669mil,3596.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(4350.669mil,3624.646mil) on Top Layer And Track (4377.669mil,3578.252mil)(4377.669mil,3596.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R1-1(4350.669mil,3624.646mil) on Top Layer And Track (4386.063mil,3601.858mil)(4386.063mil,3656.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.067mil < 10mil) Between Pad R14-1(4562.772mil,2217.606mil) on Top Layer And Text "Q5" (4540mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(4562.772mil,2217.606mil) on Top Layer And Text "R17" (4540mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(4562.772mil,2217.606mil) on Top Layer And Track (4531.102mil,2182mil)(4531.102mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-1(4562.772mil,2217.606mil) on Top Layer And Track (4531.102mil,2182mil)(4585.559mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-1(4562.772mil,2217.606mil) on Top Layer And Track (4531.102mil,2253mil)(4585.559mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(4562.772mil,2217.606mil) on Top Layer And Track (4591.165mil,2190.606mil)(4609.165mil,2190.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R14-1(4562.772mil,2217.606mil) on Top Layer And Track (4591.165mil,2244.606mil)(4609.165mil,2244.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.067mil < 10mil) Between Pad R14-2(4637.575mil,2217.606mil) on Top Layer And Text "Q5" (4540mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(4637.575mil,2217.606mil) on Top Layer And Text "R17" (4540mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(4637.575mil,2217.606mil) on Top Layer And Track (4591.165mil,2190.606mil)(4609.165mil,2190.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R14-2(4637.575mil,2217.606mil) on Top Layer And Track (4591.165mil,2244.606mil)(4609.165mil,2244.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R14-2(4637.575mil,2217.606mil) on Top Layer And Track (4616.071mil,2182mil)(4668.898mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R14-2(4637.575mil,2217.606mil) on Top Layer And Track (4616.071mil,2253mil)(4668.898mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R14-2(4637.575mil,2217.606mil) on Top Layer And Track (4668.898mil,2182mil)(4668.898mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(4572.772mil,2750mil) on Top Layer And Text "U6" (4526mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R16-1(4572.772mil,2750mil) on Top Layer And Track (4541.102mil,2714.394mil)(4541.102mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R16-1(4572.772mil,2750mil) on Top Layer And Track (4541.102mil,2714.394mil)(4595.559mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R16-1(4572.772mil,2750mil) on Top Layer And Track (4541.102mil,2785.394mil)(4595.559mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R16-1(4572.772mil,2750mil) on Top Layer And Track (4601.165mil,2723mil)(4619.165mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R16-1(4572.772mil,2750mil) on Top Layer And Track (4601.165mil,2777mil)(4619.165mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(4640mil,2130mil) on Top Layer And Text "Q5" (4540mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.941mil < 10mil) Between Pad R17-1(4640mil,2130mil) on Top Layer And Track (4535mil,2090mil)(4740mil,2090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R17-1(4640mil,2130mil) on Top Layer And Track (4593.606mil,2103mil)(4611.606mil,2103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R17-1(4640mil,2130mil) on Top Layer And Track (4593.606mil,2157mil)(4611.606mil,2157mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R17-1(4640mil,2130mil) on Top Layer And Track (4617.213mil,2094.606mil)(4671.669mil,2094.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-1(4640mil,2130mil) on Top Layer And Track (4617.213mil,2165.606mil)(4671.669mil,2165.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R17-1(4640mil,2130mil) on Top Layer And Track (4671.669mil,2094.606mil)(4671.669mil,2165.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(5815.197mil,2750mil) on Top Layer And Text "U7" (5776mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R18-1(5815.197mil,2750mil) on Top Layer And Track (5783.528mil,2714.394mil)(5783.528mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R18-1(5815.197mil,2750mil) on Top Layer And Track (5783.528mil,2714.394mil)(5837.984mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R18-1(5815.197mil,2750mil) on Top Layer And Track (5783.528mil,2785.394mil)(5837.984mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R18-1(5815.197mil,2750mil) on Top Layer And Track (5843.591mil,2723mil)(5861.591mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R18-1(5815.197mil,2750mil) on Top Layer And Track (5843.591mil,2777mil)(5861.591mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.067mil < 10mil) Between Pad R20-2(4837.575mil,2217.606mil) on Top Layer And Text "Q7" (4750mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(4837.575mil,2217.606mil) on Top Layer And Text "R23" (4740mil,2200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R20-2(4837.575mil,2217.606mil) on Top Layer And Track (4791.165mil,2190.606mil)(4809.165mil,2190.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R20-2(4837.575mil,2217.606mil) on Top Layer And Track (4791.165mil,2244.606mil)(4809.165mil,2244.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R20-2(4837.575mil,2217.606mil) on Top Layer And Track (4816.071mil,2182mil)(4868.898mil,2182mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R20-2(4837.575mil,2217.606mil) on Top Layer And Track (4816.071mil,2253mil)(4868.898mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R20-2(4837.575mil,2217.606mil) on Top Layer And Track (4868.898mil,2182mil)(4868.898mil,2253mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(6022.772mil,2750mil) on Top Layer And Text "U9" (5986mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R24-1(6022.772mil,2750mil) on Top Layer And Track (5991.102mil,2714.394mil)(5991.102mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R24-1(6022.772mil,2750mil) on Top Layer And Track (5991.102mil,2714.394mil)(6045.559mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R24-1(6022.772mil,2750mil) on Top Layer And Track (5991.102mil,2785.394mil)(6045.559mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R24-1(6022.772mil,2750mil) on Top Layer And Track (6051.165mil,2723mil)(6069.165mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R24-1(6022.772mil,2750mil) on Top Layer And Track (6051.165mil,2777mil)(6069.165mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(5000mil,2230mil) on Top Layer And Text "R29" (4977mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R26-1(5000mil,2230mil) on Top Layer And Track (4968.331mil,2194.394mil)(4968.331mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R26-1(5000mil,2230mil) on Top Layer And Track (4968.331mil,2194.394mil)(5022.787mil,2194.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R26-1(5000mil,2230mil) on Top Layer And Track (4968.331mil,2265.394mil)(5022.787mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R26-1(5000mil,2230mil) on Top Layer And Track (5028.394mil,2203mil)(5046.394mil,2203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R26-1(5000mil,2230mil) on Top Layer And Track (5028.394mil,2257mil)(5046.394mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(5074.803mil,2230mil) on Top Layer And Text "R29" (4977mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R26-2(5074.803mil,2230mil) on Top Layer And Track (5028.394mil,2203mil)(5046.394mil,2203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R26-2(5074.803mil,2230mil) on Top Layer And Track (5028.394mil,2257mil)(5046.394mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R26-2(5074.803mil,2230mil) on Top Layer And Track (5053.299mil,2194.394mil)(5106.126mil,2194.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R26-2(5074.803mil,2230mil) on Top Layer And Track (5053.299mil,2265.394mil)(5106.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R26-2(5074.803mil,2230mil) on Top Layer And Track (5106.126mil,2194.394mil)(5106.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.46mil < 10mil) Between Pad R27-2(6320mil,2220mil) on Top Layer And Text "Q10" (6210mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.46mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(6320mil,2220mil) on Top Layer And Text "R31" (6225mil,2202.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R27-2(6320mil,2220mil) on Top Layer And Track (6273.591mil,2193mil)(6291.591mil,2193mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R27-2(6320mil,2220mil) on Top Layer And Track (6273.591mil,2247mil)(6291.591mil,2247mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R27-2(6320mil,2220mil) on Top Layer And Track (6298.496mil,2184.394mil)(6351.323mil,2184.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R27-2(6320mil,2220mil) on Top Layer And Track (6298.496mil,2255.394mil)(6351.323mil,2255.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R27-2(6320mil,2220mil) on Top Layer And Track (6351.323mil,2184.394mil)(6351.323mil,2255.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(4992.772mil,2750mil) on Top Layer And Text "U10" (4946mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R28-1(4992.772mil,2750mil) on Top Layer And Track (4961.102mil,2714.394mil)(4961.102mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R28-1(4992.772mil,2750mil) on Top Layer And Track (4961.102mil,2714.394mil)(5015.559mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R28-1(4992.772mil,2750mil) on Top Layer And Track (4961.102mil,2785.394mil)(5015.559mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R28-1(4992.772mil,2750mil) on Top Layer And Track (5021.165mil,2723mil)(5039.165mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R28-1(4992.772mil,2750mil) on Top Layer And Track (5021.165mil,2777mil)(5039.165mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(5067.575mil,2750mil) on Top Layer And Text "U10" (4946mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R28-2(5067.575mil,2750mil) on Top Layer And Track (5021.165mil,2723mil)(5039.165mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R28-2(5067.575mil,2750mil) on Top Layer And Track (5021.165mil,2777mil)(5039.165mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R28-2(5067.575mil,2750mil) on Top Layer And Track (5046.071mil,2714.394mil)(5098.898mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R28-2(5067.575mil,2750mil) on Top Layer And Track (5046.071mil,2785.394mil)(5098.898mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R28-2(5067.575mil,2750mil) on Top Layer And Track (5098.898mil,2714.394mil)(5098.898mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(6225.197mil,2750mil) on Top Layer And Text "U11" (6186mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R30-1(6225.197mil,2750mil) on Top Layer And Track (6193.528mil,2714.394mil)(6193.528mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R30-1(6225.197mil,2750mil) on Top Layer And Track (6193.528mil,2714.394mil)(6247.984mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R30-1(6225.197mil,2750mil) on Top Layer And Track (6193.528mil,2785.394mil)(6247.984mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R30-1(6225.197mil,2750mil) on Top Layer And Track (6253.591mil,2723mil)(6271.591mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R30-1(6225.197mil,2750mil) on Top Layer And Track (6253.591mil,2777mil)(6271.591mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(6300mil,2750mil) on Top Layer And Text "U11" (6186mil,2733mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R30-2(6300mil,2750mil) on Top Layer And Track (6253.591mil,2723mil)(6271.591mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R30-2(6300mil,2750mil) on Top Layer And Track (6253.591mil,2777mil)(6271.591mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R30-2(6300mil,2750mil) on Top Layer And Track (6278.496mil,2714.394mil)(6331.323mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R30-2(6300mil,2750mil) on Top Layer And Track (6278.496mil,2785.394mil)(6331.323mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R30-2(6300mil,2750mil) on Top Layer And Track (6331.323mil,2714.394mil)(6331.323mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(5290mil,2230mil) on Top Layer And Text "R35" (5195mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R32-2(5290mil,2230mil) on Top Layer And Track (5243.591mil,2203mil)(5261.591mil,2203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R32-2(5290mil,2230mil) on Top Layer And Track (5243.591mil,2257mil)(5261.591mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R32-2(5290mil,2230mil) on Top Layer And Track (5268.496mil,2194.394mil)(5321.323mil,2194.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R32-2(5290mil,2230mil) on Top Layer And Track (5268.496mil,2265.394mil)(5321.323mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R32-2(5290mil,2230mil) on Top Layer And Track (5321.323mil,2194.394mil)(5321.323mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(6524.803mil,2230mil) on Top Layer And Text "R37" (6427mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R33-2(6524.803mil,2230mil) on Top Layer And Track (6478.394mil,2203mil)(6496.394mil,2203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R33-2(6524.803mil,2230mil) on Top Layer And Track (6478.394mil,2257mil)(6496.394mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R33-2(6524.803mil,2230mil) on Top Layer And Track (6503.299mil,2194.394mil)(6556.126mil,2194.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R33-2(6524.803mil,2230mil) on Top Layer And Track (6503.299mil,2265.394mil)(6556.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R33-2(6524.803mil,2230mil) on Top Layer And Track (6556.126mil,2194.394mil)(6556.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(5200mil,2750mil) on Top Layer And Text "U12" (5156mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R34-1(5200mil,2750mil) on Top Layer And Track (5168.331mil,2714.394mil)(5168.331mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R34-1(5200mil,2750mil) on Top Layer And Track (5168.331mil,2714.394mil)(5222.787mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R34-1(5200mil,2750mil) on Top Layer And Track (5168.331mil,2785.394mil)(5222.787mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R34-1(5200mil,2750mil) on Top Layer And Track (5228.394mil,2723mil)(5246.394mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R34-1(5200mil,2750mil) on Top Layer And Track (5228.394mil,2777mil)(5246.394mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(6527.228mil,2132.394mil) on Top Layer And Text "Q12" (6400mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R37-1(6527.228mil,2132.394mil) on Top Layer And Track (6480.835mil,2105.394mil)(6498.835mil,2105.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R37-1(6527.228mil,2132.394mil) on Top Layer And Track (6480.835mil,2159.394mil)(6498.835mil,2159.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R37-1(6527.228mil,2132.394mil) on Top Layer And Track (6504.441mil,2097mil)(6558.898mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R37-1(6527.228mil,2132.394mil) on Top Layer And Track (6504.441mil,2168mil)(6558.898mil,2168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R37-1(6527.228mil,2132.394mil) on Top Layer And Track (6558.898mil,2097mil)(6558.898mil,2168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(6452.425mil,2132.394mil) on Top Layer And Text "Q12" (6400mil,2124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R37-2(6452.425mil,2132.394mil) on Top Layer And Track (6421.102mil,2097mil)(6421.102mil,2168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R37-2(6452.425mil,2132.394mil) on Top Layer And Track (6421.102mil,2097mil)(6473.929mil,2097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R37-2(6452.425mil,2132.394mil) on Top Layer And Track (6421.102mil,2168mil)(6473.929mil,2168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R37-2(6452.425mil,2132.394mil) on Top Layer And Track (6480.835mil,2105.394mil)(6498.835mil,2105.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R37-2(6452.425mil,2132.394mil) on Top Layer And Track (6480.835mil,2159.394mil)(6498.835mil,2159.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.467mil < 10mil) Between Pad R41-2(4100mil,4200mil) on Top Layer And Text "L1" (3983mil,4189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.467mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R41-2(4100mil,4200mil) on Top Layer And Track (4064.394mil,4168.677mil)(4064.394mil,4221.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R41-2(4100mil,4200mil) on Top Layer And Track (4064.394mil,4168.677mil)(4135.394mil,4168.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R41-2(4100mil,4200mil) on Top Layer And Track (4073mil,4228.409mil)(4073mil,4246.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R41-2(4100mil,4200mil) on Top Layer And Track (4127mil,4228.409mil)(4127mil,4246.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R41-2(4100mil,4200mil) on Top Layer And Track (4135.394mil,4168.677mil)(4135.394mil,4221.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R43-1(3800mil,3960mil) on Top Layer And Track (3753.606mil,3933mil)(3771.606mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R43-1(3800mil,3960mil) on Top Layer And Track (3753.606mil,3987mil)(3771.606mil,3987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R43-1(3800mil,3960mil) on Top Layer And Track (3777.213mil,3924.606mil)(3831.669mil,3924.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R43-1(3800mil,3960mil) on Top Layer And Track (3777.213mil,3995.606mil)(3831.669mil,3995.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R43-1(3800mil,3960mil) on Top Layer And Track (3831.669mil,3924.606mil)(3831.669mil,3995.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R44-1(3650mil,3960mil) on Top Layer And Track (3603.606mil,3933mil)(3621.606mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R44-1(3650mil,3960mil) on Top Layer And Track (3603.606mil,3987mil)(3621.606mil,3987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R44-1(3650mil,3960mil) on Top Layer And Track (3627.213mil,3924.606mil)(3681.669mil,3924.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R44-1(3650mil,3960mil) on Top Layer And Track (3627.213mil,3995.606mil)(3681.669mil,3995.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R44-1(3650mil,3960mil) on Top Layer And Track (3681.669mil,3924.606mil)(3681.669mil,3995.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R44-2(3575.197mil,3960mil) on Top Layer And Track (3543.874mil,3924.606mil)(3543.874mil,3995.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R44-2(3575.197mil,3960mil) on Top Layer And Track (3543.874mil,3924.606mil)(3596.701mil,3924.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R44-2(3575.197mil,3960mil) on Top Layer And Track (3543.874mil,3995.606mil)(3596.701mil,3995.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R44-2(3575.197mil,3960mil) on Top Layer And Track (3603.606mil,3933mil)(3621.606mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R44-2(3575.197mil,3960mil) on Top Layer And Track (3603.606mil,3987mil)(3621.606mil,3987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R45-1(3885.197mil,3960mil) on Top Layer And Track (3853.528mil,3924.394mil)(3853.528mil,3995.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R45-1(3885.197mil,3960mil) on Top Layer And Track (3853.528mil,3924.394mil)(3907.984mil,3924.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R45-1(3885.197mil,3960mil) on Top Layer And Track (3853.528mil,3995.394mil)(3907.984mil,3995.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R45-1(3885.197mil,3960mil) on Top Layer And Track (3913.591mil,3933mil)(3931.591mil,3933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R45-1(3885.197mil,3960mil) on Top Layer And Track (3913.591mil,3987mil)(3931.591mil,3987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R46-1(2489.477mil,2080mil) on Top Layer And Track (2457.808mil,2044.394mil)(2457.808mil,2115.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R46-1(2489.477mil,2080mil) on Top Layer And Track (2457.808mil,2044.394mil)(2512.265mil,2044.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R46-1(2489.477mil,2080mil) on Top Layer And Track (2457.808mil,2115.394mil)(2512.265mil,2115.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R46-1(2489.477mil,2080mil) on Top Layer And Track (2517.871mil,2053mil)(2535.871mil,2053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R46-1(2489.477mil,2080mil) on Top Layer And Track (2517.871mil,2107mil)(2535.871mil,2107mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R48-1(2859.477mil,2900mil) on Top Layer And Track (2813.083mil,2873mil)(2831.083mil,2873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R48-1(2859.477mil,2900mil) on Top Layer And Track (2813.083mil,2927mil)(2831.083mil,2927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R48-1(2859.477mil,2900mil) on Top Layer And Track (2836.69mil,2864.606mil)(2891.146mil,2864.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R48-1(2859.477mil,2900mil) on Top Layer And Track (2836.69mil,2935.606mil)(2891.146mil,2935.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R48-1(2859.477mil,2900mil) on Top Layer And Track (2891.146mil,2864.606mil)(2891.146mil,2935.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R48-2(2784.674mil,2900mil) on Top Layer And Track (2753.351mil,2864.606mil)(2753.351mil,2935.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R48-2(2784.674mil,2900mil) on Top Layer And Track (2753.351mil,2864.606mil)(2806.178mil,2864.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R48-2(2784.674mil,2900mil) on Top Layer And Track (2753.351mil,2935.606mil)(2806.178mil,2935.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R48-2(2784.674mil,2900mil) on Top Layer And Track (2813.083mil,2873mil)(2831.083mil,2873mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R48-2(2784.674mil,2900mil) on Top Layer And Track (2813.083mil,2927mil)(2831.083mil,2927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R49-1(2687.228mil,2902.394mil) on Top Layer And Track (2640.835mil,2875.394mil)(2658.835mil,2875.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R49-1(2687.228mil,2902.394mil) on Top Layer And Track (2640.835mil,2929.394mil)(2658.835mil,2929.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R49-1(2687.228mil,2902.394mil) on Top Layer And Track (2664.441mil,2867mil)(2718.898mil,2867mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R49-1(2687.228mil,2902.394mil) on Top Layer And Track (2664.441mil,2938mil)(2718.898mil,2938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R49-1(2687.228mil,2902.394mil) on Top Layer And Track (2718.898mil,2867mil)(2718.898mil,2938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R51-1(6282.394mil,3702.772mil) on Top Layer And Track (6247mil,3671.102mil)(6247mil,3725.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R51-1(6282.394mil,3702.772mil) on Top Layer And Track (6247mil,3671.102mil)(6318mil,3671.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R51-1(6282.394mil,3702.772mil) on Top Layer And Track (6255.394mil,3731.165mil)(6255.394mil,3749.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R51-1(6282.394mil,3702.772mil) on Top Layer And Track (6309.394mil,3731.165mil)(6309.394mil,3749.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R51-1(6282.394mil,3702.772mil) on Top Layer And Track (6318mil,3671.102mil)(6318mil,3725.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R51-2(6282.394mil,3777.575mil) on Top Layer And Track (6247mil,3756.071mil)(6247mil,3808.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R51-2(6282.394mil,3777.575mil) on Top Layer And Track (6247mil,3808.898mil)(6318mil,3808.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R51-2(6282.394mil,3777.575mil) on Top Layer And Track (6255.394mil,3731.165mil)(6255.394mil,3749.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R51-2(6282.394mil,3777.575mil) on Top Layer And Track (6309.394mil,3731.165mil)(6309.394mil,3749.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R51-2(6282.394mil,3777.575mil) on Top Layer And Track (6318mil,3756.071mil)(6318mil,3808.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R52-1(5750mil,3700mil) on Top Layer And Text "R39" (5631mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R52-1(5750mil,3700mil) on Top Layer And Text "R55" (5721mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R52-1(5750mil,3700mil) on Top Layer And Track (5714.606mil,3668.331mil)(5714.606mil,3722.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R52-1(5750mil,3700mil) on Top Layer And Track (5714.606mil,3668.331mil)(5785.606mil,3668.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R52-1(5750mil,3700mil) on Top Layer And Track (5723mil,3728.394mil)(5723mil,3746.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R52-1(5750mil,3700mil) on Top Layer And Track (5777mil,3728.394mil)(5777mil,3746.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R52-1(5750mil,3700mil) on Top Layer And Track (5785.606mil,3668.331mil)(5785.606mil,3722.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R55-1(5750mil,3500mil) on Top Layer And Track (5714.606mil,3468.331mil)(5714.606mil,3522.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R55-1(5750mil,3500mil) on Top Layer And Track (5714.606mil,3468.331mil)(5785.606mil,3468.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R55-1(5750mil,3500mil) on Top Layer And Track (5723mil,3528.394mil)(5723mil,3546.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R55-1(5750mil,3500mil) on Top Layer And Track (5777mil,3528.394mil)(5777mil,3546.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R55-1(5750mil,3500mil) on Top Layer And Track (5785.606mil,3468.331mil)(5785.606mil,3522.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R55-2(5750mil,3574.803mil) on Top Layer And Track (5714.606mil,3553.299mil)(5714.606mil,3606.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R55-2(5750mil,3574.803mil) on Top Layer And Track (5714.606mil,3606.126mil)(5785.606mil,3606.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R55-2(5750mil,3574.803mil) on Top Layer And Track (5723mil,3528.394mil)(5723mil,3546.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R55-2(5750mil,3574.803mil) on Top Layer And Track (5777mil,3528.394mil)(5777mil,3546.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R55-2(5750mil,3574.803mil) on Top Layer And Track (5785.606mil,3553.299mil)(5785.606mil,3606.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R57-1(6282.394mil,3212.772mil) on Top Layer And Track (6247mil,3181.102mil)(6247mil,3235.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R57-1(6282.394mil,3212.772mil) on Top Layer And Track (6247mil,3181.102mil)(6318mil,3181.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R57-1(6282.394mil,3212.772mil) on Top Layer And Track (6255.394mil,3241.165mil)(6255.394mil,3259.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R57-1(6282.394mil,3212.772mil) on Top Layer And Track (6309.394mil,3241.165mil)(6309.394mil,3259.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R57-1(6282.394mil,3212.772mil) on Top Layer And Track (6318mil,3181.102mil)(6318mil,3235.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R57-2(6282.394mil,3287.575mil) on Top Layer And Track (6247mil,3266.071mil)(6247mil,3318.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R57-2(6282.394mil,3287.575mil) on Top Layer And Track (6247mil,3318.898mil)(6318mil,3318.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R57-2(6282.394mil,3287.575mil) on Top Layer And Track (6255.394mil,3241.165mil)(6255.394mil,3259.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R57-2(6282.394mil,3287.575mil) on Top Layer And Track (6309.394mil,3241.165mil)(6309.394mil,3259.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R57-2(6282.394mil,3287.575mil) on Top Layer And Track (6318mil,3266.071mil)(6318mil,3318.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R59-1(6782.394mil,3230mil) on Top Layer And Track (6747mil,3198.331mil)(6747mil,3252.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R59-1(6782.394mil,3230mil) on Top Layer And Track (6747mil,3198.331mil)(6818mil,3198.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R59-1(6782.394mil,3230mil) on Top Layer And Track (6755.394mil,3258.394mil)(6755.394mil,3276.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R59-1(6782.394mil,3230mil) on Top Layer And Track (6809.394mil,3258.394mil)(6809.394mil,3276.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R59-1(6782.394mil,3230mil) on Top Layer And Track (6818mil,3198.331mil)(6818mil,3252.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R59-2(6782.394mil,3304.803mil) on Top Layer And Track (6747mil,3283.299mil)(6747mil,3336.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R59-2(6782.394mil,3304.803mil) on Top Layer And Track (6747mil,3336.126mil)(6818mil,3336.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R59-2(6782.394mil,3304.803mil) on Top Layer And Track (6755.394mil,3258.394mil)(6755.394mil,3276.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R59-2(6782.394mil,3304.803mil) on Top Layer And Track (6809.394mil,3258.394mil)(6809.394mil,3276.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R59-2(6782.394mil,3304.803mil) on Top Layer And Track (6818mil,3283.299mil)(6818mil,3336.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(5400mil,2750mil) on Top Layer And Text "U3" (5356mil,2736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(5400mil,2750mil) on Top Layer And Track (5368.331mil,2714.394mil)(5368.331mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(5400mil,2750mil) on Top Layer And Track (5368.331mil,2714.394mil)(5422.787mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-1(5400mil,2750mil) on Top Layer And Track (5368.331mil,2785.394mil)(5422.787mil,2785.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(5400mil,2750mil) on Top Layer And Track (5428.394mil,2723mil)(5446.394mil,2723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(5400mil,2750mil) on Top Layer And Track (5428.394mil,2777mil)(5446.394mil,2777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-1(4302.772mil,4787.606mil) on Top Layer And Text "U19" (4351mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R62-1(4302.772mil,4787.606mil) on Top Layer And Track (4271.102mil,4752mil)(4271.102mil,4823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R62-1(4302.772mil,4787.606mil) on Top Layer And Track (4271.102mil,4752mil)(4325.559mil,4752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R62-1(4302.772mil,4787.606mil) on Top Layer And Track (4271.102mil,4823mil)(4325.559mil,4823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R62-1(4302.772mil,4787.606mil) on Top Layer And Track (4331.165mil,4760.606mil)(4349.165mil,4760.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R62-1(4302.772mil,4787.606mil) on Top Layer And Track (4331.165mil,4814.606mil)(4349.165mil,4814.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R66-1(4520mil,4790mil) on Top Layer And Text "U21" (4571mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R66-1(4520mil,4790mil) on Top Layer And Track (4488.331mil,4754.394mil)(4488.331mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R66-1(4520mil,4790mil) on Top Layer And Track (4488.331mil,4754.394mil)(4542.787mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R66-1(4520mil,4790mil) on Top Layer And Track (4488.331mil,4825.394mil)(4542.787mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R66-1(4520mil,4790mil) on Top Layer And Track (4548.394mil,4763mil)(4566.394mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R66-1(4520mil,4790mil) on Top Layer And Track (4548.394mil,4817mil)(4566.394mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R66-2(4594.803mil,4790mil) on Top Layer And Text "U21" (4571mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R66-2(4594.803mil,4790mil) on Top Layer And Track (4548.394mil,4763mil)(4566.394mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R66-2(4594.803mil,4790mil) on Top Layer And Track (4548.394mil,4817mil)(4566.394mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R66-2(4594.803mil,4790mil) on Top Layer And Track (4573.299mil,4754.394mil)(4626.126mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R66-2(4594.803mil,4790mil) on Top Layer And Track (4573.299mil,4825.394mil)(4626.126mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R66-2(4594.803mil,4790mil) on Top Layer And Track (4626.126mil,4754.394mil)(4626.126mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R67-1(5895.197mil,4790mil) on Top Layer And Text "U22" (5971mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R67-1(5895.197mil,4790mil) on Top Layer And Track (5863.528mil,4754.394mil)(5863.528mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R67-1(5895.197mil,4790mil) on Top Layer And Track (5863.528mil,4754.394mil)(5917.984mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R67-1(5895.197mil,4790mil) on Top Layer And Track (5863.528mil,4825.394mil)(5917.984mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R67-1(5895.197mil,4790mil) on Top Layer And Track (5923.591mil,4763mil)(5941.591mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R67-1(5895.197mil,4790mil) on Top Layer And Track (5923.591mil,4817mil)(5941.591mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R67-2(5970mil,4790mil) on Top Layer And Text "U22" (5971mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R67-2(5970mil,4790mil) on Top Layer And Track (5923.591mil,4763mil)(5941.591mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R67-2(5970mil,4790mil) on Top Layer And Track (5923.591mil,4817mil)(5941.591mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R67-2(5970mil,4790mil) on Top Layer And Track (5948.496mil,4754.394mil)(6001.323mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R67-2(5970mil,4790mil) on Top Layer And Track (5948.496mil,4825.394mil)(6001.323mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R67-2(5970mil,4790mil) on Top Layer And Track (6001.323mil,4754.394mil)(6001.323mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R69-1(6167.228mil,4272.394mil) on Top Layer And Track (6120.835mil,4245.394mil)(6138.835mil,4245.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R69-1(6167.228mil,4272.394mil) on Top Layer And Track (6120.835mil,4299.394mil)(6138.835mil,4299.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R69-1(6167.228mil,4272.394mil) on Top Layer And Track (6144.441mil,4237mil)(6198.898mil,4237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R69-1(6167.228mil,4272.394mil) on Top Layer And Track (6144.441mil,4308mil)(6198.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R69-1(6167.228mil,4272.394mil) on Top Layer And Track (6198.898mil,4237mil)(6198.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R70-1(4750mil,4790mil) on Top Layer And Text "U23" (4821mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R70-1(4750mil,4790mil) on Top Layer And Track (4718.331mil,4754.394mil)(4718.331mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R70-1(4750mil,4790mil) on Top Layer And Track (4718.331mil,4754.394mil)(4772.787mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R70-1(4750mil,4790mil) on Top Layer And Track (4718.331mil,4825.394mil)(4772.787mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R70-1(4750mil,4790mil) on Top Layer And Track (4778.394mil,4763mil)(4796.394mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R70-1(4750mil,4790mil) on Top Layer And Track (4778.394mil,4817mil)(4796.394mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R70-2(4824.803mil,4790mil) on Top Layer And Text "U23" (4821mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R70-2(4824.803mil,4790mil) on Top Layer And Track (4778.394mil,4763mil)(4796.394mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R70-2(4824.803mil,4790mil) on Top Layer And Track (4778.394mil,4817mil)(4796.394mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R70-2(4824.803mil,4790mil) on Top Layer And Track (4803.299mil,4754.394mil)(4856.126mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R70-2(4824.803mil,4790mil) on Top Layer And Track (4803.299mil,4825.394mil)(4856.126mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R70-2(4824.803mil,4790mil) on Top Layer And Track (4856.126mil,4754.394mil)(4856.126mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R71-1(6095.197mil,4790mil) on Top Layer And Text "U24" (6201mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R71-1(6095.197mil,4790mil) on Top Layer And Track (6063.528mil,4754.394mil)(6063.528mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R71-1(6095.197mil,4790mil) on Top Layer And Track (6063.528mil,4754.394mil)(6117.984mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R71-1(6095.197mil,4790mil) on Top Layer And Track (6063.528mil,4825.394mil)(6117.984mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R71-1(6095.197mil,4790mil) on Top Layer And Track (6123.591mil,4763mil)(6141.591mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R71-1(6095.197mil,4790mil) on Top Layer And Track (6123.591mil,4817mil)(6141.591mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R71-2(6170mil,4790mil) on Top Layer And Text "U24" (6201mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R71-2(6170mil,4790mil) on Top Layer And Track (6123.591mil,4763mil)(6141.591mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R71-2(6170mil,4790mil) on Top Layer And Track (6123.591mil,4817mil)(6141.591mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R71-2(6170mil,4790mil) on Top Layer And Track (6148.496mil,4754.394mil)(6201.323mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R71-2(6170mil,4790mil) on Top Layer And Track (6148.496mil,4825.394mil)(6201.323mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R71-2(6170mil,4790mil) on Top Layer And Track (6201.323mil,4754.394mil)(6201.323mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R73-1(6397.228mil,4272.394mil) on Top Layer And Track (6350.835mil,4245.394mil)(6368.835mil,4245.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R73-1(6397.228mil,4272.394mil) on Top Layer And Track (6350.835mil,4299.394mil)(6368.835mil,4299.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R73-1(6397.228mil,4272.394mil) on Top Layer And Track (6374.441mil,4237mil)(6428.898mil,4237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R73-1(6397.228mil,4272.394mil) on Top Layer And Track (6374.441mil,4308mil)(6428.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R73-1(6397.228mil,4272.394mil) on Top Layer And Track (6428.898mil,4237mil)(6428.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R76-1(5237.228mil,4272.394mil) on Top Layer And Track (5190.835mil,4245.394mil)(5208.835mil,4245.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R76-1(5237.228mil,4272.394mil) on Top Layer And Track (5190.835mil,4299.394mil)(5208.835mil,4299.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R76-1(5237.228mil,4272.394mil) on Top Layer And Track (5214.441mil,4237mil)(5268.898mil,4237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R76-1(5237.228mil,4272.394mil) on Top Layer And Track (5214.441mil,4308mil)(5268.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R76-1(5237.228mil,4272.394mil) on Top Layer And Track (5268.898mil,4237mil)(5268.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R77-1(6630mil,4272.394mil) on Top Layer And Track (6583.606mil,4245.394mil)(6601.606mil,4245.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R77-1(6630mil,4272.394mil) on Top Layer And Track (6583.606mil,4299.394mil)(6601.606mil,4299.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R77-1(6630mil,4272.394mil) on Top Layer And Track (6607.213mil,4237mil)(6661.669mil,4237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R77-1(6630mil,4272.394mil) on Top Layer And Track (6607.213mil,4308mil)(6661.669mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R77-1(6630mil,4272.394mil) on Top Layer And Track (6661.669mil,4237mil)(6661.669mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R77-2(6555.197mil,4272.394mil) on Top Layer And Track (6523.874mil,4237mil)(6523.874mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R77-2(6555.197mil,4272.394mil) on Top Layer And Track (6523.874mil,4237mil)(6576.701mil,4237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R77-2(6555.197mil,4272.394mil) on Top Layer And Track (6523.874mil,4308mil)(6576.701mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R77-2(6555.197mil,4272.394mil) on Top Layer And Track (6583.606mil,4245.394mil)(6601.606mil,4245.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R77-2(6555.197mil,4272.394mil) on Top Layer And Track (6583.606mil,4299.394mil)(6601.606mil,4299.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(4380mil,2230mil) on Top Layer And Text "R11" (4347mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-1(4380mil,2230mil) on Top Layer And Track (4348.331mil,2194.394mil)(4348.331mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-1(4380mil,2230mil) on Top Layer And Track (4348.331mil,2194.394mil)(4402.787mil,2194.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-1(4380mil,2230mil) on Top Layer And Track (4348.331mil,2265.394mil)(4402.787mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(4380mil,2230mil) on Top Layer And Track (4408.394mil,2203mil)(4426.394mil,2203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(4380mil,2230mil) on Top Layer And Track (4408.394mil,2257mil)(4426.394mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R81-1(6867.228mil,4272.394mil) on Top Layer And Track (6820.835mil,4245.394mil)(6838.835mil,4245.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R81-1(6867.228mil,4272.394mil) on Top Layer And Track (6820.835mil,4299.394mil)(6838.835mil,4299.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R81-1(6867.228mil,4272.394mil) on Top Layer And Track (6844.441mil,4237mil)(6898.898mil,4237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R81-1(6867.228mil,4272.394mil) on Top Layer And Track (6844.441mil,4308mil)(6898.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R81-1(6867.228mil,4272.394mil) on Top Layer And Track (6898.898mil,4237mil)(6898.898mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R81-2(6792.425mil,4272.394mil) on Top Layer And Track (6761.102mil,4237mil)(6761.102mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R81-2(6792.425mil,4272.394mil) on Top Layer And Track (6761.102mil,4237mil)(6813.929mil,4237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R81-2(6792.425mil,4272.394mil) on Top Layer And Track (6761.102mil,4308mil)(6813.929mil,4308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R81-2(6792.425mil,4272.394mil) on Top Layer And Track (6820.835mil,4245.394mil)(6838.835mil,4245.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R81-2(6792.425mil,4272.394mil) on Top Layer And Track (6820.835mil,4299.394mil)(6838.835mil,4299.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(4454.803mil,2230mil) on Top Layer And Text "R11" (4347mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R8-2(4454.803mil,2230mil) on Top Layer And Track (4408.394mil,2203mil)(4426.394mil,2203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R8-2(4454.803mil,2230mil) on Top Layer And Track (4408.394mil,2257mil)(4426.394mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-2(4454.803mil,2230mil) on Top Layer And Track (4433.299mil,2194.394mil)(4486.126mil,2194.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-2(4454.803mil,2230mil) on Top Layer And Track (4433.299mil,2265.394mil)(4486.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R8-2(4454.803mil,2230mil) on Top Layer And Track (4486.126mil,2194.394mil)(4486.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R82-1(5420mil,4790mil) on Top Layer And Text "U29" (5511mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R82-1(5420mil,4790mil) on Top Layer And Track (5388.331mil,4754.394mil)(5388.331mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R82-1(5420mil,4790mil) on Top Layer And Track (5388.331mil,4754.394mil)(5442.787mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R82-1(5420mil,4790mil) on Top Layer And Track (5388.331mil,4825.394mil)(5442.787mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R82-1(5420mil,4790mil) on Top Layer And Track (5448.394mil,4763mil)(5466.394mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R82-1(5420mil,4790mil) on Top Layer And Track (5448.394mil,4817mil)(5466.394mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R83-1(6815.197mil,4790mil) on Top Layer And Text "U30" (6901mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R83-1(6815.197mil,4790mil) on Top Layer And Track (6783.528mil,4754.394mil)(6783.528mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R83-1(6815.197mil,4790mil) on Top Layer And Track (6783.528mil,4754.394mil)(6837.984mil,4754.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R83-1(6815.197mil,4790mil) on Top Layer And Track (6783.528mil,4825.394mil)(6837.984mil,4825.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R83-1(6815.197mil,4790mil) on Top Layer And Track (6843.591mil,4763mil)(6861.591mil,4763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R83-1(6815.197mil,4790mil) on Top Layer And Track (6843.591mil,4817mil)(6861.591mil,4817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R84-1(2790mil,3800mil) on Top Layer And Track (2754.606mil,3768.331mil)(2754.606mil,3822.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R84-1(2790mil,3800mil) on Top Layer And Track (2754.606mil,3768.331mil)(2825.606mil,3768.331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R84-1(2790mil,3800mil) on Top Layer And Track (2763mil,3828.394mil)(2763mil,3846.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R84-1(2790mil,3800mil) on Top Layer And Track (2817mil,3828.394mil)(2817mil,3846.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R84-1(2790mil,3800mil) on Top Layer And Track (2825.606mil,3768.331mil)(2825.606mil,3822.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(5710mil,2230mil) on Top Layer And Text "R13" (5607mil,2202mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R9-2(5710mil,2230mil) on Top Layer And Track (5663.591mil,2203mil)(5681.591mil,2203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R9-2(5710mil,2230mil) on Top Layer And Track (5663.591mil,2257mil)(5681.591mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R9-2(5710mil,2230mil) on Top Layer And Track (5688.496mil,2194.394mil)(5741.323mil,2194.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R9-2(5710mil,2230mil) on Top Layer And Track (5688.496mil,2265.394mil)(5741.323mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R9-2(5710mil,2230mil) on Top Layer And Track (5741.323mil,2194.394mil)(5741.323mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U10-4(5080mil,2322.677mil) on Top Layer And Text "R26" (4974mil,2299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U10-4(5080mil,2322.677mil) on Top Layer And Track (4939.449mil,2377.795mil)(5120.551mil,2377.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.035mil < 10mil) Between Pad U10-4(5080mil,2322.677mil) on Top Layer And Track (5053.299mil,2265.394mil)(5106.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U11-1(6320mil,2654.646mil) on Top Layer And Track (6179.449mil,2599.528mil)(6360.551mil,2599.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U12-1(5290mil,2657.323mil) on Top Layer And Track (5149.449mil,2602.205mil)(5330.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U12-1(5290mil,2657.323mil) on Top Layer And Track (5253.299mil,2714.394mil)(5306.126mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U12-2(5190mil,2657.323mil) on Top Layer And Track (5149.449mil,2602.205mil)(5330.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U12-2(5190mil,2657.323mil) on Top Layer And Track (5168.331mil,2714.394mil)(5222.787mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U12-3(5190mil,2322.677mil) on Top Layer And Text "R32" (5190mil,2299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.711mil < 10mil) Between Pad U12-3(5190mil,2322.677mil) on Top Layer And Text "R35" (5195mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.711mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U12-3(5190mil,2322.677mil) on Top Layer And Track (5149.449mil,2377.795mil)(5330.551mil,2377.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.504mil < 10mil) Between Pad U12-3(5190mil,2322.677mil) on Top Layer And Track (5183.528mil,2194.394mil)(5183.528mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.035mil < 10mil) Between Pad U12-3(5190mil,2322.677mil) on Top Layer And Track (5183.528mil,2265.394mil)(5237.984mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U12-4(5290mil,2322.677mil) on Top Layer And Text "R32" (5190mil,2299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.714mil < 10mil) Between Pad U12-4(5290mil,2322.677mil) on Top Layer And Text "R35" (5195mil,2210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.714mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U12-4(5290mil,2322.677mil) on Top Layer And Track (5149.449mil,2377.795mil)(5330.551mil,2377.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.035mil < 10mil) Between Pad U12-4(5290mil,2322.677mil) on Top Layer And Track (5268.496mil,2265.394mil)(5321.323mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U13-1(6520mil,2657.323mil) on Top Layer And Track (6379.449mil,2602.205mil)(6560.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U13-1(6520mil,2657.323mil) on Top Layer And Track (6483.299mil,2714.394mil)(6536.126mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U13-2(6420mil,2657.323mil) on Top Layer And Track (6379.449mil,2602.205mil)(6560.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U13-2(6420mil,2657.323mil) on Top Layer And Track (6398.331mil,2714.394mil)(6452.787mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U13-4(6520mil,2322.677mil) on Top Layer And Text "R33" (6424mil,2299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U13-4(6520mil,2322.677mil) on Top Layer And Track (6379.449mil,2377.795mil)(6560.551mil,2377.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.035mil < 10mil) Between Pad U13-4(6520mil,2322.677mil) on Top Layer And Track (6503.299mil,2265.394mil)(6556.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.418mil < 10mil) Between Pad U16-2(5842.677mil,3690mil) on Top Layer And Text "R39" (5631mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U16-2(5842.677mil,3690mil) on Top Layer And Text "R55" (5721mil,3640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U16-2(5842.677mil,3690mil) on Top Layer And Text "U17" (5804mil,3654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U16-2(5842.677mil,3690mil) on Top Layer And Track (5785.606mil,3668.331mil)(5785.606mil,3722.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U16-2(5842.677mil,3690mil) on Top Layer And Track (5897.795mil,3649.449mil)(5897.795mil,3830.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U17-2(5842.677mil,3480mil) on Top Layer And Text "R58" (5713mil,3393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U17-2(5842.677mil,3480mil) on Top Layer And Text "U18" (5804mil,3414mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U17-2(5842.677mil,3480mil) on Top Layer And Track (5785.606mil,3468.331mil)(5785.606mil,3522.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U17-2(5842.677mil,3480mil) on Top Layer And Track (5897.795mil,3439.449mil)(5897.795mil,3620.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U19-3(4350mil,4390mil) on Multi-Layer And Text "R60" (4237mil,4342mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U19-3(4350mil,4390mil) on Multi-Layer And Track (4200mil,4340mil)(4400mil,4340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U20-1(5630mil,4690mil) on Multi-Layer And Track (5580mil,4740mil)(5780mil,4740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U21-3(4580mil,4390mil) on Multi-Layer And Text "R64" (4450mil,4342.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U21-3(4580mil,4390mil) on Multi-Layer And Track (4430mil,4340mil)(4630mil,4340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad U23-1(4710mil,4690mil) on Multi-Layer And Track (4660mil,4740mil)(4860mil,4740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.481mil < 10mil) Between Pad U23-2(4810mil,4690mil) on Multi-Layer And Track (4660mil,4740mil)(4860mil,4740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.481mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-4(2780mil,4870mil) on Top Layer And Track (2670mil,4810mil)(3030mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-5(2710mil,4870mil) on Top Layer And Track (2670mil,4810mil)(3030mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Text "C18" (2761mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Text "D1" (2940mil,4220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (2670mil,4470mil)(2670mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (2670mil,4470mil)(3030mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (2690mil,4400mil)(2690mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (2690mil,4400mil)(2710mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (2710mil,4380mil)(2990mil,4380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (2990mil,4380mil)(3010mil,4400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (3010mil,4400mil)(3010mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U31-6(2855mil,4410mil) on Top Layer And Track (3030mil,4470mil)(3030mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-2(5390mil,2657.323mil) on Top Layer And Track (5349.449mil,2602.205mil)(5530.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U3-2(5390mil,2657.323mil) on Top Layer And Track (5368.331mil,2714.394mil)(5422.787mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-1(4460mil,2657.323mil) on Top Layer And Track (4319.449mil,2602.205mil)(4500.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U4-1(4460mil,2657.323mil) on Top Layer And Track (4418.496mil,2714.394mil)(4471.323mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-2(4360mil,2657.323mil) on Top Layer And Track (4319.449mil,2602.205mil)(4500.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U4-2(4360mil,2657.323mil) on Top Layer And Track (4333.528mil,2714.394mil)(4387.984mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-3(4360mil,2322.677mil) on Top Layer And Text "R8" (4354mil,2299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U4-3(4360mil,2322.677mil) on Top Layer And Track (4319.449mil,2377.795mil)(4500.551mil,2377.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.035mil < 10mil) Between Pad U4-3(4360mil,2322.677mil) on Top Layer And Track (4348.331mil,2265.394mil)(4402.787mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U7-4(5910mil,2322.677mil) on Top Layer And Text "R15" (5810mil,2289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U7-4(5910mil,2322.677mil) on Top Layer And Track (5769.449mil,2377.795mil)(5950.551mil,2377.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U8-1(4860mil,2657.323mil) on Top Layer And Track (4719.449mil,2602.205mil)(4900.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U8-1(4860mil,2657.323mil) on Top Layer And Track (4818.496mil,2714.394mil)(4871.323mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U8-2(4760mil,2657.323mil) on Top Layer And Track (4719.449mil,2602.205mil)(4900.551mil,2602.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.822mil < 10mil) Between Pad U8-2(4760mil,2657.323mil) on Top Layer And Track (4733.528mil,2714.394mil)(4787.984mil,2714.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U8-4(4860mil,2322.677mil) on Top Layer And Text "R20" (4737mil,2287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U8-4(4860mil,2322.677mil) on Top Layer And Track (4719.449mil,2377.795mil)(4900.551mil,2377.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.086mil < 10mil) Between Pad U9-3(6020mil,2322.677mil) on Top Layer And Track (6018.331mil,2194.394mil)(6018.331mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.086mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.035mil < 10mil) Between Pad U9-4(6120mil,2322.677mil) on Top Layer And Track (6103.299mil,2265.394mil)(6156.126mil,2265.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.035mil]
Rule Violations :498

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01