{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_compile -complex-mul-dsp=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "44822",
    "Latency": "44821"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114470879",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_internal_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_col_sums_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_17s_24s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_1_1.vhd",
      "impl\/vhdl\/top_kernel_row_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_seq_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_65_5_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_129_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_192_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_205_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_215_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_internal_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_col_sums_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_17s_24s_41_1_1.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_1_1.v",
      "impl\/verilog\/top_kernel_power.xpe",
      "impl\/verilog\/top_kernel_row_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_seq_1.v",
      "impl\/verilog\/top_kernel_sparsemux_65_5_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_129_6_24_1_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_192_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_205_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_215_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "A_internal_U A_internal_1_U A_internal_2_U A_internal_3_U A_internal_4_U A_internal_5_U A_internal_6_U A_internal_7_U A_internal_8_U A_internal_9_U A_internal_10_U A_internal_11_U A_internal_12_U A_internal_13_U A_internal_14_U A_internal_15_U A_internal_16_U A_internal_17_U A_internal_18_U A_internal_19_U A_internal_20_U A_internal_21_U A_internal_22_U A_internal_23_U A_internal_24_U A_internal_25_U A_internal_26_U A_internal_27_U A_internal_28_U A_internal_29_U A_internal_30_U A_internal_31_U A_internal_32_U A_internal_33_U A_internal_34_U A_internal_35_U A_internal_36_U A_internal_37_U A_internal_38_U A_internal_39_U A_internal_40_U A_internal_41_U A_internal_42_U A_internal_43_U A_internal_44_U A_internal_45_U A_internal_46_U A_internal_47_U A_internal_48_U A_internal_49_U A_internal_50_U A_internal_51_U A_internal_52_U A_internal_53_U A_internal_54_U A_internal_55_U A_internal_56_U A_internal_57_U A_internal_58_U A_internal_59_U A_internal_60_U A_internal_61_U A_internal_62_U A_internal_63_U col_sums_U col_sums_1_U col_sums_2_U col_sums_3_U col_sums_4_U col_sums_5_U col_sums_6_U col_sums_7_U col_sums_8_U col_sums_9_U col_sums_10_U col_sums_11_U col_sums_12_U col_sums_13_U col_sums_14_U col_sums_15_U col_sums_16_U col_sums_17_U col_sums_18_U col_sums_19_U col_sums_20_U col_sums_21_U col_sums_22_U col_sums_23_U col_sums_24_U col_sums_25_U col_sums_26_U col_sums_27_U col_sums_28_U col_sums_29_U col_sums_30_U col_sums_31_U icmp_ln199_fu_3332_p2 add_ln199_fu_3338_p2 add_ln212_fu_3557_p2 xor_ln212_fu_3583_p2 and_ln212_fu_3589_p2 xor_ln212_1_fu_3595_p2 select_ln212_fu_3601_p3 denom_1_fu_3609_p3 sdiv_38ns_24s_38_42_seq_1_U172 icmp_ln218_fu_4614_p2 icmp_ln218_1_fu_4620_p2 or_ln218_fu_4626_p2 xor_ln218_fu_4632_p2 and_ln218_fu_4638_p2 xor_ln218_1_fu_4644_p2 or_ln218_1_fu_4650_p2 and_ln218_1_fu_4656_p2 select_ln218_fu_4662_p3 or_ln218_2_fu_4670_p2 norm_val_1_fu_4676_p3 add_ln220_fu_4693_p2 add_ln220_1_fu_4699_p2 xor_ln220_fu_4721_p2 and_ln220_fu_4727_p2 xor_ln220_1_fu_4733_p2 select_ln220_fu_4739_p3 select_ln220_1_fu_4747_p3 sdiv_38ns_24s_38_42_seq_1_U173 icmp_ln218_2_fu_4785_p2 icmp_ln218_3_fu_4791_p2 or_ln218_3_fu_4797_p2 xor_ln218_2_fu_4803_p2 and_ln218_2_fu_4809_p2 xor_ln218_3_fu_4815_p2 or_ln218_4_fu_4821_p2 and_ln218_3_fu_4827_p2 select_ln218_2_fu_4833_p3 or_ln218_5_fu_4841_p2 norm_val_3_fu_4847_p3 add_ln220_2_fu_4864_p2 add_ln220_3_fu_4870_p2 xor_ln220_2_fu_4892_p2 and_ln220_1_fu_4898_p2 xor_ln220_3_fu_4904_p2 select_ln220_2_fu_4910_p3 select_ln220_3_fu_4918_p3 sdiv_38ns_24s_38_42_seq_1_U174 icmp_ln218_4_fu_4956_p2 icmp_ln218_5_fu_4962_p2 or_ln218_6_fu_4968_p2 xor_ln218_4_fu_4974_p2 and_ln218_4_fu_4980_p2 xor_ln218_5_fu_4986_p2 or_ln218_7_fu_4992_p2 and_ln218_5_fu_4998_p2 select_ln218_4_fu_5004_p3 or_ln218_8_fu_5012_p2 norm_val_5_fu_5018_p3 add_ln220_4_fu_5035_p2 add_ln220_5_fu_5041_p2 xor_ln220_4_fu_5063_p2 and_ln220_2_fu_5069_p2 xor_ln220_5_fu_5075_p2 select_ln220_4_fu_5081_p3 select_ln220_5_fu_5089_p3 sdiv_38ns_24s_38_42_seq_1_U175 icmp_ln218_6_fu_5127_p2 icmp_ln218_7_fu_5133_p2 or_ln218_9_fu_5139_p2 xor_ln218_6_fu_5145_p2 and_ln218_6_fu_5151_p2 xor_ln218_7_fu_5157_p2 or_ln218_10_fu_5163_p2 and_ln218_7_fu_5169_p2 select_ln218_6_fu_5175_p3 or_ln218_11_fu_5183_p2 norm_val_7_fu_5189_p3 add_ln220_6_fu_5206_p2 add_ln220_7_fu_5212_p2 xor_ln220_6_fu_5234_p2 and_ln220_3_fu_5240_p2 xor_ln220_7_fu_5246_p2 select_ln220_6_fu_5252_p3 select_ln220_7_fu_5260_p3 sdiv_38ns_24s_38_42_seq_1_U176 icmp_ln218_8_fu_5298_p2 icmp_ln218_9_fu_5304_p2 or_ln218_12_fu_5310_p2 xor_ln218_8_fu_5316_p2 and_ln218_8_fu_5322_p2 xor_ln218_9_fu_5328_p2 or_ln218_13_fu_5334_p2 and_ln218_9_fu_5340_p2 select_ln218_8_fu_5346_p3 or_ln218_14_fu_5354_p2 norm_val_9_fu_5360_p3 add_ln220_8_fu_5377_p2 add_ln220_9_fu_5383_p2 xor_ln220_8_fu_5405_p2 and_ln220_4_fu_5411_p2 xor_ln220_9_fu_5417_p2 select_ln220_8_fu_5423_p3 select_ln220_9_fu_5431_p3 sdiv_38ns_24s_38_42_seq_1_U177 icmp_ln218_10_fu_5469_p2 icmp_ln218_11_fu_5475_p2 or_ln218_15_fu_5481_p2 xor_ln218_10_fu_5487_p2 and_ln218_10_fu_5493_p2 xor_ln218_11_fu_5499_p2 or_ln218_16_fu_5505_p2 and_ln218_11_fu_5511_p2 select_ln218_10_fu_5517_p3 or_ln218_17_fu_5525_p2 norm_val_11_fu_5531_p3 add_ln220_10_fu_5548_p2 add_ln220_11_fu_5554_p2 xor_ln220_10_fu_5576_p2 and_ln220_5_fu_5582_p2 xor_ln220_11_fu_5588_p2 select_ln220_10_fu_5594_p3 select_ln220_11_fu_5602_p3 sdiv_38ns_24s_38_42_seq_1_U178 icmp_ln218_12_fu_5640_p2 icmp_ln218_13_fu_5646_p2 or_ln218_18_fu_5652_p2 xor_ln218_12_fu_5658_p2 and_ln218_12_fu_5664_p2 xor_ln218_13_fu_5670_p2 or_ln218_19_fu_5676_p2 and_ln218_13_fu_5682_p2 select_ln218_12_fu_5688_p3 or_ln218_20_fu_5696_p2 norm_val_13_fu_5702_p3 add_ln220_12_fu_5719_p2 add_ln220_13_fu_5725_p2 xor_ln220_12_fu_5747_p2 and_ln220_6_fu_5753_p2 xor_ln220_13_fu_5759_p2 select_ln220_12_fu_5765_p3 select_ln220_13_fu_5773_p3 sdiv_38ns_24s_38_42_seq_1_U179 icmp_ln218_14_fu_5811_p2 icmp_ln218_15_fu_5817_p2 or_ln218_21_fu_5823_p2 xor_ln218_14_fu_5829_p2 and_ln218_14_fu_5835_p2 xor_ln218_15_fu_5841_p2 or_ln218_22_fu_5847_p2 and_ln218_15_fu_5853_p2 select_ln218_14_fu_5859_p3 or_ln218_23_fu_5867_p2 norm_val_15_fu_5873_p3 add_ln220_14_fu_5890_p2 add_ln220_15_fu_5896_p2 xor_ln220_14_fu_5918_p2 and_ln220_7_fu_5924_p2 xor_ln220_15_fu_5930_p2 select_ln220_14_fu_5936_p3 select_ln220_15_fu_5944_p3 sdiv_38ns_24s_38_42_seq_1_U180 icmp_ln218_16_fu_5982_p2 icmp_ln218_17_fu_5988_p2 or_ln218_24_fu_5994_p2 xor_ln218_16_fu_6000_p2 and_ln218_16_fu_6006_p2 xor_ln218_17_fu_6012_p2 or_ln218_25_fu_6018_p2 and_ln218_17_fu_6024_p2 select_ln218_16_fu_6030_p3 or_ln218_26_fu_6038_p2 norm_val_17_fu_6044_p3 add_ln220_16_fu_6061_p2 add_ln220_17_fu_6067_p2 xor_ln220_16_fu_6089_p2 and_ln220_8_fu_6095_p2 xor_ln220_17_fu_6101_p2 select_ln220_16_fu_6107_p3 select_ln220_17_fu_6115_p3 sdiv_38ns_24s_38_42_seq_1_U181 icmp_ln218_18_fu_6153_p2 icmp_ln218_19_fu_6159_p2 or_ln218_27_fu_6165_p2 xor_ln218_18_fu_6171_p2 and_ln218_18_fu_6177_p2 xor_ln218_19_fu_6183_p2 or_ln218_28_fu_6189_p2 and_ln218_19_fu_6195_p2 select_ln218_18_fu_6201_p3 or_ln218_29_fu_6209_p2 norm_val_19_fu_6215_p3 add_ln220_18_fu_6232_p2 add_ln220_19_fu_6238_p2 xor_ln220_18_fu_6260_p2 and_ln220_9_fu_6266_p2 xor_ln220_19_fu_6272_p2 select_ln220_18_fu_6278_p3 select_ln220_19_fu_6286_p3 sdiv_38ns_24s_38_42_seq_1_U182 icmp_ln218_20_fu_6324_p2 icmp_ln218_21_fu_6330_p2 or_ln218_30_fu_6336_p2 xor_ln218_20_fu_6342_p2 and_ln218_20_fu_6348_p2 xor_ln218_21_fu_6354_p2 or_ln218_31_fu_6360_p2 and_ln218_21_fu_6366_p2 select_ln218_20_fu_6372_p3 or_ln218_32_fu_6380_p2 norm_val_21_fu_6386_p3 add_ln220_20_fu_6403_p2 add_ln220_21_fu_6409_p2 xor_ln220_20_fu_6431_p2 and_ln220_10_fu_6437_p2 xor_ln220_21_fu_6443_p2 select_ln220_20_fu_6449_p3 select_ln220_21_fu_6457_p3 sdiv_38ns_24s_38_42_seq_1_U183 icmp_ln218_22_fu_6495_p2 icmp_ln218_23_fu_6501_p2 or_ln218_33_fu_6507_p2 xor_ln218_22_fu_6513_p2 and_ln218_22_fu_6519_p2 xor_ln218_23_fu_6525_p2 or_ln218_34_fu_6531_p2 and_ln218_23_fu_6537_p2 select_ln218_22_fu_6543_p3 or_ln218_35_fu_6551_p2 norm_val_23_fu_6557_p3 add_ln220_22_fu_6574_p2 add_ln220_23_fu_6580_p2 xor_ln220_22_fu_6602_p2 and_ln220_11_fu_6608_p2 xor_ln220_23_fu_6614_p2 select_ln220_22_fu_6620_p3 select_ln220_23_fu_6628_p3 sdiv_38ns_24s_38_42_seq_1_U184 icmp_ln218_24_fu_6666_p2 icmp_ln218_25_fu_6672_p2 or_ln218_36_fu_6678_p2 xor_ln218_24_fu_6684_p2 and_ln218_24_fu_6690_p2 xor_ln218_25_fu_6696_p2 or_ln218_37_fu_6702_p2 and_ln218_25_fu_6708_p2 select_ln218_24_fu_6714_p3 or_ln218_38_fu_6722_p2 norm_val_25_fu_6728_p3 add_ln220_24_fu_6745_p2 add_ln220_25_fu_6751_p2 xor_ln220_24_fu_6773_p2 and_ln220_12_fu_6779_p2 xor_ln220_25_fu_6785_p2 select_ln220_24_fu_6791_p3 select_ln220_25_fu_6799_p3 sdiv_38ns_24s_38_42_seq_1_U185 icmp_ln218_26_fu_6837_p2 icmp_ln218_27_fu_6843_p2 or_ln218_39_fu_6849_p2 xor_ln218_26_fu_6855_p2 and_ln218_26_fu_6861_p2 xor_ln218_27_fu_6867_p2 or_ln218_40_fu_6873_p2 and_ln218_27_fu_6879_p2 select_ln218_26_fu_6885_p3 or_ln218_41_fu_6893_p2 norm_val_27_fu_6899_p3 add_ln220_26_fu_6916_p2 add_ln220_27_fu_6922_p2 xor_ln220_26_fu_6944_p2 and_ln220_13_fu_6950_p2 xor_ln220_27_fu_6956_p2 select_ln220_26_fu_6962_p3 select_ln220_27_fu_6970_p3 sdiv_38ns_24s_38_42_seq_1_U186 icmp_ln218_28_fu_7008_p2 icmp_ln218_29_fu_7014_p2 or_ln218_42_fu_7020_p2 xor_ln218_28_fu_7026_p2 and_ln218_28_fu_7032_p2 xor_ln218_29_fu_7038_p2 or_ln218_43_fu_7044_p2 and_ln218_29_fu_7050_p2 select_ln218_28_fu_7056_p3 or_ln218_44_fu_7064_p2 norm_val_29_fu_7070_p3 add_ln220_28_fu_7087_p2 add_ln220_29_fu_7093_p2 xor_ln220_28_fu_7115_p2 and_ln220_14_fu_7121_p2 xor_ln220_29_fu_7127_p2 select_ln220_28_fu_7133_p3 select_ln220_29_fu_7141_p3 sdiv_38ns_24s_38_42_seq_1_U187 icmp_ln218_30_fu_7179_p2 icmp_ln218_31_fu_7185_p2 or_ln218_45_fu_7191_p2 xor_ln218_30_fu_7197_p2 and_ln218_30_fu_7203_p2 xor_ln218_31_fu_7209_p2 or_ln218_46_fu_7215_p2 and_ln218_31_fu_7221_p2 select_ln218_30_fu_7227_p3 or_ln218_47_fu_7235_p2 norm_val_31_fu_7241_p3 add_ln220_30_fu_7258_p2 add_ln220_31_fu_7264_p2 xor_ln220_30_fu_7286_p2 and_ln220_15_fu_7292_p2 xor_ln220_31_fu_7298_p2 select_ln220_30_fu_7304_p3 select_ln220_31_fu_7312_p3 sdiv_38ns_24s_38_42_seq_1_U188 icmp_ln218_32_fu_7350_p2 icmp_ln218_33_fu_7356_p2 or_ln218_48_fu_7362_p2 xor_ln218_32_fu_7368_p2 and_ln218_32_fu_7374_p2 xor_ln218_33_fu_7380_p2 or_ln218_49_fu_7386_p2 and_ln218_33_fu_7392_p2 select_ln218_32_fu_7398_p3 or_ln218_50_fu_7406_p2 norm_val_33_fu_7412_p3 add_ln220_32_fu_7429_p2 add_ln220_33_fu_7435_p2 xor_ln220_32_fu_7457_p2 and_ln220_16_fu_7463_p2 xor_ln220_33_fu_7469_p2 select_ln220_32_fu_7475_p3 select_ln220_33_fu_7483_p3 sdiv_38ns_24s_38_42_seq_1_U189 icmp_ln218_34_fu_7521_p2 icmp_ln218_35_fu_7527_p2 or_ln218_51_fu_7533_p2 xor_ln218_34_fu_7539_p2 and_ln218_34_fu_7545_p2 xor_ln218_35_fu_7551_p2 or_ln218_52_fu_7557_p2 and_ln218_35_fu_7563_p2 select_ln218_34_fu_7569_p3 or_ln218_53_fu_7577_p2 norm_val_35_fu_7583_p3 add_ln220_34_fu_7600_p2 add_ln220_35_fu_7606_p2 xor_ln220_34_fu_7628_p2 and_ln220_17_fu_7634_p2 xor_ln220_35_fu_7640_p2 select_ln220_34_fu_7646_p3 select_ln220_35_fu_7654_p3 sdiv_38ns_24s_38_42_seq_1_U190 icmp_ln218_36_fu_7692_p2 icmp_ln218_37_fu_7698_p2 or_ln218_54_fu_7704_p2 xor_ln218_36_fu_7710_p2 and_ln218_36_fu_7716_p2 xor_ln218_37_fu_7722_p2 or_ln218_55_fu_7728_p2 and_ln218_37_fu_7734_p2 select_ln218_36_fu_7740_p3 or_ln218_56_fu_7748_p2 norm_val_37_fu_7754_p3 add_ln220_36_fu_7771_p2 add_ln220_37_fu_7777_p2 xor_ln220_36_fu_7799_p2 and_ln220_18_fu_7805_p2 xor_ln220_37_fu_7811_p2 select_ln220_36_fu_7817_p3 select_ln220_37_fu_7825_p3 sdiv_38ns_24s_38_42_seq_1_U191 icmp_ln218_38_fu_7863_p2 icmp_ln218_39_fu_7869_p2 or_ln218_57_fu_7875_p2 xor_ln218_38_fu_7881_p2 and_ln218_38_fu_7887_p2 xor_ln218_39_fu_7893_p2 or_ln218_58_fu_7899_p2 and_ln218_39_fu_7905_p2 select_ln218_38_fu_7911_p3 or_ln218_59_fu_7919_p2 norm_val_39_fu_7925_p3 add_ln220_38_fu_7942_p2 add_ln220_39_fu_7948_p2 xor_ln220_38_fu_7970_p2 and_ln220_19_fu_7976_p2 xor_ln220_39_fu_7982_p2 select_ln220_38_fu_7988_p3 select_ln220_39_fu_7996_p3 sdiv_38ns_24s_38_42_seq_1_U192 icmp_ln218_40_fu_8034_p2 icmp_ln218_41_fu_8040_p2 or_ln218_60_fu_8046_p2 xor_ln218_40_fu_8052_p2 and_ln218_40_fu_8058_p2 xor_ln218_41_fu_8064_p2 or_ln218_61_fu_8070_p2 and_ln218_41_fu_8076_p2 select_ln218_40_fu_8082_p3 or_ln218_62_fu_8090_p2 norm_val_41_fu_8096_p3 add_ln220_40_fu_8113_p2 add_ln220_41_fu_8119_p2 xor_ln220_40_fu_8141_p2 and_ln220_20_fu_8147_p2 xor_ln220_41_fu_8153_p2 select_ln220_40_fu_8159_p3 select_ln220_41_fu_8167_p3 sdiv_38ns_24s_38_42_seq_1_U193 icmp_ln218_42_fu_8205_p2 icmp_ln218_43_fu_8211_p2 or_ln218_63_fu_8217_p2 xor_ln218_42_fu_8223_p2 and_ln218_42_fu_8229_p2 xor_ln218_43_fu_8235_p2 or_ln218_64_fu_8241_p2 and_ln218_43_fu_8247_p2 select_ln218_42_fu_8253_p3 or_ln218_65_fu_8261_p2 norm_val_43_fu_8267_p3 add_ln220_42_fu_8284_p2 add_ln220_43_fu_8290_p2 xor_ln220_42_fu_8312_p2 and_ln220_21_fu_8318_p2 xor_ln220_43_fu_8324_p2 select_ln220_42_fu_8330_p3 select_ln220_43_fu_8338_p3 sdiv_38ns_24s_38_42_seq_1_U194 icmp_ln218_44_fu_8376_p2 icmp_ln218_45_fu_8382_p2 or_ln218_66_fu_8388_p2 xor_ln218_44_fu_8394_p2 and_ln218_44_fu_8400_p2 xor_ln218_45_fu_8406_p2 or_ln218_67_fu_8412_p2 and_ln218_45_fu_8418_p2 select_ln218_44_fu_8424_p3 or_ln218_68_fu_8432_p2 norm_val_45_fu_8438_p3 add_ln220_44_fu_8455_p2 add_ln220_45_fu_8461_p2 xor_ln220_44_fu_8483_p2 and_ln220_22_fu_8489_p2 xor_ln220_45_fu_8495_p2 select_ln220_44_fu_8501_p3 select_ln220_45_fu_8509_p3 sdiv_38ns_24s_38_42_seq_1_U195 icmp_ln218_46_fu_8547_p2 icmp_ln218_47_fu_8553_p2 or_ln218_69_fu_8559_p2 xor_ln218_46_fu_8565_p2 and_ln218_46_fu_8571_p2 xor_ln218_47_fu_8577_p2 or_ln218_70_fu_8583_p2 and_ln218_47_fu_8589_p2 select_ln218_46_fu_8595_p3 or_ln218_71_fu_8603_p2 norm_val_47_fu_8609_p3 add_ln220_46_fu_8626_p2 add_ln220_47_fu_8632_p2 xor_ln220_46_fu_8654_p2 and_ln220_23_fu_8660_p2 xor_ln220_47_fu_8666_p2 select_ln220_46_fu_8672_p3 select_ln220_47_fu_8680_p3 sdiv_38ns_24s_38_42_seq_1_U196 icmp_ln218_48_fu_8718_p2 icmp_ln218_49_fu_8724_p2 or_ln218_72_fu_8730_p2 xor_ln218_48_fu_8736_p2 and_ln218_48_fu_8742_p2 xor_ln218_49_fu_8748_p2 or_ln218_73_fu_8754_p2 and_ln218_49_fu_8760_p2 select_ln218_48_fu_8766_p3 or_ln218_74_fu_8774_p2 norm_val_49_fu_8780_p3 add_ln220_48_fu_8797_p2 add_ln220_49_fu_8803_p2 xor_ln220_48_fu_8825_p2 and_ln220_24_fu_8831_p2 xor_ln220_49_fu_8837_p2 select_ln220_48_fu_8843_p3 select_ln220_49_fu_8851_p3 sdiv_38ns_24s_38_42_seq_1_U197 icmp_ln218_50_fu_8889_p2 icmp_ln218_51_fu_8895_p2 or_ln218_75_fu_8901_p2 xor_ln218_50_fu_8907_p2 and_ln218_50_fu_8913_p2 xor_ln218_51_fu_8919_p2 or_ln218_76_fu_8925_p2 and_ln218_51_fu_8931_p2 select_ln218_50_fu_8937_p3 or_ln218_77_fu_8945_p2 norm_val_51_fu_8951_p3 add_ln220_50_fu_8968_p2 add_ln220_51_fu_8974_p2 xor_ln220_50_fu_8996_p2 and_ln220_25_fu_9002_p2 xor_ln220_51_fu_9008_p2 select_ln220_50_fu_9014_p3 select_ln220_51_fu_9022_p3 sdiv_38ns_24s_38_42_seq_1_U198 icmp_ln218_52_fu_9060_p2 icmp_ln218_53_fu_9066_p2 or_ln218_78_fu_9072_p2 xor_ln218_52_fu_9078_p2 and_ln218_52_fu_9084_p2 xor_ln218_53_fu_9090_p2 or_ln218_79_fu_9096_p2 and_ln218_53_fu_9102_p2 select_ln218_52_fu_9108_p3 or_ln218_80_fu_9116_p2 norm_val_53_fu_9122_p3 add_ln220_52_fu_9139_p2 add_ln220_53_fu_9145_p2 xor_ln220_52_fu_9167_p2 and_ln220_26_fu_9173_p2 xor_ln220_53_fu_9179_p2 select_ln220_52_fu_9185_p3 select_ln220_53_fu_9193_p3 sdiv_38ns_24s_38_42_seq_1_U199 icmp_ln218_54_fu_9231_p2 icmp_ln218_55_fu_9237_p2 or_ln218_81_fu_9243_p2 xor_ln218_54_fu_9249_p2 and_ln218_54_fu_9255_p2 xor_ln218_55_fu_9261_p2 or_ln218_82_fu_9267_p2 and_ln218_55_fu_9273_p2 select_ln218_54_fu_9279_p3 or_ln218_83_fu_9287_p2 norm_val_55_fu_9293_p3 add_ln220_54_fu_9310_p2 add_ln220_55_fu_9316_p2 xor_ln220_54_fu_9338_p2 and_ln220_27_fu_9344_p2 xor_ln220_55_fu_9350_p2 select_ln220_54_fu_9356_p3 select_ln220_55_fu_9364_p3 sdiv_38ns_24s_38_42_seq_1_U200 icmp_ln218_56_fu_9402_p2 icmp_ln218_57_fu_9408_p2 or_ln218_84_fu_9414_p2 xor_ln218_56_fu_9420_p2 and_ln218_56_fu_9426_p2 xor_ln218_57_fu_9432_p2 or_ln218_85_fu_9438_p2 and_ln218_57_fu_9444_p2 select_ln218_56_fu_9450_p3 or_ln218_86_fu_9458_p2 norm_val_57_fu_9464_p3 add_ln220_56_fu_9481_p2 add_ln220_57_fu_9487_p2 xor_ln220_56_fu_9509_p2 and_ln220_28_fu_9515_p2 xor_ln220_57_fu_9521_p2 select_ln220_56_fu_9527_p3 select_ln220_57_fu_9535_p3 sdiv_38ns_24s_38_42_seq_1_U201 icmp_ln218_58_fu_9573_p2 icmp_ln218_59_fu_9579_p2 or_ln218_87_fu_9585_p2 xor_ln218_58_fu_9591_p2 and_ln218_58_fu_9597_p2 xor_ln218_59_fu_9603_p2 or_ln218_88_fu_9609_p2 and_ln218_59_fu_9615_p2 select_ln218_58_fu_9621_p3 or_ln218_89_fu_9629_p2 norm_val_59_fu_9635_p3 add_ln220_58_fu_9652_p2 add_ln220_59_fu_9658_p2 xor_ln220_58_fu_9680_p2 and_ln220_29_fu_9686_p2 xor_ln220_59_fu_9692_p2 select_ln220_58_fu_9698_p3 select_ln220_59_fu_9706_p3 sdiv_38ns_24s_38_42_seq_1_U202 icmp_ln218_60_fu_9744_p2 icmp_ln218_61_fu_9750_p2 or_ln218_90_fu_9756_p2 xor_ln218_60_fu_9762_p2 and_ln218_60_fu_9768_p2 xor_ln218_61_fu_9774_p2 or_ln218_91_fu_9780_p2 and_ln218_61_fu_9786_p2 select_ln218_60_fu_9792_p3 or_ln218_92_fu_9800_p2 norm_val_61_fu_9806_p3 add_ln220_60_fu_9823_p2 add_ln220_61_fu_9829_p2 xor_ln220_60_fu_9851_p2 and_ln220_30_fu_9857_p2 xor_ln220_61_fu_9863_p2 select_ln220_60_fu_9869_p3 select_ln220_61_fu_9877_p3 sdiv_38ns_24s_38_42_seq_1_U203 icmp_ln218_62_fu_9915_p2 icmp_ln218_63_fu_9921_p2 or_ln218_93_fu_9927_p2 xor_ln218_62_fu_9933_p2 and_ln218_62_fu_9939_p2 xor_ln218_63_fu_9945_p2 or_ln218_94_fu_9951_p2 and_ln218_63_fu_9957_p2 select_ln218_62_fu_9963_p3 or_ln218_95_fu_9971_p2 norm_val_63_fu_9977_p3 add_ln220_62_fu_9994_p2 add_ln220_63_fu_10000_p2 xor_ln220_62_fu_10022_p2 and_ln220_31_fu_10028_p2 xor_ln220_63_fu_10034_p2 select_ln220_62_fu_10040_p3 select_ln220_63_fu_10048_p3 sdiv_38ns_24s_38_42_seq_1_U204 icmp_ln218_64_fu_10086_p2 icmp_ln218_65_fu_10092_p2 or_ln218_96_fu_10098_p2 xor_ln218_64_fu_10104_p2 and_ln218_64_fu_10110_p2 xor_ln218_65_fu_10116_p2 or_ln218_97_fu_10122_p2 and_ln218_65_fu_10128_p2 select_ln218_64_fu_10134_p3 or_ln218_98_fu_10142_p2 norm_val_65_fu_10148_p3 add_ln220_64_fu_10165_p2 add_ln220_65_fu_10171_p2 xor_ln220_64_fu_10193_p2 and_ln220_32_fu_10199_p2 xor_ln220_65_fu_10205_p2 select_ln220_64_fu_10211_p3 select_ln220_65_fu_10219_p3 sdiv_38ns_24s_38_42_seq_1_U205 icmp_ln218_66_fu_10257_p2 icmp_ln218_67_fu_10263_p2 or_ln218_99_fu_10269_p2 xor_ln218_66_fu_10275_p2 and_ln218_66_fu_10281_p2 xor_ln218_67_fu_10287_p2 or_ln218_100_fu_10293_p2 and_ln218_67_fu_10299_p2 select_ln218_66_fu_10305_p3 or_ln218_101_fu_10313_p2 norm_val_67_fu_10319_p3 add_ln220_66_fu_10336_p2 add_ln220_67_fu_10342_p2 xor_ln220_66_fu_10364_p2 and_ln220_33_fu_10370_p2 xor_ln220_67_fu_10376_p2 select_ln220_66_fu_10382_p3 select_ln220_67_fu_10390_p3 sdiv_38ns_24s_38_42_seq_1_U206 icmp_ln218_68_fu_10428_p2 icmp_ln218_69_fu_10434_p2 or_ln218_102_fu_10440_p2 xor_ln218_68_fu_10446_p2 and_ln218_68_fu_10452_p2 xor_ln218_69_fu_10458_p2 or_ln218_103_fu_10464_p2 and_ln218_69_fu_10470_p2 select_ln218_68_fu_10476_p3 or_ln218_104_fu_10484_p2 norm_val_69_fu_10490_p3 add_ln220_68_fu_10507_p2 add_ln220_69_fu_10513_p2 xor_ln220_68_fu_10535_p2 and_ln220_34_fu_10541_p2 xor_ln220_69_fu_10547_p2 select_ln220_68_fu_10553_p3 select_ln220_69_fu_10561_p3 sdiv_38ns_24s_38_42_seq_1_U207 icmp_ln218_70_fu_10599_p2 icmp_ln218_71_fu_10605_p2 or_ln218_105_fu_10611_p2 xor_ln218_70_fu_10617_p2 and_ln218_70_fu_10623_p2 xor_ln218_71_fu_10629_p2 or_ln218_106_fu_10635_p2 and_ln218_71_fu_10641_p2 select_ln218_70_fu_10647_p3 or_ln218_107_fu_10655_p2 norm_val_71_fu_10661_p3 add_ln220_70_fu_10678_p2 add_ln220_71_fu_10684_p2 xor_ln220_70_fu_10706_p2 and_ln220_35_fu_10712_p2 xor_ln220_71_fu_10718_p2 select_ln220_70_fu_10724_p3 select_ln220_71_fu_10732_p3 sdiv_38ns_24s_38_42_seq_1_U208 icmp_ln218_72_fu_10770_p2 icmp_ln218_73_fu_10776_p2 or_ln218_108_fu_10782_p2 xor_ln218_72_fu_10788_p2 and_ln218_72_fu_10794_p2 xor_ln218_73_fu_10800_p2 or_ln218_109_fu_10806_p2 and_ln218_73_fu_10812_p2 select_ln218_72_fu_10818_p3 or_ln218_110_fu_10826_p2 norm_val_73_fu_10832_p3 add_ln220_72_fu_10849_p2 add_ln220_73_fu_10855_p2 xor_ln220_72_fu_10877_p2 and_ln220_36_fu_10883_p2 xor_ln220_73_fu_10889_p2 select_ln220_72_fu_10895_p3 select_ln220_73_fu_10903_p3 sdiv_38ns_24s_38_42_seq_1_U209 icmp_ln218_74_fu_10941_p2 icmp_ln218_75_fu_10947_p2 or_ln218_111_fu_10953_p2 xor_ln218_74_fu_10959_p2 and_ln218_74_fu_10965_p2 xor_ln218_75_fu_10971_p2 or_ln218_112_fu_10977_p2 and_ln218_75_fu_10983_p2 select_ln218_74_fu_10989_p3 or_ln218_113_fu_10997_p2 norm_val_75_fu_11003_p3 add_ln220_74_fu_11020_p2 add_ln220_75_fu_11026_p2 xor_ln220_74_fu_11048_p2 and_ln220_37_fu_11054_p2 xor_ln220_75_fu_11060_p2 select_ln220_74_fu_11066_p3 select_ln220_75_fu_11074_p3 sdiv_38ns_24s_38_42_seq_1_U210 icmp_ln218_76_fu_11112_p2 icmp_ln218_77_fu_11118_p2 or_ln218_114_fu_11124_p2 xor_ln218_76_fu_11130_p2 and_ln218_76_fu_11136_p2 xor_ln218_77_fu_11142_p2 or_ln218_115_fu_11148_p2 and_ln218_77_fu_11154_p2 select_ln218_76_fu_11160_p3 or_ln218_116_fu_11168_p2 norm_val_77_fu_11174_p3 add_ln220_76_fu_11191_p2 add_ln220_77_fu_11197_p2 xor_ln220_76_fu_11219_p2 and_ln220_38_fu_11225_p2 xor_ln220_77_fu_11231_p2 select_ln220_76_fu_11237_p3 select_ln220_77_fu_11245_p3 sdiv_38ns_24s_38_42_seq_1_U211 icmp_ln218_78_fu_11283_p2 icmp_ln218_79_fu_11289_p2 or_ln218_117_fu_11295_p2 xor_ln218_78_fu_11301_p2 and_ln218_78_fu_11307_p2 xor_ln218_79_fu_11313_p2 or_ln218_118_fu_11319_p2 and_ln218_79_fu_11325_p2 select_ln218_78_fu_11331_p3 or_ln218_119_fu_11339_p2 norm_val_79_fu_11345_p3 add_ln220_78_fu_11362_p2 add_ln220_79_fu_11368_p2 xor_ln220_78_fu_11390_p2 and_ln220_39_fu_11396_p2 xor_ln220_79_fu_11402_p2 select_ln220_78_fu_11408_p3 select_ln220_79_fu_11416_p3 sdiv_38ns_24s_38_42_seq_1_U212 icmp_ln218_80_fu_11454_p2 icmp_ln218_81_fu_11460_p2 or_ln218_120_fu_11466_p2 xor_ln218_80_fu_11472_p2 and_ln218_80_fu_11478_p2 xor_ln218_81_fu_11484_p2 or_ln218_121_fu_11490_p2 and_ln218_81_fu_11496_p2 select_ln218_80_fu_11502_p3 or_ln218_122_fu_11510_p2 norm_val_81_fu_11516_p3 add_ln220_80_fu_11533_p2 add_ln220_81_fu_11539_p2 xor_ln220_80_fu_11561_p2 and_ln220_40_fu_11567_p2 xor_ln220_81_fu_11573_p2 select_ln220_80_fu_11579_p3 select_ln220_81_fu_11587_p3 sdiv_38ns_24s_38_42_seq_1_U213 icmp_ln218_82_fu_11625_p2 icmp_ln218_83_fu_11631_p2 or_ln218_123_fu_11637_p2 xor_ln218_82_fu_11643_p2 and_ln218_82_fu_11649_p2 xor_ln218_83_fu_11655_p2 or_ln218_124_fu_11661_p2 and_ln218_83_fu_11667_p2 select_ln218_82_fu_11673_p3 or_ln218_125_fu_11681_p2 norm_val_83_fu_11687_p3 add_ln220_82_fu_11704_p2 add_ln220_83_fu_11710_p2 xor_ln220_82_fu_11732_p2 and_ln220_41_fu_11738_p2 xor_ln220_83_fu_11744_p2 select_ln220_82_fu_11750_p3 select_ln220_83_fu_11758_p3 sdiv_38ns_24s_38_42_seq_1_U214 icmp_ln218_84_fu_11796_p2 icmp_ln218_85_fu_11802_p2 or_ln218_126_fu_11808_p2 xor_ln218_84_fu_11814_p2 and_ln218_84_fu_11820_p2 xor_ln218_85_fu_11826_p2 or_ln218_127_fu_11832_p2 and_ln218_85_fu_11838_p2 select_ln218_84_fu_11844_p3 or_ln218_128_fu_11852_p2 norm_val_85_fu_11858_p3 add_ln220_84_fu_11875_p2 add_ln220_85_fu_11881_p2 xor_ln220_84_fu_11903_p2 and_ln220_42_fu_11909_p2 xor_ln220_85_fu_11915_p2 select_ln220_84_fu_11921_p3 select_ln220_85_fu_11929_p3 sdiv_38ns_24s_38_42_seq_1_U215 icmp_ln218_86_fu_11967_p2 icmp_ln218_87_fu_11973_p2 or_ln218_129_fu_11979_p2 xor_ln218_86_fu_11985_p2 and_ln218_86_fu_11991_p2 xor_ln218_87_fu_11997_p2 or_ln218_130_fu_12003_p2 and_ln218_87_fu_12009_p2 select_ln218_86_fu_12015_p3 or_ln218_131_fu_12023_p2 norm_val_87_fu_12029_p3 add_ln220_86_fu_12046_p2 add_ln220_87_fu_12052_p2 xor_ln220_86_fu_12074_p2 and_ln220_43_fu_12080_p2 xor_ln220_87_fu_12086_p2 select_ln220_86_fu_12092_p3 select_ln220_87_fu_12100_p3 sdiv_38ns_24s_38_42_seq_1_U216 icmp_ln218_88_fu_12138_p2 icmp_ln218_89_fu_12144_p2 or_ln218_132_fu_12150_p2 xor_ln218_88_fu_12156_p2 and_ln218_88_fu_12162_p2 xor_ln218_89_fu_12168_p2 or_ln218_133_fu_12174_p2 and_ln218_89_fu_12180_p2 select_ln218_88_fu_12186_p3 or_ln218_134_fu_12194_p2 norm_val_89_fu_12200_p3 add_ln220_88_fu_12217_p2 add_ln220_89_fu_12223_p2 xor_ln220_88_fu_12245_p2 and_ln220_44_fu_12251_p2 xor_ln220_89_fu_12257_p2 select_ln220_88_fu_12263_p3 select_ln220_89_fu_12271_p3 sdiv_38ns_24s_38_42_seq_1_U217 icmp_ln218_90_fu_12309_p2 icmp_ln218_91_fu_12315_p2 or_ln218_135_fu_12321_p2 xor_ln218_90_fu_12327_p2 and_ln218_90_fu_12333_p2 xor_ln218_91_fu_12339_p2 or_ln218_136_fu_12345_p2 and_ln218_91_fu_12351_p2 select_ln218_90_fu_12357_p3 or_ln218_137_fu_12365_p2 norm_val_91_fu_12371_p3 add_ln220_90_fu_12388_p2 add_ln220_91_fu_12394_p2 xor_ln220_90_fu_12416_p2 and_ln220_45_fu_12422_p2 xor_ln220_91_fu_12428_p2 select_ln220_90_fu_12434_p3 select_ln220_91_fu_12442_p3 sdiv_38ns_24s_38_42_seq_1_U218 icmp_ln218_92_fu_12480_p2 icmp_ln218_93_fu_12486_p2 or_ln218_138_fu_12492_p2 xor_ln218_92_fu_12498_p2 and_ln218_92_fu_12504_p2 xor_ln218_93_fu_12510_p2 or_ln218_139_fu_12516_p2 and_ln218_93_fu_12522_p2 select_ln218_92_fu_12528_p3 or_ln218_140_fu_12536_p2 norm_val_93_fu_12542_p3 add_ln220_92_fu_12559_p2 add_ln220_93_fu_12565_p2 xor_ln220_92_fu_12587_p2 and_ln220_46_fu_12593_p2 xor_ln220_93_fu_12599_p2 select_ln220_92_fu_12605_p3 select_ln220_93_fu_12613_p3 sdiv_38ns_24s_38_42_seq_1_U219 icmp_ln218_94_fu_12651_p2 icmp_ln218_95_fu_12657_p2 or_ln218_141_fu_12663_p2 xor_ln218_94_fu_12669_p2 and_ln218_94_fu_12675_p2 xor_ln218_95_fu_12681_p2 or_ln218_142_fu_12687_p2 and_ln218_95_fu_12693_p2 select_ln218_94_fu_12699_p3 or_ln218_143_fu_12707_p2 norm_val_95_fu_12713_p3 add_ln220_94_fu_12730_p2 add_ln220_95_fu_12736_p2 xor_ln220_94_fu_12758_p2 and_ln220_47_fu_12764_p2 xor_ln220_95_fu_12770_p2 select_ln220_94_fu_12776_p3 select_ln220_95_fu_12784_p3 sdiv_38ns_24s_38_42_seq_1_U220 icmp_ln218_96_fu_12822_p2 icmp_ln218_97_fu_12828_p2 or_ln218_144_fu_12834_p2 xor_ln218_96_fu_12840_p2 and_ln218_96_fu_12846_p2 xor_ln218_97_fu_12852_p2 or_ln218_145_fu_12858_p2 and_ln218_97_fu_12864_p2 select_ln218_96_fu_12870_p3 or_ln218_146_fu_12878_p2 norm_val_97_fu_12884_p3 add_ln220_96_fu_12901_p2 add_ln220_97_fu_12907_p2 xor_ln220_96_fu_12929_p2 and_ln220_48_fu_12935_p2 xor_ln220_97_fu_12941_p2 select_ln220_96_fu_12947_p3 select_ln220_97_fu_12955_p3 sdiv_38ns_24s_38_42_seq_1_U221 icmp_ln218_98_fu_12993_p2 icmp_ln218_99_fu_12999_p2 or_ln218_147_fu_13005_p2 xor_ln218_98_fu_13011_p2 and_ln218_98_fu_13017_p2 xor_ln218_99_fu_13023_p2 or_ln218_148_fu_13029_p2 and_ln218_99_fu_13035_p2 select_ln218_98_fu_13041_p3 or_ln218_149_fu_13049_p2 norm_val_99_fu_13055_p3 add_ln220_98_fu_13072_p2 add_ln220_99_fu_13078_p2 xor_ln220_98_fu_13100_p2 and_ln220_49_fu_13106_p2 xor_ln220_99_fu_13112_p2 select_ln220_98_fu_13118_p3 select_ln220_99_fu_13126_p3 sdiv_38ns_24s_38_42_seq_1_U222 icmp_ln218_100_fu_13164_p2 icmp_ln218_101_fu_13170_p2 or_ln218_150_fu_13176_p2 xor_ln218_100_fu_13182_p2 and_ln218_100_fu_13188_p2 xor_ln218_101_fu_13194_p2 or_ln218_151_fu_13200_p2 and_ln218_101_fu_13206_p2 select_ln218_100_fu_13212_p3 or_ln218_152_fu_13220_p2 norm_val_101_fu_13226_p3 add_ln220_100_fu_13243_p2 add_ln220_101_fu_13249_p2 xor_ln220_100_fu_13271_p2 and_ln220_50_fu_13277_p2 xor_ln220_101_fu_13283_p2 select_ln220_100_fu_13289_p3 select_ln220_101_fu_13297_p3 sdiv_38ns_24s_38_42_seq_1_U223 icmp_ln218_102_fu_13335_p2 icmp_ln218_103_fu_13341_p2 or_ln218_153_fu_13347_p2 xor_ln218_102_fu_13353_p2 and_ln218_102_fu_13359_p2 xor_ln218_103_fu_13365_p2 or_ln218_154_fu_13371_p2 and_ln218_103_fu_13377_p2 select_ln218_102_fu_13383_p3 or_ln218_155_fu_13391_p2 norm_val_103_fu_13397_p3 add_ln220_102_fu_13414_p2 add_ln220_103_fu_13420_p2 xor_ln220_102_fu_13442_p2 and_ln220_51_fu_13448_p2 xor_ln220_103_fu_13454_p2 select_ln220_102_fu_13460_p3 select_ln220_103_fu_13468_p3 sdiv_38ns_24s_38_42_seq_1_U224 icmp_ln218_104_fu_13506_p2 icmp_ln218_105_fu_13512_p2 or_ln218_156_fu_13518_p2 xor_ln218_104_fu_13524_p2 and_ln218_104_fu_13530_p2 xor_ln218_105_fu_13536_p2 or_ln218_157_fu_13542_p2 and_ln218_105_fu_13548_p2 select_ln218_104_fu_13554_p3 or_ln218_158_fu_13562_p2 norm_val_105_fu_13568_p3 add_ln220_104_fu_13585_p2 add_ln220_105_fu_13591_p2 xor_ln220_104_fu_13613_p2 and_ln220_52_fu_13619_p2 xor_ln220_105_fu_13625_p2 select_ln220_104_fu_13631_p3 select_ln220_105_fu_13639_p3 sdiv_38ns_24s_38_42_seq_1_U225 icmp_ln218_106_fu_13677_p2 icmp_ln218_107_fu_13683_p2 or_ln218_159_fu_13689_p2 xor_ln218_106_fu_13695_p2 and_ln218_106_fu_13701_p2 xor_ln218_107_fu_13707_p2 or_ln218_160_fu_13713_p2 and_ln218_107_fu_13719_p2 select_ln218_106_fu_13725_p3 or_ln218_161_fu_13733_p2 norm_val_107_fu_13739_p3 add_ln220_106_fu_13756_p2 add_ln220_107_fu_13762_p2 xor_ln220_106_fu_13784_p2 and_ln220_53_fu_13790_p2 xor_ln220_107_fu_13796_p2 select_ln220_106_fu_13802_p3 select_ln220_107_fu_13810_p3 sdiv_38ns_24s_38_42_seq_1_U226 icmp_ln218_108_fu_13848_p2 icmp_ln218_109_fu_13854_p2 or_ln218_162_fu_13860_p2 xor_ln218_108_fu_13866_p2 and_ln218_108_fu_13872_p2 xor_ln218_109_fu_13878_p2 or_ln218_163_fu_13884_p2 and_ln218_109_fu_13890_p2 select_ln218_108_fu_13896_p3 or_ln218_164_fu_13904_p2 norm_val_109_fu_13910_p3 add_ln220_108_fu_13927_p2 add_ln220_109_fu_13933_p2 xor_ln220_108_fu_13955_p2 and_ln220_54_fu_13961_p2 xor_ln220_109_fu_13967_p2 select_ln220_108_fu_13973_p3 select_ln220_109_fu_13981_p3 sdiv_38ns_24s_38_42_seq_1_U227 icmp_ln218_110_fu_14019_p2 icmp_ln218_111_fu_14025_p2 or_ln218_165_fu_14031_p2 xor_ln218_110_fu_14037_p2 and_ln218_110_fu_14043_p2 xor_ln218_111_fu_14049_p2 or_ln218_166_fu_14055_p2 and_ln218_111_fu_14061_p2 select_ln218_110_fu_14067_p3 or_ln218_167_fu_14075_p2 norm_val_111_fu_14081_p3 add_ln220_110_fu_14098_p2 add_ln220_111_fu_14104_p2 xor_ln220_110_fu_14126_p2 and_ln220_55_fu_14132_p2 xor_ln220_111_fu_14138_p2 select_ln220_110_fu_14144_p3 select_ln220_111_fu_14152_p3 sdiv_38ns_24s_38_42_seq_1_U228 icmp_ln218_112_fu_14190_p2 icmp_ln218_113_fu_14196_p2 or_ln218_168_fu_14202_p2 xor_ln218_112_fu_14208_p2 and_ln218_112_fu_14214_p2 xor_ln218_113_fu_14220_p2 or_ln218_169_fu_14226_p2 and_ln218_113_fu_14232_p2 select_ln218_112_fu_14238_p3 or_ln218_170_fu_14246_p2 norm_val_113_fu_14252_p3 add_ln220_112_fu_14269_p2 add_ln220_113_fu_14275_p2 xor_ln220_112_fu_14297_p2 and_ln220_56_fu_14303_p2 xor_ln220_113_fu_14309_p2 select_ln220_112_fu_14315_p3 select_ln220_113_fu_14323_p3 sdiv_38ns_24s_38_42_seq_1_U229 icmp_ln218_114_fu_14361_p2 icmp_ln218_115_fu_14367_p2 or_ln218_171_fu_14373_p2 xor_ln218_114_fu_14379_p2 and_ln218_114_fu_14385_p2 xor_ln218_115_fu_14391_p2 or_ln218_172_fu_14397_p2 and_ln218_115_fu_14403_p2 select_ln218_114_fu_14409_p3 or_ln218_173_fu_14417_p2 norm_val_115_fu_14423_p3 add_ln220_114_fu_14440_p2 add_ln220_115_fu_14446_p2 xor_ln220_114_fu_14468_p2 and_ln220_57_fu_14474_p2 xor_ln220_115_fu_14480_p2 select_ln220_114_fu_14486_p3 select_ln220_115_fu_14494_p3 sdiv_38ns_24s_38_42_seq_1_U230 icmp_ln218_116_fu_14532_p2 icmp_ln218_117_fu_14538_p2 or_ln218_174_fu_14544_p2 xor_ln218_116_fu_14550_p2 and_ln218_116_fu_14556_p2 xor_ln218_117_fu_14562_p2 or_ln218_175_fu_14568_p2 and_ln218_117_fu_14574_p2 select_ln218_116_fu_14580_p3 or_ln218_176_fu_14588_p2 norm_val_117_fu_14594_p3 add_ln220_116_fu_14611_p2 add_ln220_117_fu_14617_p2 xor_ln220_116_fu_14639_p2 and_ln220_58_fu_14645_p2 xor_ln220_117_fu_14651_p2 select_ln220_116_fu_14657_p3 select_ln220_117_fu_14665_p3 sdiv_38ns_24s_38_42_seq_1_U231 icmp_ln218_118_fu_14703_p2 icmp_ln218_119_fu_14709_p2 or_ln218_177_fu_14715_p2 xor_ln218_118_fu_14721_p2 and_ln218_118_fu_14727_p2 xor_ln218_119_fu_14733_p2 or_ln218_178_fu_14739_p2 and_ln218_119_fu_14745_p2 select_ln218_118_fu_14751_p3 or_ln218_179_fu_14759_p2 norm_val_119_fu_14765_p3 add_ln220_118_fu_14782_p2 add_ln220_119_fu_14788_p2 xor_ln220_118_fu_14810_p2 and_ln220_59_fu_14816_p2 xor_ln220_119_fu_14822_p2 select_ln220_118_fu_14828_p3 select_ln220_119_fu_14836_p3 sdiv_38ns_24s_38_42_seq_1_U232 icmp_ln218_120_fu_14874_p2 icmp_ln218_121_fu_14880_p2 or_ln218_180_fu_14886_p2 xor_ln218_120_fu_14892_p2 and_ln218_120_fu_14898_p2 xor_ln218_121_fu_14904_p2 or_ln218_181_fu_14910_p2 and_ln218_121_fu_14916_p2 select_ln218_120_fu_14922_p3 or_ln218_182_fu_14930_p2 norm_val_121_fu_14936_p3 add_ln220_120_fu_14953_p2 add_ln220_121_fu_14959_p2 xor_ln220_120_fu_14981_p2 and_ln220_60_fu_14987_p2 xor_ln220_121_fu_14993_p2 select_ln220_120_fu_14999_p3 select_ln220_121_fu_15007_p3 sdiv_38ns_24s_38_42_seq_1_U233 icmp_ln218_122_fu_15045_p2 icmp_ln218_123_fu_15051_p2 or_ln218_183_fu_15057_p2 xor_ln218_122_fu_15063_p2 and_ln218_122_fu_15069_p2 xor_ln218_123_fu_15075_p2 or_ln218_184_fu_15081_p2 and_ln218_123_fu_15087_p2 select_ln218_122_fu_15093_p3 or_ln218_185_fu_15101_p2 norm_val_123_fu_15107_p3 add_ln220_122_fu_15124_p2 add_ln220_123_fu_15130_p2 xor_ln220_122_fu_15152_p2 and_ln220_61_fu_15158_p2 xor_ln220_123_fu_15164_p2 select_ln220_122_fu_15170_p3 select_ln220_123_fu_15178_p3 sdiv_38ns_24s_38_42_seq_1_U234 icmp_ln218_124_fu_15216_p2 icmp_ln218_125_fu_15222_p2 or_ln218_186_fu_15228_p2 xor_ln218_124_fu_15234_p2 and_ln218_124_fu_15240_p2 xor_ln218_125_fu_15246_p2 or_ln218_187_fu_15252_p2 and_ln218_125_fu_15258_p2 select_ln218_124_fu_15264_p3 or_ln218_188_fu_15272_p2 norm_val_125_fu_15278_p3 add_ln220_124_fu_15295_p2 add_ln220_125_fu_15301_p2 xor_ln220_124_fu_15323_p2 and_ln220_62_fu_15329_p2 xor_ln220_125_fu_15335_p2 select_ln220_124_fu_15341_p3 select_ln220_125_fu_15349_p3 sdiv_38ns_24s_38_42_seq_1_U235 icmp_ln218_126_fu_15387_p2 icmp_ln218_127_fu_15393_p2 or_ln218_189_fu_15399_p2 xor_ln218_126_fu_15405_p2 and_ln218_126_fu_15411_p2 xor_ln218_127_fu_15417_p2 or_ln218_190_fu_15423_p2 and_ln218_127_fu_15429_p2 select_ln218_126_fu_15435_p3 or_ln218_191_fu_15443_p2 norm_val_127_fu_15449_p3 add_ln220_126_fu_15466_p2 add_ln220_127_fu_15472_p2 xor_ln220_126_fu_15494_p2 and_ln220_63_fu_15500_p2 xor_ln220_127_fu_15506_p2 select_ln220_126_fu_15512_p3 select_ln220_127_fu_15520_p3 control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_205_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_205_3_fu_2553",
          "BindInstances": "icmp_ln205_fu_1065_p2 add_ln205_fu_1071_p2 add_ln209_fu_1556_p2 add_ln209_1_fu_1561_p2 xor_ln209_fu_1583_p2 and_ln209_fu_1589_p2 xor_ln209_1_fu_1595_p2 select_ln209_fu_1601_p3 select_ln209_1_fu_1609_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6_fu_2625",
          "BindInstances": "icmp_ln225_fu_2058_p2 add_ln225_fu_2064_p2 icmp_ln226_fu_2076_p2 select_ln225_fu_2082_p3 add_ln225_1_fu_2090_p2 select_ln225_1_fu_2096_p3 first_iter_0_fu_2104_p2 sparsemux_65_5_24_1_1_U68 sub_ln230_fu_2721_p2 sub_ln230_1_fu_2741_p2 scale_fu_2761_p3 sparsemux_129_6_24_1_1_U69 mul_17s_24s_41_1_1_U70 add_ln231_fu_3279_p2 xor_ln231_fu_3293_p2 and_ln231_fu_3299_p2 icmp_ln231_fu_3323_p2 icmp_ln231_1_fu_3339_p2 icmp_ln231_2_fu_3345_p2 select_ln231_fu_3351_p3 xor_ln231_1_fu_3359_p2 and_ln231_1_fu_3365_p2 select_ln231_1_fu_3371_p3 and_ln231_2_fu_3379_p2 xor_ln231_2_fu_3385_p2 or_ln231_fu_3391_p2 xor_ln231_3_fu_3397_p2 and_ln231_3_fu_3403_p2 and_ln231_4_fu_3409_p2 or_ln231_2_fu_3415_p2 xor_ln231_4_fu_3421_p2 and_ln231_5_fu_3427_p2 select_ln231_2_fu_3433_p3 or_ln231_1_fu_3441_p2 select_ln231_3_fu_3447_p3 add_ln226_fu_2222_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_205_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_205_3": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_205_3",
            "TripCount": "64",
            "Latency": "65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1604",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "204",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_225_5_VITIS_LOOP_226_6": {
        "Latency": {
          "LatencyBest": "16388",
          "LatencyAvg": "16388",
          "LatencyWorst": "16388",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_225_5_VITIS_LOOP_226_6",
            "TripCount": "16384",
            "Latency": "16386",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1629",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "890",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "44821",
          "LatencyAvg": "44821",
          "LatencyWorst": "44821",
          "PipelineII": "44822",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_199_2",
            "TripCount": "256",
            "Latency": "28416",
            "PipelineII": "",
            "PipelineDepth": "111"
          }],
        "Area": {
          "BRAM_18K": "66",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "15",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "37856",
          "AVAIL_FF": "141120",
          "UTIL_FF": "26",
          "LUT": "37694",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "53",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-07 23:19:49 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
