#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fc95589f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001fc957ed610_0 .net "PC", 31 0, L_000001fc958783a0;  1 drivers
v000001fc957ed4d0_0 .net "cycles_consumed", 31 0, v000001fc957ed9d0_0;  1 drivers
v000001fc957ed750_0 .var "input_clk", 0 0;
v000001fc957eeab0_0 .var "rst", 0 0;
S_000001fc955996a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001fc95589f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001fc95731790 .functor NOR 1, v000001fc957ed750_0, v000001fc957e1140_0, C4<0>, C4<0>;
L_000001fc957308b0 .functor AND 1, v000001fc957c50a0_0, v000001fc957c49c0_0, C4<1>, C4<1>;
L_000001fc95731e90 .functor AND 1, L_000001fc957308b0, L_000001fc957ed570, C4<1>, C4<1>;
L_000001fc95731950 .functor AND 1, v000001fc957b4da0_0, v000001fc957b5520_0, C4<1>, C4<1>;
L_000001fc95731480 .functor AND 1, L_000001fc95731950, L_000001fc957ee470, C4<1>, C4<1>;
L_000001fc957314f0 .functor AND 1, v000001fc957e24a0_0, v000001fc957e07e0_0, C4<1>, C4<1>;
L_000001fc95731100 .functor AND 1, L_000001fc957314f0, L_000001fc957edb10, C4<1>, C4<1>;
L_000001fc95730ca0 .functor AND 1, v000001fc957c50a0_0, v000001fc957c49c0_0, C4<1>, C4<1>;
L_000001fc957319c0 .functor AND 1, L_000001fc95730ca0, L_000001fc957edbb0, C4<1>, C4<1>;
L_000001fc95730b50 .functor AND 1, v000001fc957b4da0_0, v000001fc957b5520_0, C4<1>, C4<1>;
L_000001fc95731720 .functor AND 1, L_000001fc95730b50, L_000001fc957edc50, C4<1>, C4<1>;
L_000001fc95731aa0 .functor AND 1, v000001fc957e24a0_0, v000001fc957e07e0_0, C4<1>, C4<1>;
L_000001fc95730d80 .functor AND 1, L_000001fc95731aa0, L_000001fc957eeb50, C4<1>, C4<1>;
L_000001fc957f5820 .functor NOT 1, L_000001fc95731790, C4<0>, C4<0>, C4<0>;
L_000001fc957f5c10 .functor NOT 1, L_000001fc95731790, C4<0>, C4<0>, C4<0>;
L_000001fc9580ba00 .functor NOT 1, L_000001fc95731790, C4<0>, C4<0>, C4<0>;
L_000001fc9580d4b0 .functor NOT 1, L_000001fc95731790, C4<0>, C4<0>, C4<0>;
L_000001fc9580d600 .functor NOT 1, L_000001fc95731790, C4<0>, C4<0>, C4<0>;
L_000001fc958783a0 .functor BUFZ 32, v000001fc957df7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc957e2d60_0 .net "EX1_ALU_OPER1", 31 0, L_000001fc957f7030;  1 drivers
v000001fc957e2b80_0 .net "EX1_ALU_OPER2", 31 0, L_000001fc9580d210;  1 drivers
v000001fc957e2680_0 .net "EX1_PC", 31 0, v000001fc957c1f40_0;  1 drivers
v000001fc957e27c0_0 .net "EX1_PFC", 31 0, v000001fc957c3340_0;  1 drivers
v000001fc957e2ae0_0 .net "EX1_PFC_to_IF", 31 0, L_000001fc957f3010;  1 drivers
v000001fc957e29a0_0 .net "EX1_forward_to_B", 31 0, v000001fc957c21c0_0;  1 drivers
v000001fc957e2860_0 .net "EX1_is_beq", 0 0, v000001fc957c2da0_0;  1 drivers
v000001fc957e2cc0_0 .net "EX1_is_bne", 0 0, v000001fc957c35c0_0;  1 drivers
v000001fc957daf20_0 .net "EX1_is_jal", 0 0, v000001fc957c3ca0_0;  1 drivers
v000001fc957dbf60_0 .net "EX1_is_jr", 0 0, v000001fc957c4420_0;  1 drivers
v000001fc957dafc0_0 .net "EX1_is_oper2_immed", 0 0, v000001fc957c2300_0;  1 drivers
v000001fc957dc780_0 .net "EX1_memread", 0 0, v000001fc957c3480_0;  1 drivers
v000001fc957dc640_0 .net "EX1_memwrite", 0 0, v000001fc957c23a0_0;  1 drivers
v000001fc957db920_0 .net "EX1_opcode", 11 0, v000001fc957c3e80_0;  1 drivers
v000001fc957db240_0 .net "EX1_predicted", 0 0, v000001fc957c2e40_0;  1 drivers
v000001fc957dc6e0_0 .net "EX1_rd_ind", 4 0, v000001fc957c33e0_0;  1 drivers
v000001fc957db420_0 .net "EX1_rd_indzero", 0 0, v000001fc957c24e0_0;  1 drivers
v000001fc957dcd20_0 .net "EX1_regwrite", 0 0, v000001fc957c3b60_0;  1 drivers
v000001fc957dbec0_0 .net "EX1_rs1", 31 0, v000001fc957c3f20_0;  1 drivers
v000001fc957db060_0 .net "EX1_rs1_ind", 4 0, v000001fc957c38e0_0;  1 drivers
v000001fc957dc000_0 .net "EX1_rs2", 31 0, v000001fc957c28a0_0;  1 drivers
v000001fc957dbc40_0 .net "EX1_rs2_ind", 4 0, v000001fc957c3520_0;  1 drivers
v000001fc957dc0a0_0 .net "EX1_rs2_out", 31 0, L_000001fc9580ba70;  1 drivers
v000001fc957dd2c0_0 .net "EX2_ALU_OPER1", 31 0, v000001fc957c4ce0_0;  1 drivers
v000001fc957db4c0_0 .net "EX2_ALU_OPER2", 31 0, v000001fc957c56e0_0;  1 drivers
v000001fc957dc140_0 .net "EX2_ALU_OUT", 31 0, L_000001fc957f31f0;  1 drivers
v000001fc957dc820_0 .net "EX2_PC", 31 0, v000001fc957c4d80_0;  1 drivers
v000001fc957dc460_0 .net "EX2_PFC_to_IF", 31 0, v000001fc957c5a00_0;  1 drivers
v000001fc957db2e0_0 .net "EX2_forward_to_B", 31 0, v000001fc957c58c0_0;  1 drivers
v000001fc957dcaa0_0 .net "EX2_is_beq", 0 0, v000001fc957c5500_0;  1 drivers
v000001fc957dcf00_0 .net "EX2_is_bne", 0 0, v000001fc957c4740_0;  1 drivers
v000001fc957dcb40_0 .net "EX2_is_jal", 0 0, v000001fc957c44c0_0;  1 drivers
v000001fc957db1a0_0 .net "EX2_is_jr", 0 0, v000001fc957c4c40_0;  1 drivers
v000001fc957db9c0_0 .net "EX2_is_oper2_immed", 0 0, v000001fc957c5aa0_0;  1 drivers
v000001fc957dbce0_0 .net "EX2_memread", 0 0, v000001fc957c4560_0;  1 drivers
v000001fc957dcdc0_0 .net "EX2_memwrite", 0 0, v000001fc957c4920_0;  1 drivers
v000001fc957dc1e0_0 .net "EX2_opcode", 11 0, v000001fc957c5280_0;  1 drivers
v000001fc957dc280_0 .net "EX2_predicted", 0 0, v000001fc957c4ba0_0;  1 drivers
v000001fc957dcfa0_0 .net "EX2_rd_ind", 4 0, v000001fc957c5460_0;  1 drivers
v000001fc957dc320_0 .net "EX2_rd_indzero", 0 0, v000001fc957c49c0_0;  1 drivers
v000001fc957dd5e0_0 .net "EX2_regwrite", 0 0, v000001fc957c50a0_0;  1 drivers
v000001fc957db880_0 .net "EX2_rs1", 31 0, v000001fc957c4b00_0;  1 drivers
v000001fc957db560_0 .net "EX2_rs1_ind", 4 0, v000001fc957c4e20_0;  1 drivers
v000001fc957dd040_0 .net "EX2_rs2_ind", 4 0, v000001fc957c4ec0_0;  1 drivers
v000001fc957dc3c0_0 .net "EX2_rs2_out", 31 0, v000001fc957c55a0_0;  1 drivers
v000001fc957db100_0 .net "ID_INST", 31 0, v000001fc957ce6b0_0;  1 drivers
v000001fc957db380_0 .net "ID_PC", 31 0, v000001fc957cdfd0_0;  1 drivers
v000001fc957db600_0 .net "ID_PFC_to_EX", 31 0, L_000001fc957f06d0;  1 drivers
v000001fc957db6a0_0 .net "ID_PFC_to_IF", 31 0, L_000001fc957f2070;  1 drivers
v000001fc957dd0e0_0 .net "ID_forward_to_B", 31 0, L_000001fc957f1670;  1 drivers
v000001fc957dbe20_0 .net "ID_is_beq", 0 0, L_000001fc957f13f0;  1 drivers
v000001fc957dce60_0 .net "ID_is_bne", 0 0, L_000001fc957f0db0;  1 drivers
v000001fc957dbba0_0 .net "ID_is_j", 0 0, L_000001fc957f29d0;  1 drivers
v000001fc957dbd80_0 .net "ID_is_jal", 0 0, L_000001fc957f4190;  1 drivers
v000001fc957dc500_0 .net "ID_is_jr", 0 0, L_000001fc957f0e50;  1 drivers
v000001fc957dc5a0_0 .net "ID_is_oper2_immed", 0 0, L_000001fc957f6460;  1 drivers
v000001fc957dd360_0 .net "ID_memread", 0 0, L_000001fc957f2610;  1 drivers
v000001fc957dc8c0_0 .net "ID_memwrite", 0 0, L_000001fc957f40f0;  1 drivers
v000001fc957db740_0 .net "ID_opcode", 11 0, v000001fc957ded00_0;  1 drivers
v000001fc957db7e0_0 .net "ID_predicted", 0 0, v000001fc957c87b0_0;  1 drivers
v000001fc957dc960_0 .net "ID_rd_ind", 4 0, v000001fc957dfca0_0;  1 drivers
v000001fc957dd540_0 .net "ID_regwrite", 0 0, L_000001fc957f26b0;  1 drivers
v000001fc957dae80_0 .net "ID_rs1", 31 0, v000001fc957cd030_0;  1 drivers
v000001fc957dba60_0 .net "ID_rs1_ind", 4 0, v000001fc957ddd60_0;  1 drivers
v000001fc957dca00_0 .net "ID_rs2", 31 0, v000001fc957cd670_0;  1 drivers
v000001fc957dcbe0_0 .net "ID_rs2_ind", 4 0, v000001fc957def80_0;  1 drivers
v000001fc957dbb00_0 .net "IF_INST", 31 0, L_000001fc957f6e70;  1 drivers
v000001fc957dcc80_0 .net "IF_pc", 31 0, v000001fc957df7a0_0;  1 drivers
v000001fc957dd180_0 .net "MEM_ALU_OUT", 31 0, v000001fc957b4f80_0;  1 drivers
v000001fc957dd220_0 .net "MEM_Data_mem_out", 31 0, v000001fc957e1960_0;  1 drivers
v000001fc957dd400_0 .net "MEM_memread", 0 0, v000001fc957b5a20_0;  1 drivers
v000001fc957dd4a0_0 .net "MEM_memwrite", 0 0, v000001fc957b5de0_0;  1 drivers
v000001fc957eded0_0 .net "MEM_opcode", 11 0, v000001fc957b5020_0;  1 drivers
v000001fc957ede30_0 .net "MEM_rd_ind", 4 0, v000001fc957b5840_0;  1 drivers
v000001fc957efb90_0 .net "MEM_rd_indzero", 0 0, v000001fc957b5520_0;  1 drivers
v000001fc957ef370_0 .net "MEM_regwrite", 0 0, v000001fc957b4da0_0;  1 drivers
v000001fc957eedd0_0 .net "MEM_rs2", 31 0, v000001fc957b5ca0_0;  1 drivers
v000001fc957ef230_0 .net "PC", 31 0, L_000001fc958783a0;  alias, 1 drivers
v000001fc957ef2d0_0 .net "STALL_ID1_FLUSH", 0 0, v000001fc957c85d0_0;  1 drivers
v000001fc957ef410_0 .net "STALL_ID2_FLUSH", 0 0, v000001fc957c8b70_0;  1 drivers
v000001fc957eebf0_0 .net "STALL_IF_FLUSH", 0 0, v000001fc957ca010_0;  1 drivers
v000001fc957ef4b0_0 .net "WB_ALU_OUT", 31 0, v000001fc957e0a60_0;  1 drivers
v000001fc957ee830_0 .net "WB_Data_mem_out", 31 0, v000001fc957e0740_0;  1 drivers
v000001fc957ef190_0 .net "WB_memread", 0 0, v000001fc957e2220_0;  1 drivers
v000001fc957ee8d0_0 .net "WB_rd_ind", 4 0, v000001fc957e22c0_0;  1 drivers
v000001fc957ed7f0_0 .net "WB_rd_indzero", 0 0, v000001fc957e07e0_0;  1 drivers
v000001fc957ee010_0 .net "WB_regwrite", 0 0, v000001fc957e24a0_0;  1 drivers
v000001fc957edf70_0 .net "Wrong_prediction", 0 0, L_000001fc9580d2f0;  1 drivers
v000001fc957ee970_0 .net *"_ivl_1", 0 0, L_000001fc957308b0;  1 drivers
v000001fc957ef550_0 .net *"_ivl_13", 0 0, L_000001fc957314f0;  1 drivers
v000001fc957efa50_0 .net *"_ivl_14", 0 0, L_000001fc957edb10;  1 drivers
v000001fc957ef870_0 .net *"_ivl_19", 0 0, L_000001fc95730ca0;  1 drivers
v000001fc957eed30_0 .net *"_ivl_2", 0 0, L_000001fc957ed570;  1 drivers
v000001fc957edd90_0 .net *"_ivl_20", 0 0, L_000001fc957edbb0;  1 drivers
v000001fc957ef5f0_0 .net *"_ivl_25", 0 0, L_000001fc95730b50;  1 drivers
v000001fc957ee790_0 .net *"_ivl_26", 0 0, L_000001fc957edc50;  1 drivers
v000001fc957ee510_0 .net *"_ivl_31", 0 0, L_000001fc95731aa0;  1 drivers
v000001fc957eec90_0 .net *"_ivl_32", 0 0, L_000001fc957eeb50;  1 drivers
v000001fc957ee0b0_0 .net *"_ivl_40", 31 0, L_000001fc957f3a10;  1 drivers
L_000001fc95810c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957edcf0_0 .net *"_ivl_43", 26 0, L_000001fc95810c58;  1 drivers
L_000001fc95810ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957efaf0_0 .net/2u *"_ivl_44", 31 0, L_000001fc95810ca0;  1 drivers
v000001fc957eefb0_0 .net *"_ivl_52", 31 0, L_000001fc95864bd0;  1 drivers
L_000001fc95810d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957ef730_0 .net *"_ivl_55", 26 0, L_000001fc95810d30;  1 drivers
L_000001fc95810d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957eee70_0 .net/2u *"_ivl_56", 31 0, L_000001fc95810d78;  1 drivers
v000001fc957ee330_0 .net *"_ivl_7", 0 0, L_000001fc95731950;  1 drivers
v000001fc957ef690_0 .net *"_ivl_8", 0 0, L_000001fc957ee470;  1 drivers
v000001fc957ee3d0_0 .net "alu_selA", 1 0, L_000001fc957ee650;  1 drivers
v000001fc957ed930_0 .net "alu_selB", 1 0, L_000001fc957f2390;  1 drivers
v000001fc957ee150_0 .net "clk", 0 0, L_000001fc95731790;  1 drivers
v000001fc957ed9d0_0 .var "cycles_consumed", 31 0;
v000001fc957eda70_0 .net "exhaz", 0 0, L_000001fc95731480;  1 drivers
v000001fc957ef050_0 .net "exhaz2", 0 0, L_000001fc95731720;  1 drivers
v000001fc957ef0f0_0 .net "hlt", 0 0, v000001fc957e1140_0;  1 drivers
v000001fc957ed430_0 .net "idhaz", 0 0, L_000001fc95731e90;  1 drivers
v000001fc957ef7d0_0 .net "idhaz2", 0 0, L_000001fc957319c0;  1 drivers
v000001fc957ed6b0_0 .net "if_id_write", 0 0, v000001fc957c9390_0;  1 drivers
v000001fc957ee6f0_0 .net "input_clk", 0 0, v000001fc957ed750_0;  1 drivers
v000001fc957ed890_0 .net "is_branch_and_taken", 0 0, L_000001fc957f55f0;  1 drivers
v000001fc957ee5b0_0 .net "memhaz", 0 0, L_000001fc95731100;  1 drivers
v000001fc957eef10_0 .net "memhaz2", 0 0, L_000001fc95730d80;  1 drivers
v000001fc957ef910_0 .net "pc_src", 2 0, L_000001fc957f10d0;  1 drivers
v000001fc957ee1f0_0 .net "pc_write", 0 0, v000001fc957c91b0_0;  1 drivers
v000001fc957eea10_0 .net "rst", 0 0, v000001fc957eeab0_0;  1 drivers
v000001fc957ef9b0_0 .net "store_rs2_forward", 1 0, L_000001fc957f1530;  1 drivers
v000001fc957ee290_0 .net "wdata_to_reg_file", 31 0, L_000001fc9580d440;  1 drivers
E_000001fc95738ab0/0 .event negedge, v000001fc957c7310_0;
E_000001fc95738ab0/1 .event posedge, v000001fc957b4e40_0;
E_000001fc95738ab0 .event/or E_000001fc95738ab0/0, E_000001fc95738ab0/1;
L_000001fc957ed570 .cmp/eq 5, v000001fc957c5460_0, v000001fc957c38e0_0;
L_000001fc957ee470 .cmp/eq 5, v000001fc957b5840_0, v000001fc957c38e0_0;
L_000001fc957edb10 .cmp/eq 5, v000001fc957e22c0_0, v000001fc957c38e0_0;
L_000001fc957edbb0 .cmp/eq 5, v000001fc957c5460_0, v000001fc957c3520_0;
L_000001fc957edc50 .cmp/eq 5, v000001fc957b5840_0, v000001fc957c3520_0;
L_000001fc957eeb50 .cmp/eq 5, v000001fc957e22c0_0, v000001fc957c3520_0;
L_000001fc957f3a10 .concat [ 5 27 0 0], v000001fc957dfca0_0, L_000001fc95810c58;
L_000001fc957f2a70 .cmp/ne 32, L_000001fc957f3a10, L_000001fc95810ca0;
L_000001fc95864bd0 .concat [ 5 27 0 0], v000001fc957c5460_0, L_000001fc95810d30;
L_000001fc95863910 .cmp/ne 32, L_000001fc95864bd0, L_000001fc95810d78;
S_000001fc9549d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001fc95731800 .functor NOT 1, L_000001fc95731480, C4<0>, C4<0>, C4<0>;
L_000001fc95732130 .functor AND 1, L_000001fc95731100, L_000001fc95731800, C4<1>, C4<1>;
L_000001fc95730ae0 .functor OR 1, L_000001fc95731e90, L_000001fc95732130, C4<0>, C4<0>;
L_000001fc957316b0 .functor OR 1, L_000001fc95731e90, L_000001fc95731480, C4<0>, C4<0>;
v000001fc95757dd0_0 .net *"_ivl_12", 0 0, L_000001fc957316b0;  1 drivers
v000001fc95757010_0 .net *"_ivl_2", 0 0, L_000001fc95731800;  1 drivers
v000001fc95758190_0 .net *"_ivl_5", 0 0, L_000001fc95732130;  1 drivers
v000001fc95757790_0 .net *"_ivl_7", 0 0, L_000001fc95730ae0;  1 drivers
v000001fc95757290_0 .net "alu_selA", 1 0, L_000001fc957ee650;  alias, 1 drivers
v000001fc95757b50_0 .net "exhaz", 0 0, L_000001fc95731480;  alias, 1 drivers
v000001fc95757e70_0 .net "idhaz", 0 0, L_000001fc95731e90;  alias, 1 drivers
v000001fc957584b0_0 .net "memhaz", 0 0, L_000001fc95731100;  alias, 1 drivers
L_000001fc957ee650 .concat8 [ 1 1 0 0], L_000001fc95730ae0, L_000001fc957316b0;
S_000001fc9549d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001fc95731b10 .functor NOT 1, L_000001fc95731720, C4<0>, C4<0>, C4<0>;
L_000001fc957321a0 .functor AND 1, L_000001fc95730d80, L_000001fc95731b10, C4<1>, C4<1>;
L_000001fc95731b80 .functor OR 1, L_000001fc957319c0, L_000001fc957321a0, C4<0>, C4<0>;
L_000001fc95731020 .functor NOT 1, v000001fc957c2300_0, C4<0>, C4<0>, C4<0>;
L_000001fc957311e0 .functor AND 1, L_000001fc95731b80, L_000001fc95731020, C4<1>, C4<1>;
L_000001fc95732210 .functor OR 1, L_000001fc957319c0, L_000001fc95731720, C4<0>, C4<0>;
L_000001fc95732360 .functor NOT 1, v000001fc957c2300_0, C4<0>, C4<0>, C4<0>;
L_000001fc957323d0 .functor AND 1, L_000001fc95732210, L_000001fc95732360, C4<1>, C4<1>;
v000001fc95758410_0 .net "EX1_is_oper2_immed", 0 0, v000001fc957c2300_0;  alias, 1 drivers
v000001fc95757970_0 .net *"_ivl_11", 0 0, L_000001fc957311e0;  1 drivers
v000001fc95757470_0 .net *"_ivl_16", 0 0, L_000001fc95732210;  1 drivers
v000001fc95756a70_0 .net *"_ivl_17", 0 0, L_000001fc95732360;  1 drivers
v000001fc95756b10_0 .net *"_ivl_2", 0 0, L_000001fc95731b10;  1 drivers
v000001fc95758550_0 .net *"_ivl_20", 0 0, L_000001fc957323d0;  1 drivers
v000001fc95757150_0 .net *"_ivl_5", 0 0, L_000001fc957321a0;  1 drivers
v000001fc95757f10_0 .net *"_ivl_7", 0 0, L_000001fc95731b80;  1 drivers
v000001fc95756bb0_0 .net *"_ivl_8", 0 0, L_000001fc95731020;  1 drivers
v000001fc95756890_0 .net "alu_selB", 1 0, L_000001fc957f2390;  alias, 1 drivers
v000001fc95757330_0 .net "exhaz", 0 0, L_000001fc95731720;  alias, 1 drivers
v000001fc95757fb0_0 .net "idhaz", 0 0, L_000001fc957319c0;  alias, 1 drivers
v000001fc957578d0_0 .net "memhaz", 0 0, L_000001fc95730d80;  alias, 1 drivers
L_000001fc957f2390 .concat8 [ 1 1 0 0], L_000001fc957311e0, L_000001fc957323d0;
S_000001fc95556000 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001fc95732600 .functor NOT 1, L_000001fc95731720, C4<0>, C4<0>, C4<0>;
L_000001fc95732520 .functor AND 1, L_000001fc95730d80, L_000001fc95732600, C4<1>, C4<1>;
L_000001fc95732670 .functor OR 1, L_000001fc957319c0, L_000001fc95732520, C4<0>, C4<0>;
L_000001fc95732590 .functor OR 1, L_000001fc957319c0, L_000001fc95731720, C4<0>, C4<0>;
v000001fc957585f0_0 .net *"_ivl_12", 0 0, L_000001fc95732590;  1 drivers
v000001fc95757a10_0 .net *"_ivl_2", 0 0, L_000001fc95732600;  1 drivers
v000001fc957580f0_0 .net *"_ivl_5", 0 0, L_000001fc95732520;  1 drivers
v000001fc95756c50_0 .net *"_ivl_7", 0 0, L_000001fc95732670;  1 drivers
v000001fc957573d0_0 .net "exhaz", 0 0, L_000001fc95731720;  alias, 1 drivers
v000001fc95758690_0 .net "idhaz", 0 0, L_000001fc957319c0;  alias, 1 drivers
v000001fc956d62d0_0 .net "memhaz", 0 0, L_000001fc95730d80;  alias, 1 drivers
v000001fc956d6370_0 .net "store_rs2_forward", 1 0, L_000001fc957f1530;  alias, 1 drivers
L_000001fc957f1530 .concat8 [ 1 1 0 0], L_000001fc95732670, L_000001fc95732590;
S_000001fc95556190 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001fc956d6910_0 .net "EX_ALU_OUT", 31 0, L_000001fc957f31f0;  alias, 1 drivers
v000001fc956d6c30_0 .net "EX_memread", 0 0, v000001fc957c4560_0;  alias, 1 drivers
v000001fc956bdb60_0 .net "EX_memwrite", 0 0, v000001fc957c4920_0;  alias, 1 drivers
v000001fc956bdf20_0 .net "EX_opcode", 11 0, v000001fc957c5280_0;  alias, 1 drivers
v000001fc957b5480_0 .net "EX_rd_ind", 4 0, v000001fc957c5460_0;  alias, 1 drivers
v000001fc957b5200_0 .net "EX_rd_indzero", 0 0, L_000001fc95863910;  1 drivers
v000001fc957b5ac0_0 .net "EX_regwrite", 0 0, v000001fc957c50a0_0;  alias, 1 drivers
v000001fc957b4ee0_0 .net "EX_rs2_out", 31 0, v000001fc957c55a0_0;  alias, 1 drivers
v000001fc957b4f80_0 .var "MEM_ALU_OUT", 31 0;
v000001fc957b5a20_0 .var "MEM_memread", 0 0;
v000001fc957b5de0_0 .var "MEM_memwrite", 0 0;
v000001fc957b5020_0 .var "MEM_opcode", 11 0;
v000001fc957b5840_0 .var "MEM_rd_ind", 4 0;
v000001fc957b5520_0 .var "MEM_rd_indzero", 0 0;
v000001fc957b4da0_0 .var "MEM_regwrite", 0 0;
v000001fc957b5ca0_0 .var "MEM_rs2", 31 0;
v000001fc957b4d00_0 .net "clk", 0 0, L_000001fc9580d4b0;  1 drivers
v000001fc957b4e40_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
E_000001fc95739570 .event posedge, v000001fc957b4e40_0, v000001fc957b4d00_0;
S_000001fc954969c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001fc95561470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc955614a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc955614e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc95561518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc95561550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc95561588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc955615c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc955615f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc95561630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc95561668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc955616a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc955616d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc95561710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc95561748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc95561780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc955617b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc955617f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc95561828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc95561860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc95561898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc955618d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc95561908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc95561940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc95561978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc955619b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fc9580c560 .functor XOR 1, L_000001fc9580cbf0, v000001fc957c4ba0_0, C4<0>, C4<0>;
L_000001fc9580cc60 .functor NOT 1, L_000001fc9580c560, C4<0>, C4<0>, C4<0>;
L_000001fc9580d360 .functor OR 1, v000001fc957eeab0_0, L_000001fc9580cc60, C4<0>, C4<0>;
L_000001fc9580d2f0 .functor NOT 1, L_000001fc9580d360, C4<0>, C4<0>, C4<0>;
v000001fc957b8810_0 .net "ALU_OP", 3 0, v000001fc957b8090_0;  1 drivers
v000001fc957b6a10_0 .net "BranchDecision", 0 0, L_000001fc9580cbf0;  1 drivers
v000001fc957b8310_0 .net "CF", 0 0, v000001fc957b6c90_0;  1 drivers
v000001fc957b65b0_0 .net "EX_opcode", 11 0, v000001fc957c5280_0;  alias, 1 drivers
v000001fc957b7af0_0 .net "Wrong_prediction", 0 0, L_000001fc9580d2f0;  alias, 1 drivers
v000001fc957b83b0_0 .net "ZF", 0 0, L_000001fc9580bca0;  1 drivers
L_000001fc95810ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc957b88b0_0 .net/2u *"_ivl_0", 31 0, L_000001fc95810ce8;  1 drivers
v000001fc957b8130_0 .net *"_ivl_11", 0 0, L_000001fc9580d360;  1 drivers
v000001fc957b6dd0_0 .net *"_ivl_2", 31 0, L_000001fc957f3150;  1 drivers
v000001fc957b7eb0_0 .net *"_ivl_6", 0 0, L_000001fc9580c560;  1 drivers
v000001fc957b89f0_0 .net *"_ivl_8", 0 0, L_000001fc9580cc60;  1 drivers
v000001fc957b6e70_0 .net "alu_out", 31 0, L_000001fc957f31f0;  alias, 1 drivers
v000001fc957b7a50_0 .net "alu_outw", 31 0, v000001fc957b6650_0;  1 drivers
v000001fc957b6ab0_0 .net "is_beq", 0 0, v000001fc957c5500_0;  alias, 1 drivers
v000001fc957b8a90_0 .net "is_bne", 0 0, v000001fc957c4740_0;  alias, 1 drivers
v000001fc957b6fb0_0 .net "is_jal", 0 0, v000001fc957c44c0_0;  alias, 1 drivers
v000001fc957b8450_0 .net "oper1", 31 0, v000001fc957c4ce0_0;  alias, 1 drivers
v000001fc957b7f50_0 .net "oper2", 31 0, v000001fc957c56e0_0;  alias, 1 drivers
v000001fc957b7b90_0 .net "pc", 31 0, v000001fc957c4d80_0;  alias, 1 drivers
v000001fc957b7c30_0 .net "predicted", 0 0, v000001fc957c4ba0_0;  alias, 1 drivers
v000001fc957b74b0_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
L_000001fc957f3150 .arith/sum 32, v000001fc957c4d80_0, L_000001fc95810ce8;
L_000001fc957f31f0 .functor MUXZ 32, v000001fc957b6650_0, L_000001fc957f3150, v000001fc957c44c0_0, C4<>;
S_000001fc95496b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001fc954969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001fc9580c1e0 .functor AND 1, v000001fc957c5500_0, L_000001fc9580c090, C4<1>, C4<1>;
L_000001fc9580cb80 .functor NOT 1, L_000001fc9580c090, C4<0>, C4<0>, C4<0>;
L_000001fc9580c250 .functor AND 1, v000001fc957c4740_0, L_000001fc9580cb80, C4<1>, C4<1>;
L_000001fc9580cbf0 .functor OR 1, L_000001fc9580c1e0, L_000001fc9580c250, C4<0>, C4<0>;
v000001fc957b79b0_0 .net "BranchDecision", 0 0, L_000001fc9580cbf0;  alias, 1 drivers
v000001fc957b81d0_0 .net *"_ivl_2", 0 0, L_000001fc9580cb80;  1 drivers
v000001fc957b7550_0 .net "is_beq", 0 0, v000001fc957c5500_0;  alias, 1 drivers
v000001fc957b86d0_0 .net "is_beq_taken", 0 0, L_000001fc9580c1e0;  1 drivers
v000001fc957b6970_0 .net "is_bne", 0 0, v000001fc957c4740_0;  alias, 1 drivers
v000001fc957b8950_0 .net "is_bne_taken", 0 0, L_000001fc9580c250;  1 drivers
v000001fc957b7050_0 .net "is_eq", 0 0, L_000001fc9580c090;  1 drivers
v000001fc957b7e10_0 .net "oper1", 31 0, v000001fc957c4ce0_0;  alias, 1 drivers
v000001fc957b7870_0 .net "oper2", 31 0, v000001fc957c56e0_0;  alias, 1 drivers
S_000001fc95579ad0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001fc95496b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001fc9580c480 .functor XOR 1, L_000001fc957f4d70, L_000001fc957f51d0, C4<0>, C4<0>;
L_000001fc9580c800 .functor XOR 1, L_000001fc957f5270, L_000001fc957f4c30, C4<0>, C4<0>;
L_000001fc9580bd10 .functor XOR 1, L_000001fc957f4e10, L_000001fc957f5090, C4<0>, C4<0>;
L_000001fc9580bd80 .functor XOR 1, L_000001fc957f5310, L_000001fc957f5130, C4<0>, C4<0>;
L_000001fc9580c330 .functor XOR 1, L_000001fc957f4cd0, L_000001fc957f4eb0, C4<0>, C4<0>;
L_000001fc9580c100 .functor XOR 1, L_000001fc957f4f50, L_000001fc957f4ff0, C4<0>, C4<0>;
L_000001fc9580b6f0 .functor XOR 1, L_000001fc95860c10, L_000001fc95861f70, C4<0>, C4<0>;
L_000001fc9580c5d0 .functor XOR 1, L_000001fc95860170, L_000001fc95860210, C4<0>, C4<0>;
L_000001fc9580cdb0 .functor XOR 1, L_000001fc95860d50, L_000001fc958611b0, C4<0>, C4<0>;
L_000001fc9580c870 .functor XOR 1, L_000001fc95860850, L_000001fc95860a30, C4<0>, C4<0>;
L_000001fc9580cb10 .functor XOR 1, L_000001fc95860030, L_000001fc95860df0, C4<0>, C4<0>;
L_000001fc9580ce20 .functor XOR 1, L_000001fc95862010, L_000001fc958602b0, C4<0>, C4<0>;
L_000001fc9580d280 .functor XOR 1, L_000001fc95862330, L_000001fc958620b0, C4<0>, C4<0>;
L_000001fc9580c950 .functor XOR 1, L_000001fc95862150, L_000001fc95861bb0, C4<0>, C4<0>;
L_000001fc9580cfe0 .functor XOR 1, L_000001fc95860f30, L_000001fc95860cb0, C4<0>, C4<0>;
L_000001fc9580c9c0 .functor XOR 1, L_000001fc95861610, L_000001fc95861ed0, C4<0>, C4<0>;
L_000001fc9580ce90 .functor XOR 1, L_000001fc95860530, L_000001fc958616b0, C4<0>, C4<0>;
L_000001fc9580ca30 .functor XOR 1, L_000001fc958603f0, L_000001fc95860e90, C4<0>, C4<0>;
L_000001fc9580d050 .functor XOR 1, L_000001fc95861930, L_000001fc95861750, C4<0>, C4<0>;
L_000001fc9580b760 .functor XOR 1, L_000001fc95861d90, L_000001fc958605d0, C4<0>, C4<0>;
L_000001fc9580d0c0 .functor XOR 1, L_000001fc958614d0, L_000001fc95861cf0, C4<0>, C4<0>;
L_000001fc9580c4f0 .functor XOR 1, L_000001fc958617f0, L_000001fc95861570, C4<0>, C4<0>;
L_000001fc9580d130 .functor XOR 1, L_000001fc95861250, L_000001fc958608f0, C4<0>, C4<0>;
L_000001fc9580b920 .functor XOR 1, L_000001fc95861e30, L_000001fc95860ad0, C4<0>, C4<0>;
L_000001fc9580caa0 .functor XOR 1, L_000001fc958625b0, L_000001fc958619d0, C4<0>, C4<0>;
L_000001fc9580d1a0 .functor XOR 1, L_000001fc95861a70, L_000001fc95861890, C4<0>, C4<0>;
L_000001fc9580bdf0 .functor XOR 1, L_000001fc95860490, L_000001fc95860670, C4<0>, C4<0>;
L_000001fc9580be60 .functor XOR 1, L_000001fc9585ff90, L_000001fc958621f0, C4<0>, C4<0>;
L_000001fc9580bed0 .functor XOR 1, L_000001fc95862290, L_000001fc95860fd0, C4<0>, C4<0>;
L_000001fc9580bf40 .functor XOR 1, L_000001fc95860350, L_000001fc95860710, C4<0>, C4<0>;
L_000001fc9580bfb0 .functor XOR 1, L_000001fc95861b10, L_000001fc95861430, C4<0>, C4<0>;
L_000001fc9580c020 .functor XOR 1, L_000001fc958607b0, L_000001fc95862470, C4<0>, C4<0>;
L_000001fc9580c090/0/0 .functor OR 1, L_000001fc95861c50, L_000001fc95862510, L_000001fc95862650, L_000001fc95860b70;
L_000001fc9580c090/0/4 .functor OR 1, L_000001fc958626f0, L_000001fc958600d0, L_000001fc95860990, L_000001fc95861070;
L_000001fc9580c090/0/8 .functor OR 1, L_000001fc95861390, L_000001fc95861110, L_000001fc958612f0, L_000001fc95864450;
L_000001fc9580c090/0/12 .functor OR 1, L_000001fc95864b30, L_000001fc95863cd0, L_000001fc95863c30, L_000001fc95864630;
L_000001fc9580c090/0/16 .functor OR 1, L_000001fc95863d70, L_000001fc95862830, L_000001fc95862d30, L_000001fc95864ef0;
L_000001fc9580c090/0/20 .functor OR 1, L_000001fc95862f10, L_000001fc95863410, L_000001fc95862790, L_000001fc95862b50;
L_000001fc9580c090/0/24 .functor OR 1, L_000001fc95863f50, L_000001fc95863ff0, L_000001fc95863190, L_000001fc958646d0;
L_000001fc9580c090/0/28 .functor OR 1, L_000001fc958637d0, L_000001fc95863eb0, L_000001fc95863e10, L_000001fc95864770;
L_000001fc9580c090/1/0 .functor OR 1, L_000001fc9580c090/0/0, L_000001fc9580c090/0/4, L_000001fc9580c090/0/8, L_000001fc9580c090/0/12;
L_000001fc9580c090/1/4 .functor OR 1, L_000001fc9580c090/0/16, L_000001fc9580c090/0/20, L_000001fc9580c090/0/24, L_000001fc9580c090/0/28;
L_000001fc9580c090 .functor NOR 1, L_000001fc9580c090/1/0, L_000001fc9580c090/1/4, C4<0>, C4<0>;
v000001fc957b5b60_0 .net *"_ivl_0", 0 0, L_000001fc9580c480;  1 drivers
v000001fc957b5e80_0 .net *"_ivl_101", 0 0, L_000001fc958616b0;  1 drivers
v000001fc957b55c0_0 .net *"_ivl_102", 0 0, L_000001fc9580ca30;  1 drivers
v000001fc957b52a0_0 .net *"_ivl_105", 0 0, L_000001fc958603f0;  1 drivers
v000001fc957b4c60_0 .net *"_ivl_107", 0 0, L_000001fc95860e90;  1 drivers
v000001fc957b50c0_0 .net *"_ivl_108", 0 0, L_000001fc9580d050;  1 drivers
v000001fc957b5340_0 .net *"_ivl_11", 0 0, L_000001fc957f4c30;  1 drivers
v000001fc957b5f20_0 .net *"_ivl_111", 0 0, L_000001fc95861930;  1 drivers
v000001fc957b57a0_0 .net *"_ivl_113", 0 0, L_000001fc95861750;  1 drivers
v000001fc957b5160_0 .net *"_ivl_114", 0 0, L_000001fc9580b760;  1 drivers
v000001fc957b5c00_0 .net *"_ivl_117", 0 0, L_000001fc95861d90;  1 drivers
v000001fc957b5980_0 .net *"_ivl_119", 0 0, L_000001fc958605d0;  1 drivers
v000001fc957b6100_0 .net *"_ivl_12", 0 0, L_000001fc9580bd10;  1 drivers
v000001fc957b53e0_0 .net *"_ivl_120", 0 0, L_000001fc9580d0c0;  1 drivers
v000001fc957b6060_0 .net *"_ivl_123", 0 0, L_000001fc958614d0;  1 drivers
v000001fc957b5660_0 .net *"_ivl_125", 0 0, L_000001fc95861cf0;  1 drivers
v000001fc957b5fc0_0 .net *"_ivl_126", 0 0, L_000001fc9580c4f0;  1 drivers
v000001fc957b5700_0 .net *"_ivl_129", 0 0, L_000001fc958617f0;  1 drivers
v000001fc957b58e0_0 .net *"_ivl_131", 0 0, L_000001fc95861570;  1 drivers
v000001fc957b61a0_0 .net *"_ivl_132", 0 0, L_000001fc9580d130;  1 drivers
v000001fc957b62e0_0 .net *"_ivl_135", 0 0, L_000001fc95861250;  1 drivers
v000001fc957b6240_0 .net *"_ivl_137", 0 0, L_000001fc958608f0;  1 drivers
v000001fc957b3360_0 .net *"_ivl_138", 0 0, L_000001fc9580b920;  1 drivers
v000001fc957b39a0_0 .net *"_ivl_141", 0 0, L_000001fc95861e30;  1 drivers
v000001fc957b3a40_0 .net *"_ivl_143", 0 0, L_000001fc95860ad0;  1 drivers
v000001fc957b3ae0_0 .net *"_ivl_144", 0 0, L_000001fc9580caa0;  1 drivers
v000001fc957b3400_0 .net *"_ivl_147", 0 0, L_000001fc958625b0;  1 drivers
v000001fc957b2500_0 .net *"_ivl_149", 0 0, L_000001fc958619d0;  1 drivers
v000001fc957b3c20_0 .net *"_ivl_15", 0 0, L_000001fc957f4e10;  1 drivers
v000001fc957b4bc0_0 .net *"_ivl_150", 0 0, L_000001fc9580d1a0;  1 drivers
v000001fc957b4580_0 .net *"_ivl_153", 0 0, L_000001fc95861a70;  1 drivers
v000001fc957b3cc0_0 .net *"_ivl_155", 0 0, L_000001fc95861890;  1 drivers
v000001fc957b4620_0 .net *"_ivl_156", 0 0, L_000001fc9580bdf0;  1 drivers
v000001fc957b34a0_0 .net *"_ivl_159", 0 0, L_000001fc95860490;  1 drivers
v000001fc957b25a0_0 .net *"_ivl_161", 0 0, L_000001fc95860670;  1 drivers
v000001fc957b3540_0 .net *"_ivl_162", 0 0, L_000001fc9580be60;  1 drivers
v000001fc957b46c0_0 .net *"_ivl_165", 0 0, L_000001fc9585ff90;  1 drivers
v000001fc957b2b40_0 .net *"_ivl_167", 0 0, L_000001fc958621f0;  1 drivers
v000001fc957b3b80_0 .net *"_ivl_168", 0 0, L_000001fc9580bed0;  1 drivers
v000001fc957b4760_0 .net *"_ivl_17", 0 0, L_000001fc957f5090;  1 drivers
v000001fc957b4800_0 .net *"_ivl_171", 0 0, L_000001fc95862290;  1 drivers
v000001fc957b2d20_0 .net *"_ivl_173", 0 0, L_000001fc95860fd0;  1 drivers
v000001fc957b3d60_0 .net *"_ivl_174", 0 0, L_000001fc9580bf40;  1 drivers
v000001fc957b2960_0 .net *"_ivl_177", 0 0, L_000001fc95860350;  1 drivers
v000001fc957b4940_0 .net *"_ivl_179", 0 0, L_000001fc95860710;  1 drivers
v000001fc957b4300_0 .net *"_ivl_18", 0 0, L_000001fc9580bd80;  1 drivers
v000001fc957b3ea0_0 .net *"_ivl_180", 0 0, L_000001fc9580bfb0;  1 drivers
v000001fc957b43a0_0 .net *"_ivl_183", 0 0, L_000001fc95861b10;  1 drivers
v000001fc957b2640_0 .net *"_ivl_185", 0 0, L_000001fc95861430;  1 drivers
v000001fc957b2a00_0 .net *"_ivl_186", 0 0, L_000001fc9580c020;  1 drivers
v000001fc957b4120_0 .net *"_ivl_190", 0 0, L_000001fc958607b0;  1 drivers
v000001fc957b4440_0 .net *"_ivl_192", 0 0, L_000001fc95862470;  1 drivers
v000001fc957b3e00_0 .net *"_ivl_194", 0 0, L_000001fc95861c50;  1 drivers
v000001fc957b48a0_0 .net *"_ivl_196", 0 0, L_000001fc95862510;  1 drivers
v000001fc957b2aa0_0 .net *"_ivl_198", 0 0, L_000001fc95862650;  1 drivers
v000001fc957b2be0_0 .net *"_ivl_200", 0 0, L_000001fc95860b70;  1 drivers
v000001fc957b3f40_0 .net *"_ivl_202", 0 0, L_000001fc958626f0;  1 drivers
v000001fc957b32c0_0 .net *"_ivl_204", 0 0, L_000001fc958600d0;  1 drivers
v000001fc957b3180_0 .net *"_ivl_206", 0 0, L_000001fc95860990;  1 drivers
v000001fc957b4080_0 .net *"_ivl_208", 0 0, L_000001fc95861070;  1 drivers
v000001fc957b3fe0_0 .net *"_ivl_21", 0 0, L_000001fc957f5310;  1 drivers
v000001fc957b2460_0 .net *"_ivl_210", 0 0, L_000001fc95861390;  1 drivers
v000001fc957b37c0_0 .net *"_ivl_212", 0 0, L_000001fc95861110;  1 drivers
v000001fc957b4b20_0 .net *"_ivl_214", 0 0, L_000001fc958612f0;  1 drivers
v000001fc957b41c0_0 .net *"_ivl_216", 0 0, L_000001fc95864450;  1 drivers
v000001fc957b26e0_0 .net *"_ivl_218", 0 0, L_000001fc95864b30;  1 drivers
v000001fc957b4260_0 .net *"_ivl_220", 0 0, L_000001fc95863cd0;  1 drivers
v000001fc957b2780_0 .net *"_ivl_222", 0 0, L_000001fc95863c30;  1 drivers
v000001fc957b2820_0 .net *"_ivl_224", 0 0, L_000001fc95864630;  1 drivers
v000001fc957b28c0_0 .net *"_ivl_226", 0 0, L_000001fc95863d70;  1 drivers
v000001fc957b44e0_0 .net *"_ivl_228", 0 0, L_000001fc95862830;  1 drivers
v000001fc957b2c80_0 .net *"_ivl_23", 0 0, L_000001fc957f5130;  1 drivers
v000001fc957b49e0_0 .net *"_ivl_230", 0 0, L_000001fc95862d30;  1 drivers
v000001fc957b2dc0_0 .net *"_ivl_232", 0 0, L_000001fc95864ef0;  1 drivers
v000001fc957b4a80_0 .net *"_ivl_234", 0 0, L_000001fc95862f10;  1 drivers
v000001fc957b2e60_0 .net *"_ivl_236", 0 0, L_000001fc95863410;  1 drivers
v000001fc957b2f00_0 .net *"_ivl_238", 0 0, L_000001fc95862790;  1 drivers
v000001fc957b2fa0_0 .net *"_ivl_24", 0 0, L_000001fc9580c330;  1 drivers
v000001fc957b3040_0 .net *"_ivl_240", 0 0, L_000001fc95862b50;  1 drivers
v000001fc957b35e0_0 .net *"_ivl_242", 0 0, L_000001fc95863f50;  1 drivers
v000001fc957b30e0_0 .net *"_ivl_244", 0 0, L_000001fc95863ff0;  1 drivers
v000001fc957b3220_0 .net *"_ivl_246", 0 0, L_000001fc95863190;  1 drivers
v000001fc957b3680_0 .net *"_ivl_248", 0 0, L_000001fc958646d0;  1 drivers
v000001fc957b3720_0 .net *"_ivl_250", 0 0, L_000001fc958637d0;  1 drivers
v000001fc957b3860_0 .net *"_ivl_252", 0 0, L_000001fc95863eb0;  1 drivers
v000001fc957b3900_0 .net *"_ivl_254", 0 0, L_000001fc95863e10;  1 drivers
v000001fc956d6550_0 .net *"_ivl_256", 0 0, L_000001fc95864770;  1 drivers
v000001fc957b9170_0 .net *"_ivl_27", 0 0, L_000001fc957f4cd0;  1 drivers
v000001fc957b95d0_0 .net *"_ivl_29", 0 0, L_000001fc957f4eb0;  1 drivers
v000001fc957ba2f0_0 .net *"_ivl_3", 0 0, L_000001fc957f4d70;  1 drivers
v000001fc957b9990_0 .net *"_ivl_30", 0 0, L_000001fc9580c100;  1 drivers
v000001fc957b8c70_0 .net *"_ivl_33", 0 0, L_000001fc957f4f50;  1 drivers
v000001fc957b9850_0 .net *"_ivl_35", 0 0, L_000001fc957f4ff0;  1 drivers
v000001fc957ba1b0_0 .net *"_ivl_36", 0 0, L_000001fc9580b6f0;  1 drivers
v000001fc957ba250_0 .net *"_ivl_39", 0 0, L_000001fc95860c10;  1 drivers
v000001fc957b97b0_0 .net *"_ivl_41", 0 0, L_000001fc95861f70;  1 drivers
v000001fc957b9a30_0 .net *"_ivl_42", 0 0, L_000001fc9580c5d0;  1 drivers
v000001fc957b98f0_0 .net *"_ivl_45", 0 0, L_000001fc95860170;  1 drivers
v000001fc957b8d10_0 .net *"_ivl_47", 0 0, L_000001fc95860210;  1 drivers
v000001fc957b9c10_0 .net *"_ivl_48", 0 0, L_000001fc9580cdb0;  1 drivers
v000001fc957b8db0_0 .net *"_ivl_5", 0 0, L_000001fc957f51d0;  1 drivers
v000001fc957b9b70_0 .net *"_ivl_51", 0 0, L_000001fc95860d50;  1 drivers
v000001fc957b93f0_0 .net *"_ivl_53", 0 0, L_000001fc958611b0;  1 drivers
v000001fc957b9ad0_0 .net *"_ivl_54", 0 0, L_000001fc9580c870;  1 drivers
v000001fc957b9030_0 .net *"_ivl_57", 0 0, L_000001fc95860850;  1 drivers
v000001fc957b9210_0 .net *"_ivl_59", 0 0, L_000001fc95860a30;  1 drivers
v000001fc957b9670_0 .net *"_ivl_6", 0 0, L_000001fc9580c800;  1 drivers
v000001fc957ba070_0 .net *"_ivl_60", 0 0, L_000001fc9580cb10;  1 drivers
v000001fc957b8e50_0 .net *"_ivl_63", 0 0, L_000001fc95860030;  1 drivers
v000001fc957b9df0_0 .net *"_ivl_65", 0 0, L_000001fc95860df0;  1 drivers
v000001fc957b8ef0_0 .net *"_ivl_66", 0 0, L_000001fc9580ce20;  1 drivers
v000001fc957b9fd0_0 .net *"_ivl_69", 0 0, L_000001fc95862010;  1 drivers
v000001fc957b9cb0_0 .net *"_ivl_71", 0 0, L_000001fc958602b0;  1 drivers
v000001fc957b9710_0 .net *"_ivl_72", 0 0, L_000001fc9580d280;  1 drivers
v000001fc957b9d50_0 .net *"_ivl_75", 0 0, L_000001fc95862330;  1 drivers
v000001fc957b8f90_0 .net *"_ivl_77", 0 0, L_000001fc958620b0;  1 drivers
v000001fc957b90d0_0 .net *"_ivl_78", 0 0, L_000001fc9580c950;  1 drivers
v000001fc957b9e90_0 .net *"_ivl_81", 0 0, L_000001fc95862150;  1 drivers
v000001fc957b92b0_0 .net *"_ivl_83", 0 0, L_000001fc95861bb0;  1 drivers
v000001fc957b9350_0 .net *"_ivl_84", 0 0, L_000001fc9580cfe0;  1 drivers
v000001fc957b9490_0 .net *"_ivl_87", 0 0, L_000001fc95860f30;  1 drivers
v000001fc957b9f30_0 .net *"_ivl_89", 0 0, L_000001fc95860cb0;  1 drivers
v000001fc957b9530_0 .net *"_ivl_9", 0 0, L_000001fc957f5270;  1 drivers
v000001fc957ba110_0 .net *"_ivl_90", 0 0, L_000001fc9580c9c0;  1 drivers
v000001fc957b77d0_0 .net *"_ivl_93", 0 0, L_000001fc95861610;  1 drivers
v000001fc957b8bd0_0 .net *"_ivl_95", 0 0, L_000001fc95861ed0;  1 drivers
v000001fc957b7d70_0 .net *"_ivl_96", 0 0, L_000001fc9580ce90;  1 drivers
v000001fc957b8630_0 .net *"_ivl_99", 0 0, L_000001fc95860530;  1 drivers
v000001fc957b6bf0_0 .net "a", 31 0, v000001fc957c4ce0_0;  alias, 1 drivers
v000001fc957b6470_0 .net "b", 31 0, v000001fc957c56e0_0;  alias, 1 drivers
v000001fc957b7910_0 .net "out", 0 0, L_000001fc9580c090;  alias, 1 drivers
v000001fc957b8590_0 .net "temp", 31 0, L_000001fc958623d0;  1 drivers
L_000001fc957f4d70 .part v000001fc957c4ce0_0, 0, 1;
L_000001fc957f51d0 .part v000001fc957c56e0_0, 0, 1;
L_000001fc957f5270 .part v000001fc957c4ce0_0, 1, 1;
L_000001fc957f4c30 .part v000001fc957c56e0_0, 1, 1;
L_000001fc957f4e10 .part v000001fc957c4ce0_0, 2, 1;
L_000001fc957f5090 .part v000001fc957c56e0_0, 2, 1;
L_000001fc957f5310 .part v000001fc957c4ce0_0, 3, 1;
L_000001fc957f5130 .part v000001fc957c56e0_0, 3, 1;
L_000001fc957f4cd0 .part v000001fc957c4ce0_0, 4, 1;
L_000001fc957f4eb0 .part v000001fc957c56e0_0, 4, 1;
L_000001fc957f4f50 .part v000001fc957c4ce0_0, 5, 1;
L_000001fc957f4ff0 .part v000001fc957c56e0_0, 5, 1;
L_000001fc95860c10 .part v000001fc957c4ce0_0, 6, 1;
L_000001fc95861f70 .part v000001fc957c56e0_0, 6, 1;
L_000001fc95860170 .part v000001fc957c4ce0_0, 7, 1;
L_000001fc95860210 .part v000001fc957c56e0_0, 7, 1;
L_000001fc95860d50 .part v000001fc957c4ce0_0, 8, 1;
L_000001fc958611b0 .part v000001fc957c56e0_0, 8, 1;
L_000001fc95860850 .part v000001fc957c4ce0_0, 9, 1;
L_000001fc95860a30 .part v000001fc957c56e0_0, 9, 1;
L_000001fc95860030 .part v000001fc957c4ce0_0, 10, 1;
L_000001fc95860df0 .part v000001fc957c56e0_0, 10, 1;
L_000001fc95862010 .part v000001fc957c4ce0_0, 11, 1;
L_000001fc958602b0 .part v000001fc957c56e0_0, 11, 1;
L_000001fc95862330 .part v000001fc957c4ce0_0, 12, 1;
L_000001fc958620b0 .part v000001fc957c56e0_0, 12, 1;
L_000001fc95862150 .part v000001fc957c4ce0_0, 13, 1;
L_000001fc95861bb0 .part v000001fc957c56e0_0, 13, 1;
L_000001fc95860f30 .part v000001fc957c4ce0_0, 14, 1;
L_000001fc95860cb0 .part v000001fc957c56e0_0, 14, 1;
L_000001fc95861610 .part v000001fc957c4ce0_0, 15, 1;
L_000001fc95861ed0 .part v000001fc957c56e0_0, 15, 1;
L_000001fc95860530 .part v000001fc957c4ce0_0, 16, 1;
L_000001fc958616b0 .part v000001fc957c56e0_0, 16, 1;
L_000001fc958603f0 .part v000001fc957c4ce0_0, 17, 1;
L_000001fc95860e90 .part v000001fc957c56e0_0, 17, 1;
L_000001fc95861930 .part v000001fc957c4ce0_0, 18, 1;
L_000001fc95861750 .part v000001fc957c56e0_0, 18, 1;
L_000001fc95861d90 .part v000001fc957c4ce0_0, 19, 1;
L_000001fc958605d0 .part v000001fc957c56e0_0, 19, 1;
L_000001fc958614d0 .part v000001fc957c4ce0_0, 20, 1;
L_000001fc95861cf0 .part v000001fc957c56e0_0, 20, 1;
L_000001fc958617f0 .part v000001fc957c4ce0_0, 21, 1;
L_000001fc95861570 .part v000001fc957c56e0_0, 21, 1;
L_000001fc95861250 .part v000001fc957c4ce0_0, 22, 1;
L_000001fc958608f0 .part v000001fc957c56e0_0, 22, 1;
L_000001fc95861e30 .part v000001fc957c4ce0_0, 23, 1;
L_000001fc95860ad0 .part v000001fc957c56e0_0, 23, 1;
L_000001fc958625b0 .part v000001fc957c4ce0_0, 24, 1;
L_000001fc958619d0 .part v000001fc957c56e0_0, 24, 1;
L_000001fc95861a70 .part v000001fc957c4ce0_0, 25, 1;
L_000001fc95861890 .part v000001fc957c56e0_0, 25, 1;
L_000001fc95860490 .part v000001fc957c4ce0_0, 26, 1;
L_000001fc95860670 .part v000001fc957c56e0_0, 26, 1;
L_000001fc9585ff90 .part v000001fc957c4ce0_0, 27, 1;
L_000001fc958621f0 .part v000001fc957c56e0_0, 27, 1;
L_000001fc95862290 .part v000001fc957c4ce0_0, 28, 1;
L_000001fc95860fd0 .part v000001fc957c56e0_0, 28, 1;
L_000001fc95860350 .part v000001fc957c4ce0_0, 29, 1;
L_000001fc95860710 .part v000001fc957c56e0_0, 29, 1;
L_000001fc95861b10 .part v000001fc957c4ce0_0, 30, 1;
L_000001fc95861430 .part v000001fc957c56e0_0, 30, 1;
LS_000001fc958623d0_0_0 .concat8 [ 1 1 1 1], L_000001fc9580c480, L_000001fc9580c800, L_000001fc9580bd10, L_000001fc9580bd80;
LS_000001fc958623d0_0_4 .concat8 [ 1 1 1 1], L_000001fc9580c330, L_000001fc9580c100, L_000001fc9580b6f0, L_000001fc9580c5d0;
LS_000001fc958623d0_0_8 .concat8 [ 1 1 1 1], L_000001fc9580cdb0, L_000001fc9580c870, L_000001fc9580cb10, L_000001fc9580ce20;
LS_000001fc958623d0_0_12 .concat8 [ 1 1 1 1], L_000001fc9580d280, L_000001fc9580c950, L_000001fc9580cfe0, L_000001fc9580c9c0;
LS_000001fc958623d0_0_16 .concat8 [ 1 1 1 1], L_000001fc9580ce90, L_000001fc9580ca30, L_000001fc9580d050, L_000001fc9580b760;
LS_000001fc958623d0_0_20 .concat8 [ 1 1 1 1], L_000001fc9580d0c0, L_000001fc9580c4f0, L_000001fc9580d130, L_000001fc9580b920;
LS_000001fc958623d0_0_24 .concat8 [ 1 1 1 1], L_000001fc9580caa0, L_000001fc9580d1a0, L_000001fc9580bdf0, L_000001fc9580be60;
LS_000001fc958623d0_0_28 .concat8 [ 1 1 1 1], L_000001fc9580bed0, L_000001fc9580bf40, L_000001fc9580bfb0, L_000001fc9580c020;
LS_000001fc958623d0_1_0 .concat8 [ 4 4 4 4], LS_000001fc958623d0_0_0, LS_000001fc958623d0_0_4, LS_000001fc958623d0_0_8, LS_000001fc958623d0_0_12;
LS_000001fc958623d0_1_4 .concat8 [ 4 4 4 4], LS_000001fc958623d0_0_16, LS_000001fc958623d0_0_20, LS_000001fc958623d0_0_24, LS_000001fc958623d0_0_28;
L_000001fc958623d0 .concat8 [ 16 16 0 0], LS_000001fc958623d0_1_0, LS_000001fc958623d0_1_4;
L_000001fc958607b0 .part v000001fc957c4ce0_0, 31, 1;
L_000001fc95862470 .part v000001fc957c56e0_0, 31, 1;
L_000001fc95861c50 .part L_000001fc958623d0, 0, 1;
L_000001fc95862510 .part L_000001fc958623d0, 1, 1;
L_000001fc95862650 .part L_000001fc958623d0, 2, 1;
L_000001fc95860b70 .part L_000001fc958623d0, 3, 1;
L_000001fc958626f0 .part L_000001fc958623d0, 4, 1;
L_000001fc958600d0 .part L_000001fc958623d0, 5, 1;
L_000001fc95860990 .part L_000001fc958623d0, 6, 1;
L_000001fc95861070 .part L_000001fc958623d0, 7, 1;
L_000001fc95861390 .part L_000001fc958623d0, 8, 1;
L_000001fc95861110 .part L_000001fc958623d0, 9, 1;
L_000001fc958612f0 .part L_000001fc958623d0, 10, 1;
L_000001fc95864450 .part L_000001fc958623d0, 11, 1;
L_000001fc95864b30 .part L_000001fc958623d0, 12, 1;
L_000001fc95863cd0 .part L_000001fc958623d0, 13, 1;
L_000001fc95863c30 .part L_000001fc958623d0, 14, 1;
L_000001fc95864630 .part L_000001fc958623d0, 15, 1;
L_000001fc95863d70 .part L_000001fc958623d0, 16, 1;
L_000001fc95862830 .part L_000001fc958623d0, 17, 1;
L_000001fc95862d30 .part L_000001fc958623d0, 18, 1;
L_000001fc95864ef0 .part L_000001fc958623d0, 19, 1;
L_000001fc95862f10 .part L_000001fc958623d0, 20, 1;
L_000001fc95863410 .part L_000001fc958623d0, 21, 1;
L_000001fc95862790 .part L_000001fc958623d0, 22, 1;
L_000001fc95862b50 .part L_000001fc958623d0, 23, 1;
L_000001fc95863f50 .part L_000001fc958623d0, 24, 1;
L_000001fc95863ff0 .part L_000001fc958623d0, 25, 1;
L_000001fc95863190 .part L_000001fc958623d0, 26, 1;
L_000001fc958646d0 .part L_000001fc958623d0, 27, 1;
L_000001fc958637d0 .part L_000001fc958623d0, 28, 1;
L_000001fc95863eb0 .part L_000001fc958623d0, 29, 1;
L_000001fc95863e10 .part L_000001fc958623d0, 30, 1;
L_000001fc95864770 .part L_000001fc958623d0, 31, 1;
S_000001fc95579c60 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001fc954969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001fc95738df0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001fc9580bca0 .functor NOT 1, L_000001fc957f30b0, C4<0>, C4<0>, C4<0>;
v000001fc957b7ff0_0 .net "A", 31 0, v000001fc957c4ce0_0;  alias, 1 drivers
v000001fc957b6510_0 .net "ALUOP", 3 0, v000001fc957b8090_0;  alias, 1 drivers
v000001fc957b6790_0 .net "B", 31 0, v000001fc957c56e0_0;  alias, 1 drivers
v000001fc957b6c90_0 .var "CF", 0 0;
v000001fc957b8770_0 .net "ZF", 0 0, L_000001fc9580bca0;  alias, 1 drivers
v000001fc957b6f10_0 .net *"_ivl_1", 0 0, L_000001fc957f30b0;  1 drivers
v000001fc957b6650_0 .var "res", 31 0;
E_000001fc957392b0 .event anyedge, v000001fc957b6510_0, v000001fc957b6bf0_0, v000001fc957b6470_0, v000001fc957b6c90_0;
L_000001fc957f30b0 .reduce/or v000001fc957b6650_0;
S_000001fc955c3170 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001fc954969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001fc9576d260 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc9576d298 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc9576d2d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc9576d308 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc9576d340 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc9576d378 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc9576d3b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc9576d3e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc9576d420 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc9576d458 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc9576d490 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc9576d4c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc9576d500 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc9576d538 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc9576d570 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc9576d5a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc9576d5e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc9576d618 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc9576d650 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc9576d688 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc9576d6c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc9576d6f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc9576d730 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc9576d768 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc9576d7a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fc957b8090_0 .var "ALU_OP", 3 0;
v000001fc957b6d30_0 .net "opcode", 11 0, v000001fc957c5280_0;  alias, 1 drivers
E_000001fc95738b30 .event anyedge, v000001fc956bdf20_0;
S_000001fc955c3300 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001fc957c41a0_0 .net "EX1_forward_to_B", 31 0, v000001fc957c21c0_0;  alias, 1 drivers
v000001fc957c3a20_0 .net "EX_PFC", 31 0, v000001fc957c3340_0;  alias, 1 drivers
v000001fc957c3200_0 .net "EX_PFC_to_IF", 31 0, L_000001fc957f3010;  alias, 1 drivers
v000001fc957c1ea0_0 .net "alu_selA", 1 0, L_000001fc957ee650;  alias, 1 drivers
v000001fc957c2260_0 .net "alu_selB", 1 0, L_000001fc957f2390;  alias, 1 drivers
v000001fc957c32a0_0 .net "ex_haz", 31 0, v000001fc957b4f80_0;  alias, 1 drivers
v000001fc957c2bc0_0 .net "id_haz", 31 0, L_000001fc957f31f0;  alias, 1 drivers
v000001fc957c2080_0 .net "is_jr", 0 0, v000001fc957c4420_0;  alias, 1 drivers
v000001fc957c2d00_0 .net "mem_haz", 31 0, L_000001fc9580d440;  alias, 1 drivers
v000001fc957c3d40_0 .net "oper1", 31 0, L_000001fc957f7030;  alias, 1 drivers
v000001fc957c3de0_0 .net "oper2", 31 0, L_000001fc9580d210;  alias, 1 drivers
v000001fc957c3840_0 .net "pc", 31 0, v000001fc957c1f40_0;  alias, 1 drivers
v000001fc957c2c60_0 .net "rs1", 31 0, v000001fc957c3f20_0;  alias, 1 drivers
v000001fc957c2440_0 .net "rs2_in", 31 0, v000001fc957c28a0_0;  alias, 1 drivers
v000001fc957c3c00_0 .net "rs2_out", 31 0, L_000001fc9580ba70;  alias, 1 drivers
v000001fc957c3020_0 .net "store_rs2_forward", 1 0, L_000001fc957f1530;  alias, 1 drivers
L_000001fc957f3010 .functor MUXZ 32, v000001fc957c3340_0, L_000001fc957f7030, v000001fc957c4420_0, C4<>;
S_000001fc955bc8c0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001fc955c3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fc95738b70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fc957f6fc0 .functor NOT 1, L_000001fc957f4550, C4<0>, C4<0>, C4<0>;
L_000001fc957f5430 .functor NOT 1, L_000001fc957f3470, C4<0>, C4<0>, C4<0>;
L_000001fc957f6070 .functor NOT 1, L_000001fc957f4050, C4<0>, C4<0>, C4<0>;
L_000001fc957f5f20 .functor NOT 1, L_000001fc957f3d30, C4<0>, C4<0>, C4<0>;
L_000001fc957f5c80 .functor AND 32, L_000001fc957f69a0, v000001fc957c3f20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f5d60 .functor AND 32, L_000001fc957f54a0, L_000001fc9580d440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f5dd0 .functor OR 32, L_000001fc957f5c80, L_000001fc957f5d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc957f6150 .functor AND 32, L_000001fc957f5510, v000001fc957b4f80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f6310 .functor OR 32, L_000001fc957f5dd0, L_000001fc957f6150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc957f72d0 .functor AND 32, L_000001fc957f5cf0, L_000001fc957f31f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f7030 .functor OR 32, L_000001fc957f6310, L_000001fc957f72d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc957b7370_0 .net *"_ivl_1", 0 0, L_000001fc957f4550;  1 drivers
v000001fc957b7410_0 .net *"_ivl_13", 0 0, L_000001fc957f4050;  1 drivers
v000001fc957b75f0_0 .net *"_ivl_14", 0 0, L_000001fc957f6070;  1 drivers
v000001fc957b7690_0 .net *"_ivl_19", 0 0, L_000001fc957f3790;  1 drivers
v000001fc957b7730_0 .net *"_ivl_2", 0 0, L_000001fc957f6fc0;  1 drivers
v000001fc957bbd40_0 .net *"_ivl_23", 0 0, L_000001fc957f2e30;  1 drivers
v000001fc957bd3c0_0 .net *"_ivl_27", 0 0, L_000001fc957f3d30;  1 drivers
v000001fc957be040_0 .net *"_ivl_28", 0 0, L_000001fc957f5f20;  1 drivers
v000001fc957bcd80_0 .net *"_ivl_33", 0 0, L_000001fc957f4af0;  1 drivers
v000001fc957bc560_0 .net *"_ivl_37", 0 0, L_000001fc957f3330;  1 drivers
v000001fc957bddc0_0 .net *"_ivl_40", 31 0, L_000001fc957f5c80;  1 drivers
v000001fc957bc740_0 .net *"_ivl_42", 31 0, L_000001fc957f5d60;  1 drivers
v000001fc957bde60_0 .net *"_ivl_44", 31 0, L_000001fc957f5dd0;  1 drivers
v000001fc957bdc80_0 .net *"_ivl_46", 31 0, L_000001fc957f6150;  1 drivers
v000001fc957bd5a0_0 .net *"_ivl_48", 31 0, L_000001fc957f6310;  1 drivers
v000001fc957bdf00_0 .net *"_ivl_50", 31 0, L_000001fc957f72d0;  1 drivers
v000001fc957bd000_0 .net *"_ivl_7", 0 0, L_000001fc957f3470;  1 drivers
v000001fc957bd500_0 .net *"_ivl_8", 0 0, L_000001fc957f5430;  1 drivers
v000001fc957bc1a0_0 .net "ina", 31 0, v000001fc957c3f20_0;  alias, 1 drivers
v000001fc957be180_0 .net "inb", 31 0, L_000001fc9580d440;  alias, 1 drivers
v000001fc957bbde0_0 .net "inc", 31 0, v000001fc957b4f80_0;  alias, 1 drivers
v000001fc957bbe80_0 .net "ind", 31 0, L_000001fc957f31f0;  alias, 1 drivers
v000001fc957bd1e0_0 .net "out", 31 0, L_000001fc957f7030;  alias, 1 drivers
v000001fc957bc7e0_0 .net "s0", 31 0, L_000001fc957f69a0;  1 drivers
v000001fc957be220_0 .net "s1", 31 0, L_000001fc957f54a0;  1 drivers
v000001fc957bcba0_0 .net "s2", 31 0, L_000001fc957f5510;  1 drivers
v000001fc957bcc40_0 .net "s3", 31 0, L_000001fc957f5cf0;  1 drivers
v000001fc957bd640_0 .net "sel", 1 0, L_000001fc957ee650;  alias, 1 drivers
L_000001fc957f4550 .part L_000001fc957ee650, 1, 1;
LS_000001fc957f33d0_0_0 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_0_4 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_0_8 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_0_12 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_0_16 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_0_20 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_0_24 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_0_28 .concat [ 1 1 1 1], L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0, L_000001fc957f6fc0;
LS_000001fc957f33d0_1_0 .concat [ 4 4 4 4], LS_000001fc957f33d0_0_0, LS_000001fc957f33d0_0_4, LS_000001fc957f33d0_0_8, LS_000001fc957f33d0_0_12;
LS_000001fc957f33d0_1_4 .concat [ 4 4 4 4], LS_000001fc957f33d0_0_16, LS_000001fc957f33d0_0_20, LS_000001fc957f33d0_0_24, LS_000001fc957f33d0_0_28;
L_000001fc957f33d0 .concat [ 16 16 0 0], LS_000001fc957f33d0_1_0, LS_000001fc957f33d0_1_4;
L_000001fc957f3470 .part L_000001fc957ee650, 0, 1;
LS_000001fc957f2cf0_0_0 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_0_4 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_0_8 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_0_12 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_0_16 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_0_20 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_0_24 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_0_28 .concat [ 1 1 1 1], L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430, L_000001fc957f5430;
LS_000001fc957f2cf0_1_0 .concat [ 4 4 4 4], LS_000001fc957f2cf0_0_0, LS_000001fc957f2cf0_0_4, LS_000001fc957f2cf0_0_8, LS_000001fc957f2cf0_0_12;
LS_000001fc957f2cf0_1_4 .concat [ 4 4 4 4], LS_000001fc957f2cf0_0_16, LS_000001fc957f2cf0_0_20, LS_000001fc957f2cf0_0_24, LS_000001fc957f2cf0_0_28;
L_000001fc957f2cf0 .concat [ 16 16 0 0], LS_000001fc957f2cf0_1_0, LS_000001fc957f2cf0_1_4;
L_000001fc957f4050 .part L_000001fc957ee650, 1, 1;
LS_000001fc957f3290_0_0 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_0_4 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_0_8 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_0_12 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_0_16 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_0_20 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_0_24 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_0_28 .concat [ 1 1 1 1], L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070, L_000001fc957f6070;
LS_000001fc957f3290_1_0 .concat [ 4 4 4 4], LS_000001fc957f3290_0_0, LS_000001fc957f3290_0_4, LS_000001fc957f3290_0_8, LS_000001fc957f3290_0_12;
LS_000001fc957f3290_1_4 .concat [ 4 4 4 4], LS_000001fc957f3290_0_16, LS_000001fc957f3290_0_20, LS_000001fc957f3290_0_24, LS_000001fc957f3290_0_28;
L_000001fc957f3290 .concat [ 16 16 0 0], LS_000001fc957f3290_1_0, LS_000001fc957f3290_1_4;
L_000001fc957f3790 .part L_000001fc957ee650, 0, 1;
LS_000001fc957f3510_0_0 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_0_4 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_0_8 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_0_12 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_0_16 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_0_20 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_0_24 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_0_28 .concat [ 1 1 1 1], L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790, L_000001fc957f3790;
LS_000001fc957f3510_1_0 .concat [ 4 4 4 4], LS_000001fc957f3510_0_0, LS_000001fc957f3510_0_4, LS_000001fc957f3510_0_8, LS_000001fc957f3510_0_12;
LS_000001fc957f3510_1_4 .concat [ 4 4 4 4], LS_000001fc957f3510_0_16, LS_000001fc957f3510_0_20, LS_000001fc957f3510_0_24, LS_000001fc957f3510_0_28;
L_000001fc957f3510 .concat [ 16 16 0 0], LS_000001fc957f3510_1_0, LS_000001fc957f3510_1_4;
L_000001fc957f2e30 .part L_000001fc957ee650, 1, 1;
LS_000001fc957f3650_0_0 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_0_4 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_0_8 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_0_12 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_0_16 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_0_20 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_0_24 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_0_28 .concat [ 1 1 1 1], L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30, L_000001fc957f2e30;
LS_000001fc957f3650_1_0 .concat [ 4 4 4 4], LS_000001fc957f3650_0_0, LS_000001fc957f3650_0_4, LS_000001fc957f3650_0_8, LS_000001fc957f3650_0_12;
LS_000001fc957f3650_1_4 .concat [ 4 4 4 4], LS_000001fc957f3650_0_16, LS_000001fc957f3650_0_20, LS_000001fc957f3650_0_24, LS_000001fc957f3650_0_28;
L_000001fc957f3650 .concat [ 16 16 0 0], LS_000001fc957f3650_1_0, LS_000001fc957f3650_1_4;
L_000001fc957f3d30 .part L_000001fc957ee650, 0, 1;
LS_000001fc957f3e70_0_0 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_0_4 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_0_8 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_0_12 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_0_16 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_0_20 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_0_24 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_0_28 .concat [ 1 1 1 1], L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20, L_000001fc957f5f20;
LS_000001fc957f3e70_1_0 .concat [ 4 4 4 4], LS_000001fc957f3e70_0_0, LS_000001fc957f3e70_0_4, LS_000001fc957f3e70_0_8, LS_000001fc957f3e70_0_12;
LS_000001fc957f3e70_1_4 .concat [ 4 4 4 4], LS_000001fc957f3e70_0_16, LS_000001fc957f3e70_0_20, LS_000001fc957f3e70_0_24, LS_000001fc957f3e70_0_28;
L_000001fc957f3e70 .concat [ 16 16 0 0], LS_000001fc957f3e70_1_0, LS_000001fc957f3e70_1_4;
L_000001fc957f4af0 .part L_000001fc957ee650, 1, 1;
LS_000001fc957f2b10_0_0 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_0_4 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_0_8 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_0_12 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_0_16 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_0_20 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_0_24 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_0_28 .concat [ 1 1 1 1], L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0, L_000001fc957f4af0;
LS_000001fc957f2b10_1_0 .concat [ 4 4 4 4], LS_000001fc957f2b10_0_0, LS_000001fc957f2b10_0_4, LS_000001fc957f2b10_0_8, LS_000001fc957f2b10_0_12;
LS_000001fc957f2b10_1_4 .concat [ 4 4 4 4], LS_000001fc957f2b10_0_16, LS_000001fc957f2b10_0_20, LS_000001fc957f2b10_0_24, LS_000001fc957f2b10_0_28;
L_000001fc957f2b10 .concat [ 16 16 0 0], LS_000001fc957f2b10_1_0, LS_000001fc957f2b10_1_4;
L_000001fc957f3330 .part L_000001fc957ee650, 0, 1;
LS_000001fc957f36f0_0_0 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_0_4 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_0_8 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_0_12 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_0_16 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_0_20 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_0_24 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_0_28 .concat [ 1 1 1 1], L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330, L_000001fc957f3330;
LS_000001fc957f36f0_1_0 .concat [ 4 4 4 4], LS_000001fc957f36f0_0_0, LS_000001fc957f36f0_0_4, LS_000001fc957f36f0_0_8, LS_000001fc957f36f0_0_12;
LS_000001fc957f36f0_1_4 .concat [ 4 4 4 4], LS_000001fc957f36f0_0_16, LS_000001fc957f36f0_0_20, LS_000001fc957f36f0_0_24, LS_000001fc957f36f0_0_28;
L_000001fc957f36f0 .concat [ 16 16 0 0], LS_000001fc957f36f0_1_0, LS_000001fc957f36f0_1_4;
S_000001fc955bca50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fc955bc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc957f69a0 .functor AND 32, L_000001fc957f33d0, L_000001fc957f2cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957b7190_0 .net "in1", 31 0, L_000001fc957f33d0;  1 drivers
v000001fc957b7cd0_0 .net "in2", 31 0, L_000001fc957f2cf0;  1 drivers
v000001fc957b8b30_0 .net "out", 31 0, L_000001fc957f69a0;  alias, 1 drivers
S_000001fc95578230 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fc955bc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc957f54a0 .functor AND 32, L_000001fc957f3290, L_000001fc957f3510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957b8270_0 .net "in1", 31 0, L_000001fc957f3290;  1 drivers
v000001fc957b70f0_0 .net "in2", 31 0, L_000001fc957f3510;  1 drivers
v000001fc957b66f0_0 .net "out", 31 0, L_000001fc957f54a0;  alias, 1 drivers
S_000001fc955783c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fc955bc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc957f5510 .functor AND 32, L_000001fc957f3650, L_000001fc957f3e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957b6830_0 .net "in1", 31 0, L_000001fc957f3650;  1 drivers
v000001fc957b84f0_0 .net "in2", 31 0, L_000001fc957f3e70;  1 drivers
v000001fc957b6b50_0 .net "out", 31 0, L_000001fc957f5510;  alias, 1 drivers
S_000001fc957bb770 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fc955bc8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc957f5cf0 .functor AND 32, L_000001fc957f2b10, L_000001fc957f36f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957b68d0_0 .net "in1", 31 0, L_000001fc957f2b10;  1 drivers
v000001fc957b7230_0 .net "in2", 31 0, L_000001fc957f36f0;  1 drivers
v000001fc957b72d0_0 .net "out", 31 0, L_000001fc957f5cf0;  alias, 1 drivers
S_000001fc957bb900 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001fc955c3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fc95738bb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fc957f7110 .functor NOT 1, L_000001fc957f47d0, C4<0>, C4<0>, C4<0>;
L_000001fc957f7180 .functor NOT 1, L_000001fc957f2930, C4<0>, C4<0>, C4<0>;
L_000001fc957f70a0 .functor NOT 1, L_000001fc957f3bf0, C4<0>, C4<0>, C4<0>;
L_000001fc95730ed0 .functor NOT 1, L_000001fc957f3f10, C4<0>, C4<0>, C4<0>;
L_000001fc9580c6b0 .functor AND 32, L_000001fc957f7260, v000001fc957c21c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580bc30 .functor AND 32, L_000001fc957f7340, L_000001fc9580d440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580b840 .functor OR 32, L_000001fc9580c6b0, L_000001fc9580bc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc9580cd40 .functor AND 32, L_000001fc957f71f0, v000001fc957b4f80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580c8e0 .functor OR 32, L_000001fc9580b840, L_000001fc9580cd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc9580ccd0 .functor AND 32, L_000001fc9580cf00, L_000001fc957f31f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580d210 .functor OR 32, L_000001fc9580c8e0, L_000001fc9580ccd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc957bda00_0 .net *"_ivl_1", 0 0, L_000001fc957f47d0;  1 drivers
v000001fc957bd280_0 .net *"_ivl_13", 0 0, L_000001fc957f3bf0;  1 drivers
v000001fc957bc100_0 .net *"_ivl_14", 0 0, L_000001fc957f70a0;  1 drivers
v000001fc957bc6a0_0 .net *"_ivl_19", 0 0, L_000001fc957f4370;  1 drivers
v000001fc957bc240_0 .net *"_ivl_2", 0 0, L_000001fc957f7110;  1 drivers
v000001fc957bd460_0 .net *"_ivl_23", 0 0, L_000001fc957f3830;  1 drivers
v000001fc957bc880_0 .net *"_ivl_27", 0 0, L_000001fc957f3f10;  1 drivers
v000001fc957bcec0_0 .net *"_ivl_28", 0 0, L_000001fc95730ed0;  1 drivers
v000001fc957bc2e0_0 .net *"_ivl_33", 0 0, L_000001fc957f35b0;  1 drivers
v000001fc957bd6e0_0 .net *"_ivl_37", 0 0, L_000001fc957f2430;  1 drivers
v000001fc957bcb00_0 .net *"_ivl_40", 31 0, L_000001fc9580c6b0;  1 drivers
v000001fc957bc9c0_0 .net *"_ivl_42", 31 0, L_000001fc9580bc30;  1 drivers
v000001fc957bd320_0 .net *"_ivl_44", 31 0, L_000001fc9580b840;  1 drivers
v000001fc957bc380_0 .net *"_ivl_46", 31 0, L_000001fc9580cd40;  1 drivers
v000001fc957bd780_0 .net *"_ivl_48", 31 0, L_000001fc9580c8e0;  1 drivers
v000001fc957be2c0_0 .net *"_ivl_50", 31 0, L_000001fc9580ccd0;  1 drivers
v000001fc957bd8c0_0 .net *"_ivl_7", 0 0, L_000001fc957f2930;  1 drivers
v000001fc957bc4c0_0 .net *"_ivl_8", 0 0, L_000001fc957f7180;  1 drivers
v000001fc957bc600_0 .net "ina", 31 0, v000001fc957c21c0_0;  alias, 1 drivers
v000001fc957bc920_0 .net "inb", 31 0, L_000001fc9580d440;  alias, 1 drivers
v000001fc957bd960_0 .net "inc", 31 0, v000001fc957b4f80_0;  alias, 1 drivers
v000001fc957bce20_0 .net "ind", 31 0, L_000001fc957f31f0;  alias, 1 drivers
v000001fc957bdd20_0 .net "out", 31 0, L_000001fc9580d210;  alias, 1 drivers
v000001fc957bcf60_0 .net "s0", 31 0, L_000001fc957f7260;  1 drivers
v000001fc957bca60_0 .net "s1", 31 0, L_000001fc957f7340;  1 drivers
v000001fc957bdb40_0 .net "s2", 31 0, L_000001fc957f71f0;  1 drivers
v000001fc957bdaa0_0 .net "s3", 31 0, L_000001fc9580cf00;  1 drivers
v000001fc957bdbe0_0 .net "sel", 1 0, L_000001fc957f2390;  alias, 1 drivers
L_000001fc957f47d0 .part L_000001fc957f2390, 1, 1;
LS_000001fc957f3b50_0_0 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_0_4 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_0_8 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_0_12 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_0_16 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_0_20 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_0_24 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_0_28 .concat [ 1 1 1 1], L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110, L_000001fc957f7110;
LS_000001fc957f3b50_1_0 .concat [ 4 4 4 4], LS_000001fc957f3b50_0_0, LS_000001fc957f3b50_0_4, LS_000001fc957f3b50_0_8, LS_000001fc957f3b50_0_12;
LS_000001fc957f3b50_1_4 .concat [ 4 4 4 4], LS_000001fc957f3b50_0_16, LS_000001fc957f3b50_0_20, LS_000001fc957f3b50_0_24, LS_000001fc957f3b50_0_28;
L_000001fc957f3b50 .concat [ 16 16 0 0], LS_000001fc957f3b50_1_0, LS_000001fc957f3b50_1_4;
L_000001fc957f2930 .part L_000001fc957f2390, 0, 1;
LS_000001fc957f45f0_0_0 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_0_4 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_0_8 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_0_12 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_0_16 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_0_20 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_0_24 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_0_28 .concat [ 1 1 1 1], L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180, L_000001fc957f7180;
LS_000001fc957f45f0_1_0 .concat [ 4 4 4 4], LS_000001fc957f45f0_0_0, LS_000001fc957f45f0_0_4, LS_000001fc957f45f0_0_8, LS_000001fc957f45f0_0_12;
LS_000001fc957f45f0_1_4 .concat [ 4 4 4 4], LS_000001fc957f45f0_0_16, LS_000001fc957f45f0_0_20, LS_000001fc957f45f0_0_24, LS_000001fc957f45f0_0_28;
L_000001fc957f45f0 .concat [ 16 16 0 0], LS_000001fc957f45f0_1_0, LS_000001fc957f45f0_1_4;
L_000001fc957f3bf0 .part L_000001fc957f2390, 1, 1;
LS_000001fc957f4230_0_0 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_0_4 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_0_8 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_0_12 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_0_16 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_0_20 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_0_24 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_0_28 .concat [ 1 1 1 1], L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0, L_000001fc957f70a0;
LS_000001fc957f4230_1_0 .concat [ 4 4 4 4], LS_000001fc957f4230_0_0, LS_000001fc957f4230_0_4, LS_000001fc957f4230_0_8, LS_000001fc957f4230_0_12;
LS_000001fc957f4230_1_4 .concat [ 4 4 4 4], LS_000001fc957f4230_0_16, LS_000001fc957f4230_0_20, LS_000001fc957f4230_0_24, LS_000001fc957f4230_0_28;
L_000001fc957f4230 .concat [ 16 16 0 0], LS_000001fc957f4230_1_0, LS_000001fc957f4230_1_4;
L_000001fc957f4370 .part L_000001fc957f2390, 0, 1;
LS_000001fc957f4410_0_0 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_0_4 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_0_8 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_0_12 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_0_16 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_0_20 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_0_24 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_0_28 .concat [ 1 1 1 1], L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370, L_000001fc957f4370;
LS_000001fc957f4410_1_0 .concat [ 4 4 4 4], LS_000001fc957f4410_0_0, LS_000001fc957f4410_0_4, LS_000001fc957f4410_0_8, LS_000001fc957f4410_0_12;
LS_000001fc957f4410_1_4 .concat [ 4 4 4 4], LS_000001fc957f4410_0_16, LS_000001fc957f4410_0_20, LS_000001fc957f4410_0_24, LS_000001fc957f4410_0_28;
L_000001fc957f4410 .concat [ 16 16 0 0], LS_000001fc957f4410_1_0, LS_000001fc957f4410_1_4;
L_000001fc957f3830 .part L_000001fc957f2390, 1, 1;
LS_000001fc957f38d0_0_0 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_0_4 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_0_8 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_0_12 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_0_16 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_0_20 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_0_24 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_0_28 .concat [ 1 1 1 1], L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830, L_000001fc957f3830;
LS_000001fc957f38d0_1_0 .concat [ 4 4 4 4], LS_000001fc957f38d0_0_0, LS_000001fc957f38d0_0_4, LS_000001fc957f38d0_0_8, LS_000001fc957f38d0_0_12;
LS_000001fc957f38d0_1_4 .concat [ 4 4 4 4], LS_000001fc957f38d0_0_16, LS_000001fc957f38d0_0_20, LS_000001fc957f38d0_0_24, LS_000001fc957f38d0_0_28;
L_000001fc957f38d0 .concat [ 16 16 0 0], LS_000001fc957f38d0_1_0, LS_000001fc957f38d0_1_4;
L_000001fc957f3f10 .part L_000001fc957f2390, 0, 1;
LS_000001fc957f3c90_0_0 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_0_4 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_0_8 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_0_12 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_0_16 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_0_20 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_0_24 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_0_28 .concat [ 1 1 1 1], L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0, L_000001fc95730ed0;
LS_000001fc957f3c90_1_0 .concat [ 4 4 4 4], LS_000001fc957f3c90_0_0, LS_000001fc957f3c90_0_4, LS_000001fc957f3c90_0_8, LS_000001fc957f3c90_0_12;
LS_000001fc957f3c90_1_4 .concat [ 4 4 4 4], LS_000001fc957f3c90_0_16, LS_000001fc957f3c90_0_20, LS_000001fc957f3c90_0_24, LS_000001fc957f3c90_0_28;
L_000001fc957f3c90 .concat [ 16 16 0 0], LS_000001fc957f3c90_1_0, LS_000001fc957f3c90_1_4;
L_000001fc957f35b0 .part L_000001fc957f2390, 1, 1;
LS_000001fc957f3fb0_0_0 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_0_4 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_0_8 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_0_12 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_0_16 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_0_20 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_0_24 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_0_28 .concat [ 1 1 1 1], L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0, L_000001fc957f35b0;
LS_000001fc957f3fb0_1_0 .concat [ 4 4 4 4], LS_000001fc957f3fb0_0_0, LS_000001fc957f3fb0_0_4, LS_000001fc957f3fb0_0_8, LS_000001fc957f3fb0_0_12;
LS_000001fc957f3fb0_1_4 .concat [ 4 4 4 4], LS_000001fc957f3fb0_0_16, LS_000001fc957f3fb0_0_20, LS_000001fc957f3fb0_0_24, LS_000001fc957f3fb0_0_28;
L_000001fc957f3fb0 .concat [ 16 16 0 0], LS_000001fc957f3fb0_1_0, LS_000001fc957f3fb0_1_4;
L_000001fc957f2430 .part L_000001fc957f2390, 0, 1;
LS_000001fc957f44b0_0_0 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_0_4 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_0_8 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_0_12 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_0_16 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_0_20 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_0_24 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_0_28 .concat [ 1 1 1 1], L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430, L_000001fc957f2430;
LS_000001fc957f44b0_1_0 .concat [ 4 4 4 4], LS_000001fc957f44b0_0_0, LS_000001fc957f44b0_0_4, LS_000001fc957f44b0_0_8, LS_000001fc957f44b0_0_12;
LS_000001fc957f44b0_1_4 .concat [ 4 4 4 4], LS_000001fc957f44b0_0_16, LS_000001fc957f44b0_0_20, LS_000001fc957f44b0_0_24, LS_000001fc957f44b0_0_28;
L_000001fc957f44b0 .concat [ 16 16 0 0], LS_000001fc957f44b0_1_0, LS_000001fc957f44b0_1_4;
S_000001fc957bb130 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fc957bb900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc957f7260 .functor AND 32, L_000001fc957f3b50, L_000001fc957f45f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957be360_0 .net "in1", 31 0, L_000001fc957f3b50;  1 drivers
v000001fc957bbf20_0 .net "in2", 31 0, L_000001fc957f45f0;  1 drivers
v000001fc957bcce0_0 .net "out", 31 0, L_000001fc957f7260;  alias, 1 drivers
S_000001fc957bac80 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fc957bb900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc957f7340 .functor AND 32, L_000001fc957f4230, L_000001fc957f4410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957bd820_0 .net "in1", 31 0, L_000001fc957f4230;  1 drivers
v000001fc957bc420_0 .net "in2", 31 0, L_000001fc957f4410;  1 drivers
v000001fc957be400_0 .net "out", 31 0, L_000001fc957f7340;  alias, 1 drivers
S_000001fc957bb2c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fc957bb900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc957f71f0 .functor AND 32, L_000001fc957f38d0, L_000001fc957f3c90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957bbfc0_0 .net "in1", 31 0, L_000001fc957f38d0;  1 drivers
v000001fc957bc060_0 .net "in2", 31 0, L_000001fc957f3c90;  1 drivers
v000001fc957bdfa0_0 .net "out", 31 0, L_000001fc957f71f0;  alias, 1 drivers
S_000001fc957bb450 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fc957bb900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc9580cf00 .functor AND 32, L_000001fc957f3fb0, L_000001fc957f44b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957be0e0_0 .net "in1", 31 0, L_000001fc957f3fb0;  1 drivers
v000001fc957bbca0_0 .net "in2", 31 0, L_000001fc957f44b0;  1 drivers
v000001fc957bd0a0_0 .net "out", 31 0, L_000001fc9580cf00;  alias, 1 drivers
S_000001fc957bafa0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001fc955c3300;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fc95738c70 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fc9580b990 .functor NOT 1, L_000001fc957f4690, C4<0>, C4<0>, C4<0>;
L_000001fc9580c720 .functor NOT 1, L_000001fc957f2d90, C4<0>, C4<0>, C4<0>;
L_000001fc9580c2c0 .functor NOT 1, L_000001fc957f4910, C4<0>, C4<0>, C4<0>;
L_000001fc9580cf70 .functor NOT 1, L_000001fc957f27f0, C4<0>, C4<0>, C4<0>;
L_000001fc9580bae0 .functor AND 32, L_000001fc9580bb50, v000001fc957c28a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580b7d0 .functor AND 32, L_000001fc9580bbc0, L_000001fc9580d440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580c790 .functor OR 32, L_000001fc9580bae0, L_000001fc9580b7d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc9580b8b0 .functor AND 32, L_000001fc9580c3a0, v000001fc957b4f80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580c170 .functor OR 32, L_000001fc9580c790, L_000001fc9580b8b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc9580c640 .functor AND 32, L_000001fc9580c410, L_000001fc957f31f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580ba70 .functor OR 32, L_000001fc9580c170, L_000001fc9580c640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc957bf1c0_0 .net *"_ivl_1", 0 0, L_000001fc957f4690;  1 drivers
v000001fc957be720_0 .net *"_ivl_13", 0 0, L_000001fc957f4910;  1 drivers
v000001fc957bf300_0 .net *"_ivl_14", 0 0, L_000001fc9580c2c0;  1 drivers
v000001fc957be7c0_0 .net *"_ivl_19", 0 0, L_000001fc957f2750;  1 drivers
v000001fc957bf120_0 .net *"_ivl_2", 0 0, L_000001fc9580b990;  1 drivers
v000001fc957bf9e0_0 .net *"_ivl_23", 0 0, L_000001fc957f24d0;  1 drivers
v000001fc957bf4e0_0 .net *"_ivl_27", 0 0, L_000001fc957f27f0;  1 drivers
v000001fc957be540_0 .net *"_ivl_28", 0 0, L_000001fc9580cf70;  1 drivers
v000001fc957be680_0 .net *"_ivl_33", 0 0, L_000001fc957f2bb0;  1 drivers
v000001fc957bf940_0 .net *"_ivl_37", 0 0, L_000001fc957f2ed0;  1 drivers
v000001fc957be860_0 .net *"_ivl_40", 31 0, L_000001fc9580bae0;  1 drivers
v000001fc957bf6c0_0 .net *"_ivl_42", 31 0, L_000001fc9580b7d0;  1 drivers
v000001fc957be900_0 .net *"_ivl_44", 31 0, L_000001fc9580c790;  1 drivers
v000001fc957bf440_0 .net *"_ivl_46", 31 0, L_000001fc9580b8b0;  1 drivers
v000001fc957bf3a0_0 .net *"_ivl_48", 31 0, L_000001fc9580c170;  1 drivers
v000001fc957bf760_0 .net *"_ivl_50", 31 0, L_000001fc9580c640;  1 drivers
v000001fc957becc0_0 .net *"_ivl_7", 0 0, L_000001fc957f2d90;  1 drivers
v000001fc957befe0_0 .net *"_ivl_8", 0 0, L_000001fc9580c720;  1 drivers
v000001fc957beb80_0 .net "ina", 31 0, v000001fc957c28a0_0;  alias, 1 drivers
v000001fc957bed60_0 .net "inb", 31 0, L_000001fc9580d440;  alias, 1 drivers
v000001fc957bf8a0_0 .net "inc", 31 0, v000001fc957b4f80_0;  alias, 1 drivers
v000001fc957bfa80_0 .net "ind", 31 0, L_000001fc957f31f0;  alias, 1 drivers
v000001fc957bfb20_0 .net "out", 31 0, L_000001fc9580ba70;  alias, 1 drivers
v000001fc957be4a0_0 .net "s0", 31 0, L_000001fc9580bb50;  1 drivers
v000001fc957be5e0_0 .net "s1", 31 0, L_000001fc9580bbc0;  1 drivers
v000001fc957be9a0_0 .net "s2", 31 0, L_000001fc9580c3a0;  1 drivers
v000001fc957c2120_0 .net "s3", 31 0, L_000001fc9580c410;  1 drivers
v000001fc957c30c0_0 .net "sel", 1 0, L_000001fc957f1530;  alias, 1 drivers
L_000001fc957f4690 .part L_000001fc957f1530, 1, 1;
LS_000001fc957f4730_0_0 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_0_4 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_0_8 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_0_12 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_0_16 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_0_20 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_0_24 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_0_28 .concat [ 1 1 1 1], L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990, L_000001fc9580b990;
LS_000001fc957f4730_1_0 .concat [ 4 4 4 4], LS_000001fc957f4730_0_0, LS_000001fc957f4730_0_4, LS_000001fc957f4730_0_8, LS_000001fc957f4730_0_12;
LS_000001fc957f4730_1_4 .concat [ 4 4 4 4], LS_000001fc957f4730_0_16, LS_000001fc957f4730_0_20, LS_000001fc957f4730_0_24, LS_000001fc957f4730_0_28;
L_000001fc957f4730 .concat [ 16 16 0 0], LS_000001fc957f4730_1_0, LS_000001fc957f4730_1_4;
L_000001fc957f2d90 .part L_000001fc957f1530, 0, 1;
LS_000001fc957f4870_0_0 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_0_4 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_0_8 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_0_12 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_0_16 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_0_20 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_0_24 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_0_28 .concat [ 1 1 1 1], L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720, L_000001fc9580c720;
LS_000001fc957f4870_1_0 .concat [ 4 4 4 4], LS_000001fc957f4870_0_0, LS_000001fc957f4870_0_4, LS_000001fc957f4870_0_8, LS_000001fc957f4870_0_12;
LS_000001fc957f4870_1_4 .concat [ 4 4 4 4], LS_000001fc957f4870_0_16, LS_000001fc957f4870_0_20, LS_000001fc957f4870_0_24, LS_000001fc957f4870_0_28;
L_000001fc957f4870 .concat [ 16 16 0 0], LS_000001fc957f4870_1_0, LS_000001fc957f4870_1_4;
L_000001fc957f4910 .part L_000001fc957f1530, 1, 1;
LS_000001fc957f49b0_0_0 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_0_4 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_0_8 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_0_12 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_0_16 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_0_20 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_0_24 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_0_28 .concat [ 1 1 1 1], L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0, L_000001fc9580c2c0;
LS_000001fc957f49b0_1_0 .concat [ 4 4 4 4], LS_000001fc957f49b0_0_0, LS_000001fc957f49b0_0_4, LS_000001fc957f49b0_0_8, LS_000001fc957f49b0_0_12;
LS_000001fc957f49b0_1_4 .concat [ 4 4 4 4], LS_000001fc957f49b0_0_16, LS_000001fc957f49b0_0_20, LS_000001fc957f49b0_0_24, LS_000001fc957f49b0_0_28;
L_000001fc957f49b0 .concat [ 16 16 0 0], LS_000001fc957f49b0_1_0, LS_000001fc957f49b0_1_4;
L_000001fc957f2750 .part L_000001fc957f1530, 0, 1;
LS_000001fc957f4b90_0_0 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_0_4 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_0_8 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_0_12 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_0_16 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_0_20 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_0_24 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_0_28 .concat [ 1 1 1 1], L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750, L_000001fc957f2750;
LS_000001fc957f4b90_1_0 .concat [ 4 4 4 4], LS_000001fc957f4b90_0_0, LS_000001fc957f4b90_0_4, LS_000001fc957f4b90_0_8, LS_000001fc957f4b90_0_12;
LS_000001fc957f4b90_1_4 .concat [ 4 4 4 4], LS_000001fc957f4b90_0_16, LS_000001fc957f4b90_0_20, LS_000001fc957f4b90_0_24, LS_000001fc957f4b90_0_28;
L_000001fc957f4b90 .concat [ 16 16 0 0], LS_000001fc957f4b90_1_0, LS_000001fc957f4b90_1_4;
L_000001fc957f24d0 .part L_000001fc957f1530, 1, 1;
LS_000001fc957f2570_0_0 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_0_4 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_0_8 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_0_12 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_0_16 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_0_20 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_0_24 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_0_28 .concat [ 1 1 1 1], L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0, L_000001fc957f24d0;
LS_000001fc957f2570_1_0 .concat [ 4 4 4 4], LS_000001fc957f2570_0_0, LS_000001fc957f2570_0_4, LS_000001fc957f2570_0_8, LS_000001fc957f2570_0_12;
LS_000001fc957f2570_1_4 .concat [ 4 4 4 4], LS_000001fc957f2570_0_16, LS_000001fc957f2570_0_20, LS_000001fc957f2570_0_24, LS_000001fc957f2570_0_28;
L_000001fc957f2570 .concat [ 16 16 0 0], LS_000001fc957f2570_1_0, LS_000001fc957f2570_1_4;
L_000001fc957f27f0 .part L_000001fc957f1530, 0, 1;
LS_000001fc957f2890_0_0 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_0_4 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_0_8 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_0_12 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_0_16 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_0_20 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_0_24 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_0_28 .concat [ 1 1 1 1], L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70, L_000001fc9580cf70;
LS_000001fc957f2890_1_0 .concat [ 4 4 4 4], LS_000001fc957f2890_0_0, LS_000001fc957f2890_0_4, LS_000001fc957f2890_0_8, LS_000001fc957f2890_0_12;
LS_000001fc957f2890_1_4 .concat [ 4 4 4 4], LS_000001fc957f2890_0_16, LS_000001fc957f2890_0_20, LS_000001fc957f2890_0_24, LS_000001fc957f2890_0_28;
L_000001fc957f2890 .concat [ 16 16 0 0], LS_000001fc957f2890_1_0, LS_000001fc957f2890_1_4;
L_000001fc957f2bb0 .part L_000001fc957f1530, 1, 1;
LS_000001fc957f2c50_0_0 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_0_4 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_0_8 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_0_12 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_0_16 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_0_20 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_0_24 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_0_28 .concat [ 1 1 1 1], L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0, L_000001fc957f2bb0;
LS_000001fc957f2c50_1_0 .concat [ 4 4 4 4], LS_000001fc957f2c50_0_0, LS_000001fc957f2c50_0_4, LS_000001fc957f2c50_0_8, LS_000001fc957f2c50_0_12;
LS_000001fc957f2c50_1_4 .concat [ 4 4 4 4], LS_000001fc957f2c50_0_16, LS_000001fc957f2c50_0_20, LS_000001fc957f2c50_0_24, LS_000001fc957f2c50_0_28;
L_000001fc957f2c50 .concat [ 16 16 0 0], LS_000001fc957f2c50_1_0, LS_000001fc957f2c50_1_4;
L_000001fc957f2ed0 .part L_000001fc957f1530, 0, 1;
LS_000001fc957f2f70_0_0 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_0_4 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_0_8 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_0_12 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_0_16 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_0_20 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_0_24 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_0_28 .concat [ 1 1 1 1], L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0, L_000001fc957f2ed0;
LS_000001fc957f2f70_1_0 .concat [ 4 4 4 4], LS_000001fc957f2f70_0_0, LS_000001fc957f2f70_0_4, LS_000001fc957f2f70_0_8, LS_000001fc957f2f70_0_12;
LS_000001fc957f2f70_1_4 .concat [ 4 4 4 4], LS_000001fc957f2f70_0_16, LS_000001fc957f2f70_0_20, LS_000001fc957f2f70_0_24, LS_000001fc957f2f70_0_28;
L_000001fc957f2f70 .concat [ 16 16 0 0], LS_000001fc957f2f70_1_0, LS_000001fc957f2f70_1_4;
S_000001fc957bb5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fc957bafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc9580bb50 .functor AND 32, L_000001fc957f4730, L_000001fc957f4870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957bd140_0 .net "in1", 31 0, L_000001fc957f4730;  1 drivers
v000001fc957bf620_0 .net "in2", 31 0, L_000001fc957f4870;  1 drivers
v000001fc957bec20_0 .net "out", 31 0, L_000001fc9580bb50;  alias, 1 drivers
S_000001fc957bae10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fc957bafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc9580bbc0 .functor AND 32, L_000001fc957f49b0, L_000001fc957f4b90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957bf800_0 .net "in1", 31 0, L_000001fc957f49b0;  1 drivers
v000001fc957bf260_0 .net "in2", 31 0, L_000001fc957f4b90;  1 drivers
v000001fc957beae0_0 .net "out", 31 0, L_000001fc9580bbc0;  alias, 1 drivers
S_000001fc957bba90 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fc957bafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc9580c3a0 .functor AND 32, L_000001fc957f2570, L_000001fc957f2890, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957bf580_0 .net "in1", 31 0, L_000001fc957f2570;  1 drivers
v000001fc957bee00_0 .net "in2", 31 0, L_000001fc957f2890;  1 drivers
v000001fc957bea40_0 .net "out", 31 0, L_000001fc9580c3a0;  alias, 1 drivers
S_000001fc957c10f0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fc957bafa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fc9580c410 .functor AND 32, L_000001fc957f2c50, L_000001fc957f2f70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fc957bef40_0 .net "in1", 31 0, L_000001fc957f2c50;  1 drivers
v000001fc957bf080_0 .net "in2", 31 0, L_000001fc957f2f70;  1 drivers
v000001fc957beea0_0 .net "out", 31 0, L_000001fc9580c410;  alias, 1 drivers
S_000001fc957c15a0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001fc957c5c70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957c5ca8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957c5ce0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957c5d18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957c5d50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957c5d88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957c5dc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957c5df8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957c5e30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957c5e68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957c5ea0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957c5ed8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957c5f10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957c5f48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957c5f80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957c5fb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957c5ff0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957c6028 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957c6060 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957c6098 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957c60d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957c6108 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957c6140 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957c6178 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957c61b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fc957c1f40_0 .var "EX1_PC", 31 0;
v000001fc957c3340_0 .var "EX1_PFC", 31 0;
v000001fc957c21c0_0 .var "EX1_forward_to_B", 31 0;
v000001fc957c2da0_0 .var "EX1_is_beq", 0 0;
v000001fc957c35c0_0 .var "EX1_is_bne", 0 0;
v000001fc957c3ca0_0 .var "EX1_is_jal", 0 0;
v000001fc957c4420_0 .var "EX1_is_jr", 0 0;
v000001fc957c2300_0 .var "EX1_is_oper2_immed", 0 0;
v000001fc957c3480_0 .var "EX1_memread", 0 0;
v000001fc957c23a0_0 .var "EX1_memwrite", 0 0;
v000001fc957c3e80_0 .var "EX1_opcode", 11 0;
v000001fc957c2e40_0 .var "EX1_predicted", 0 0;
v000001fc957c33e0_0 .var "EX1_rd_ind", 4 0;
v000001fc957c24e0_0 .var "EX1_rd_indzero", 0 0;
v000001fc957c3b60_0 .var "EX1_regwrite", 0 0;
v000001fc957c3f20_0 .var "EX1_rs1", 31 0;
v000001fc957c38e0_0 .var "EX1_rs1_ind", 4 0;
v000001fc957c28a0_0 .var "EX1_rs2", 31 0;
v000001fc957c3520_0 .var "EX1_rs2_ind", 4 0;
v000001fc957c2ee0_0 .net "FLUSH", 0 0, v000001fc957c85d0_0;  alias, 1 drivers
v000001fc957c2580_0 .net "ID_PC", 31 0, v000001fc957cdfd0_0;  alias, 1 drivers
v000001fc957c2f80_0 .net "ID_PFC_to_EX", 31 0, L_000001fc957f06d0;  alias, 1 drivers
v000001fc957c2620_0 .net "ID_forward_to_B", 31 0, L_000001fc957f1670;  alias, 1 drivers
v000001fc957c4240_0 .net "ID_is_beq", 0 0, L_000001fc957f13f0;  alias, 1 drivers
v000001fc957c4100_0 .net "ID_is_bne", 0 0, L_000001fc957f0db0;  alias, 1 drivers
v000001fc957c3ac0_0 .net "ID_is_jal", 0 0, L_000001fc957f4190;  alias, 1 drivers
v000001fc957c3700_0 .net "ID_is_jr", 0 0, L_000001fc957f0e50;  alias, 1 drivers
v000001fc957c3660_0 .net "ID_is_oper2_immed", 0 0, L_000001fc957f6460;  alias, 1 drivers
v000001fc957c37a0_0 .net "ID_memread", 0 0, L_000001fc957f2610;  alias, 1 drivers
v000001fc957c1fe0_0 .net "ID_memwrite", 0 0, L_000001fc957f40f0;  alias, 1 drivers
v000001fc957c1cc0_0 .net "ID_opcode", 11 0, v000001fc957ded00_0;  alias, 1 drivers
v000001fc957c3980_0 .net "ID_predicted", 0 0, v000001fc957c87b0_0;  alias, 1 drivers
v000001fc957c26c0_0 .net "ID_rd_ind", 4 0, v000001fc957dfca0_0;  alias, 1 drivers
v000001fc957c3fc0_0 .net "ID_rd_indzero", 0 0, L_000001fc957f2a70;  1 drivers
v000001fc957c4060_0 .net "ID_regwrite", 0 0, L_000001fc957f26b0;  alias, 1 drivers
v000001fc957c2760_0 .net "ID_rs1", 31 0, v000001fc957cd030_0;  alias, 1 drivers
v000001fc957c3160_0 .net "ID_rs1_ind", 4 0, v000001fc957ddd60_0;  alias, 1 drivers
v000001fc957c2800_0 .net "ID_rs2", 31 0, v000001fc957cd670_0;  alias, 1 drivers
v000001fc957c2940_0 .net "ID_rs2_ind", 4 0, v000001fc957def80_0;  alias, 1 drivers
v000001fc957c2b20_0 .net "clk", 0 0, L_000001fc957f5c10;  1 drivers
v000001fc957c42e0_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
E_000001fc95738cf0 .event posedge, v000001fc957b4e40_0, v000001fc957c2b20_0;
S_000001fc957bffc0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001fc957c61f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957c6228 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957c6260 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957c6298 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957c62d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957c6308 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957c6340 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957c6378 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957c63b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957c63e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957c6420 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957c6458 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957c6490 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957c64c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957c6500 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957c6538 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957c6570 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957c65a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957c65e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957c6618 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957c6650 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957c6688 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957c66c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957c66f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957c6730 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fc957c29e0_0 .net "EX1_ALU_OPER1", 31 0, L_000001fc957f7030;  alias, 1 drivers
v000001fc957c4380_0 .net "EX1_ALU_OPER2", 31 0, L_000001fc9580d210;  alias, 1 drivers
v000001fc957c1d60_0 .net "EX1_PC", 31 0, v000001fc957c1f40_0;  alias, 1 drivers
v000001fc957c2a80_0 .net "EX1_PFC_to_IF", 31 0, L_000001fc957f3010;  alias, 1 drivers
v000001fc957c1e00_0 .net "EX1_forward_to_B", 31 0, v000001fc957c21c0_0;  alias, 1 drivers
v000001fc957c5960_0 .net "EX1_is_beq", 0 0, v000001fc957c2da0_0;  alias, 1 drivers
v000001fc957c4a60_0 .net "EX1_is_bne", 0 0, v000001fc957c35c0_0;  alias, 1 drivers
v000001fc957c5640_0 .net "EX1_is_jal", 0 0, v000001fc957c3ca0_0;  alias, 1 drivers
v000001fc957c4f60_0 .net "EX1_is_jr", 0 0, v000001fc957c4420_0;  alias, 1 drivers
v000001fc957c5140_0 .net "EX1_is_oper2_immed", 0 0, v000001fc957c2300_0;  alias, 1 drivers
v000001fc957c53c0_0 .net "EX1_memread", 0 0, v000001fc957c3480_0;  alias, 1 drivers
v000001fc957c4600_0 .net "EX1_memwrite", 0 0, v000001fc957c23a0_0;  alias, 1 drivers
v000001fc957c5b40_0 .net "EX1_opcode", 11 0, v000001fc957c3e80_0;  alias, 1 drivers
v000001fc957c5320_0 .net "EX1_predicted", 0 0, v000001fc957c2e40_0;  alias, 1 drivers
v000001fc957c47e0_0 .net "EX1_rd_ind", 4 0, v000001fc957c33e0_0;  alias, 1 drivers
v000001fc957c5780_0 .net "EX1_rd_indzero", 0 0, v000001fc957c24e0_0;  alias, 1 drivers
v000001fc957c51e0_0 .net "EX1_regwrite", 0 0, v000001fc957c3b60_0;  alias, 1 drivers
v000001fc957c5820_0 .net "EX1_rs1", 31 0, v000001fc957c3f20_0;  alias, 1 drivers
v000001fc957c5000_0 .net "EX1_rs1_ind", 4 0, v000001fc957c38e0_0;  alias, 1 drivers
v000001fc957c46a0_0 .net "EX1_rs2_ind", 4 0, v000001fc957c3520_0;  alias, 1 drivers
v000001fc957c4880_0 .net "EX1_rs2_out", 31 0, L_000001fc9580ba70;  alias, 1 drivers
v000001fc957c4ce0_0 .var "EX2_ALU_OPER1", 31 0;
v000001fc957c56e0_0 .var "EX2_ALU_OPER2", 31 0;
v000001fc957c4d80_0 .var "EX2_PC", 31 0;
v000001fc957c5a00_0 .var "EX2_PFC_to_IF", 31 0;
v000001fc957c58c0_0 .var "EX2_forward_to_B", 31 0;
v000001fc957c5500_0 .var "EX2_is_beq", 0 0;
v000001fc957c4740_0 .var "EX2_is_bne", 0 0;
v000001fc957c44c0_0 .var "EX2_is_jal", 0 0;
v000001fc957c4c40_0 .var "EX2_is_jr", 0 0;
v000001fc957c5aa0_0 .var "EX2_is_oper2_immed", 0 0;
v000001fc957c4560_0 .var "EX2_memread", 0 0;
v000001fc957c4920_0 .var "EX2_memwrite", 0 0;
v000001fc957c5280_0 .var "EX2_opcode", 11 0;
v000001fc957c4ba0_0 .var "EX2_predicted", 0 0;
v000001fc957c5460_0 .var "EX2_rd_ind", 4 0;
v000001fc957c49c0_0 .var "EX2_rd_indzero", 0 0;
v000001fc957c50a0_0 .var "EX2_regwrite", 0 0;
v000001fc957c4b00_0 .var "EX2_rs1", 31 0;
v000001fc957c4e20_0 .var "EX2_rs1_ind", 4 0;
v000001fc957c4ec0_0 .var "EX2_rs2_ind", 4 0;
v000001fc957c55a0_0 .var "EX2_rs2_out", 31 0;
v000001fc957c8e90_0 .net "FLUSH", 0 0, v000001fc957c8b70_0;  alias, 1 drivers
v000001fc957c8670_0 .net "clk", 0 0, L_000001fc9580ba00;  1 drivers
v000001fc957c7f90_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
E_000001fc95739370 .event posedge, v000001fc957b4e40_0, v000001fc957c8670_0;
S_000001fc957c1730 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001fc957ce780 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957ce7b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957ce7f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957ce828 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957ce860 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957ce898 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957ce8d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957ce908 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957ce940 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957ce978 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957ce9b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957ce9e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957cea20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957cea58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957cea90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957ceac8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957ceb00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957ceb38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957ceb70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957ceba8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957cebe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957cec18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957cec50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957cec88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957cecc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fc957f6850 .functor OR 1, L_000001fc957f13f0, L_000001fc957f0db0, C4<0>, C4<0>;
L_000001fc957f55f0 .functor AND 1, L_000001fc957f6850, L_000001fc957f6f50, C4<1>, C4<1>;
L_000001fc957f5660 .functor OR 1, L_000001fc957f13f0, L_000001fc957f0db0, C4<0>, C4<0>;
L_000001fc957f62a0 .functor AND 1, L_000001fc957f5660, L_000001fc957f6f50, C4<1>, C4<1>;
L_000001fc957f5740 .functor OR 1, L_000001fc957f13f0, L_000001fc957f0db0, C4<0>, C4<0>;
L_000001fc957f6540 .functor AND 1, L_000001fc957f5740, v000001fc957c87b0_0, C4<1>, C4<1>;
v000001fc957cd710_0 .net "EX1_memread", 0 0, v000001fc957c3480_0;  alias, 1 drivers
v000001fc957cca90_0 .net "EX1_opcode", 11 0, v000001fc957c3e80_0;  alias, 1 drivers
v000001fc957ccb30_0 .net "EX1_rd_ind", 4 0, v000001fc957c33e0_0;  alias, 1 drivers
v000001fc957cb9b0_0 .net "EX1_rd_indzero", 0 0, v000001fc957c24e0_0;  alias, 1 drivers
v000001fc957cc8b0_0 .net "EX2_memread", 0 0, v000001fc957c4560_0;  alias, 1 drivers
v000001fc957cbcd0_0 .net "EX2_opcode", 11 0, v000001fc957c5280_0;  alias, 1 drivers
v000001fc957cd170_0 .net "EX2_rd_ind", 4 0, v000001fc957c5460_0;  alias, 1 drivers
v000001fc957cbd70_0 .net "EX2_rd_indzero", 0 0, v000001fc957c49c0_0;  alias, 1 drivers
v000001fc957cd7b0_0 .net "ID_EX1_flush", 0 0, v000001fc957c85d0_0;  alias, 1 drivers
v000001fc957ccdb0_0 .net "ID_EX2_flush", 0 0, v000001fc957c8b70_0;  alias, 1 drivers
v000001fc957cc1d0_0 .net "ID_is_beq", 0 0, L_000001fc957f13f0;  alias, 1 drivers
v000001fc957cb910_0 .net "ID_is_bne", 0 0, L_000001fc957f0db0;  alias, 1 drivers
v000001fc957cbf50_0 .net "ID_is_j", 0 0, L_000001fc957f29d0;  alias, 1 drivers
v000001fc957cbaf0_0 .net "ID_is_jal", 0 0, L_000001fc957f4190;  alias, 1 drivers
v000001fc957cd990_0 .net "ID_is_jr", 0 0, L_000001fc957f0e50;  alias, 1 drivers
v000001fc957cd0d0_0 .net "ID_opcode", 11 0, v000001fc957ded00_0;  alias, 1 drivers
v000001fc957cc630_0 .net "ID_rs1_ind", 4 0, v000001fc957ddd60_0;  alias, 1 drivers
v000001fc957cd850_0 .net "ID_rs2_ind", 4 0, v000001fc957def80_0;  alias, 1 drivers
v000001fc957cce50_0 .net "IF_ID_flush", 0 0, v000001fc957ca010_0;  alias, 1 drivers
v000001fc957ccf90_0 .net "IF_ID_write", 0 0, v000001fc957c9390_0;  alias, 1 drivers
v000001fc957cdcb0_0 .net "PC_src", 2 0, L_000001fc957f10d0;  alias, 1 drivers
v000001fc957cda30_0 .net "PFC_to_EX", 31 0, L_000001fc957f06d0;  alias, 1 drivers
v000001fc957cd490_0 .net "PFC_to_IF", 31 0, L_000001fc957f2070;  alias, 1 drivers
v000001fc957ccd10_0 .net "WB_rd_ind", 4 0, v000001fc957e22c0_0;  alias, 1 drivers
v000001fc957cc450_0 .net "Wrong_prediction", 0 0, L_000001fc9580d2f0;  alias, 1 drivers
v000001fc957cdad0_0 .net *"_ivl_11", 0 0, L_000001fc957f62a0;  1 drivers
v000001fc957cdb70_0 .net *"_ivl_13", 9 0, L_000001fc957f18f0;  1 drivers
v000001fc957cbff0_0 .net *"_ivl_15", 9 0, L_000001fc957f1170;  1 drivers
v000001fc957cc090_0 .net *"_ivl_16", 9 0, L_000001fc957f1e90;  1 drivers
v000001fc957cc4f0_0 .net *"_ivl_19", 9 0, L_000001fc957f03b0;  1 drivers
v000001fc957cc950_0 .net *"_ivl_20", 9 0, L_000001fc957f0590;  1 drivers
v000001fc957cd2b0_0 .net *"_ivl_25", 0 0, L_000001fc957f5740;  1 drivers
v000001fc957cd350_0 .net *"_ivl_27", 0 0, L_000001fc957f6540;  1 drivers
v000001fc957cdd50_0 .net *"_ivl_29", 9 0, L_000001fc957f0bd0;  1 drivers
v000001fc957cc9f0_0 .net *"_ivl_3", 0 0, L_000001fc957f6850;  1 drivers
L_000001fc958101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001fc957cc270_0 .net/2u *"_ivl_30", 9 0, L_000001fc958101f0;  1 drivers
v000001fc957cd5d0_0 .net *"_ivl_32", 9 0, L_000001fc957efd70;  1 drivers
v000001fc957cddf0_0 .net *"_ivl_35", 9 0, L_000001fc957f1f30;  1 drivers
v000001fc957cde90_0 .net *"_ivl_37", 9 0, L_000001fc957f1850;  1 drivers
v000001fc957ccbd0_0 .net *"_ivl_38", 9 0, L_000001fc957f0630;  1 drivers
v000001fc957ccc70_0 .net *"_ivl_40", 9 0, L_000001fc957f1fd0;  1 drivers
L_000001fc95810238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957cdf30_0 .net/2s *"_ivl_45", 21 0, L_000001fc95810238;  1 drivers
L_000001fc95810280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957cc6d0_0 .net/2s *"_ivl_50", 21 0, L_000001fc95810280;  1 drivers
v000001fc957cd3f0_0 .net *"_ivl_9", 0 0, L_000001fc957f5660;  1 drivers
v000001fc957cd530_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957cc130_0 .net "forward_to_B", 31 0, L_000001fc957f1670;  alias, 1 drivers
v000001fc957cb7d0_0 .net "imm", 31 0, v000001fc957c97f0_0;  1 drivers
v000001fc957cb870_0 .net "inst", 31 0, v000001fc957ce6b0_0;  alias, 1 drivers
v000001fc957cba50_0 .net "is_branch_and_taken", 0 0, L_000001fc957f55f0;  alias, 1 drivers
v000001fc957cc310_0 .net "is_oper2_immed", 0 0, L_000001fc957f6460;  alias, 1 drivers
v000001fc957cc770_0 .net "mem_read", 0 0, L_000001fc957f2610;  alias, 1 drivers
v000001fc957cc3b0_0 .net "mem_write", 0 0, L_000001fc957f40f0;  alias, 1 drivers
v000001fc957ce4d0_0 .net "pc", 31 0, v000001fc957cdfd0_0;  alias, 1 drivers
v000001fc957ce070_0 .net "pc_write", 0 0, v000001fc957c91b0_0;  alias, 1 drivers
v000001fc957ce2f0_0 .net "predicted", 0 0, L_000001fc957f6f50;  1 drivers
v000001fc957ce430_0 .net "predicted_to_EX", 0 0, v000001fc957c87b0_0;  alias, 1 drivers
v000001fc957ce110_0 .net "reg_write", 0 0, L_000001fc957f26b0;  alias, 1 drivers
v000001fc957ce390_0 .net "reg_write_from_wb", 0 0, v000001fc957e24a0_0;  alias, 1 drivers
v000001fc957ce1b0_0 .net "rs1", 31 0, v000001fc957cd030_0;  alias, 1 drivers
v000001fc957ce250_0 .net "rs2", 31 0, v000001fc957cd670_0;  alias, 1 drivers
v000001fc957ce570_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
v000001fc957ce610_0 .net "wr_reg_data", 31 0, L_000001fc9580d440;  alias, 1 drivers
L_000001fc957f1670 .functor MUXZ 32, v000001fc957cd670_0, v000001fc957c97f0_0, L_000001fc957f6460, C4<>;
L_000001fc957f18f0 .part v000001fc957cdfd0_0, 0, 10;
L_000001fc957f1170 .part v000001fc957ce6b0_0, 0, 10;
L_000001fc957f1e90 .arith/sum 10, L_000001fc957f18f0, L_000001fc957f1170;
L_000001fc957f03b0 .part v000001fc957ce6b0_0, 0, 10;
L_000001fc957f0590 .functor MUXZ 10, L_000001fc957f03b0, L_000001fc957f1e90, L_000001fc957f62a0, C4<>;
L_000001fc957f0bd0 .part v000001fc957cdfd0_0, 0, 10;
L_000001fc957efd70 .arith/sum 10, L_000001fc957f0bd0, L_000001fc958101f0;
L_000001fc957f1f30 .part v000001fc957cdfd0_0, 0, 10;
L_000001fc957f1850 .part v000001fc957ce6b0_0, 0, 10;
L_000001fc957f0630 .arith/sum 10, L_000001fc957f1f30, L_000001fc957f1850;
L_000001fc957f1fd0 .functor MUXZ 10, L_000001fc957f0630, L_000001fc957efd70, L_000001fc957f6540, C4<>;
L_000001fc957f2070 .concat8 [ 10 22 0 0], L_000001fc957f0590, L_000001fc95810238;
L_000001fc957f06d0 .concat8 [ 10 22 0 0], L_000001fc957f1fd0, L_000001fc95810280;
S_000001fc957c0f60 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001fc957c1730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001fc957ced00 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957ced38 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957ced70 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957ceda8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957cede0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957cee18 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957cee50 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957cee88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957ceec0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957ceef8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957cef30 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957cef68 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957cefa0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957cefd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957cf010 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957cf048 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957cf080 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957cf0b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957cf0f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957cf128 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957cf160 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957cf198 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957cf1d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957cf208 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957cf240 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fc957f6620 .functor OR 1, L_000001fc957f6f50, L_000001fc957f21b0, C4<0>, C4<0>;
L_000001fc957f6930 .functor OR 1, L_000001fc957f6620, L_000001fc957eff50, C4<0>, C4<0>;
v000001fc957c8850_0 .net "EX1_opcode", 11 0, v000001fc957c3e80_0;  alias, 1 drivers
v000001fc957c88f0_0 .net "EX2_opcode", 11 0, v000001fc957c5280_0;  alias, 1 drivers
v000001fc957c7630_0 .net "ID_opcode", 11 0, v000001fc957ded00_0;  alias, 1 drivers
v000001fc957c74f0_0 .net "PC_src", 2 0, L_000001fc957f10d0;  alias, 1 drivers
v000001fc957c67d0_0 .net "Wrong_prediction", 0 0, L_000001fc9580d2f0;  alias, 1 drivers
L_000001fc958103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001fc957c7c70_0 .net/2u *"_ivl_0", 2 0, L_000001fc958103e8;  1 drivers
v000001fc957c6870_0 .net *"_ivl_10", 0 0, L_000001fc957efff0;  1 drivers
L_000001fc95810508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001fc957c7450_0 .net/2u *"_ivl_12", 2 0, L_000001fc95810508;  1 drivers
L_000001fc95810550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c7e50_0 .net/2u *"_ivl_14", 11 0, L_000001fc95810550;  1 drivers
v000001fc957c6ff0_0 .net *"_ivl_16", 0 0, L_000001fc957f21b0;  1 drivers
v000001fc957c6910_0 .net *"_ivl_19", 0 0, L_000001fc957f6620;  1 drivers
L_000001fc95810430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c6b90_0 .net/2u *"_ivl_2", 11 0, L_000001fc95810430;  1 drivers
L_000001fc95810598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c6c30_0 .net/2u *"_ivl_20", 11 0, L_000001fc95810598;  1 drivers
v000001fc957c73b0_0 .net *"_ivl_22", 0 0, L_000001fc957eff50;  1 drivers
v000001fc957c8030_0 .net *"_ivl_25", 0 0, L_000001fc957f6930;  1 drivers
L_000001fc958105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001fc957c8350_0 .net/2u *"_ivl_26", 2 0, L_000001fc958105e0;  1 drivers
L_000001fc95810628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001fc957c7810_0 .net/2u *"_ivl_28", 2 0, L_000001fc95810628;  1 drivers
v000001fc957c8170_0 .net *"_ivl_30", 2 0, L_000001fc957f0090;  1 drivers
v000001fc957c6cd0_0 .net *"_ivl_32", 2 0, L_000001fc957f0770;  1 drivers
v000001fc957c8990_0 .net *"_ivl_34", 2 0, L_000001fc957f1710;  1 drivers
v000001fc957c7090_0 .net *"_ivl_4", 0 0, L_000001fc957f2110;  1 drivers
L_000001fc95810478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001fc957c78b0_0 .net/2u *"_ivl_6", 2 0, L_000001fc95810478;  1 drivers
L_000001fc958104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fc957c79f0_0 .net/2u *"_ivl_8", 11 0, L_000001fc958104c0;  1 drivers
v000001fc957c80d0_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957c7130_0 .net "predicted", 0 0, L_000001fc957f6f50;  alias, 1 drivers
v000001fc957c7590_0 .net "predicted_to_EX", 0 0, v000001fc957c87b0_0;  alias, 1 drivers
v000001fc957c76d0_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
v000001fc957c8a30_0 .net "state", 1 0, v000001fc957c7a90_0;  1 drivers
L_000001fc957f2110 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810430;
L_000001fc957efff0 .cmp/eq 12, v000001fc957c3e80_0, L_000001fc958104c0;
L_000001fc957f21b0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810550;
L_000001fc957eff50 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810598;
L_000001fc957f0090 .functor MUXZ 3, L_000001fc95810628, L_000001fc958105e0, L_000001fc957f6930, C4<>;
L_000001fc957f0770 .functor MUXZ 3, L_000001fc957f0090, L_000001fc95810508, L_000001fc957efff0, C4<>;
L_000001fc957f1710 .functor MUXZ 3, L_000001fc957f0770, L_000001fc95810478, L_000001fc957f2110, C4<>;
L_000001fc957f10d0 .functor MUXZ 3, L_000001fc957f1710, L_000001fc958103e8, L_000001fc9580d2f0, C4<>;
S_000001fc957c0dd0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001fc957c0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001fc957cf280 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957cf2b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957cf2f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957cf328 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957cf360 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957cf398 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957cf3d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957cf408 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957cf440 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957cf478 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957cf4b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957cf4e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957cf520 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957cf558 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957cf590 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957cf5c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957cf600 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957cf638 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957cf670 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957cf6a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957cf6e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957cf718 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957cf750 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957cf788 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957cf7c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fc957f68c0 .functor OR 1, L_000001fc957f0f90, L_000001fc957efe10, C4<0>, C4<0>;
L_000001fc957f5900 .functor OR 1, L_000001fc957f0ef0, L_000001fc957efeb0, C4<0>, C4<0>;
L_000001fc957f6cb0 .functor AND 1, L_000001fc957f68c0, L_000001fc957f5900, C4<1>, C4<1>;
L_000001fc957f5890 .functor NOT 1, L_000001fc957f6cb0, C4<0>, C4<0>, C4<0>;
L_000001fc957f5ac0 .functor OR 1, v000001fc957eeab0_0, L_000001fc957f5890, C4<0>, C4<0>;
L_000001fc957f6f50 .functor NOT 1, L_000001fc957f5ac0, C4<0>, C4<0>, C4<0>;
v000001fc957c6a50_0 .net "EX_opcode", 11 0, v000001fc957c5280_0;  alias, 1 drivers
v000001fc957c71d0_0 .net "ID_opcode", 11 0, v000001fc957ded00_0;  alias, 1 drivers
v000001fc957c83f0_0 .net "Wrong_prediction", 0 0, L_000001fc9580d2f0;  alias, 1 drivers
L_000001fc958102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c6e10_0 .net/2u *"_ivl_0", 11 0, L_000001fc958102c8;  1 drivers
L_000001fc95810358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fc957c8210_0 .net/2u *"_ivl_10", 1 0, L_000001fc95810358;  1 drivers
v000001fc957c7950_0 .net *"_ivl_12", 0 0, L_000001fc957f0ef0;  1 drivers
L_000001fc958103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001fc957c6eb0_0 .net/2u *"_ivl_14", 1 0, L_000001fc958103a0;  1 drivers
v000001fc957c7770_0 .net *"_ivl_16", 0 0, L_000001fc957efeb0;  1 drivers
v000001fc957c7bd0_0 .net *"_ivl_19", 0 0, L_000001fc957f5900;  1 drivers
v000001fc957c8c10_0 .net *"_ivl_2", 0 0, L_000001fc957f0f90;  1 drivers
v000001fc957c7270_0 .net *"_ivl_21", 0 0, L_000001fc957f6cb0;  1 drivers
v000001fc957c8710_0 .net *"_ivl_22", 0 0, L_000001fc957f5890;  1 drivers
v000001fc957c6f50_0 .net *"_ivl_25", 0 0, L_000001fc957f5ac0;  1 drivers
L_000001fc95810310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c7b30_0 .net/2u *"_ivl_4", 11 0, L_000001fc95810310;  1 drivers
v000001fc957c6af0_0 .net *"_ivl_6", 0 0, L_000001fc957efe10;  1 drivers
v000001fc957c8f30_0 .net *"_ivl_9", 0 0, L_000001fc957f68c0;  1 drivers
v000001fc957c7310_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957c6d70_0 .net "predicted", 0 0, L_000001fc957f6f50;  alias, 1 drivers
v000001fc957c87b0_0 .var "predicted_to_EX", 0 0;
v000001fc957c7ef0_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
v000001fc957c7a90_0 .var "state", 1 0;
E_000001fc95739430 .event posedge, v000001fc957c7310_0, v000001fc957b4e40_0;
L_000001fc957f0f90 .cmp/eq 12, v000001fc957ded00_0, L_000001fc958102c8;
L_000001fc957efe10 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810310;
L_000001fc957f0ef0 .cmp/eq 2, v000001fc957c7a90_0, L_000001fc95810358;
L_000001fc957efeb0 .cmp/eq 2, v000001fc957c7a90_0, L_000001fc958103a0;
S_000001fc957c1410 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001fc957c1730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001fc957d9820 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957d9858 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957d9890 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957d98c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957d9900 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957d9938 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957d9970 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957d99a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957d99e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957d9a18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957d9a50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957d9a88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957d9ac0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957d9af8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957d9b30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957d9b68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957d9ba0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957d9bd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957d9c10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957d9c48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957d9c80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957d9cb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957d9cf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957d9d28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957d9d60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fc957c7d10_0 .net "EX1_memread", 0 0, v000001fc957c3480_0;  alias, 1 drivers
v000001fc957c7db0_0 .net "EX1_rd_ind", 4 0, v000001fc957c33e0_0;  alias, 1 drivers
v000001fc957c8ad0_0 .net "EX1_rd_indzero", 0 0, v000001fc957c24e0_0;  alias, 1 drivers
v000001fc957c82b0_0 .net "EX2_memread", 0 0, v000001fc957c4560_0;  alias, 1 drivers
v000001fc957c8490_0 .net "EX2_rd_ind", 4 0, v000001fc957c5460_0;  alias, 1 drivers
v000001fc957c8530_0 .net "EX2_rd_indzero", 0 0, v000001fc957c49c0_0;  alias, 1 drivers
v000001fc957c85d0_0 .var "ID_EX1_flush", 0 0;
v000001fc957c8b70_0 .var "ID_EX2_flush", 0 0;
v000001fc957c8cb0_0 .net "ID_opcode", 11 0, v000001fc957ded00_0;  alias, 1 drivers
v000001fc957c8d50_0 .net "ID_rs1_ind", 4 0, v000001fc957ddd60_0;  alias, 1 drivers
v000001fc957c8df0_0 .net "ID_rs2_ind", 4 0, v000001fc957def80_0;  alias, 1 drivers
v000001fc957c9390_0 .var "IF_ID_Write", 0 0;
v000001fc957ca010_0 .var "IF_ID_flush", 0 0;
v000001fc957c91b0_0 .var "PC_Write", 0 0;
v000001fc957ca0b0_0 .net "Wrong_prediction", 0 0, L_000001fc9580d2f0;  alias, 1 drivers
E_000001fc95739fb0/0 .event anyedge, v000001fc957b7af0_0, v000001fc957c3480_0, v000001fc957c24e0_0, v000001fc957c3160_0;
E_000001fc95739fb0/1 .event anyedge, v000001fc957c33e0_0, v000001fc957c2940_0, v000001fc956d6c30_0, v000001fc957c49c0_0;
E_000001fc95739fb0/2 .event anyedge, v000001fc957b5480_0, v000001fc957c1cc0_0;
E_000001fc95739fb0 .event/or E_000001fc95739fb0/0, E_000001fc95739fb0/1, E_000001fc95739fb0/2;
S_000001fc957c0150 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001fc957c1730;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001fc957d9da0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957d9dd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957d9e10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957d9e48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957d9e80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957d9eb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957d9ef0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957d9f28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957d9f60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957d9f98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957d9fd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957da008 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957da040 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957da078 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957da0b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957da0e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957da120 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957da158 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957da190 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957da1c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957da200 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957da238 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957da270 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957da2a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957da2e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fc957f6ee0 .functor OR 1, L_000001fc957f0810, L_000001fc957f08b0, C4<0>, C4<0>;
L_000001fc957f6690 .functor OR 1, L_000001fc957f6ee0, L_000001fc957f17b0, C4<0>, C4<0>;
L_000001fc957f5b30 .functor OR 1, L_000001fc957f6690, L_000001fc957f0b30, C4<0>, C4<0>;
L_000001fc957f6700 .functor OR 1, L_000001fc957f5b30, L_000001fc957f0950, C4<0>, C4<0>;
L_000001fc957f5970 .functor OR 1, L_000001fc957f6700, L_000001fc957f1350, C4<0>, C4<0>;
L_000001fc957f5ba0 .functor OR 1, L_000001fc957f5970, L_000001fc957f09f0, C4<0>, C4<0>;
L_000001fc957f59e0 .functor OR 1, L_000001fc957f5ba0, L_000001fc957f0c70, C4<0>, C4<0>;
L_000001fc957f6460 .functor OR 1, L_000001fc957f59e0, L_000001fc957f1030, C4<0>, C4<0>;
L_000001fc957f6d20 .functor OR 1, L_000001fc957f3ab0, L_000001fc957f4a50, C4<0>, C4<0>;
L_000001fc957f6000 .functor OR 1, L_000001fc957f6d20, L_000001fc957f3970, C4<0>, C4<0>;
L_000001fc957f6770 .functor OR 1, L_000001fc957f6000, L_000001fc957f3dd0, C4<0>, C4<0>;
L_000001fc957f67e0 .functor OR 1, L_000001fc957f6770, L_000001fc957f42d0, C4<0>, C4<0>;
v000001fc957c9bb0_0 .net "ID_opcode", 11 0, v000001fc957ded00_0;  alias, 1 drivers
L_000001fc95810670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9110_0 .net/2u *"_ivl_0", 11 0, L_000001fc95810670;  1 drivers
L_000001fc95810700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001fc957ca790_0 .net/2u *"_ivl_10", 11 0, L_000001fc95810700;  1 drivers
L_000001fc95810bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9250_0 .net/2u *"_ivl_102", 11 0, L_000001fc95810bc8;  1 drivers
L_000001fc95810c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c92f0_0 .net/2u *"_ivl_106", 11 0, L_000001fc95810c10;  1 drivers
v000001fc957cb370_0 .net *"_ivl_12", 0 0, L_000001fc957f17b0;  1 drivers
v000001fc957ca510_0 .net *"_ivl_15", 0 0, L_000001fc957f6690;  1 drivers
L_000001fc95810748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001fc957ca470_0 .net/2u *"_ivl_16", 11 0, L_000001fc95810748;  1 drivers
v000001fc957c9430_0 .net *"_ivl_18", 0 0, L_000001fc957f0b30;  1 drivers
v000001fc957c9070_0 .net *"_ivl_2", 0 0, L_000001fc957f0810;  1 drivers
v000001fc957cab50_0 .net *"_ivl_21", 0 0, L_000001fc957f5b30;  1 drivers
L_000001fc95810790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c94d0_0 .net/2u *"_ivl_22", 11 0, L_000001fc95810790;  1 drivers
v000001fc957ca830_0 .net *"_ivl_24", 0 0, L_000001fc957f0950;  1 drivers
v000001fc957c9a70_0 .net *"_ivl_27", 0 0, L_000001fc957f6700;  1 drivers
L_000001fc958107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9e30_0 .net/2u *"_ivl_28", 11 0, L_000001fc958107d8;  1 drivers
v000001fc957ca8d0_0 .net *"_ivl_30", 0 0, L_000001fc957f1350;  1 drivers
v000001fc957ca970_0 .net *"_ivl_33", 0 0, L_000001fc957f5970;  1 drivers
L_000001fc95810820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957cb0f0_0 .net/2u *"_ivl_34", 11 0, L_000001fc95810820;  1 drivers
v000001fc957ca150_0 .net *"_ivl_36", 0 0, L_000001fc957f09f0;  1 drivers
v000001fc957ca6f0_0 .net *"_ivl_39", 0 0, L_000001fc957f5ba0;  1 drivers
L_000001fc958106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001fc957ca650_0 .net/2u *"_ivl_4", 11 0, L_000001fc958106b8;  1 drivers
L_000001fc95810868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001fc957cae70_0 .net/2u *"_ivl_40", 11 0, L_000001fc95810868;  1 drivers
v000001fc957ca330_0 .net *"_ivl_42", 0 0, L_000001fc957f0c70;  1 drivers
v000001fc957cabf0_0 .net *"_ivl_45", 0 0, L_000001fc957f59e0;  1 drivers
L_000001fc958108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9890_0 .net/2u *"_ivl_46", 11 0, L_000001fc958108b0;  1 drivers
v000001fc957ca1f0_0 .net *"_ivl_48", 0 0, L_000001fc957f1030;  1 drivers
L_000001fc958108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fc957caa10_0 .net/2u *"_ivl_52", 11 0, L_000001fc958108f8;  1 drivers
L_000001fc95810940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fc957ca290_0 .net/2u *"_ivl_56", 11 0, L_000001fc95810940;  1 drivers
v000001fc957caab0_0 .net *"_ivl_6", 0 0, L_000001fc957f08b0;  1 drivers
L_000001fc95810988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9f70_0 .net/2u *"_ivl_60", 11 0, L_000001fc95810988;  1 drivers
L_000001fc958109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9570_0 .net/2u *"_ivl_64", 11 0, L_000001fc958109d0;  1 drivers
L_000001fc95810a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fc957cb4b0_0 .net/2u *"_ivl_68", 11 0, L_000001fc95810a18;  1 drivers
L_000001fc95810a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9d90_0 .net/2u *"_ivl_72", 11 0, L_000001fc95810a60;  1 drivers
v000001fc957ca3d0_0 .net *"_ivl_74", 0 0, L_000001fc957f3ab0;  1 drivers
L_000001fc95810aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fc957ca5b0_0 .net/2u *"_ivl_76", 11 0, L_000001fc95810aa8;  1 drivers
v000001fc957cac90_0 .net *"_ivl_78", 0 0, L_000001fc957f4a50;  1 drivers
v000001fc957cad30_0 .net *"_ivl_81", 0 0, L_000001fc957f6d20;  1 drivers
L_000001fc95810af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c9610_0 .net/2u *"_ivl_82", 11 0, L_000001fc95810af0;  1 drivers
v000001fc957cadd0_0 .net *"_ivl_84", 0 0, L_000001fc957f3970;  1 drivers
v000001fc957cb410_0 .net *"_ivl_87", 0 0, L_000001fc957f6000;  1 drivers
L_000001fc95810b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fc957cb190_0 .net/2u *"_ivl_88", 11 0, L_000001fc95810b38;  1 drivers
v000001fc957caf10_0 .net *"_ivl_9", 0 0, L_000001fc957f6ee0;  1 drivers
v000001fc957cb230_0 .net *"_ivl_90", 0 0, L_000001fc957f3dd0;  1 drivers
v000001fc957cafb0_0 .net *"_ivl_93", 0 0, L_000001fc957f6770;  1 drivers
L_000001fc95810b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fc957c96b0_0 .net/2u *"_ivl_94", 11 0, L_000001fc95810b80;  1 drivers
v000001fc957cb2d0_0 .net *"_ivl_96", 0 0, L_000001fc957f42d0;  1 drivers
v000001fc957cb050_0 .net *"_ivl_99", 0 0, L_000001fc957f67e0;  1 drivers
v000001fc957c9ed0_0 .net "is_beq", 0 0, L_000001fc957f13f0;  alias, 1 drivers
v000001fc957cb550_0 .net "is_bne", 0 0, L_000001fc957f0db0;  alias, 1 drivers
v000001fc957c9cf0_0 .net "is_j", 0 0, L_000001fc957f29d0;  alias, 1 drivers
v000001fc957cb5f0_0 .net "is_jal", 0 0, L_000001fc957f4190;  alias, 1 drivers
v000001fc957cb690_0 .net "is_jr", 0 0, L_000001fc957f0e50;  alias, 1 drivers
v000001fc957cb730_0 .net "is_oper2_immed", 0 0, L_000001fc957f6460;  alias, 1 drivers
v000001fc957c8fd0_0 .net "memread", 0 0, L_000001fc957f2610;  alias, 1 drivers
v000001fc957c9930_0 .net "memwrite", 0 0, L_000001fc957f40f0;  alias, 1 drivers
v000001fc957c9750_0 .net "regwrite", 0 0, L_000001fc957f26b0;  alias, 1 drivers
L_000001fc957f0810 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810670;
L_000001fc957f08b0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc958106b8;
L_000001fc957f17b0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810700;
L_000001fc957f0b30 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810748;
L_000001fc957f0950 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810790;
L_000001fc957f1350 .cmp/eq 12, v000001fc957ded00_0, L_000001fc958107d8;
L_000001fc957f09f0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810820;
L_000001fc957f0c70 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810868;
L_000001fc957f1030 .cmp/eq 12, v000001fc957ded00_0, L_000001fc958108b0;
L_000001fc957f13f0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc958108f8;
L_000001fc957f0db0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810940;
L_000001fc957f0e50 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810988;
L_000001fc957f4190 .cmp/eq 12, v000001fc957ded00_0, L_000001fc958109d0;
L_000001fc957f29d0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810a18;
L_000001fc957f3ab0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810a60;
L_000001fc957f4a50 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810aa8;
L_000001fc957f3970 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810af0;
L_000001fc957f3dd0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810b38;
L_000001fc957f42d0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810b80;
L_000001fc957f26b0 .reduce/nor L_000001fc957f67e0;
L_000001fc957f2610 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810bc8;
L_000001fc957f40f0 .cmp/eq 12, v000001fc957ded00_0, L_000001fc95810c10;
S_000001fc957c1280 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001fc957c1730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001fc957da320 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957da358 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957da390 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957da3c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957da400 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957da438 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957da470 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957da4a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957da4e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957da518 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957da550 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957da588 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957da5c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957da5f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957da630 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957da668 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957da6a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957da6d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957da710 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957da748 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957da780 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957da7b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957da7f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957da828 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957da860 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fc957c97f0_0 .var "Immed", 31 0;
v000001fc957c99d0_0 .net "Inst", 31 0, v000001fc957ce6b0_0;  alias, 1 drivers
v000001fc957c9b10_0 .net "opcode", 11 0, v000001fc957ded00_0;  alias, 1 drivers
E_000001fc957399b0 .event anyedge, v000001fc957c1cc0_0, v000001fc957c99d0_0;
S_000001fc957c0790 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001fc957c1730;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001fc957cd030_0 .var "Read_data1", 31 0;
v000001fc957cd670_0 .var "Read_data2", 31 0;
v000001fc957ccef0_0 .net "Read_reg1", 4 0, v000001fc957ddd60_0;  alias, 1 drivers
v000001fc957cc810_0 .net "Read_reg2", 4 0, v000001fc957def80_0;  alias, 1 drivers
v000001fc957cd8f0_0 .net "Write_data", 31 0, L_000001fc9580d440;  alias, 1 drivers
v000001fc957cdc10_0 .net "Write_en", 0 0, v000001fc957e24a0_0;  alias, 1 drivers
v000001fc957cbe10_0 .net "Write_reg", 4 0, v000001fc957e22c0_0;  alias, 1 drivers
v000001fc957cd210_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957cbc30_0 .var/i "i", 31 0;
v000001fc957cbeb0 .array "reg_file", 0 31, 31 0;
v000001fc957cc590_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
E_000001fc95739bf0 .event posedge, v000001fc957c7310_0;
S_000001fc957c0470 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001fc957c0790;
 .timescale 0 0;
v000001fc957cbb90_0 .var/i "i", 31 0;
S_000001fc957c18c0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001fc957da8a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957da8d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957da910 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957da948 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957da980 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957da9b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957da9f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957daa28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957daa60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957daa98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957daad0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957dab08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957dab40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957dab78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957dabb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957dabe8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957dac20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957dac58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957dac90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957dacc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957dad00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957dad38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957dad70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957dada8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957dade0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fc957ce6b0_0 .var "ID_INST", 31 0;
v000001fc957cdfd0_0 .var "ID_PC", 31 0;
v000001fc957ded00_0 .var "ID_opcode", 11 0;
v000001fc957dfca0_0 .var "ID_rd_ind", 4 0;
v000001fc957ddd60_0 .var "ID_rs1_ind", 4 0;
v000001fc957def80_0 .var "ID_rs2_ind", 4 0;
v000001fc957dfc00_0 .net "IF_FLUSH", 0 0, v000001fc957ca010_0;  alias, 1 drivers
v000001fc957deb20_0 .net "IF_INST", 31 0, L_000001fc957f6e70;  alias, 1 drivers
v000001fc957dfd40_0 .net "IF_PC", 31 0, v000001fc957df7a0_0;  alias, 1 drivers
v000001fc957de300_0 .net "clk", 0 0, L_000001fc957f5820;  1 drivers
v000001fc957de620_0 .net "if_id_Write", 0 0, v000001fc957c9390_0;  alias, 1 drivers
v000001fc957ddc20_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
E_000001fc9573a130 .event posedge, v000001fc957b4e40_0, v000001fc957de300_0;
S_000001fc957c0600 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001fc957e0560_0 .net "EX1_PFC", 31 0, L_000001fc957f3010;  alias, 1 drivers
v000001fc957e18c0_0 .net "EX2_PFC", 31 0, v000001fc957c5a00_0;  alias, 1 drivers
v000001fc957e1000_0 .net "ID_PFC", 31 0, L_000001fc957f2070;  alias, 1 drivers
v000001fc957e0c40_0 .net "PC_src", 2 0, L_000001fc957f10d0;  alias, 1 drivers
v000001fc957e1fa0_0 .net "PC_write", 0 0, v000001fc957c91b0_0;  alias, 1 drivers
L_000001fc95810088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc957e0380_0 .net/2u *"_ivl_0", 31 0, L_000001fc95810088;  1 drivers
v000001fc957e2360_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957e2400_0 .net "inst", 31 0, L_000001fc957f6e70;  alias, 1 drivers
v000001fc957e1be0_0 .net "inst_mem_in", 31 0, v000001fc957df7a0_0;  alias, 1 drivers
v000001fc957e1460_0 .net "pc_reg_in", 31 0, L_000001fc957f6d90;  1 drivers
v000001fc957dfe80_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
L_000001fc957f12b0 .arith/sum 32, v000001fc957df7a0_0, L_000001fc95810088;
S_000001fc957bfca0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001fc957c0600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001fc957f6e70 .functor BUFZ 32, L_000001fc957f04f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc957df340_0 .net "Data_Out", 31 0, L_000001fc957f6e70;  alias, 1 drivers
v000001fc957dec60 .array "InstMem", 0 1023, 31 0;
v000001fc957dd680_0 .net *"_ivl_0", 31 0, L_000001fc957f04f0;  1 drivers
v000001fc957dd900_0 .net *"_ivl_3", 9 0, L_000001fc957f0310;  1 drivers
v000001fc957debc0_0 .net *"_ivl_4", 11 0, L_000001fc957f15d0;  1 drivers
L_000001fc958101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc957deda0_0 .net *"_ivl_7", 1 0, L_000001fc958101a8;  1 drivers
v000001fc957de580_0 .net "addr", 31 0, v000001fc957df7a0_0;  alias, 1 drivers
v000001fc957dd720_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957de080_0 .var/i "i", 31 0;
L_000001fc957f04f0 .array/port v000001fc957dec60, L_000001fc957f15d0;
L_000001fc957f0310 .part v000001fc957df7a0_0, 0, 10;
L_000001fc957f15d0 .concat [ 10 2 0 0], L_000001fc957f0310, L_000001fc958101a8;
S_000001fc957c0c40 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001fc957c0600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001fc957399f0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001fc957df3e0_0 .net "DataIn", 31 0, L_000001fc957f6d90;  alias, 1 drivers
v000001fc957df7a0_0 .var "DataOut", 31 0;
v000001fc957de120_0 .net "PC_Write", 0 0, v000001fc957c91b0_0;  alias, 1 drivers
v000001fc957de8a0_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957ddb80_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
S_000001fc957c0920 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001fc957c0600;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001fc9573a5b0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001fc957326e0 .functor NOT 1, L_000001fc957f1490, C4<0>, C4<0>, C4<0>;
L_000001fc95732750 .functor NOT 1, L_000001fc957f2250, C4<0>, C4<0>, C4<0>;
L_000001fc95732440 .functor AND 1, L_000001fc957326e0, L_000001fc95732750, C4<1>, C4<1>;
L_000001fc957324b0 .functor NOT 1, L_000001fc957f1df0, C4<0>, C4<0>, C4<0>;
L_000001fc956cc410 .functor AND 1, L_000001fc95732440, L_000001fc957324b0, C4<1>, C4<1>;
L_000001fc956cc6b0 .functor AND 32, L_000001fc957f1a30, L_000001fc957f12b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc956ccb80 .functor NOT 1, L_000001fc957efc30, C4<0>, C4<0>, C4<0>;
L_000001fc956ccaa0 .functor NOT 1, L_000001fc957f1ad0, C4<0>, C4<0>, C4<0>;
L_000001fc957f57b0 .functor AND 1, L_000001fc956ccb80, L_000001fc956ccaa0, C4<1>, C4<1>;
L_000001fc957f64d0 .functor AND 1, L_000001fc957f57b0, L_000001fc957f0a90, C4<1>, C4<1>;
L_000001fc957f56d0 .functor AND 32, L_000001fc957f1b70, L_000001fc957f2070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f60e0 .functor OR 32, L_000001fc956cc6b0, L_000001fc957f56d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc957f5a50 .functor NOT 1, L_000001fc957f0d10, C4<0>, C4<0>, C4<0>;
L_000001fc957f6af0 .functor AND 1, L_000001fc957f5a50, L_000001fc957f1990, C4<1>, C4<1>;
L_000001fc957f6a10 .functor NOT 1, L_000001fc957f0450, C4<0>, C4<0>, C4<0>;
L_000001fc957f61c0 .functor AND 1, L_000001fc957f6af0, L_000001fc957f6a10, C4<1>, C4<1>;
L_000001fc957f6b60 .functor AND 32, L_000001fc957f0130, v000001fc957df7a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f6bd0 .functor OR 32, L_000001fc957f60e0, L_000001fc957f6b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc957f65b0 .functor NOT 1, L_000001fc957f0270, C4<0>, C4<0>, C4<0>;
L_000001fc957f5e40 .functor AND 1, L_000001fc957f65b0, L_000001fc957f1c10, C4<1>, C4<1>;
L_000001fc957f6230 .functor AND 1, L_000001fc957f5e40, L_000001fc957efcd0, C4<1>, C4<1>;
L_000001fc957f5eb0 .functor AND 32, L_000001fc957f01d0, L_000001fc957f3010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f5f90 .functor OR 32, L_000001fc957f6bd0, L_000001fc957f5eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc957f63f0 .functor NOT 1, L_000001fc957f1d50, C4<0>, C4<0>, C4<0>;
L_000001fc957f6a80 .functor AND 1, L_000001fc957f1cb0, L_000001fc957f63f0, C4<1>, C4<1>;
L_000001fc957f6c40 .functor NOT 1, L_000001fc957f22f0, C4<0>, C4<0>, C4<0>;
L_000001fc957f5580 .functor AND 1, L_000001fc957f6a80, L_000001fc957f6c40, C4<1>, C4<1>;
L_000001fc957f6380 .functor AND 32, L_000001fc957f1210, v000001fc957c5a00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc957f6d90 .functor OR 32, L_000001fc957f5f90, L_000001fc957f6380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc957dfb60_0 .net *"_ivl_1", 0 0, L_000001fc957f1490;  1 drivers
v000001fc957dd7c0_0 .net *"_ivl_11", 0 0, L_000001fc957f1df0;  1 drivers
v000001fc957ddcc0_0 .net *"_ivl_12", 0 0, L_000001fc957324b0;  1 drivers
v000001fc957de3a0_0 .net *"_ivl_14", 0 0, L_000001fc956cc410;  1 drivers
v000001fc957dee40_0 .net *"_ivl_16", 31 0, L_000001fc957f1a30;  1 drivers
v000001fc957dde00_0 .net *"_ivl_18", 31 0, L_000001fc956cc6b0;  1 drivers
v000001fc957dda40_0 .net *"_ivl_2", 0 0, L_000001fc957326e0;  1 drivers
v000001fc957de440_0 .net *"_ivl_21", 0 0, L_000001fc957efc30;  1 drivers
v000001fc957de6c0_0 .net *"_ivl_22", 0 0, L_000001fc956ccb80;  1 drivers
v000001fc957ddea0_0 .net *"_ivl_25", 0 0, L_000001fc957f1ad0;  1 drivers
v000001fc957dfac0_0 .net *"_ivl_26", 0 0, L_000001fc956ccaa0;  1 drivers
v000001fc957de760_0 .net *"_ivl_28", 0 0, L_000001fc957f57b0;  1 drivers
v000001fc957df020_0 .net *"_ivl_31", 0 0, L_000001fc957f0a90;  1 drivers
v000001fc957dfde0_0 .net *"_ivl_32", 0 0, L_000001fc957f64d0;  1 drivers
v000001fc957df5c0_0 .net *"_ivl_34", 31 0, L_000001fc957f1b70;  1 drivers
v000001fc957ddf40_0 .net *"_ivl_36", 31 0, L_000001fc957f56d0;  1 drivers
v000001fc957dd9a0_0 .net *"_ivl_38", 31 0, L_000001fc957f60e0;  1 drivers
v000001fc957ddfe0_0 .net *"_ivl_41", 0 0, L_000001fc957f0d10;  1 drivers
v000001fc957de260_0 .net *"_ivl_42", 0 0, L_000001fc957f5a50;  1 drivers
v000001fc957dd860_0 .net *"_ivl_45", 0 0, L_000001fc957f1990;  1 drivers
v000001fc957ddae0_0 .net *"_ivl_46", 0 0, L_000001fc957f6af0;  1 drivers
v000001fc957deee0_0 .net *"_ivl_49", 0 0, L_000001fc957f0450;  1 drivers
v000001fc957de1c0_0 .net *"_ivl_5", 0 0, L_000001fc957f2250;  1 drivers
v000001fc957df0c0_0 .net *"_ivl_50", 0 0, L_000001fc957f6a10;  1 drivers
v000001fc957de800_0 .net *"_ivl_52", 0 0, L_000001fc957f61c0;  1 drivers
v000001fc957df840_0 .net *"_ivl_54", 31 0, L_000001fc957f0130;  1 drivers
v000001fc957de4e0_0 .net *"_ivl_56", 31 0, L_000001fc957f6b60;  1 drivers
v000001fc957de940_0 .net *"_ivl_58", 31 0, L_000001fc957f6bd0;  1 drivers
v000001fc957df160_0 .net *"_ivl_6", 0 0, L_000001fc95732750;  1 drivers
v000001fc957df200_0 .net *"_ivl_61", 0 0, L_000001fc957f0270;  1 drivers
v000001fc957de9e0_0 .net *"_ivl_62", 0 0, L_000001fc957f65b0;  1 drivers
v000001fc957df2a0_0 .net *"_ivl_65", 0 0, L_000001fc957f1c10;  1 drivers
v000001fc957df8e0_0 .net *"_ivl_66", 0 0, L_000001fc957f5e40;  1 drivers
v000001fc957dea80_0 .net *"_ivl_69", 0 0, L_000001fc957efcd0;  1 drivers
v000001fc957df520_0 .net *"_ivl_70", 0 0, L_000001fc957f6230;  1 drivers
v000001fc957df660_0 .net *"_ivl_72", 31 0, L_000001fc957f01d0;  1 drivers
v000001fc957df700_0 .net *"_ivl_74", 31 0, L_000001fc957f5eb0;  1 drivers
v000001fc957df980_0 .net *"_ivl_76", 31 0, L_000001fc957f5f90;  1 drivers
v000001fc957dfa20_0 .net *"_ivl_79", 0 0, L_000001fc957f1cb0;  1 drivers
v000001fc957e0420_0 .net *"_ivl_8", 0 0, L_000001fc95732440;  1 drivers
v000001fc957e13c0_0 .net *"_ivl_81", 0 0, L_000001fc957f1d50;  1 drivers
v000001fc957e0ce0_0 .net *"_ivl_82", 0 0, L_000001fc957f63f0;  1 drivers
v000001fc957e1640_0 .net *"_ivl_84", 0 0, L_000001fc957f6a80;  1 drivers
v000001fc957e1280_0 .net *"_ivl_87", 0 0, L_000001fc957f22f0;  1 drivers
v000001fc957e0100_0 .net *"_ivl_88", 0 0, L_000001fc957f6c40;  1 drivers
v000001fc957e1b40_0 .net *"_ivl_90", 0 0, L_000001fc957f5580;  1 drivers
v000001fc957e01a0_0 .net *"_ivl_92", 31 0, L_000001fc957f1210;  1 drivers
v000001fc957e1320_0 .net *"_ivl_94", 31 0, L_000001fc957f6380;  1 drivers
v000001fc957dffc0_0 .net "ina", 31 0, L_000001fc957f12b0;  1 drivers
v000001fc957dff20_0 .net "inb", 31 0, L_000001fc957f2070;  alias, 1 drivers
v000001fc957e0f60_0 .net "inc", 31 0, v000001fc957df7a0_0;  alias, 1 drivers
v000001fc957e1780_0 .net "ind", 31 0, L_000001fc957f3010;  alias, 1 drivers
v000001fc957e1dc0_0 .net "ine", 31 0, v000001fc957c5a00_0;  alias, 1 drivers
L_000001fc958100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957e0d80_0 .net "inf", 31 0, L_000001fc958100d0;  1 drivers
L_000001fc95810118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957e16e0_0 .net "ing", 31 0, L_000001fc95810118;  1 drivers
L_000001fc95810160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc957e04c0_0 .net "inh", 31 0, L_000001fc95810160;  1 drivers
v000001fc957e1d20_0 .net "out", 31 0, L_000001fc957f6d90;  alias, 1 drivers
v000001fc957e0060_0 .net "sel", 2 0, L_000001fc957f10d0;  alias, 1 drivers
L_000001fc957f1490 .part L_000001fc957f10d0, 2, 1;
L_000001fc957f2250 .part L_000001fc957f10d0, 1, 1;
L_000001fc957f1df0 .part L_000001fc957f10d0, 0, 1;
LS_000001fc957f1a30_0_0 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_0_4 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_0_8 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_0_12 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_0_16 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_0_20 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_0_24 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_0_28 .concat [ 1 1 1 1], L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410, L_000001fc956cc410;
LS_000001fc957f1a30_1_0 .concat [ 4 4 4 4], LS_000001fc957f1a30_0_0, LS_000001fc957f1a30_0_4, LS_000001fc957f1a30_0_8, LS_000001fc957f1a30_0_12;
LS_000001fc957f1a30_1_4 .concat [ 4 4 4 4], LS_000001fc957f1a30_0_16, LS_000001fc957f1a30_0_20, LS_000001fc957f1a30_0_24, LS_000001fc957f1a30_0_28;
L_000001fc957f1a30 .concat [ 16 16 0 0], LS_000001fc957f1a30_1_0, LS_000001fc957f1a30_1_4;
L_000001fc957efc30 .part L_000001fc957f10d0, 2, 1;
L_000001fc957f1ad0 .part L_000001fc957f10d0, 1, 1;
L_000001fc957f0a90 .part L_000001fc957f10d0, 0, 1;
LS_000001fc957f1b70_0_0 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_0_4 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_0_8 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_0_12 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_0_16 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_0_20 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_0_24 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_0_28 .concat [ 1 1 1 1], L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0, L_000001fc957f64d0;
LS_000001fc957f1b70_1_0 .concat [ 4 4 4 4], LS_000001fc957f1b70_0_0, LS_000001fc957f1b70_0_4, LS_000001fc957f1b70_0_8, LS_000001fc957f1b70_0_12;
LS_000001fc957f1b70_1_4 .concat [ 4 4 4 4], LS_000001fc957f1b70_0_16, LS_000001fc957f1b70_0_20, LS_000001fc957f1b70_0_24, LS_000001fc957f1b70_0_28;
L_000001fc957f1b70 .concat [ 16 16 0 0], LS_000001fc957f1b70_1_0, LS_000001fc957f1b70_1_4;
L_000001fc957f0d10 .part L_000001fc957f10d0, 2, 1;
L_000001fc957f1990 .part L_000001fc957f10d0, 1, 1;
L_000001fc957f0450 .part L_000001fc957f10d0, 0, 1;
LS_000001fc957f0130_0_0 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_0_4 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_0_8 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_0_12 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_0_16 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_0_20 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_0_24 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_0_28 .concat [ 1 1 1 1], L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0, L_000001fc957f61c0;
LS_000001fc957f0130_1_0 .concat [ 4 4 4 4], LS_000001fc957f0130_0_0, LS_000001fc957f0130_0_4, LS_000001fc957f0130_0_8, LS_000001fc957f0130_0_12;
LS_000001fc957f0130_1_4 .concat [ 4 4 4 4], LS_000001fc957f0130_0_16, LS_000001fc957f0130_0_20, LS_000001fc957f0130_0_24, LS_000001fc957f0130_0_28;
L_000001fc957f0130 .concat [ 16 16 0 0], LS_000001fc957f0130_1_0, LS_000001fc957f0130_1_4;
L_000001fc957f0270 .part L_000001fc957f10d0, 2, 1;
L_000001fc957f1c10 .part L_000001fc957f10d0, 1, 1;
L_000001fc957efcd0 .part L_000001fc957f10d0, 0, 1;
LS_000001fc957f01d0_0_0 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_0_4 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_0_8 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_0_12 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_0_16 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_0_20 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_0_24 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_0_28 .concat [ 1 1 1 1], L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230, L_000001fc957f6230;
LS_000001fc957f01d0_1_0 .concat [ 4 4 4 4], LS_000001fc957f01d0_0_0, LS_000001fc957f01d0_0_4, LS_000001fc957f01d0_0_8, LS_000001fc957f01d0_0_12;
LS_000001fc957f01d0_1_4 .concat [ 4 4 4 4], LS_000001fc957f01d0_0_16, LS_000001fc957f01d0_0_20, LS_000001fc957f01d0_0_24, LS_000001fc957f01d0_0_28;
L_000001fc957f01d0 .concat [ 16 16 0 0], LS_000001fc957f01d0_1_0, LS_000001fc957f01d0_1_4;
L_000001fc957f1cb0 .part L_000001fc957f10d0, 2, 1;
L_000001fc957f1d50 .part L_000001fc957f10d0, 1, 1;
L_000001fc957f22f0 .part L_000001fc957f10d0, 0, 1;
LS_000001fc957f1210_0_0 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_0_4 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_0_8 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_0_12 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_0_16 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_0_20 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_0_24 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_0_28 .concat [ 1 1 1 1], L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580, L_000001fc957f5580;
LS_000001fc957f1210_1_0 .concat [ 4 4 4 4], LS_000001fc957f1210_0_0, LS_000001fc957f1210_0_4, LS_000001fc957f1210_0_8, LS_000001fc957f1210_0_12;
LS_000001fc957f1210_1_4 .concat [ 4 4 4 4], LS_000001fc957f1210_0_16, LS_000001fc957f1210_0_20, LS_000001fc957f1210_0_24, LS_000001fc957f1210_0_28;
L_000001fc957f1210 .concat [ 16 16 0 0], LS_000001fc957f1210_1_0, LS_000001fc957f1210_1_4;
S_000001fc957c1a50 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001fc957e10a0_0 .net "Write_Data", 31 0, v000001fc957b5ca0_0;  alias, 1 drivers
v000001fc957e0600_0 .net "addr", 31 0, v000001fc957b4f80_0;  alias, 1 drivers
v000001fc957e1a00_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957e1500_0 .net "mem_out", 31 0, v000001fc957e1960_0;  alias, 1 drivers
v000001fc957e1c80_0 .net "mem_read", 0 0, v000001fc957b5a20_0;  alias, 1 drivers
v000001fc957e2040_0 .net "mem_write", 0 0, v000001fc957b5de0_0;  alias, 1 drivers
S_000001fc957bfe30 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001fc957c1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001fc957e1820 .array "DataMem", 1023 0, 31 0;
v000001fc957e25e0_0 .net "Data_In", 31 0, v000001fc957b5ca0_0;  alias, 1 drivers
v000001fc957e1960_0 .var "Data_Out", 31 0;
v000001fc957e0880_0 .net "Write_en", 0 0, v000001fc957b5de0_0;  alias, 1 drivers
v000001fc957e1e60_0 .net "addr", 31 0, v000001fc957b4f80_0;  alias, 1 drivers
v000001fc957e0240_0 .net "clk", 0 0, L_000001fc95731790;  alias, 1 drivers
v000001fc957e15a0_0 .var/i "i", 31 0;
S_000001fc957c0ab0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001fc957ece50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fc957ece88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fc957ecec0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fc957ecef8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fc957ecf30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fc957ecf68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fc957ecfa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fc957ecfd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fc957ed010 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fc957ed048 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fc957ed080 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fc957ed0b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fc957ed0f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fc957ed128 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fc957ed160 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fc957ed198 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fc957ed1d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fc957ed208 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fc957ed240 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fc957ed278 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fc957ed2b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fc957ed2e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fc957ed320 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fc957ed358 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fc957ed390 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fc957e0920_0 .net "MEM_ALU_OUT", 31 0, v000001fc957b4f80_0;  alias, 1 drivers
v000001fc957e1f00_0 .net "MEM_Data_mem_out", 31 0, v000001fc957e1960_0;  alias, 1 drivers
v000001fc957e20e0_0 .net "MEM_memread", 0 0, v000001fc957b5a20_0;  alias, 1 drivers
v000001fc957e06a0_0 .net "MEM_opcode", 11 0, v000001fc957b5020_0;  alias, 1 drivers
v000001fc957e1aa0_0 .net "MEM_rd_ind", 4 0, v000001fc957b5840_0;  alias, 1 drivers
v000001fc957e2180_0 .net "MEM_rd_indzero", 0 0, v000001fc957b5520_0;  alias, 1 drivers
v000001fc957e02e0_0 .net "MEM_regwrite", 0 0, v000001fc957b4da0_0;  alias, 1 drivers
v000001fc957e0a60_0 .var "WB_ALU_OUT", 31 0;
v000001fc957e0740_0 .var "WB_Data_mem_out", 31 0;
v000001fc957e2220_0 .var "WB_memread", 0 0;
v000001fc957e22c0_0 .var "WB_rd_ind", 4 0;
v000001fc957e07e0_0 .var "WB_rd_indzero", 0 0;
v000001fc957e24a0_0 .var "WB_regwrite", 0 0;
v000001fc957e11e0_0 .net "clk", 0 0, L_000001fc9580d600;  1 drivers
v000001fc957e1140_0 .var "hlt", 0 0;
v000001fc957e2540_0 .net "rst", 0 0, v000001fc957eeab0_0;  alias, 1 drivers
E_000001fc9573a8b0 .event posedge, v000001fc957b4e40_0, v000001fc957e11e0_0;
S_000001fc957c02e0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001fc955996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001fc9580d590 .functor AND 32, v000001fc957e0740_0, L_000001fc95864090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580d3d0 .functor NOT 1, v000001fc957e2220_0, C4<0>, C4<0>, C4<0>;
L_000001fc9580d520 .functor AND 32, v000001fc957e0a60_0, L_000001fc95864810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fc9580d440 .functor OR 32, L_000001fc9580d590, L_000001fc9580d520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc957e09c0_0 .net "Write_Data_RegFile", 31 0, L_000001fc9580d440;  alias, 1 drivers
v000001fc957e0b00_0 .net *"_ivl_0", 31 0, L_000001fc95864090;  1 drivers
v000001fc957e0ba0_0 .net *"_ivl_2", 31 0, L_000001fc9580d590;  1 drivers
v000001fc957e0e20_0 .net *"_ivl_4", 0 0, L_000001fc9580d3d0;  1 drivers
v000001fc957e0ec0_0 .net *"_ivl_6", 31 0, L_000001fc95864810;  1 drivers
v000001fc957e2c20_0 .net *"_ivl_8", 31 0, L_000001fc9580d520;  1 drivers
v000001fc957e2720_0 .net "alu_out", 31 0, v000001fc957e0a60_0;  alias, 1 drivers
v000001fc957e2a40_0 .net "mem_out", 31 0, v000001fc957e0740_0;  alias, 1 drivers
v000001fc957e2900_0 .net "mem_read", 0 0, v000001fc957e2220_0;  alias, 1 drivers
LS_000001fc95864090_0_0 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_0_4 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_0_8 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_0_12 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_0_16 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_0_20 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_0_24 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_0_28 .concat [ 1 1 1 1], v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0, v000001fc957e2220_0;
LS_000001fc95864090_1_0 .concat [ 4 4 4 4], LS_000001fc95864090_0_0, LS_000001fc95864090_0_4, LS_000001fc95864090_0_8, LS_000001fc95864090_0_12;
LS_000001fc95864090_1_4 .concat [ 4 4 4 4], LS_000001fc95864090_0_16, LS_000001fc95864090_0_20, LS_000001fc95864090_0_24, LS_000001fc95864090_0_28;
L_000001fc95864090 .concat [ 16 16 0 0], LS_000001fc95864090_1_0, LS_000001fc95864090_1_4;
LS_000001fc95864810_0_0 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_0_4 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_0_8 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_0_12 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_0_16 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_0_20 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_0_24 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_0_28 .concat [ 1 1 1 1], L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0, L_000001fc9580d3d0;
LS_000001fc95864810_1_0 .concat [ 4 4 4 4], LS_000001fc95864810_0_0, LS_000001fc95864810_0_4, LS_000001fc95864810_0_8, LS_000001fc95864810_0_12;
LS_000001fc95864810_1_4 .concat [ 4 4 4 4], LS_000001fc95864810_0_16, LS_000001fc95864810_0_20, LS_000001fc95864810_0_24, LS_000001fc95864810_0_28;
L_000001fc95864810 .concat [ 16 16 0 0], LS_000001fc95864810_1_0, LS_000001fc95864810_1_4;
    .scope S_000001fc957c0c40;
T_0 ;
    %wait E_000001fc95739430;
    %load/vec4 v000001fc957ddb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fc957df7a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fc957de120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001fc957df3e0_0;
    %assign/vec4 v000001fc957df7a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fc957bfca0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc957de080_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001fc957de080_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc957de080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %load/vec4 v000001fc957de080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc957de080_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957dec60, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001fc957c18c0;
T_2 ;
    %wait E_000001fc9573a130;
    %load/vec4 v000001fc957ddc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001fc957cdfd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957ce6b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957dfca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957def80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957ddd60_0, 0;
    %assign/vec4 v000001fc957ded00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fc957de620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001fc957dfc00_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001fc957cdfd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957ce6b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957dfca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957def80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957ddd60_0, 0;
    %assign/vec4 v000001fc957ded00_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001fc957de620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001fc957deb20_0;
    %assign/vec4 v000001fc957ce6b0_0, 0;
    %load/vec4 v000001fc957dfd40_0;
    %assign/vec4 v000001fc957cdfd0_0, 0;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001fc957def80_0, 0;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001fc957ded00_0, 4, 5;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001fc957ded00_0, 4, 5;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001fc957deb20_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001fc957ddd60_0, 0;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001fc957dfca0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001fc957dfca0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001fc957deb20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001fc957dfca0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fc957c0790;
T_3 ;
    %wait E_000001fc95739430;
    %load/vec4 v000001fc957cc590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc957cbc30_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001fc957cbc30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc957cbc30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957cbeb0, 0, 4;
    %load/vec4 v000001fc957cbc30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc957cbc30_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fc957cbe10_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001fc957cdc10_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001fc957cd8f0_0;
    %load/vec4 v000001fc957cbe10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957cbeb0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957cbeb0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fc957c0790;
T_4 ;
    %wait E_000001fc95739bf0;
    %load/vec4 v000001fc957cbe10_0;
    %load/vec4 v000001fc957ccef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001fc957cbe10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001fc957cdc10_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001fc957cd8f0_0;
    %assign/vec4 v000001fc957cd030_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fc957ccef0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fc957cbeb0, 4;
    %assign/vec4 v000001fc957cd030_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fc957c0790;
T_5 ;
    %wait E_000001fc95739bf0;
    %load/vec4 v000001fc957cbe10_0;
    %load/vec4 v000001fc957cc810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001fc957cbe10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001fc957cdc10_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001fc957cd8f0_0;
    %assign/vec4 v000001fc957cd670_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fc957cc810_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fc957cbeb0, 4;
    %assign/vec4 v000001fc957cd670_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fc957c0790;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001fc957c0470;
    %jmp t_0;
    .scope S_000001fc957c0470;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc957cbb90_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001fc957cbb90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001fc957cbb90_0;
    %ix/getv/s 4, v000001fc957cbb90_0;
    %load/vec4a v000001fc957cbeb0, 4;
    %ix/getv/s 4, v000001fc957cbb90_0;
    %load/vec4a v000001fc957cbeb0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fc957cbb90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc957cbb90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001fc957c0790;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001fc957c1280;
T_7 ;
    %wait E_000001fc957399b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc957c97f0_0, 0, 32;
    %load/vec4 v000001fc957c9b10_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fc957c9b10_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fc957c99d0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fc957c97f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fc957c9b10_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fc957c9b10_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fc957c9b10_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fc957c99d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fc957c97f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001fc957c99d0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001fc957c99d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fc957c97f0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fc957c0dd0;
T_8 ;
    %wait E_000001fc95739430;
    %load/vec4 v000001fc957c7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fc957c7a90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fc957c6a50_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fc957c6a50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001fc957c7a90_0;
    %load/vec4 v000001fc957c83f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fc957c7a90_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fc957c7a90_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fc957c7a90_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001fc957c7a90_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fc957c7a90_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fc957c7a90_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fc957c0dd0;
T_9 ;
    %wait E_000001fc95739430;
    %load/vec4 v000001fc957c7ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c87b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fc957c6d70_0;
    %assign/vec4 v000001fc957c87b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fc957c1410;
T_10 ;
    %wait E_000001fc95739fb0;
    %load/vec4 v000001fc957ca0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c9390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957ca010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c85d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c8b70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fc957c7d10_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001fc957c8ad0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001fc957c8d50_0;
    %load/vec4 v000001fc957c7db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001fc957c8df0_0;
    %load/vec4 v000001fc957c7db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001fc957c82b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001fc957c8530_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001fc957c8d50_0;
    %load/vec4 v000001fc957c8490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001fc957c8df0_0;
    %load/vec4 v000001fc957c8490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c91b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c9390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957ca010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c8b70_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fc957c8cb0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c9390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957ca010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c8b70_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc957c9390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957ca010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c85d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957c8b70_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fc957c15a0;
T_11 ;
    %wait E_000001fc95738cf0;
    %load/vec4 v000001fc957c42e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001fc957c24e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c3ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c35c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c2da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c2e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c23a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c3480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c3b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c28a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c3f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c1f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c33e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c3520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c38e0_0, 0;
    %assign/vec4 v000001fc957c3e80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001fc957c2ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001fc957c1cc0_0;
    %assign/vec4 v000001fc957c3e80_0, 0;
    %load/vec4 v000001fc957c3160_0;
    %assign/vec4 v000001fc957c38e0_0, 0;
    %load/vec4 v000001fc957c2940_0;
    %assign/vec4 v000001fc957c3520_0, 0;
    %load/vec4 v000001fc957c26c0_0;
    %assign/vec4 v000001fc957c33e0_0, 0;
    %load/vec4 v000001fc957c2580_0;
    %assign/vec4 v000001fc957c1f40_0, 0;
    %load/vec4 v000001fc957c2760_0;
    %assign/vec4 v000001fc957c3f20_0, 0;
    %load/vec4 v000001fc957c2800_0;
    %assign/vec4 v000001fc957c28a0_0, 0;
    %load/vec4 v000001fc957c4060_0;
    %assign/vec4 v000001fc957c3b60_0, 0;
    %load/vec4 v000001fc957c37a0_0;
    %assign/vec4 v000001fc957c3480_0, 0;
    %load/vec4 v000001fc957c1fe0_0;
    %assign/vec4 v000001fc957c23a0_0, 0;
    %load/vec4 v000001fc957c2f80_0;
    %assign/vec4 v000001fc957c3340_0, 0;
    %load/vec4 v000001fc957c3980_0;
    %assign/vec4 v000001fc957c2e40_0, 0;
    %load/vec4 v000001fc957c3660_0;
    %assign/vec4 v000001fc957c2300_0, 0;
    %load/vec4 v000001fc957c4240_0;
    %assign/vec4 v000001fc957c2da0_0, 0;
    %load/vec4 v000001fc957c4100_0;
    %assign/vec4 v000001fc957c35c0_0, 0;
    %load/vec4 v000001fc957c3700_0;
    %assign/vec4 v000001fc957c4420_0, 0;
    %load/vec4 v000001fc957c3ac0_0;
    %assign/vec4 v000001fc957c3ca0_0, 0;
    %load/vec4 v000001fc957c2620_0;
    %assign/vec4 v000001fc957c21c0_0, 0;
    %load/vec4 v000001fc957c3fc0_0;
    %assign/vec4 v000001fc957c24e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001fc957c24e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c21c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c3ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c35c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c2da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c2300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c2e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c23a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c3480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c3b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c28a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c3f20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c1f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c33e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c3520_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c38e0_0, 0;
    %assign/vec4 v000001fc957c3e80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fc957bffc0;
T_12 ;
    %wait E_000001fc95739370;
    %load/vec4 v000001fc957c7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001fc957c49c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c5a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c58c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c50a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c55a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c4b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c4d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c5460_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c4ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c4e20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fc957c5280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c56e0_0, 0;
    %assign/vec4 v000001fc957c4ce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001fc957c8e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001fc957c29e0_0;
    %assign/vec4 v000001fc957c4ce0_0, 0;
    %load/vec4 v000001fc957c4380_0;
    %assign/vec4 v000001fc957c56e0_0, 0;
    %load/vec4 v000001fc957c5b40_0;
    %assign/vec4 v000001fc957c5280_0, 0;
    %load/vec4 v000001fc957c5000_0;
    %assign/vec4 v000001fc957c4e20_0, 0;
    %load/vec4 v000001fc957c46a0_0;
    %assign/vec4 v000001fc957c4ec0_0, 0;
    %load/vec4 v000001fc957c47e0_0;
    %assign/vec4 v000001fc957c5460_0, 0;
    %load/vec4 v000001fc957c1d60_0;
    %assign/vec4 v000001fc957c4d80_0, 0;
    %load/vec4 v000001fc957c5820_0;
    %assign/vec4 v000001fc957c4b00_0, 0;
    %load/vec4 v000001fc957c4880_0;
    %assign/vec4 v000001fc957c55a0_0, 0;
    %load/vec4 v000001fc957c51e0_0;
    %assign/vec4 v000001fc957c50a0_0, 0;
    %load/vec4 v000001fc957c53c0_0;
    %assign/vec4 v000001fc957c4560_0, 0;
    %load/vec4 v000001fc957c4600_0;
    %assign/vec4 v000001fc957c4920_0, 0;
    %load/vec4 v000001fc957c5320_0;
    %assign/vec4 v000001fc957c4ba0_0, 0;
    %load/vec4 v000001fc957c5140_0;
    %assign/vec4 v000001fc957c5aa0_0, 0;
    %load/vec4 v000001fc957c5960_0;
    %assign/vec4 v000001fc957c5500_0, 0;
    %load/vec4 v000001fc957c4a60_0;
    %assign/vec4 v000001fc957c4740_0, 0;
    %load/vec4 v000001fc957c4f60_0;
    %assign/vec4 v000001fc957c4c40_0, 0;
    %load/vec4 v000001fc957c5640_0;
    %assign/vec4 v000001fc957c44c0_0, 0;
    %load/vec4 v000001fc957c1e00_0;
    %assign/vec4 v000001fc957c58c0_0, 0;
    %load/vec4 v000001fc957c2a80_0;
    %assign/vec4 v000001fc957c5a00_0, 0;
    %load/vec4 v000001fc957c5780_0;
    %assign/vec4 v000001fc957c49c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001fc957c49c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c5a00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c58c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c5500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c5aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c4560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957c50a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c55a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c4b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c4d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c5460_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c4ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957c4e20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fc957c5280_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957c56e0_0, 0;
    %assign/vec4 v000001fc957c4ce0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fc955c3170;
T_13 ;
    %wait E_000001fc95738b30;
    %load/vec4 v000001fc957b6d30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fc957b8090_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fc95579c60;
T_14 ;
    %wait E_000001fc957392b0;
    %load/vec4 v000001fc957b6510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001fc957b7ff0_0;
    %pad/u 33;
    %load/vec4 v000001fc957b6790_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001fc957b6650_0, 0;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001fc957b7ff0_0;
    %pad/u 33;
    %load/vec4 v000001fc957b6790_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001fc957b6650_0, 0;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001fc957b7ff0_0;
    %pad/u 33;
    %load/vec4 v000001fc957b6790_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001fc957b6650_0, 0;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001fc957b7ff0_0;
    %pad/u 33;
    %load/vec4 v000001fc957b6790_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001fc957b6650_0, 0;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001fc957b7ff0_0;
    %pad/u 33;
    %load/vec4 v000001fc957b6790_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001fc957b6650_0, 0;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001fc957b7ff0_0;
    %pad/u 33;
    %load/vec4 v000001fc957b6790_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001fc957b6650_0, 0;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001fc957b6790_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001fc957b6c90_0;
    %load/vec4 v000001fc957b6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fc957b7ff0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001fc957b6790_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001fc957b6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %load/vec4 v000001fc957b7ff0_0;
    %ix/getv 4, v000001fc957b6790_0;
    %shiftl 4;
    %assign/vec4 v000001fc957b6650_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001fc957b6790_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001fc957b6c90_0;
    %load/vec4 v000001fc957b6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fc957b7ff0_0;
    %load/vec4 v000001fc957b6790_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001fc957b6790_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %load/vec4 v000001fc957b7ff0_0;
    %ix/getv 4, v000001fc957b6790_0;
    %shiftr 4;
    %assign/vec4 v000001fc957b6650_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %load/vec4 v000001fc957b7ff0_0;
    %load/vec4 v000001fc957b6790_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001fc957b6650_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc957b6c90_0, 0;
    %load/vec4 v000001fc957b6790_0;
    %load/vec4 v000001fc957b7ff0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001fc957b6650_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001fc95556190;
T_15 ;
    %wait E_000001fc95739570;
    %load/vec4 v000001fc957b4e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001fc957b5520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957b4da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957b5de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957b5a20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fc957b5020_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957b5840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957b5ca0_0, 0;
    %assign/vec4 v000001fc957b4f80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001fc956d6910_0;
    %assign/vec4 v000001fc957b4f80_0, 0;
    %load/vec4 v000001fc957b4ee0_0;
    %assign/vec4 v000001fc957b5ca0_0, 0;
    %load/vec4 v000001fc957b5480_0;
    %assign/vec4 v000001fc957b5840_0, 0;
    %load/vec4 v000001fc956bdf20_0;
    %assign/vec4 v000001fc957b5020_0, 0;
    %load/vec4 v000001fc956d6c30_0;
    %assign/vec4 v000001fc957b5a20_0, 0;
    %load/vec4 v000001fc956bdb60_0;
    %assign/vec4 v000001fc957b5de0_0, 0;
    %load/vec4 v000001fc957b5ac0_0;
    %assign/vec4 v000001fc957b4da0_0, 0;
    %load/vec4 v000001fc957b5200_0;
    %assign/vec4 v000001fc957b5520_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fc957bfe30;
T_16 ;
    %wait E_000001fc95739bf0;
    %load/vec4 v000001fc957e0880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001fc957e25e0_0;
    %load/vec4 v000001fc957e1e60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957e1820, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001fc957bfe30;
T_17 ;
    %wait E_000001fc95739bf0;
    %load/vec4 v000001fc957e1e60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fc957e1820, 4;
    %assign/vec4 v000001fc957e1960_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001fc957bfe30;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc957e15a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001fc957e15a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc957e15a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc957e1820, 0, 4;
    %load/vec4 v000001fc957e15a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc957e15a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001fc957bfe30;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc957e15a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001fc957e15a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001fc957e15a0_0;
    %load/vec4a v000001fc957e1820, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001fc957e15a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fc957e15a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc957e15a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001fc957c0ab0;
T_20 ;
    %wait E_000001fc9573a8b0;
    %load/vec4 v000001fc957e2540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001fc957e07e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957e1140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957e24a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc957e2220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fc957e22c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fc957e0740_0, 0;
    %assign/vec4 v000001fc957e0a60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001fc957e0920_0;
    %assign/vec4 v000001fc957e0a60_0, 0;
    %load/vec4 v000001fc957e1f00_0;
    %assign/vec4 v000001fc957e0740_0, 0;
    %load/vec4 v000001fc957e20e0_0;
    %assign/vec4 v000001fc957e2220_0, 0;
    %load/vec4 v000001fc957e1aa0_0;
    %assign/vec4 v000001fc957e22c0_0, 0;
    %load/vec4 v000001fc957e02e0_0;
    %assign/vec4 v000001fc957e24a0_0, 0;
    %load/vec4 v000001fc957e2180_0;
    %assign/vec4 v000001fc957e07e0_0, 0;
    %load/vec4 v000001fc957e06a0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001fc957e1140_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001fc955996a0;
T_21 ;
    %wait E_000001fc95738ab0;
    %load/vec4 v000001fc957eea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fc957ed9d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001fc957ed9d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fc957ed9d0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001fc95589f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc957ed750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc957eeab0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001fc95589f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001fc957ed750_0;
    %inv;
    %assign/vec4 v000001fc957ed750_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001fc95589f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc957eeab0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc957eeab0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001fc957ed4d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
