strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f37c133d710>",
		def_var="['overflow']",
		fillcolor=deepskyblue,
		label="16:AS
overflow = (a[7] == b[7]) && (a[7] != s[7]) || (a[7] != b[7]) && (s[7] == 1'b0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b', 'a', 's', 'a', 'b', 's']"];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f37c12d6950>",
		def_var="['s']",
		fillcolor=deepskyblue,
		label="15:AS
s = a + b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b']"];
	"15:AS" -> "16:AS";
}
