<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="Ajit_vck190_fpga_top_0_1_synth_1" LaunchPart="xcvc1902-vsva2197-2MP-e-S" LaunchTime="1725257749">
  <File Type="RDS-RDS" Name="Ajit_vck190_fpga_top_0_1.vds"/>
  <File Type="REPORTS-TCL" Name="Ajit_vck190_fpga_top_0_1_reports.tcl"/>
  <File Type="PA-TCL" Name="Ajit_vck190_fpga_top_0_1.tcl"/>
  <File Type="RDS-DCP" Name="Ajit_vck190_fpga_top_0_1.dcp"/>
  <File Type="RDS-UTIL" Name="Ajit_vck190_fpga_top_0_1_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Ajit_vck190_fpga_top_0_1_utilization_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Ajit_vck190_fpga_top_0_1" RelGenDir="$PGENDIR/Ajit_vck190_fpga_top_0_1">
    <File Path="$PSRCDIR/sources_1/bd/Ajit_vck190/ip/Ajit_vck190_fpga_top_0_1/Ajit_vck190_fpga_top_0_1.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="Ajit_vck190_fpga_top_0_1"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Ajit_vck190_fpga_top_0_1" RelGenDir="$PGENDIR/Ajit_vck190_fpga_top_0_1">
    <File Path="$PSRCDIR/sources_1/bd/Ajit_vck190/ip/Ajit_vck190_fpga_top_0_1/Ajit_vck190_fpga_top_0_1.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="Ajit_vck190_fpga_top_0_1"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
