

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Thu Aug 31 04:11:02 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.670 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5691|     5691| 56.910 us | 56.910 us |  5691|  5691|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1        |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i4  |     2472|     2472|       206|          -|          -|    12|    no    |
        | + l_j4         |      204|      204|        17|          -|          -|    12|    no    |
        |- l_update_i5   |     3204|     3204|       267|          -|          -|    12|    no    |
        | + l_j5         |      264|      264|        22|          -|          -|    12|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 21 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 
23 --> 24 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca [12 x float], align 16" [kernel.cpp:99]   --->   Operation 45 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_1 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:100]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%v51_0 = phi i4 [ 0, %0 ], [ %v51, %2 ]"   --->   Operation 47 'phi' 'v51_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%icmp_ln100 = icmp eq i4 %v51_0, -4" [kernel.cpp:100]   --->   Operation 48 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%v51 = add i4 %v51_0, 1" [kernel.cpp:100]   --->   Operation 50 'add' 'v51' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %.preheader10.preheader, label %2" [kernel.cpp:100]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i4 %v51_0 to i64" [kernel.cpp:101]   --->   Operation 52 'zext' 'zext_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln101" [kernel.cpp:101]   --->   Operation 53 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %inp_sumRow_addr, align 4" [kernel.cpp:101]   --->   Operation 54 'store' <Predicate = (!icmp_ln100)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:100]   --->   Operation 55 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader10" [kernel.cpp:103]   --->   Operation 56 'br' <Predicate = (icmp_ln100)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %i4, %l_exp_sum_i4_end ], [ 0, %.preheader10.preheader ]"   --->   Operation 57 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln103 = icmp eq i4 %i4_0, -4" [kernel.cpp:103]   --->   Operation 58 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%empty_366 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 59 'speclooptripcount' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%i4 = add i4 %i4_0, 1" [kernel.cpp:103]   --->   Operation 60 'add' 'i4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %.preheader.preheader, label %l_exp_sum_i4_begin" [kernel.cpp:103]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [kernel.cpp:103]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10)" [kernel.cpp:103]   --->   Operation 63 'specregionbegin' 'tmp' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %i4_0 to i64" [kernel.cpp:105]   --->   Operation 64 'zext' 'zext_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i4_0, i4 0)" [kernel.cpp:105]   --->   Operation 65 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i8 %tmp_15 to i9" [kernel.cpp:105]   --->   Operation 66 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i4_0, i2 0)" [kernel.cpp:105]   --->   Operation 67 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i6 %tmp_16 to i9" [kernel.cpp:105]   --->   Operation 68 'zext' 'zext_ln105_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.91ns)   --->   "%sub_ln105 = sub i9 %zext_ln105_1, %zext_ln105_2" [kernel.cpp:105]   --->   Operation 69 'sub' 'sub_ln105' <Predicate = (!icmp_ln103)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_1 = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln105" [kernel.cpp:109]   --->   Operation 70 'getelementptr' 'inp_sumRow_addr_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:104]   --->   Operation 71 'br' <Predicate = (!icmp_ln103)> <Delay = 1.76>
ST_3 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:114]   --->   Operation 72 'br' <Predicate = (icmp_ln103)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%j4_0 = phi i4 [ 0, %l_exp_sum_i4_begin ], [ %j4, %4 ]"   --->   Operation 73 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln104 = icmp eq i4 %j4_0, -4" [kernel.cpp:104]   --->   Operation 74 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 75 'speclooptripcount' 'empty_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.73ns)   --->   "%j4 = add i4 %j4_0, 1" [kernel.cpp:104]   --->   Operation 76 'add' 'j4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %l_exp_sum_i4_end, label %4" [kernel.cpp:104]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i4 %j4_0 to i9" [kernel.cpp:105]   --->   Operation 78 'zext' 'zext_ln105_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%add_ln105 = add i9 %sub_ln105, %zext_ln105_3" [kernel.cpp:105]   --->   Operation 79 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i9 %add_ln105 to i64" [kernel.cpp:105]   --->   Operation 80 'sext' 'sext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%v48_addr = getelementptr [144 x float]* %v48, i64 0, i64 %sext_ln105" [kernel.cpp:105]   --->   Operation 81 'getelementptr' 'v48_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%v54 = load float* %v48_addr, align 4" [kernel.cpp:105]   --->   Operation 82 'load' 'v54' <Predicate = (!icmp_ln104)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_368 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp)" [kernel.cpp:113]   --->   Operation 83 'specregionend' 'empty_368' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader10" [kernel.cpp:103]   --->   Operation 84 'br' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%v54 = load float* %v48_addr, align 4" [kernel.cpp:105]   --->   Operation 85 'load' 'v54' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 7.68>
ST_6 : Operation 86 [9/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 86 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.68>
ST_7 : Operation 87 [8/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 87 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.68>
ST_8 : Operation 88 [7/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 88 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.68>
ST_9 : Operation 89 [6/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 89 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.68>
ST_10 : Operation 90 [5/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 90 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.68>
ST_11 : Operation 91 [4/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 91 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.68>
ST_12 : Operation 92 [3/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 92 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 93 [2/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 93 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 94 [2/2] (2.32ns)   --->   "%v57 = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:109]   --->   Operation 94 'load' 'v57' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>

State 14 <SV = 13> <Delay = 7.68>
ST_14 : Operation 95 [1/9] (7.68ns)   --->   "%v55 = call float @llvm.exp.f32(float %v54) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106]   --->   Operation 95 'fexp' 'v55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 96 [1/2] (2.32ns)   --->   "%v57 = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:109]   --->   Operation 96 'load' 'v57' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 97 [1/1] (3.25ns)   --->   "store float %v55, float* %v48_addr, align 4" [kernel.cpp:107]   --->   Operation 97 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_15 : Operation 98 [5/5] (7.25ns)   --->   "%v58 = fadd float %v57, %v55" [kernel.cpp:110]   --->   Operation 98 'fadd' 'v58' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 99 [4/5] (7.25ns)   --->   "%v58 = fadd float %v57, %v55" [kernel.cpp:110]   --->   Operation 99 'fadd' 'v58' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 100 [3/5] (7.25ns)   --->   "%v58 = fadd float %v57, %v55" [kernel.cpp:110]   --->   Operation 100 'fadd' 'v58' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 101 [2/5] (7.25ns)   --->   "%v58 = fadd float %v57, %v55" [kernel.cpp:110]   --->   Operation 101 'fadd' 'v58' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 102 [1/5] (7.25ns)   --->   "%v58 = fadd float %v57, %v55" [kernel.cpp:110]   --->   Operation 102 'fadd' 'v58' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str11) nounwind" [kernel.cpp:104]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (2.32ns)   --->   "store float %v58, float* %inp_sumRow_addr_1, align 4" [kernel.cpp:111]   --->   Operation 104 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:104]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 2.32>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%i5_0 = phi i4 [ %i5, %l_update_i5_end ], [ 0, %.preheader.preheader ]"   --->   Operation 106 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (1.30ns)   --->   "%icmp_ln114 = icmp eq i4 %i5_0, -4" [kernel.cpp:114]   --->   Operation 107 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%empty_369 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 108 'speclooptripcount' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (1.73ns)   --->   "%i5 = add i4 %i5_0, 1" [kernel.cpp:114]   --->   Operation 109 'add' 'i5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %6, label %l_update_i5_begin" [kernel.cpp:114]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i4 %i5_0 to i64" [kernel.cpp:116]   --->   Operation 111 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_2 = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln116" [kernel.cpp:117]   --->   Operation 112 'getelementptr' 'inp_sumRow_addr_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_21 : Operation 113 [2/2] (2.32ns)   --->   "%v62 = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:117]   --->   Operation 113 'load' 'v62' <Predicate = (!icmp_ln114)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:123]   --->   Operation 114 'ret' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 2.32>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind" [kernel.cpp:114]   --->   Operation 115 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)" [kernel.cpp:114]   --->   Operation 116 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i5_0, i4 0)" [kernel.cpp:116]   --->   Operation 117 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %tmp_17 to i9" [kernel.cpp:116]   --->   Operation 118 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i5_0, i2 0)" [kernel.cpp:116]   --->   Operation 119 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i6 %tmp_18 to i9" [kernel.cpp:116]   --->   Operation 120 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (1.91ns)   --->   "%sub_ln116 = sub i9 %zext_ln116_1, %zext_ln116_2" [kernel.cpp:116]   --->   Operation 121 'sub' 'sub_ln116' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/2] (2.32ns)   --->   "%v62 = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:117]   --->   Operation 122 'load' 'v62' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_22 : Operation 123 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:115]   --->   Operation 123 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 5> <Delay = 5.07>
ST_23 : Operation 124 [1/1] (0.00ns)   --->   "%j5_0 = phi i4 [ 0, %l_update_i5_begin ], [ %j5, %_ifconv ]"   --->   Operation 124 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 125 [1/1] (1.30ns)   --->   "%icmp_ln115 = icmp eq i4 %j5_0, -4" [kernel.cpp:115]   --->   Operation 125 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 126 'speclooptripcount' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (1.73ns)   --->   "%j5 = add i4 %j5_0, 1" [kernel.cpp:115]   --->   Operation 127 'add' 'j5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %l_update_i5_end, label %_ifconv" [kernel.cpp:115]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i4 %j5_0 to i9" [kernel.cpp:116]   --->   Operation 129 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln116 = add i9 %sub_ln116, %zext_ln116_3" [kernel.cpp:116]   --->   Operation 130 'add' 'add_ln116' <Predicate = (!icmp_ln115)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i9 %add_ln116 to i64" [kernel.cpp:116]   --->   Operation 131 'sext' 'sext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%v48_addr_1 = getelementptr [144 x float]* %v48, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 132 'getelementptr' 'v48_addr_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 133 [2/2] (3.25ns)   --->   "%v61 = load float* %v48_addr_1, align 4" [kernel.cpp:116]   --->   Operation 133 'load' 'v61' <Predicate = (!icmp_ln115)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%empty_371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_s)" [kernel.cpp:122]   --->   Operation 134 'specregionend' 'empty_371' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:114]   --->   Operation 135 'br' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 3.25>
ST_24 : Operation 136 [1/2] (3.25ns)   --->   "%v61 = load float* %v48_addr_1, align 4" [kernel.cpp:116]   --->   Operation 136 'load' 'v61' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>

State 25 <SV = 7> <Delay = 6.07>
ST_25 : Operation 137 [16/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 137 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 6.07>
ST_26 : Operation 138 [15/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 138 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 6.07>
ST_27 : Operation 139 [14/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 139 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 6.07>
ST_28 : Operation 140 [13/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 140 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 11> <Delay = 6.07>
ST_29 : Operation 141 [12/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 141 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 12> <Delay = 6.07>
ST_30 : Operation 142 [11/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 142 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 13> <Delay = 6.07>
ST_31 : Operation 143 [10/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 143 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 6.07>
ST_32 : Operation 144 [9/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 144 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 15> <Delay = 6.07>
ST_33 : Operation 145 [8/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 145 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 16> <Delay = 6.07>
ST_34 : Operation 146 [7/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 146 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 17> <Delay = 6.07>
ST_35 : Operation 147 [6/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 147 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 18> <Delay = 6.07>
ST_36 : Operation 148 [5/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 148 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 19> <Delay = 6.07>
ST_37 : Operation 149 [4/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 149 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 20> <Delay = 6.07>
ST_38 : Operation 150 [3/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 150 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 21> <Delay = 6.07>
ST_39 : Operation 151 [2/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 151 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 22> <Delay = 6.07>
ST_40 : Operation 152 [1/16] (6.07ns)   --->   "%v63 = fdiv float %v61, %v62" [kernel.cpp:118]   --->   Operation 152 'fdiv' 'v63' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 23> <Delay = 4.43>
ST_41 : Operation 153 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v63 to double" [kernel.cpp:119]   --->   Operation 153 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 24> <Delay = 8.67>
ST_42 : Operation 154 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v63 to double" [kernel.cpp:119]   --->   Operation 154 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 155 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [kernel.cpp:119]   --->   Operation 155 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [kernel.cpp:119]   --->   Operation 156 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:119]   --->   Operation 157 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 158 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:119]   --->   Operation 158 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:119]   --->   Operation 159 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [kernel.cpp:119]   --->   Operation 160 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:119]   --->   Operation 161 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_67 = zext i53 %tmp_5 to i54" [kernel.cpp:119]   --->   Operation 162 'zext' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 163 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_67" [kernel.cpp:119]   --->   Operation 163 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 164 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_67" [kernel.cpp:119]   --->   Operation 164 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 165 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:119]   --->   Operation 165 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 166 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:119]   --->   Operation 166 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 167 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [kernel.cpp:119]   --->   Operation 167 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 168 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [kernel.cpp:119]   --->   Operation 168 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 169 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [kernel.cpp:119]   --->   Operation 169 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 170 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:119]   --->   Operation 170 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 171 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [kernel.cpp:119]   --->   Operation 171 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i24" [kernel.cpp:119]   --->   Operation 172 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>

State 43 <SV = 25> <Delay = 8.27>
ST_43 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:119]   --->   Operation 173 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 174 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:119]   --->   Operation 174 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 175 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 24" [kernel.cpp:119]   --->   Operation 175 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:119]   --->   Operation 176 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [kernel.cpp:119]   --->   Operation 177 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i24" [kernel.cpp:119]   --->   Operation 178 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %v63 to i32" [kernel.cpp:119]   --->   Operation 179 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:119]   --->   Operation 180 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_28, i24 -1, i24 0" [kernel.cpp:119]   --->   Operation 181 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i24" [kernel.cpp:119]   --->   Operation 182 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast" [kernel.cpp:119]   --->   Operation 183 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:119]   --->   Operation 184 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:119]   --->   Operation 185 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 186 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:119]   --->   Operation 186 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:119]   --->   Operation 187 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:119]   --->   Operation 188 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:119]   --->   Operation 189 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:119]   --->   Operation 190 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:119]   --->   Operation 191 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:119]   --->   Operation 192 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:119]   --->   Operation 193 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:119]   --->   Operation 194 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 195 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i24 %shl_ln604, i24 %trunc_ln586" [kernel.cpp:119]   --->   Operation 195 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [kernel.cpp:119]   --->   Operation 196 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 197 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i24 %select_ln588, i24 %trunc_ln583" [kernel.cpp:119]   --->   Operation 197 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [kernel.cpp:119]   --->   Operation 198 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node v64_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i24 %select_ln603, i24 %select_ln603_1" [kernel.cpp:119]   --->   Operation 199 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [kernel.cpp:119]   --->   Operation 200 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 201 [1/1] (0.69ns) (out node of the LUT)   --->   "%v64_V = select i1 %or_ln603_2, i24 %select_ln603_2, i24 0" [kernel.cpp:119]   --->   Operation 201 'select' 'v64_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 26> <Delay = 3.25>
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str13) nounwind" [kernel.cpp:115]   --->   Operation 202 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 203 [1/1] (0.00ns)   --->   "%v49_V_addr = getelementptr [144 x i24]* %v49_V, i64 0, i64 %sext_ln116" [kernel.cpp:120]   --->   Operation 203 'getelementptr' 'v49_V_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 204 [1/1] (3.25ns)   --->   "store i24 %v64_V, i24* %v49_V_addr, align 4" [kernel.cpp:120]   --->   Operation 204 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:115]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v51') with incoming values : ('v51', kernel.cpp:100) [6]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v51') with incoming values : ('v51', kernel.cpp:100) [6]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', kernel.cpp:101) [13]  (0 ns)
	'store' operation ('store_ln101', kernel.cpp:101) of constant 0 on array 'inp_sumRow', kernel.cpp:99 [14]  (2.32 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i4') with incoming values : ('i4', kernel.cpp:103) [19]  (0 ns)
	'sub' operation ('sub_ln105', kernel.cpp:105) [32]  (1.92 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j4') with incoming values : ('j4', kernel.cpp:104) [36]  (0 ns)
	'add' operation ('add_ln105', kernel.cpp:105) [44]  (1.82 ns)
	'getelementptr' operation ('v48_addr', kernel.cpp:105) [46]  (0 ns)
	'load' operation ('v54', kernel.cpp:105) on array 'v48' [47]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v54', kernel.cpp:105) on array 'v48' [47]  (3.25 ns)

 <State 6>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 7>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 8>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 9>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 10>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 11>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 12>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 13>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 14>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('v55', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:106) [48]  (7.68 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v58', kernel.cpp:110) [51]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v58', kernel.cpp:110) [51]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v58', kernel.cpp:110) [51]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v58', kernel.cpp:110) [51]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v58', kernel.cpp:110) [51]  (7.26 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln111', kernel.cpp:111) of variable 'v58', kernel.cpp:110 on array 'inp_sumRow', kernel.cpp:99 [52]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i5') with incoming values : ('i5', kernel.cpp:114) [60]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr_2', kernel.cpp:117) [74]  (0 ns)
	'load' operation ('v62', kernel.cpp:117) on array 'inp_sumRow', kernel.cpp:99 [75]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('v62', kernel.cpp:117) on array 'inp_sumRow', kernel.cpp:99 [75]  (2.32 ns)

 <State 23>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j5') with incoming values : ('j5', kernel.cpp:115) [78]  (0 ns)
	'add' operation ('add_ln116', kernel.cpp:116) [86]  (1.82 ns)
	'getelementptr' operation ('v48_addr_1', kernel.cpp:116) [88]  (0 ns)
	'load' operation ('v61', kernel.cpp:116) on array 'v48' [90]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'load' operation ('v61', kernel.cpp:116) on array 'v48' [90]  (3.25 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63', kernel.cpp:118) [91]  (6.08 ns)

 <State 41>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:119) [92]  (4.44 ns)

 <State 42>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:119) [92]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:119) [104]  (1.55 ns)
	'icmp' operation ('icmp_ln581', kernel.cpp:119) [105]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:119) [108]  (0.697 ns)

 <State 43>: 8.27ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln603', kernel.cpp:119) [113]  (1.99 ns)
	'and' operation ('and_ln603', kernel.cpp:119) [132]  (0.978 ns)
	'select' operation ('select_ln603', kernel.cpp:119) [133]  (4.61 ns)
	'select' operation ('select_ln603_2', kernel.cpp:119) [137]  (0 ns)
	'select' operation ('v64.V', kernel.cpp:119) [139]  (0.694 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v49_V_addr', kernel.cpp:120) [89]  (0 ns)
	'store' operation ('store_ln120', kernel.cpp:120) of variable 'v64.V', kernel.cpp:119 on array 'v49_V' [140]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
