{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634036625305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634036625315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 13:03:45 2021 " "Processing started: Tue Oct 12 13:03:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634036625315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634036625315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_VGA -c Lab3_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_VGA -c Lab3_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634036625315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634036626700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboardinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2keyboardinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2KeyboardInterface-rtl " "Found design unit 1: PS2KeyboardInterface-rtl" {  } { { "PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627561 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardInterface " "Found entity 1: PS2KeyboardInterface" {  } { { "PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036627561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_contr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_contr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_contr " "Found entity 1: VGA_contr" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036627661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ce_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ce_gen-rtl " "Found design unit 1: ce_gen-rtl" {  } { { "ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627741 ""} { "Info" "ISGN_ENTITY_NAME" "1 ce_gen " "Found entity 1: ce_gen" {  } { { "ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036627741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelcounter-rtl " "Found design unit 1: pixelcounter-rtl" {  } { { "pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627801 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelcounter " "Found entity 1: pixelcounter" {  } { { "pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036627801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hs_gen-rtl " "Found design unit 1: hs_gen-rtl" {  } { { "hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627881 ""} { "Info" "ISGN_ENTITY_NAME" "1 hs_gen " "Found entity 1: hs_gen" {  } { { "hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036627881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file linecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linecounter-rtl " "Found design unit 1: linecounter-rtl" {  } { { "linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627951 ""} { "Info" "ISGN_ENTITY_NAME" "1 linecounter " "Found entity 1: linecounter" {  } { { "linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036627951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036627951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vs_gen-rtl " "Found design unit 1: vs_gen-rtl" {  } { { "vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628032 ""} { "Info" "ISGN_ENTITY_NAME" "1 vs_gen " "Found entity 1: vs_gen" {  } { { "vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_control-rtl " "Found design unit 1: RAM_control-rtl" {  } { { "RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628102 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_control " "Found entity 1: RAM_control" {  } { { "RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blank_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blank_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_gen-rtl " "Found design unit 1: blank_gen-rtl" {  } { { "blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628172 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_gen " "Found entity 1: blank_gen" {  } { { "blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_reg-rtl " "Found design unit 1: pixel_reg-rtl" {  } { { "pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628242 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_reg " "Found entity 1: pixel_reg" {  } { { "pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB_gen-rtl " "Found design unit 1: RGB_gen-rtl" {  } { { "RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628313 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB_gen " "Found entity 1: RGB_gen" {  } { { "RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-foo " "Found design unit 1: group_no-foo" {  } { { "group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628383 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Frame-Display_Arc " "Found design unit 1: Display_Frame-Display_Arc" {  } { { "DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628470 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Frame " "Found entity 1: Display_Frame" {  } { { "DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realtimecolormasking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file realtimecolormasking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masking-RT_masking " "Found design unit 1: masking-RT_masking" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628560 ""} { "Info" "ISGN_ENTITY_NAME" "1 masking " "Found entity 1: masking" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036628560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036628560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_contr " "Elaborating entity \"VGA_contr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634036629962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hs_gen hs_gen:i_hs_gen " "Elaborating entity \"hs_gen\" for hierarchy \"hs_gen:i_hs_gen\"" {  } { { "VGA_contr.bdf" "i_hs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 200 1024 1184 312 "i_hs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelcounter pixelcounter:i_pixcounter " "Elaborating entity \"pixelcounter\" for hierarchy \"pixelcounter:i_pixcounter\"" {  } { { "VGA_contr.bdf" "i_pixcounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 232 256 408 344 "i_pixcounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce pixelcounter.vhd(17) " "VHDL Process Statement warning at pixelcounter.vhd(17): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634036630061 "|VGA_contr|pixelcounter:i_pixcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ce_gen ce_gen:i_ce_gen " "Elaborating entity \"ce_gen\" for hierarchy \"ce_gen:i_ce_gen\"" {  } { { "VGA_contr.bdf" "i_ce_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 80 344 472 160 "i_ce_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vs_gen vs_gen:i_vs_gen " "Elaborating entity \"vs_gen\" for hierarchy \"vs_gen:i_vs_gen\"" {  } { { "VGA_contr.bdf" "i_vs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 344 1024 1192 456 "i_vs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linecounter linecounter:i_linecounter " "Elaborating entity \"linecounter\" for hierarchy \"linecounter:i_linecounter\"" {  } { { "VGA_contr.bdf" "i_linecounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 376 272 408 488 "i_linecounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_gen blank_gen:iBlank_gen " "Elaborating entity \"blank_gen\" for hierarchy \"blank_gen:iBlank_gen\"" {  } { { "VGA_contr.bdf" "iBlank_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 488 536 696 568 "iBlank_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_gen RGB_gen:i_RGB_gen " "Elaborating entity \"RGB_gen\" for hierarchy \"RGB_gen:i_RGB_gen\"" {  } { { "VGA_contr.bdf" "i_RGB_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1656 1856 728 "i_RGB_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630241 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce RGB_gen.vhd(21) " "VHDL Process Statement warning at RGB_gen.vhd(21): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634036630251 "|VGA_contr|RGB_gen:i_RGB_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masking masking:inst " "Elaborating entity \"masking\" for hierarchy \"masking:inst\"" {  } { { "VGA_contr.bdf" "inst" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 648 1328 1536 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036630271 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "color RealTimeColorMasking.vhd(20) " "VHDL Signal Declaration warning at RealTimeColorMasking.vhd(20): used implicit default value for signal \"color\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1634036630271 "|VGA_contr|masking:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LR_Limit RealTimeColorMasking.vhd(27) " "VHDL Signal Declaration warning at RealTimeColorMasking.vhd(27): used explicit default value for signal \"LR_Limit\" because signal was never assigned a value" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1634036630281 "|VGA_contr|masking:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DIST_Limit RealTimeColorMasking.vhd(28) " "VHDL Signal Declaration warning at RealTimeColorMasking.vhd(28): used explicit default value for signal \"DIST_Limit\" because signal was never assigned a value" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1634036630281 "|VGA_contr|masking:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ED_Limit RealTimeColorMasking.vhd(30) " "VHDL Signal Declaration warning at RealTimeColorMasking.vhd(30): used explicit default value for signal \"ED_Limit\" because signal was never assigned a value" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1634036630281 "|VGA_contr|masking:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "EN_Limit RealTimeColorMasking.vhd(31) " "VHDL Signal Declaration warning at RealTimeColorMasking.vhd(31): used explicit default value for signal \"EN_Limit\" because signal was never assigned a value" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1634036630281 "|VGA_contr|masking:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "EV_Limit RealTimeColorMasking.vhd(32) " "VHDL Signal Declaration warning at RealTimeColorMasking.vhd(32): used explicit default value for signal \"EV_Limit\" because signal was never assigned a value" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1634036630281 "|VGA_contr|masking:inst"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "('0','0','1','1','0','1','1','0','0','1') 10 9 RealTimeColorMasking.vhd(78) " "VHDL Expression error at RealTimeColorMasking.vhd(78): expression \"('0','0','1','1','0','1','1','0','0','1')\" has 10 elements ; expected 9 elements." {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 78 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1634036630281 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "masking:inst " "Can't elaborate user hierarchy \"masking:inst\"" {  } { { "VGA_contr.bdf" "inst" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 648 1328 1536 792 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634036630281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634036630917 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 12 13:03:50 2021 " "Processing ended: Tue Oct 12 13:03:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634036630917 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634036630917 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634036630917 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634036630917 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634036631767 ""}
