#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb 16 15:43:22 2021
# Process ID: 18932
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21500 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
ipx::edit_ip_in_project -upgrade true -name barrett_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/barrett_reduce_v1_0_project c:/Projects/ip_repo/barrett_reduce_1.0/component.xml
update_compile_order -fileset sources_1
launch_simulation
set_property library work [get_files  c:/Projects/ip_repo/barrett_reduce_1.0/hdl/barrett_reduce_v1_0.vhd]
set_property library work [get_files  c:/Projects/ip_repo/barrett_reduce_1.0/hdl/testbench.vhd]
launch_simulation
source testbench.tcl
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg}
add_files -fileset sim_1 -norecurse C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg
set_property xsim.view C:/Projects/kyber-fpga/testbench_behav_barret_reduce.wcfg [get_filesets sim_1]
relaunch_sim
current_project kyber-fpga
ipx::edit_ip_in_project -upgrade true -name polyvec_reduce_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/polyvec_reduce_v1_0_project c:/Projects/ip_repo/polyvec_reduce_1.0/component.xml
update_compile_order -fileset sources_1
current_project barrett_reduce_v1_0_project
relaunch_sim
close_sim
launch_simulation
launch_simulation
