56fbeefe366e ("CLK: HSDK: CGU: add support for 148.5MHz clock")
423f042a65a2 ("CLK: HSDK: CGU: support PLL bypassing")
daeeb438c052 ("ARC: clk: introduce HSDK pll driver")
