// Seed: 2862067960
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  reg id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13 = id_10;
  reg id_14;
  reg id_15;
  id_16 :
  assert property (@(posedge 1'b0) id_12)
  else $display(1'b0);
  initial begin
    if (id_8) begin
      if (1) begin
        id_5 <= 1;
      end
    end else begin
      if ("") begin
        id_14 <= 1;
        id_13 <= id_3 * id_13;
        id_15 <= 1;
      end else begin
        return 1;
      end
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final begin
    id_2 <= id_3;
  end
  wire id_4;
  module_0(
      id_4, id_1, id_4
  );
endmodule
