/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = _00_ ? celloutsig_0_11z : celloutsig_0_12z;
  assign celloutsig_1_13z = !(celloutsig_1_10z ? celloutsig_1_7z : celloutsig_1_5z);
  assign celloutsig_0_7z = ~((in_data[35] | celloutsig_0_1z) & (celloutsig_0_6z | celloutsig_0_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_1z[4] | celloutsig_1_2z) & (celloutsig_1_2z | celloutsig_1_1z[1]));
  assign celloutsig_0_2z = ~((in_data[82] | in_data[74]) & (celloutsig_0_0z | in_data[35]));
  assign celloutsig_1_7z = celloutsig_1_3z[1] | ~(celloutsig_1_3z[11]);
  reg [7:0] _08_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _08_ <= 8'h00;
    else _08_ <= { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _01_[7], _00_, _01_[5:0] } = _08_;
  assign celloutsig_0_0z = in_data[84:82] > in_data[37:35];
  assign celloutsig_0_3z = in_data[76:63] > { in_data[54:43], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = { _01_[7], _00_, _01_[5], celloutsig_0_9z, celloutsig_0_4z } > { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z } <= { _01_[4:2], celloutsig_0_1z };
  assign celloutsig_0_14z = { _00_, _01_[5:2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z } && { in_data[54:51], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[9:2], celloutsig_1_3z, celloutsig_1_4z } && { in_data[175:167], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_0z = ! in_data[171:160];
  assign celloutsig_1_2z = { celloutsig_1_1z[5:4], celloutsig_1_0z } || celloutsig_1_1z[5:3];
  assign celloutsig_0_1z = in_data[34] & ~(celloutsig_0_0z);
  assign celloutsig_0_15z = celloutsig_0_0z & ~(_01_[1]);
  assign celloutsig_1_4z = { celloutsig_1_3z[11:10], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[166:165], in_data[96] };
  assign celloutsig_1_3z = - { celloutsig_1_1z[7:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[51:48], celloutsig_0_6z } !== { in_data[41:38], celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[135:125], celloutsig_1_0z } | { in_data[179:170], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = | { _00_, _01_[7], _01_[5:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_8z = | { celloutsig_1_2z, in_data[115:105] };
  assign celloutsig_1_9z = | { celloutsig_1_7z, celloutsig_1_4z[3:2], celloutsig_1_3z };
  assign celloutsig_0_10z = ~^ { in_data[35:24], celloutsig_0_7z };
  assign celloutsig_1_18z = ^ { in_data[135:124], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_4z = ^ { in_data[47:45], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_10z = ^ { celloutsig_1_4z[3], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_1z[4:3], celloutsig_1_2z, celloutsig_1_13z } <<< { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_1_16z = celloutsig_1_15z ^ { celloutsig_1_1z[11], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_19z = ~((celloutsig_1_13z & celloutsig_1_16z[0]) | (in_data[100] & celloutsig_1_6z));
  assign celloutsig_0_8z = ~((celloutsig_0_1z & celloutsig_0_1z) | (celloutsig_0_3z & in_data[0]));
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
