// Seed: 1253762608
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6
);
  wire id_8;
  reg id_9, id_10, id_11, id_12;
  reg id_13, id_14, id_15, id_16;
  assign module_1.type_25 = 0;
  always
    if (1) id_10 <= id_15;
    else id_11#(1) <= -1 != -1;
  assign id_9 = 1;
  parameter id_17 = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output tri0 id_2,
    input uwire id_3,
    id_46,
    output wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    input wire id_15,
    input wire id_16,
    output wor id_17,
    output supply0 id_18,
    input wor id_19,
    input wire id_20,
    output supply1 id_21,
    input wor id_22,
    output tri0 id_23,
    input uwire id_24,
    output wand id_25,
    output tri1 id_26,
    input supply0 id_27,
    input tri0 id_28,
    output wire id_29,
    input wire id_30,
    output wire id_31,
    input wire id_32,
    input tri0 id_33,
    input wor id_34,
    input tri0 id_35,
    input supply1 id_36,
    input uwire id_37,
    input wor id_38,
    input supply1 id_39,
    input wand id_40,
    output supply0 id_41,
    input wand id_42,
    input tri id_43,
    output tri1 id_44
);
  parameter id_47 = -1;
  module_0 modCall_1 (
      id_40,
      id_14,
      id_43,
      id_6,
      id_30,
      id_7,
      id_43
  );
endmodule
