{"version":"1.1.0","info":[["/home/gustavo/Documentos/USP/PCS3225/aula10/calc.v",[[[[[["calc",[[0,0],[5,2]],[[0,7],[0,11]],[],["module"]],[47,9]],[[["ram_addr_juiz",[[1,2],[1,29]],[[1,16],[1,29]],["calc"],["port","input"]],["clk",[[2,2],[2,19]],[[2,16],[2,19]],["calc"],["port","input"]],["ram_out_juiz",[[3,2],[3,28]],[[3,16],[3,28]],["calc"],["port","output"]],["done",[[4,2],[4,20]],[[4,16],[4,20]],["calc"],["port","reg"]],["ram_addr",[[6,2],[6,21]],[[6,13],[6,21]],["calc"],["variable","reg"]],["ram_in",[[7,2],[7,19]],[[7,13],[7,19]],["calc"],["variable","reg"]],["ram_rw",[[8,2],[8,19]],[[8,13],[8,19]],["calc"],["variable","reg"]],["ram_addr_mux",[[10,2],[10,25]],[[10,13],[10,25]],["calc"],["variable","wire"]],["mem",[[13,2],[20,3]],[[13,26],[13,29]],["calc"],["instance","ram"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula10/calc1 (1).v",[[[[[["calc",[[0,0],[5,2]],[[0,7],[0,11]],[],["module"]],[68,9]],[[["ram_addr_juiz",[[1,2],[1,29]],[[1,16],[1,29]],["calc"],["port","input"]],["clk",[[2,2],[2,19]],[[2,16],[2,19]],["calc"],["port","input"]],["ram_out_juiz",[[3,2],[3,28]],[[3,16],[3,28]],["calc"],["port","output"]],["done",[[4,2],[4,20]],[[4,16],[4,20]],["calc"],["port","reg"]],["ram_addr",[[6,2],[6,21]],[[6,13],[6,21]],["calc"],["variable","reg"]],["ram_in",[[7,2],[7,19]],[[7,13],[7,19]],["calc"],["variable","reg"]],["ram_rw",[[8,2],[8,19]],[[8,13],[8,19]],["calc"],["variable","reg"]],["ram_addr_mux",[[10,2],[10,25]],[[10,13],[10,25]],["calc"],["variable","wire"]],["mem",[[13,2],[20,3]],[[13,26],[13,29]],["calc"],["instance","ram"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula10/ram.v",[[[[[["ram",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[16,9]],[[["W",[[1,2],[1,16]],[[1,12],[1,13]],["ram"],["parameter-port","parameter"]],["L",[[1,18],[1,22]],[[1,18],[1,19]],["ram"],["parameter-port","W"]],["addr",[[3,2],[3,29]],[[3,25],[3,29]],["ram"],["port","input"]],["data_in",[[4,2],[4,24]],[[4,17],[4,24]],["ram"],["port","input"]],["rw",[[5,2],[5,11]],[[5,9],[5,11]],["ram"],["port","input"]],["oe",[[5,13],[5,15]],[[5,13],[5,15]],["ram"],["port","rw"]],["data_out",[[6,2],[6,25]],[[6,17],[6,25]],["ram"],["port","output"]],["mem",[[8,2],[8,24]],[[8,14],[8,17]],["ram"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula12/notebook/rom.v",[[[[[["rom",[[0,0],[6,2]],[[0,7],[0,10]],[],["module"]],[26,9]],[[["L",[[1,2],[1,16]],[[1,12],[1,13]],["rom"],["parameter-port","parameter"]],["addr",[[3,2],[3,29]],[[3,25],[3,29]],["rom"],["port","input"]],["oe",[[4,2],[4,11]],[[4,9],[4,11]],["rom"],["port","input"]],["data",[[5,2],[5,20]],[[5,16],[5,20]],["rom"],["port","output"]],["mem",[[8,2],[8,23]],[[8,13],[8,16]],["rom"],["variable","reg"]],["i",[[11,2],[11,11]],[[11,10],[11,11]],["rom"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula12/rom.v",[[[[[["rom",[[0,0],[6,2]],[[0,7],[0,10]],[],["module"]],[25,9]],[[["L",[[1,2],[1,16]],[[1,12],[1,13]],["rom"],["parameter-port","parameter"]],["addr",[[3,2],[3,29]],[[3,25],[3,29]],["rom"],["port","input"]],["oe",[[4,2],[4,11]],[[4,9],[4,11]],["rom"],["port","input"]],["data",[[5,2],[5,20]],[[5,16],[5,20]],["rom"],["port","output"]],["mem",[[7,2],[7,23]],[[7,13],[7,16]],["rom"],["variable","reg"]],["i",[[10,2],[10,11]],[[10,10],[10,11]],["rom"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula14/datapath_template.v",[[[[[["datapath",[[0,0],[26,2]],[[0,7],[0,15]],[],["module"]],[92,9]],[[["W",[[2,2],[2,18]],[[2,12],[2,13]],["datapath"],["parameter-port","parameter"]],["IM_L",[[3,2],[3,21]],[[3,12],[3,16]],["datapath"],["parameter-port","parameter"]],["DM_L",[[4,2],[4,22]],[[4,12],[4,16]],["datapath"],["parameter-port","parameter"]],["clk",[[6,2],[6,11]],[[6,8],[6,11]],["datapath"],["port","input"]],["RegWrite",[[9,2],[9,16]],[[9,8],[9,16]],["datapath"],["port","input"]],["ALUsrc",[[10,2],[10,14]],[[10,8],[10,14]],["datapath"],["port","input"]],["PCsrc",[[11,2],[11,13]],[[11,8],[11,13]],["datapath"],["port","input"]],["MemtoReg",[[12,2],[12,16]],[[12,8],[12,16]],["datapath"],["port","input"]],["ALUzero",[[13,2],[13,16]],[[13,9],[13,16]],["datapath"],["port","output"]],["instType",[[14,2],[14,23]],[[14,15],[14,23]],["datapath"],["port","input"]],["ALUop",[[15,2],[15,20]],[[15,15],[15,20]],["datapath"],["port","input"]],["PC",[[16,2],[16,30]],[[16,28],[16,30]],["datapath"],["port","input"]],["PCnext",[[17,2],[17,34]],[[17,28],[17,34]],["datapath"],["port","output"]],["im_data",[[20,2],[20,23]],[[20,16],[20,23]],["datapath"],["port","input"]],["dm_data_out",[[23,2],[23,28]],[[23,17],[23,28]],["datapath"],["port","input"]],["dm_data_in",[[24,2],[24,27]],[[24,17],[24,27]],["datapath"],["port","output"]],["dm_addr",[[25,2],[25,35]],[[25,28],[25,35]],["datapath"],["port","output"]],["inst_R",[[28,2],[32,23]],[[29,4],[29,10]],["datapath"],["localparam"]],["rd",[[35,2],[35,33]],[[35,13],[35,15]],["datapath"],["variable","wire"]],["rs1",[[36,2],[36,33]],[[36,13],[36,16]],["datapath"],["variable","wire"]],["rs2",[[37,2],[37,33]],[[37,13],[37,16]],["datapath"],["variable","wire"]],["rf_wd",[[42,2],[42,20]],[[42,15],[42,20]],["datapath"],["variable","wire"]],["rs1_data",[[42,2],[42,30]],[[42,22],[42,30]],["datapath"],["variable","rf_wd"]],["rs2_data",[[42,2],[42,40]],[[42,32],[42,40]],["datapath"],["variable","rs1_data"]],["RF",[[43,2],[52,3]],[[43,20],[43,22]],["datapath"],["instance","registerfile"]],["aluA",[[58,2],[58,19]],[[58,15],[58,19]],["datapath"],["variable","wire"]],["aluB",[[58,2],[58,25]],[[58,21],[58,25]],["datapath"],["variable","aluA"]],["aluout",[[58,2],[58,33]],[[58,27],[58,33]],["datapath"],["variable","aluB"]],["ALU",[[59,2],[65,3]],[[59,11],[59,14]],["datapath"],["instance","alu"]],["imm",[[68,2],[68,16]],[[68,13],[68,16]],["datapath"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula17/control_unit.v",[[[[[["control_unit",[[0,0],[14,2]],[[0,7],[0,19]],[],["module"]],[136,8]],[[["W",[[2,2],[2,18]],[[2,12],[2,13]],["control_unit"],["parameter-port","parameter"]],["IM_L",[[3,2],[3,21]],[[3,12],[3,16]],["control_unit"],["parameter-port","parameter"]],["im_data",[[5,2],[5,22]],[[5,15],[5,22]],["control_unit"],["port","input"]],["ALUzero",[[6,2],[6,15]],[[6,8],[6,15]],["control_unit"],["port","input"]],["RegWrite",[[7,2],[8,12]],[[8,4],[8,12]],["control_unit"],["port","reg"]],["ALUsrc",[[9,4],[9,10]],[[9,4],[9,10]],["control_unit"],["port","RegWrite"]],["PCsrc",[[10,4],[10,9]],[[10,4],[10,9]],["control_unit"],["port","ALUsrc"]],["MemtoReg",[[11,4],[11,12]],[[11,4],[11,12]],["control_unit"],["port","PCsrc"]],["ALUctl",[[12,4],[12,10]],[[12,4],[12,10]],["control_unit"],["port","MemtoReg"]],["MemWrite",[[13,4],[13,12]],[[13,4],[13,12]],["control_unit"],["port","ALUctl"]],["op_add_sub",[[16,2],[21,28]],[[17,4],[17,14]],["control_unit"],["localparam"]],["opcode",[[24,2],[24,36]],[[24,13],[24,19]],["control_unit"],["variable","wire"]],["rd",[[25,2],[25,36]],[[25,13],[25,15]],["control_unit"],["variable","wire"]],["funct3",[[26,2],[26,36]],[[26,13],[26,19]],["control_unit"],["variable","wire"]],["rs1",[[27,2],[27,36]],[[27,13],[27,16]],["control_unit"],["variable","wire"]],["rs2",[[28,2],[28,36]],[[28,13],[28,16]],["control_unit"],["variable","wire"]],["funct7",[[29,2],[29,36]],[[29,13],[29,19]],["control_unit"],["variable","wire"]],["ALUop",[[32,2],[32,17]],[[32,12],[32,17]],["control_unit"],["variable","reg"]],["branch",[[58,2],[58,12]],[[58,6],[58,12]],["control_unit"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula19/ham74.v",[[[[[["ham74",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[104,9]],[[["data_in",[[2,2],[2,22]],[[2,15],[2,22]],["ham74"],["port","input"]],["err_detect",[[3,2],[3,19]],[[3,9],[3,19]],["ham74"],["port","output"]],["data_out",[[4,2],[4,27]],[[4,19],[4,27]],["ham74"],["port","reg"]],["p1",[[6,2],[7,19]],[[7,4],[7,6]],["ham74"],["variable","wire"]],["p2",[[6,2],[8,19]],[[8,4],[8,6]],["ham74"],["variable","p1"]],["d1",[[6,2],[9,19]],[[9,4],[9,6]],["ham74"],["variable","p2"]],["p3",[[6,2],[10,19]],[[10,4],[10,6]],["ham74"],["variable","d1"]],["d2",[[6,2],[11,19]],[[11,4],[11,6]],["ham74"],["variable","p3"]],["d3",[[6,2],[12,19]],[[12,4],[12,6]],["ham74"],["variable","d2"]],["d4",[[6,2],[13,19]],[[13,4],[13,6]],["ham74"],["variable","d3"]],["p1_err",[[15,2],[15,12]],[[15,6],[15,12]],["ham74"],["variable","reg"]],["p2_err",[[15,2],[15,20]],[[15,14],[15,20]],["ham74"],["variable","p1_err"]],["p3_err",[[15,2],[15,28]],[[15,22],[15,28]],["ham74"],["variable","p2_err"]],["p1_c",[[16,2],[16,10]],[[16,6],[16,10]],["ham74"],["variable","reg"]],["p2_c",[[16,2],[16,16]],[[16,12],[16,16]],["ham74"],["variable","p1_c"]],["p3_c",[[16,2],[16,22]],[[16,18],[16,22]],["ham74"],["variable","p2_c"]],["bit_err",[[17,2],[17,19]],[[17,12],[17,19]],["ham74"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula19/ram74.v",[[[[[["ram74",[[0,0],[7,2]],[[0,7],[0,12]],[],["module"]],[28,8]],[[["L",[[1,4],[1,18]],[[1,14],[1,15]],["ram74"],["parameter-port","parameter"]],["addr",[[3,2],[3,29]],[[3,25],[3,29]],["ram74"],["port","input"]],["data_in",[[4,2],[4,22]],[[4,15],[4,22]],["ram74"],["port","input"]],["clk",[[5,2],[5,12]],[[5,9],[5,12]],["ram74"],["port","input"]],["rw",[[5,14],[5,16]],[[5,14],[5,16]],["ram74"],["port","clk"]],["oe",[[5,18],[5,20]],[[5,18],[5,20]],["ram74"],["port","rw"]],["data_out",[[6,2],[6,23]],[[6,15],[6,23]],["ram74"],["port","output"]],["mem",[[8,2],[8,22]],[[8,12],[8,15]],["ram74"],["variable","reg"]],["data_buff",[[8,2],[8,33]],[[8,24],[8,33]],["ram74"],["variable","mem"]],["err",[[9,2],[9,15]],[[9,12],[9,15]],["ram74"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula2/romram-artur.v",[[[[[["rom_16",[[0,0],[0,35]],[[0,7],[0,13]],[],["module"]],[15,0]],[[["out",[[0,16],[0,19]],[[0,16],[0,19]],["rom_16"],["port"]],["addr",[[0,22],[0,26]],[[0,22],[0,26]],["rom_16"],["port","out"]],["CS",[[0,29],[0,31]],[[0,29],[0,31]],["rom_16"],["port","addr"]],["addr",[[1,7],[1,21]],[[1,17],[1,21]],["rom_16"],["port"]],["CS",[[2,7],[2,9]],[[2,7],[2,9]],["rom_16"],["port"]],["out",[[3,8],[3,26]],[[3,23],[3,26]],["rom_16"],["port","reg"]],["data",[[4,1],[4,31]],[[4,16],[4,20]],["rom_16"],["variable","reg"]],["i",[[5,1],[5,10]],[[5,9],[5,10]],["rom_16"],["variable","integer"]]]]],[[["ram_4",[[16,0],[16,44]],[[16,7],[16,12]],[],["module"]],[35,0]],[[["out",[[16,15],[16,18]],[[16,15],[16,18]],["ram_4"],["port"]],["in",[[16,21],[16,23]],[[16,21],[16,23]],["ram_4"],["port","out"]],["addr",[[16,26],[16,30]],[[16,26],[16,30]],["ram_4"],["port","in"]],["RW",[[16,33],[16,35]],[[16,33],[16,35]],["ram_4"],["port","addr"]],["CS",[[19,10],[19,14]],[[19,12],[19,14]],["ram_4"],["port","RW"]],["in",[[17,7],[17,20]],[[17,18],[17,20]],["ram_4"],["port"]],["addr",[[18,7],[18,21]],[[18,17],[18,21]],["ram_4"],["port"]],["RW",[[19,7],[19,9]],[[19,7],[19,9]],["ram_4"],["port"]],["out",[[20,8],[20,26]],[[20,23],[20,26]],["ram_4"],["port","reg"]],["data",[[21,1],[21,30]],[[21,16],[21,20]],["ram_4"],["variable","reg"]],["i",[[22,1],[22,10]],[[22,9],[22,10]],["ram_4"],["variable","integer"]]]]],[[["romram1",[[36,0],[36,27]],[[36,7],[36,14]],[],["module"]],[55,9]],[[["out",[[36,16],[36,19]],[[36,16],[36,19]],["romram1"],["port"]],["done",[[36,21],[36,25]],[[36,21],[36,25]],["romram1"],["port","out"]],["out",[[37,11],[37,26]],[[37,23],[37,26]],["romram1"],["port","wire"]],["done",[[38,11],[38,19]],[[38,15],[38,19]],["romram1"],["port","reg"]],["endereco_rom",[[39,4],[39,35]],[[39,14],[39,26]],["romram1"],["variable","reg"]],["endereco_ram",[[40,4],[40,33]],[[40,14],[40,26]],["romram1"],["variable","reg"]],["RW",[[41,4],[41,17]],[[41,8],[41,10]],["romram1"],["variable","reg"]],["chip_selector",[[42,4],[42,28]],[[42,8],[42,21]],["romram1"],["variable","reg"]],["w1",[[43,4],[43,18]],[[43,16],[43,18]],["romram1"],["variable","wire"]],["w2",[[43,4],[43,22]],[[43,20],[43,22]],["romram1"],["variable","w1"]],["rom",[[44,4],[44,45]],[[44,11],[44,14]],["romram1"],["instance","rom_16"]],["ram1",[[45,4],[45,54]],[[45,10],[45,14]],["romram1"],["instance","ram_4"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula2/romram.v",[[[[[["romram1",[[0,0],[3,2]],[[0,7],[0,14]],[],["module"]],[31,0]],[[["out",[[1,4],[1,21]],[[1,18],[1,21]],["romram1"],["port","output"]],["done",[[2,4],[2,19]],[[2,15],[2,19]],["romram1"],["port","reg"]],["outrom",[[4,4],[4,22]],[[4,16],[4,22]],["romram1"],["variable","wire"]],["in",[[5,4],[5,17]],[[5,15],[5,17]],["romram1"],["variable","reg"]],["RW",[[6,4],[6,10]],[[6,8],[6,10]],["romram1"],["variable","reg"]],["rom",[[8,4],[12,5]],[[8,11],[8,14]],["romram1"],["instance","rom_16"]],["ram",[[14,4],[20,5]],[[14,10],[14,13]],["romram1"],["instance","ram_4"]]]]],[[["romram2",[[32,0],[34,32]],[[32,7],[32,14]],[],["module"]],[67,0]],[[["soma",[[32,15],[32,37]],[[32,33],[32,37]],["romram2"],["port","reg"]],["comp",[[33,15],[33,30]],[[33,26],[33,30]],["romram2"],["port","reg"]],["done",[[34,15],[34,30]],[[34,26],[34,30]],["romram2"],["port","reg"]],["aux_sum",[[35,4],[35,22]],[[35,15],[35,22]],["romram2"],["variable","reg"]],["i",[[36,4],[36,13]],[[36,12],[36,13]],["romram2"],["variable","integer"]],["addr_ram",[[37,4],[37,29]],[[37,14],[37,22]],["romram2"],["variable","reg"]],["addr_rom",[[38,4],[38,22]],[[38,14],[38,22]],["romram2"],["variable","reg"]],["output_rom",[[39,4],[39,26]],[[39,16],[39,26]],["romram2"],["variable","wire"]],["input_ram",[[40,4],[40,24]],[[40,15],[40,24]],["romram2"],["variable","reg"]],["output_ram",[[41,4],[41,26]],[[41,16],[41,26]],["romram2"],["variable","wire"]],["rw_ram",[[42,4],[42,14]],[[42,8],[42,14]],["romram2"],["variable","reg"]],["rom",[[44,4],[44,43]],[[44,11],[44,14]],["romram2"],["instance","rom_16"]],["ram",[[45,4],[45,57]],[[45,10],[45,13]],["romram2"],["instance","ram_4"]]]]],[[["romram3",[[68,0],[71,2]],[[68,7],[68,14]],[],["module"]],[113,0]],[[["out",[[69,4],[69,21]],[[69,18],[69,21]],["romram3"],["port","output"]],["done",[[70,4],[70,19]],[[70,15],[70,19]],["romram3"],["port","reg"]],["outrom",[[72,4],[72,22]],[[72,16],[72,22]],["romram3"],["variable","wire"]],["outram",[[73,4],[73,22]],[[73,16],[73,22]],["romram3"],["variable","wire"]],["in",[[74,4],[74,17]],[[74,15],[74,17]],["romram3"],["variable","reg"]],["RW",[[75,4],[75,10]],[[75,8],[75,10]],["romram3"],["variable","reg"]],["addrrom",[[76,1],[76,18]],[[76,11],[76,18]],["romram3"],["variable","reg"]],["addrram",[[77,1],[77,18]],[[77,11],[77,18]],["romram3"],["variable","reg"]],["i",[[78,1],[78,10]],[[78,9],[78,10]],["romram3"],["variable","integer"]],["rom",[[80,4],[84,5]],[[80,11],[80,14]],["romram3"],["instance","rom_16"]],["ram",[[88,2],[94,3]],[[88,8],[88,11]],["romram3"],["instance","ram_4"]],["ram2",[[98,4],[104,5]],[[98,10],[98,14]],["romram3"],["instance","ram_4"]]]]],[[["ram_4",[[114,0],[114,44]],[[114,7],[114,12]],[],["module"]],[133,0]],[[["out",[[114,15],[114,18]],[[114,15],[114,18]],["ram_4"],["port"]],["in",[[114,21],[114,23]],[[114,21],[114,23]],["ram_4"],["port","out"]],["addr",[[114,26],[114,30]],[[114,26],[114,30]],["ram_4"],["port","in"]],["RW",[[114,33],[114,35]],[[114,33],[114,35]],["ram_4"],["port","addr"]],["CS",[[117,13],[117,17]],[[117,15],[117,17]],["ram_4"],["port","RW"]],["in",[[115,10],[115,23]],[[115,21],[115,23]],["ram_4"],["port"]],["addr",[[116,10],[116,24]],[[116,20],[116,24]],["ram_4"],["port"]],["RW",[[117,10],[117,12]],[[117,10],[117,12]],["ram_4"],["port"]],["out",[[118,11],[118,29]],[[118,26],[118,29]],["ram_4"],["port","reg"]],["data",[[119,4],[119,33]],[[119,19],[119,23]],["ram_4"],["variable","reg"]],["i",[[120,4],[120,13]],[[120,12],[120,13]],["ram_4"],["variable","integer"]]]]],[[["rom_16",[[134,0],[134,35]],[[134,7],[134,13]],[],["module"]],[148,9]],[[["out",[[134,16],[134,19]],[[134,16],[134,19]],["rom_16"],["port"]],["addr",[[134,22],[134,26]],[[134,22],[134,26]],["rom_16"],["port","out"]],["CS",[[134,29],[134,31]],[[134,29],[134,31]],["rom_16"],["port","addr"]],["addr",[[135,10],[135,24]],[[135,20],[135,24]],["rom_16"],["port"]],["CS",[[136,10],[136,12]],[[136,10],[136,12]],["rom_16"],["port"]],["out",[[137,11],[137,29]],[[137,26],[137,29]],["rom_16"],["port","reg"]],["data",[[138,4],[138,34]],[[138,19],[138,23]],["rom_16"],["variable","reg"]],["i",[[139,4],[139,13]],[[139,12],[139,13]],["rom_16"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula2/test.v",[[[[[["test",[[0,0],[0,12]],[[0,7],[0,11]],[],["module"]],[12,9]],[[["out",[[1,1],[1,16]],[[1,13],[1,16]],["test"],["variable","wire"]],["done",[[2,1],[2,10]],[[2,6],[2,10]],["test"],["variable","wire"]],["u1",[[4,1],[4,23]],[[4,9],[4,11]],["test"],["instance","romram1"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula2/test2.v",[[[[[["test",[[0,0],[0,12]],[[0,7],[0,11]],[],["module"]],[12,9]],[[["out",[[1,1],[1,16]],[[1,13],[1,16]],["test"],["variable","wire"]],["done",[[2,1],[2,10]],[[2,6],[2,10]],["test"],["variable","wire"]],["u1",[[4,1],[4,23]],[[4,9],[4,11]],["test"],["instance","romram3"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula21/m_dec.v",[[[[[["m_dec",[[0,0],[7,2]],[[0,7],[0,12]],[],["module"]],[50,9]],[[["clk_dec",[[2,2],[2,16]],[[2,9],[2,16]],["m_dec"],["port","input"]],["rst",[[3,2],[3,12]],[[3,9],[3,12]],["m_dec"],["port","input"]],["data_m",[[4,2],[4,15]],[[4,9],[4,15]],["m_dec"],["port","input"]],["data_out",[[5,2],[5,21]],[[5,13],[5,21]],["m_dec"],["port","reg"]],["sample",[[6,2],[6,19]],[[6,13],[6,19]],["m_dec"],["port","reg"]],["state",[[8,2],[8,17]],[[8,12],[8,17]],["m_dec"],["variable","reg"]],["s_ini",[[10,2],[13,14]],[[11,4],[11,9]],["m_dec"],["localparam"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula21/m_enc.v",[[[[[["m_enc",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[10,0]],[[["clk_enc",[[2,2],[2,16]],[[2,9],[2,16]],["m_enc"],["port","input"]],["data_in",[[3,2],[3,16]],[[3,9],[3,16]],["m_enc"],["port","input"]],["data_m",[[4,2],[4,15]],[[4,9],[4,15]],["m_enc"],["port","output"]]]]],[[["testbench",[[11,0],[11,17]],[[11,7],[11,16]],[],["module"]],[23,9]],[[["clk_enc",[[12,0],[12,11]],[[12,4],[12,11]],["testbench"],["variable","reg"]],["data_in",[[13,0],[13,11]],[[13,4],[13,11]],["testbench"],["variable","reg"]],["data_m",[[14,0],[14,11]],[[14,5],[14,11]],["testbench"],["variable","wire"]],["enc",[[21,0],[21,36]],[[21,6],[21,9]],["testbench"],["instance","m_enc"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula23/cpu.v",[[[[[["cpu",[[0,0],[12,2]],[[0,7],[0,10]],[],["module"]],[103,9]],[[["IM_L",[[2,2],[2,20]],[[2,12],[2,16]],["cpu"],["parameter-port","parameter"]],["DM_L",[[2,22],[2,32]],[[2,22],[2,26]],["cpu"],["parameter-port","IM_L"]],["clk",[[4,2],[4,11]],[[4,8],[4,11]],["cpu"],["port","input"]],["rst",[[5,2],[5,11]],[[5,8],[5,11]],["cpu"],["port","input"]],["ready",[[6,2],[6,13]],[[6,8],[6,13]],["cpu"],["port","input"]],["rdata",[[7,2],[7,20]],[[7,15],[7,20]],["cpu"],["port","input"]],["addr",[[8,2],[8,24]],[[8,20],[8,24]],["cpu"],["port","reg"]],["wdata",[[9,2],[9,25]],[[9,20],[9,25]],["cpu"],["port","reg"]],["write",[[10,2],[10,18]],[[10,13],[10,18]],["cpu"],["port","reg"]],["done",[[11,2],[11,17]],[[11,13],[11,17]],["cpu"],["port","reg"]],["inst_ADD",[[14,2],[18,29]],[[15,4],[15,12]],["cpu"],["localparam"]],["s_fetch",[[21,2],[25,18]],[[22,4],[22,11]],["cpu"],["localparam"]],["state",[[26,2],[26,18]],[[26,13],[26,18]],["cpu"],["variable","reg"]],["opcode",[[29,2],[29,19]],[[29,13],[29,19]],["cpu"],["variable","reg"]],["rd",[[30,2],[30,15]],[[30,13],[30,15]],["cpu"],["variable","reg"]],["rs1",[[30,2],[30,20]],[[30,17],[30,20]],["cpu"],["variable","rd"]],["rs2",[[30,2],[30,25]],[[30,22],[30,25]],["cpu"],["variable","rs1"]],["imm_I",[[31,2],[31,18]],[[31,13],[31,18]],["cpu"],["variable","reg"]],["imm_S",[[31,2],[31,25]],[[31,20],[31,25]],["cpu"],["variable","imm_I"]],["PC",[[34,2],[34,19]],[[34,13],[34,15]],["cpu"],["variable","reg"]],["RF",[[37,2],[37,21]],[[37,13],[37,15]],["cpu"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula23/mboard.v",[[[[[["mboard",[[0,0],[5,2]],[[0,7],[0,13]],[],["module"]],[37,8]],[[["IM_L",[[2,2],[2,20]],[[2,12],[2,16]],["mboard"],["parameter-port","parameter"]],["DM_L",[[2,22],[2,32]],[[2,22],[2,26]],["mboard"],["parameter-port","IM_L"]],["clk",[[4,2],[4,11]],[[4,8],[4,11]],["mboard"],["port","input"]],["rst",[[4,13],[4,16]],[[4,13],[4,16]],["mboard"],["port","clk"]],["ready",[[6,2],[7,9]],[[7,4],[7,9]],["mboard"],["variable","wire"]],["readyout",[[6,2],[8,12]],[[8,4],[8,12]],["mboard"],["variable","ready"]],["sel1",[[6,2],[9,8]],[[9,4],[9,8]],["mboard"],["variable","readyout"]],["sel2",[[6,2],[10,8]],[[10,4],[10,8]],["mboard"],["variable","sel1"]],["write",[[6,2],[11,9]],[[11,4],[11,9]],["mboard"],["variable","sel2"]],["done",[[6,2],[12,8]],[[12,4],[12,8]],["mboard"],["variable","write"]],["rdata",[[14,2],[15,9]],[[15,4],[15,9]],["mboard"],["variable","wire"]],["wdata",[[14,2],[16,9]],[[16,4],[16,9]],["mboard"],["variable","rdata"]],["addr",[[14,2],[17,8]],[[17,4],[17,8]],["mboard"],["variable","wdata"]],["processor",[[19,2],[19,33]],[[19,20],[19,29]],["mboard"],["instance","cpu"]],["instMem",[[21,2],[25,3]],[[21,14],[21,21]],["mboard"],["instance","rom"]],["dataMem",[[27,2],[31,3]],[[27,14],[27,21]],["mboard"],["instance","ram"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula23/ram.v",[[[[[["ram",[[0,0],[8,2]],[[0,7],[0,10]],[],["module"]],[24,8]],[[["W",[[1,4],[1,18]],[[1,14],[1,15]],["ram"],["parameter-port","parameter"]],["L",[[1,20],[1,25]],[[1,20],[1,21]],["ram"],["parameter-port","W"]],["addr",[[3,2],[3,20]],[[3,16],[3,20]],["ram"],["port","input"]],["wdata",[[4,2],[4,21]],[[4,16],[4,21]],["ram"],["port","input"]],["write",[[5,2],[5,14]],[[5,9],[5,14]],["ram"],["port","input"]],["sel",[[5,16],[5,19]],[[5,16],[5,19]],["ram"],["port","write"]],["clk",[[5,21],[5,24]],[[5,21],[5,24]],["ram"],["port","sel"]],["rdata",[[6,2],[6,21]],[[6,16],[6,21]],["ram"],["port","output"]],["ready",[[7,2],[7,14]],[[7,9],[7,14]],["ram"],["port","output"]],["mem",[[9,2],[9,28]],[[9,12],[9,15]],["ram"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula23/rom.v",[[[[[["rom",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[16,9]],[[["L",[[1,4],[1,17]],[[1,14],[1,15]],["rom"],["parameter-port","parameter"]],["addr",[[3,2],[3,19]],[[3,15],[3,19]],["rom"],["port","input"]],["sel",[[4,2],[4,12]],[[4,9],[4,12]],["rom"],["port","input"]],["rdata",[[5,2],[5,21]],[[5,16],[5,21]],["rom"],["port","output"]],["ready",[[6,2],[6,14]],[[6,9],[6,14]],["rom"],["port","output"]],["mem",[[8,2],[8,24]],[[8,12],[8,15]],["rom"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula23/tb.v",[[[[[["tb",[[0,0],[0,12]],[[0,7],[0,9]],[],["module"]],[23,9]],[[["clk",[[2,4],[2,15]],[[2,8],[2,11]],["tb"],["variable","reg"]],["rst",[[3,4],[3,15]],[[3,8],[3,11]],["tb"],["variable","reg"]],["DUT",[[7,4],[7,19]],[[7,11],[7,14]],["tb"],["instance","mboard"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/alu.v",[[[[[["alu",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[22,8]],[[["W",[[1,4],[1,20]],[[1,14],[1,15]],["alu"],["parameter-port","parameter"]],["ALUctl",[[3,2],[3,23]],[[3,17],[3,23]],["alu"],["port","input"]],["A",[[4,2],[4,18]],[[4,17],[4,18]],["alu"],["port","input"]],["B",[[4,20],[4,21]],[[4,20],[4,21]],["alu"],["port","A"]],["ALUout",[[5,2],[5,23]],[[5,17],[5,23]],["alu"],["port","output"]],["Zero",[[6,2],[6,13]],[[6,9],[6,13]],["alu"],["port","output"]],["Neg",[[6,15],[6,18]],[[6,15],[6,18]],["alu"],["port","Zero"]],["result",[[8,2],[17,5]],[[8,15],[8,21]],["alu"],["variable","wire"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/control_unit_tb.v",[[[[[["control_unit_tb",[[0,0],[0,23]],[[0,7],[0,22]],[],["module"]],[42,9]],[[["im_data",[[1,1],[1,19]],[[1,12],[1,19]],["control_unit_tb"],["variable","reg"]],["ALUzero",[[2,1],[2,12]],[[2,5],[2,12]],["control_unit_tb"],["variable","reg"]],["ALUneg",[[2,1],[2,20]],[[2,14],[2,20]],["control_unit_tb"],["variable","ALUzero"]],["RegWrite",[[3,1],[3,14]],[[3,6],[3,14]],["control_unit_tb"],["variable","wire"]],["ALUsrc",[[3,1],[3,22]],[[3,16],[3,22]],["control_unit_tb"],["variable","RegWrite"]],["PCsrc",[[4,1],[4,17]],[[4,12],[4,17]],["control_unit_tb"],["variable","wire"]],["MemWrite",[[4,1],[4,27]],[[4,19],[4,27]],["control_unit_tb"],["variable","PCsrc"]],["ALUctl",[[5,1],[5,18]],[[5,12],[5,18]],["control_unit_tb"],["variable","wire"]],["MemtoReg",[[5,1],[5,28]],[[5,20],[5,28]],["control_unit_tb"],["variable","ALUctl"]],["control",[[7,1],[7,26]],[[7,14],[7,21]],["control_unit_tb"],["instance","control_unit"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/control_unit-artur.v",[[[[[["control_unit",[[0,0],[7,2]],[[0,7],[0,19]],[],["module"]],[162,8]],[[["im_data",[[2,2],[2,22]],[[2,15],[2,22]],["control_unit"],["port","input"]],["ALUzero",[[3,2],[3,15]],[[3,8],[3,15]],["control_unit"],["port","input"]],["ALUneg",[[3,17],[3,23]],[[3,17],[3,23]],["control_unit"],["port","ALUzero"]],["RegWrite",[[4,2],[4,21]],[[4,13],[4,21]],["control_unit"],["port","reg"]],["ALUsrc",[[4,23],[4,29]],[[4,23],[4,29]],["control_unit"],["port","RegWrite"]],["PCsrc",[[5,2],[5,24]],[[5,19],[5,24]],["control_unit"],["port","reg"]],["MemWrite",[[5,26],[5,34]],[[5,26],[5,34]],["control_unit"],["port","PCsrc"]],["ALUctl",[[6,2],[6,25]],[[6,19],[6,25]],["control_unit"],["port","reg"]],["MemtoReg",[[6,27],[6,35]],[[6,27],[6,35]],["control_unit"],["port","ALUctl"]],["op_add",[[10,2],[18,19]],[[11,4],[11,10]],["control_unit"],["localparam"]],["opcode",[[21,2],[21,36]],[[21,13],[21,19]],["control_unit"],["variable","wire"]],["funct3",[[22,2],[22,36]],[[22,13],[22,19]],["control_unit"],["variable","wire"]],["funct7",[[23,2],[23,36]],[[23,13],[23,19]],["control_unit"],["variable","wire"]],["brk",[[160,2],[160,49]],[[160,7],[160,10]],["control_unit"],["variable","wire"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/control_unit.v",[[[[[["control_unit",[[1,0],[8,2]],[[1,7],[1,19]],[],["module"]],[367,9]],[[["im_data",[[3,2],[3,22]],[[3,15],[3,22]],["control_unit"],["port","input"]],["ALUzero",[[4,2],[4,15]],[[4,8],[4,15]],["control_unit"],["port","input"]],["ALUneg",[[4,17],[4,23]],[[4,17],[4,23]],["control_unit"],["port","ALUzero"]],["RegWrite",[[5,2],[5,21]],[[5,13],[5,21]],["control_unit"],["port","reg"]],["ALUsrc",[[5,23],[5,29]],[[5,23],[5,29]],["control_unit"],["port","RegWrite"]],["PCsrc",[[6,2],[6,24]],[[6,19],[6,24]],["control_unit"],["port","reg"]],["MemWrite",[[6,26],[6,34]],[[6,26],[6,34]],["control_unit"],["port","PCsrc"]],["ALUctl",[[7,2],[7,25]],[[7,19],[7,25]],["control_unit"],["port","reg"]],["MemtoReg",[[7,27],[7,35]],[[7,27],[7,35]],["control_unit"],["port","ALUctl"]],["op_add",[[11,2],[19,19]],[[12,4],[12,10]],["control_unit"],["localparam"]],["opcode",[[22,2],[22,36]],[[22,13],[22,19]],["control_unit"],["variable","wire"]],["funct3",[[23,2],[23,36]],[[23,13],[23,19]],["control_unit"],["variable","wire"]],["funct7",[[24,2],[24,36]],[[24,13],[24,19]],["control_unit"],["variable","wire"]],["op_no_imm",[[27,2],[36,23]],[[28,4],[28,13]],["control_unit"],["localparam"]],["funct3_add_sub",[[38,2],[55,26]],[[39,2],[39,16]],["control_unit"],["localparam"]],["funct7_add",[[57,2],[66,27]],[[58,2],[58,12]],["control_unit"],["localparam"]],["st_no_word",[[69,2],[73,18]],[[70,3],[70,13]],["control_unit"],["localparam"]],["pc_next",[[76,2],[79,20]],[[77,1],[77,8]],["control_unit"],["localparam"]],["reg_data_alu",[[82,2],[90,25]],[[83,3],[83,15]],["control_unit"],["localparam"]],["brk",[[361,2],[361,49]],[[361,7],[361,10]],["control_unit"],["variable","wire"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/datapath_tb.v",[[[[[["datapath_tb",[[0,0],[0,19]],[[0,7],[0,18]],[],["module"]],[80,9]],[[["W",[[1,1],[3,12]],[[1,11],[1,12]],["datapath_tb"],["parameter"]],["clk",[[4,1],[4,9]],[[4,6],[4,9]],["datapath_tb"],["variable","reg"]],["rst",[[4,1],[4,14]],[[4,11],[4,14]],["datapath_tb"],["variable","clk"]],["run",[[4,1],[4,19]],[[4,16],[4,19]],["datapath_tb"],["variable","rst"]],["RegWrite",[[21,1],[21,13]],[[21,5],[21,13]],["datapath_tb"],["variable","reg"]],["ALUsrc",[[22,1],[22,12]],[[22,6],[22,12]],["datapath_tb"],["variable","wire"]],["PCsrc",[[23,1],[23,16]],[[23,11],[23,16]],["datapath_tb"],["variable","reg"]],["MemtoReg",[[24,1],[24,19]],[[24,11],[24,19]],["datapath_tb"],["variable","reg"]],["ALUctl",[[25,1],[25,18]],[[25,12],[25,18]],["datapath_tb"],["variable","wire"]],["ALUzero",[[26,1],[26,13]],[[26,6],[26,13]],["datapath_tb"],["variable","wire"]],["ALUneg",[[26,1],[26,21]],[[26,15],[26,21]],["datapath_tb"],["variable","ALUzero"]],["im_data",[[29,1],[29,20]],[[29,13],[29,20]],["datapath_tb"],["variable","reg"]],["im_addr",[[30,1],[30,34]],[[30,27],[30,34]],["datapath_tb"],["variable","wire"]],["dm_data_out",[[33,1],[33,25]],[[33,14],[33,25]],["datapath_tb"],["variable","reg"]],["dm_data_in",[[34,1],[34,24]],[[34,14],[34,24]],["datapath_tb"],["variable","wire"]],["dm_addr",[[35,1],[35,38]],[[35,31],[35,38]],["datapath_tb"],["variable","wire"]],["fd",[[40,1],[40,17]],[[40,10],[40,12]],["datapath_tb"],["instance","datapath"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/datapath.v",[[[[[["control_unit",[[1,0],[8,2]],[[1,7],[1,19]],[],["module"]],[370,0]],[[["im_data",[[3,2],[3,22]],[[3,15],[3,22]],["control_unit"],["port","input"]],["ALUzero",[[4,2],[4,15]],[[4,8],[4,15]],["control_unit"],["port","input"]],["ALUneg",[[4,17],[4,23]],[[4,17],[4,23]],["control_unit"],["port","ALUzero"]],["RegWrite",[[5,2],[5,21]],[[5,13],[5,21]],["control_unit"],["port","reg"]],["ALUsrc",[[5,23],[5,29]],[[5,23],[5,29]],["control_unit"],["port","RegWrite"]],["PCsrc",[[6,2],[6,24]],[[6,19],[6,24]],["control_unit"],["port","reg"]],["MemWrite",[[6,26],[6,34]],[[6,26],[6,34]],["control_unit"],["port","PCsrc"]],["ALUctl",[[7,2],[7,25]],[[7,19],[7,25]],["control_unit"],["port","reg"]],["MemtoReg",[[7,27],[7,35]],[[7,27],[7,35]],["control_unit"],["port","ALUctl"]],["op_add",[[11,2],[19,19]],[[12,4],[12,10]],["control_unit"],["localparam"]],["opcode",[[22,2],[22,36]],[[22,13],[22,19]],["control_unit"],["variable","wire"]],["funct3",[[23,2],[23,36]],[[23,13],[23,19]],["control_unit"],["variable","wire"]],["funct7",[[24,2],[24,36]],[[24,13],[24,19]],["control_unit"],["variable","wire"]],["op_no_imm",[[27,2],[36,23]],[[28,4],[28,13]],["control_unit"],["localparam"]],["funct3_add_sub",[[38,2],[55,26]],[[39,2],[39,16]],["control_unit"],["localparam"]],["funct7_add",[[57,2],[66,27]],[[58,2],[58,12]],["control_unit"],["localparam"]],["st_no_word",[[69,2],[73,18]],[[70,3],[70,13]],["control_unit"],["localparam"]],["pc_next",[[76,2],[79,20]],[[77,1],[77,8]],["control_unit"],["localparam"]],["reg_data_alu",[[82,2],[90,25]],[[83,3],[83,15]],["control_unit"],["localparam"]],["brk",[[361,2],[361,49]],[[361,7],[361,10]],["control_unit"],["variable","wire"]]]]],[[["datapath",[[371,0],[395,2]],[[371,7],[371,15]],[],["module"]],[567,9]],[[["W",[[373,2],[373,18]],[[373,12],[373,13]],["datapath"],["parameter-port","parameter"]],["IM_L",[[374,2],[374,21]],[[374,12],[374,16]],["datapath"],["parameter-port","parameter"]],["DM_L",[[375,2],[375,21]],[[375,12],[375,16]],["datapath"],["parameter-port","parameter"]],["clk",[[377,2],[377,12]],[[377,9],[377,12]],["datapath"],["port","input"]],["rst",[[377,14],[377,17]],[[377,14],[377,17]],["datapath"],["port","clk"]],["run",[[377,19],[377,22]],[[377,19],[377,22]],["datapath"],["port","rst"]],["RegWrite",[[380,2],[380,16]],[[380,8],[380,16]],["datapath"],["port","input"]],["ALUsrc",[[381,2],[381,14]],[[381,8],[381,14]],["datapath"],["port","input"]],["PCsrc",[[382,2],[382,19]],[[382,14],[382,19]],["datapath"],["port","input"]],["MemtoReg",[[383,2],[383,22]],[[383,14],[383,22]],["datapath"],["port","input"]],["ALUctl",[[384,2],[384,20]],[[384,14],[384,20]],["datapath"],["port","input"]],["ALUzero",[[385,2],[385,16]],[[385,9],[385,16]],["datapath"],["port","output"]],["ALUneg",[[385,18],[385,24]],[[385,18],[385,24]],["datapath"],["port","ALUzero"]],["im_data",[[388,2],[388,23]],[[388,16],[388,23]],["datapath"],["port","input"]],["im_addr",[[389,2],[389,37]],[[389,30],[389,37]],["datapath"],["port","output"]],["dm_data_out",[[392,2],[392,28]],[[392,17],[392,28]],["datapath"],["port","input"]],["dm_data_in",[[393,2],[393,27]],[[393,17],[393,27]],["datapath"],["port","output"]],["dm_addr",[[394,2],[394,41]],[[394,34],[394,41]],["datapath"],["port","output"]],["fmt_R",[[398,2],[404,20]],[[399,4],[399,9]],["datapath"],["localparam"]],["pc_next",[[406,2],[409,20]],[[407,1],[407,8]],["datapath"],["localparam"]],["reg_data_alu",[[411,2],[419,25]],[[412,3],[412,15]],["datapath"],["localparam"]],["opcode",[[422,2],[422,36]],[[422,13],[422,19]],["datapath"],["variable","wire"]],["rd",[[423,2],[423,36]],[[423,13],[423,15]],["datapath"],["variable","wire"]],["funct3",[[424,2],[424,36]],[[424,13],[424,19]],["datapath"],["variable","wire"]],["rs1",[[425,2],[425,36]],[[425,13],[425,16]],["datapath"],["variable","wire"]],["rs2",[[426,2],[426,36]],[[426,13],[426,16]],["datapath"],["variable","wire"]],["funct7",[[427,2],[427,36]],[[427,13],[427,19]],["datapath"],["variable","wire"]],["rs1_data",[[430,2],[430,23]],[[430,15],[430,23]],["datapath"],["variable","wire"]],["rs2_data",[[430,2],[430,33]],[[430,25],[430,33]],["datapath"],["variable","rs1_data"]],["rf_wdata",[[431,2],[431,23]],[[431,15],[431,23]],["datapath"],["variable","reg"]],["RF",[[432,2],[441,3]],[[432,20],[432,22]],["datapath"],["instance","registerfile"]],["aluA",[[444,2],[444,19]],[[444,15],[444,19]],["datapath"],["variable","wire"]],["aluB",[[444,2],[444,25]],[[444,21],[444,25]],["datapath"],["variable","aluA"]],["aluout",[[444,2],[444,33]],[[444,27],[444,33]],["datapath"],["variable","aluB"]],["ALU",[[445,2],[452,3]],[[445,11],[445,14]],["datapath"],["instance","alu"]],["format",[[456,2],[456,18]],[[456,12],[456,18]],["datapath"],["variable","reg"]],["imm",[[491,2],[491,16]],[[491,13],[491,16]],["datapath"],["variable","reg"]],["PC",[[508,2],[508,29]],[[508,27],[508,29]],["datapath"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/ram.v",[[[[[["ram",[[0,0],[8,2]],[[0,7],[0,10]],[],["module"]],[25,9]],[[["W",[[1,4],[1,18]],[[1,14],[1,15]],["ram"],["parameter-port","parameter"]],["L",[[1,20],[1,24]],[[1,20],[1,21]],["ram"],["parameter-port","W"]],["addr",[[3,2],[3,35]],[[3,31],[3,35]],["ram"],["port","input"]],["data_in",[[4,2],[4,24]],[[4,17],[4,24]],["ram"],["port","input"]],["clk",[[5,2],[5,12]],[[5,9],[5,12]],["ram"],["port","input"]],["oe",[[5,14],[5,16]],[[5,14],[5,16]],["ram"],["port","clk"]],["w_mode",[[6,2],[6,21]],[[6,15],[6,21]],["ram"],["port","input"]],["data_out",[[7,2],[7,25]],[[7,17],[7,25]],["ram"],["port","output"]],["mem_byte",[[9,2],[9,33]],[[9,12],[9,20]],["ram"],["variable","reg"]],["i",[[11,2],[11,11]],[[11,10],[11,11]],["ram"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/registerfile.v",[[[[[["registerfile",[[0,0],[7,2]],[[0,7],[0,19]],[],["module"]],[23,9]],[[["W",[[1,4],[1,20]],[[1,14],[1,15]],["registerfile"],["parameter-port","parameter"]],["Read1",[[3,2],[3,22]],[[3,17],[3,22]],["registerfile"],["port","input"]],["Read2",[[3,24],[3,29]],[[3,24],[3,29]],["registerfile"],["port","Read1"]],["WriteReg",[[3,31],[3,39]],[[3,31],[3,39]],["registerfile"],["port","Read2"]],["WriteData",[[4,2],[4,26]],[[4,17],[4,26]],["registerfile"],["port","input"]],["RegWrite",[[5,2],[5,25]],[[5,17],[5,25]],["registerfile"],["port","input"]],["clk",[[5,27],[5,30]],[[5,27],[5,30]],["registerfile"],["port","RegWrite"]],["Data1",[[6,2],[6,22]],[[6,17],[6,22]],["registerfile"],["port","output"]],["Data2",[[6,24],[6,29]],[[6,24],[6,29]],["registerfile"],["port","Data1"]],["RF",[[8,2],[8,23]],[[8,14],[8,16]],["registerfile"],["variable","reg"]],["i",[[10,2],[10,11]],[[10,10],[10,11]],["registerfile"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/riscv_tb.v",[[[[[["control_unit_tb",[[0,0],[0,23]],[[0,7],[0,22]],[],["module"]],[93,9]],[[["W",[[1,1],[1,40]],[[1,11],[1,12]],["control_unit_tb"],["parameter"]],["clk",[[3,1],[3,9]],[[3,6],[3,9]],["control_unit_tb"],["variable","reg"]],["rst",[[3,1],[3,14]],[[3,11],[3,14]],["control_unit_tb"],["variable","clk"]],["run",[[3,1],[3,19]],[[3,16],[3,19]],["control_unit_tb"],["variable","rst"]],["im_data",[[5,1],[5,19]],[[5,12],[5,19]],["control_unit_tb"],["variable","reg"]],["im_addr",[[6,1],[6,34]],[[6,27],[6,34]],["control_unit_tb"],["variable","wire"]],["MemWrite",[[16,1],[16,20]],[[16,12],[16,20]],["control_unit_tb"],["variable","wire"]],["dm_data_in",[[17,1],[17,24]],[[17,14],[17,24]],["control_unit_tb"],["variable","wire"]],["dm_data_out",[[17,1],[17,37]],[[17,26],[17,37]],["control_unit_tb"],["variable","dm_data_in"]],["dm_addr",[[18,1],[18,38]],[[18,31],[18,38]],["control_unit_tb"],["variable","wire"]],["dataMem",[[19,1],[26,2]],[[19,16],[19,23]],["control_unit_tb"],["instance","ram"]],["RegWrite",[[29,1],[29,14]],[[29,6],[29,14]],["control_unit_tb"],["variable","wire"]],["ALUsrc",[[29,1],[29,22]],[[29,16],[29,22]],["control_unit_tb"],["variable","RegWrite"]],["ALUzero",[[29,1],[29,31]],[[29,24],[29,31]],["control_unit_tb"],["variable","ALUsrc"]],["ALUneg",[[29,1],[29,39]],[[29,33],[29,39]],["control_unit_tb"],["variable","ALUzero"]],["PCsrc",[[30,1],[30,17]],[[30,12],[30,17]],["control_unit_tb"],["variable","wire"]],["ALUctl",[[31,1],[31,18]],[[31,12],[31,18]],["control_unit_tb"],["variable","wire"]],["MemtoReg",[[31,1],[31,28]],[[31,20],[31,28]],["control_unit_tb"],["variable","ALUctl"]],["control",[[32,1],[32,25]],[[32,14],[32,21]],["control_unit_tb"],["instance","control_unit"]],["dp",[[33,1],[33,33]],[[33,27],[33,29]],["control_unit_tb"],["instance","datapath"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/riscv_template.v",[[[[[["control_unit",[[1,0],[8,2]],[[1,7],[1,19]],[],["module"]],[370,0]],[[["im_data",[[3,2],[3,22]],[[3,15],[3,22]],["control_unit"],["port","input"]],["ALUzero",[[4,2],[4,15]],[[4,8],[4,15]],["control_unit"],["port","input"]],["ALUneg",[[4,17],[4,23]],[[4,17],[4,23]],["control_unit"],["port","ALUzero"]],["RegWrite",[[5,2],[5,21]],[[5,13],[5,21]],["control_unit"],["port","reg"]],["ALUsrc",[[5,23],[5,29]],[[5,23],[5,29]],["control_unit"],["port","RegWrite"]],["PCsrc",[[6,2],[6,24]],[[6,19],[6,24]],["control_unit"],["port","reg"]],["MemWrite",[[6,26],[6,34]],[[6,26],[6,34]],["control_unit"],["port","PCsrc"]],["ALUctl",[[7,2],[7,25]],[[7,19],[7,25]],["control_unit"],["port","reg"]],["MemtoReg",[[7,27],[7,35]],[[7,27],[7,35]],["control_unit"],["port","ALUctl"]],["op_add",[[11,2],[19,19]],[[12,4],[12,10]],["control_unit"],["localparam"]],["opcode",[[22,2],[22,36]],[[22,13],[22,19]],["control_unit"],["variable","wire"]],["funct3",[[23,2],[23,36]],[[23,13],[23,19]],["control_unit"],["variable","wire"]],["funct7",[[24,2],[24,36]],[[24,13],[24,19]],["control_unit"],["variable","wire"]],["op_no_imm",[[27,2],[36,23]],[[28,4],[28,13]],["control_unit"],["localparam"]],["funct3_add_sub",[[38,2],[55,26]],[[39,2],[39,16]],["control_unit"],["localparam"]],["funct7_add",[[57,2],[66,27]],[[58,2],[58,12]],["control_unit"],["localparam"]],["st_no_word",[[69,2],[73,18]],[[70,3],[70,13]],["control_unit"],["localparam"]],["pc_next",[[76,2],[79,20]],[[77,1],[77,8]],["control_unit"],["localparam"]],["reg_data_alu",[[82,2],[90,25]],[[83,3],[83,15]],["control_unit"],["localparam"]],["brk",[[361,2],[361,49]],[[361,7],[361,10]],["control_unit"],["variable","wire"]]]]],[[["datapath",[[371,0],[395,2]],[[371,7],[371,15]],[],["module"]],[570,0]],[[["W",[[373,2],[373,18]],[[373,12],[373,13]],["datapath"],["parameter-port","parameter"]],["IM_L",[[374,2],[374,21]],[[374,12],[374,16]],["datapath"],["parameter-port","parameter"]],["DM_L",[[375,2],[375,21]],[[375,12],[375,16]],["datapath"],["parameter-port","parameter"]],["clk",[[377,2],[377,12]],[[377,9],[377,12]],["datapath"],["port","input"]],["rst",[[377,14],[377,17]],[[377,14],[377,17]],["datapath"],["port","clk"]],["run",[[377,19],[377,22]],[[377,19],[377,22]],["datapath"],["port","rst"]],["RegWrite",[[380,2],[380,16]],[[380,8],[380,16]],["datapath"],["port","input"]],["ALUsrc",[[381,2],[381,14]],[[381,8],[381,14]],["datapath"],["port","input"]],["PCsrc",[[382,2],[382,19]],[[382,14],[382,19]],["datapath"],["port","input"]],["MemtoReg",[[383,2],[383,22]],[[383,14],[383,22]],["datapath"],["port","input"]],["ALUctl",[[384,2],[384,20]],[[384,14],[384,20]],["datapath"],["port","input"]],["ALUzero",[[385,2],[385,16]],[[385,9],[385,16]],["datapath"],["port","output"]],["ALUneg",[[385,18],[385,24]],[[385,18],[385,24]],["datapath"],["port","ALUzero"]],["im_data",[[388,2],[388,23]],[[388,16],[388,23]],["datapath"],["port","input"]],["im_addr",[[389,2],[389,37]],[[389,30],[389,37]],["datapath"],["port","output"]],["dm_data_out",[[392,2],[392,28]],[[392,17],[392,28]],["datapath"],["port","input"]],["dm_data_in",[[393,2],[393,27]],[[393,17],[393,27]],["datapath"],["port","output"]],["dm_addr",[[394,2],[394,41]],[[394,34],[394,41]],["datapath"],["port","output"]],["fmt_R",[[398,2],[404,20]],[[399,4],[399,9]],["datapath"],["localparam"]],["pc_next",[[406,2],[409,20]],[[407,1],[407,8]],["datapath"],["localparam"]],["reg_data_alu",[[411,2],[419,25]],[[412,3],[412,15]],["datapath"],["localparam"]],["opcode",[[422,2],[422,36]],[[422,13],[422,19]],["datapath"],["variable","wire"]],["rd",[[423,2],[423,36]],[[423,13],[423,15]],["datapath"],["variable","wire"]],["funct3",[[424,2],[424,36]],[[424,13],[424,19]],["datapath"],["variable","wire"]],["rs1",[[425,2],[425,36]],[[425,13],[425,16]],["datapath"],["variable","wire"]],["rs2",[[426,2],[426,36]],[[426,13],[426,16]],["datapath"],["variable","wire"]],["funct7",[[427,2],[427,36]],[[427,13],[427,19]],["datapath"],["variable","wire"]],["rs1_data",[[430,2],[430,23]],[[430,15],[430,23]],["datapath"],["variable","wire"]],["rs2_data",[[430,2],[430,33]],[[430,25],[430,33]],["datapath"],["variable","rs1_data"]],["rf_wdata",[[431,2],[431,23]],[[431,15],[431,23]],["datapath"],["variable","reg"]],["RF",[[432,2],[441,3]],[[432,20],[432,22]],["datapath"],["instance","registerfile"]],["aluA",[[444,2],[444,19]],[[444,15],[444,19]],["datapath"],["variable","wire"]],["aluB",[[444,2],[444,25]],[[444,21],[444,25]],["datapath"],["variable","aluA"]],["aluout",[[444,2],[444,33]],[[444,27],[444,33]],["datapath"],["variable","aluB"]],["ALU",[[445,2],[452,3]],[[445,11],[445,14]],["datapath"],["instance","alu"]],["format",[[456,2],[456,18]],[[456,12],[456,18]],["datapath"],["variable","reg"]],["imm",[[491,2],[491,16]],[[491,13],[491,16]],["datapath"],["variable","reg"]],["PC",[[508,2],[508,29]],[[508,27],[508,29]],["datapath"],["variable","reg"]]]]],[[["riscv",[[571,0],[576,2]],[[571,7],[571,12]],[],["module"]],[605,9]],[[["W",[[573,2],[573,18]],[[573,12],[573,13]],["riscv"],["parameter-port","parameter"]],["IM_L",[[573,20],[573,29]],[[573,20],[573,24]],["riscv"],["parameter-port","W"]],["DM_L",[[573,31],[573,40]],[[573,31],[573,35]],["riscv"],["parameter-port","IM_L"]],["clk",[[575,2],[575,11]],[[575,8],[575,11]],["riscv"],["port","input"]],["rst",[[575,13],[575,16]],[[575,13],[575,16]],["riscv"],["port","clk"]],["run",[[575,18],[575,21]],[[575,18],[575,21]],["riscv"],["port","rst"]],["im_data",[[578,2],[578,21]],[[578,14],[578,21]],["riscv"],["variable","wire"]],["im_addr",[[579,2],[579,35]],[[579,28],[579,35]],["riscv"],["variable","wire"]],["instructionMem",[[580,2],[584,3]],[[580,14],[580,28]],["riscv"],["instance","rom"]],["MemWrite",[[587,2],[587,21]],[[587,13],[587,21]],["riscv"],["variable","wire"]],["dm_data_in",[[588,2],[588,25]],[[588,15],[588,25]],["riscv"],["variable","wire"]],["dm_data_out",[[588,2],[588,38]],[[588,27],[588,38]],["riscv"],["variable","dm_data_in"]],["dm_addr",[[589,2],[589,39]],[[589,32],[589,39]],["riscv"],["variable","wire"]],["dataMem",[[590,2],[597,3]],[[590,17],[590,24]],["riscv"],["instance","ram"]],["RegWrite",[[600,2],[600,15]],[[600,7],[600,15]],["riscv"],["variable","wire"]],["ALUsrc",[[600,2],[600,23]],[[600,17],[600,23]],["riscv"],["variable","RegWrite"]],["ALUzero",[[600,2],[600,32]],[[600,25],[600,32]],["riscv"],["variable","ALUsrc"]],["ALUneg",[[600,2],[600,40]],[[600,34],[600,40]],["riscv"],["variable","ALUzero"]],["PCsrc",[[601,2],[601,18]],[[601,13],[601,18]],["riscv"],["variable","wire"]],["ALUctl",[[602,2],[602,19]],[[602,13],[602,19]],["riscv"],["variable","wire"]],["MemtoReg",[[602,2],[602,29]],[[602,21],[602,29]],["riscv"],["variable","ALUctl"]],["control",[[603,2],[603,26]],[[603,15],[603,22]],["riscv"],["instance","control_unit"]],["dp",[[604,2],[604,34]],[[604,28],[604,30]],["riscv"],["instance","datapath"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula24/rom.v",[[[[[["rom",[[0,0],[6,2]],[[0,7],[0,10]],[],["module"]],[13,9]],[[["L",[[1,4],[1,18]],[[1,14],[1,15]],["rom"],["parameter-port","parameter"]],["addr",[[3,2],[3,31]],[[3,27],[3,31]],["rom"],["port","input"]],["oe",[[4,2],[4,11]],[[4,9],[4,11]],["rom"],["port","input"]],["data",[[5,2],[5,20]],[[5,16],[5,20]],["rom"],["port","output"]],["mem",[[7,2],[7,24]],[[7,12],[7,15]],["rom"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula4/andreito/doubledabble.v",[[[[[["add3or0",[[1,0],[1,33]],[[1,7],[1,14]],[],["module"]],[6,0]],[[["bcd_i",[[2,7],[2,18]],[[2,13],[2,18]],["add3or0"],["port"]],["bcd_o",[[1,25],[1,30]],[[1,25],[1,30]],["add3or0"],["port","bcd_i"]],["bcd_o",[[3,8],[3,19]],[[3,14],[3,19]],["add3or0"],["port"]]]]],[[["tb",[[7,0],[7,13]],[[7,7],[7,9]],[],["module"]],[85,0]],[[["W",[[9,4],[9,21]],[[9,14],[9,15]],["tb"],["parameter"]],["clk",[[11,4],[11,15]],[[11,8],[11,11]],["tb"],["variable","reg"]],["rst",[[11,4],[11,24]],[[11,17],[11,20]],["tb"],["variable","clk"]],["start",[[11,4],[11,35]],[[11,26],[11,31]],["tb"],["variable","rst"]],["bin",[[12,4],[12,19]],[[12,16],[12,19]],["tb"],["variable","reg"]],["done",[[13,4],[13,13]],[[13,9],[13,13]],["tb"],["variable","wire"]],["bcd",[[14,4],[14,33]],[[14,30],[14,33]],["tb"],["variable","wire"]],["DUT",[[16,4],[16,55]],[[16,18],[16,21]],["tb"],["instance","double_dabble"]],["i",[[18,4],[18,17]],[[18,12],[18,13]],["tb"],["variable","integer"]]]]],[[["double_dabble",[[86,0],[86,62]],[[86,7],[86,20]],[],["module"]],[197,0]],[[["clk",[[88,6],[88,9]],[[88,6],[88,9]],["double_dabble"],["port"]],["rst",[[88,9],[88,14]],[[88,11],[88,14]],["double_dabble"],["port","clk"]],["start",[[88,14],[88,21]],[[88,16],[88,21]],["double_dabble"],["port","rst"]],["binary",[[86,40],[86,46]],[[86,40],[86,46]],["double_dabble"],["port","start"]],["done",[[86,49],[86,53]],[[86,49],[86,53]],["double_dabble"],["port","binary"]],["bcd",[[86,56],[86,59]],[[86,56],[86,59]],["double_dabble"],["port","done"]],["W",[[87,0],[87,17]],[[87,10],[87,11]],["double_dabble"],["parameter"]],["binary",[[89,6],[89,20]],[[89,14],[89,20]],["double_dabble"],["port"]],["done",[[90,7],[90,11]],[[90,7],[90,11]],["double_dabble"],["port"]],["bcd",[[91,7],[91,33]],[[91,30],[91,33]],["double_dabble"],["port"]],["bin_reg",[[93,0],[93,18]],[[93,11],[93,18]],["double_dabble"],["variable","reg"]],["bcd_reg",[[94,0],[94,33]],[[94,26],[94,33]],["double_dabble"],["variable","reg"]],["passarbit_reg",[[95,0],[95,17]],[[95,4],[95,17]],["double_dabble"],["variable","reg"]],["done_reg",[[96,0],[96,12]],[[96,4],[96,12]],["double_dabble"],["variable","reg"]],["bcd_i",[[97,0],[97,14]],[[97,9],[97,14]],["double_dabble"],["variable","reg"]],["bcd_o",[[98,0],[98,15]],[[98,10],[98,15]],["double_dabble"],["variable","wire"]],["i",[[100,0],[100,9]],[[100,8],[100,9]],["double_dabble"],["variable","integer"]],["j",[[101,0],[101,9]],[[101,8],[101,9]],["double_dabble"],["variable","integer"]],["add",[[193,4],[193,29]],[[193,12],[193,15]],["double_dabble"],["instance","add3or0"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula4/andreito/epi1.v",[[[[[["add3or0",[[1,0],[1,33]],[[1,7],[1,14]],[],["module"]],[6,0]],[[["bcd_i",[[2,7],[2,18]],[[2,13],[2,18]],["add3or0"],["port"]],["bcd_o",[[1,25],[1,30]],[[1,25],[1,30]],["add3or0"],["port","bcd_i"]],["bcd_o",[[3,8],[3,19]],[[3,14],[3,19]],["add3or0"],["port"]]]]],[[["tb",[[7,0],[7,13]],[[7,7],[7,9]],[],["module"]],[85,0]],[[["W",[[9,4],[9,21]],[[9,14],[9,15]],["tb"],["parameter"]],["clk",[[11,4],[11,15]],[[11,8],[11,11]],["tb"],["variable","reg"]],["rst",[[11,4],[11,24]],[[11,17],[11,20]],["tb"],["variable","clk"]],["start",[[11,4],[11,35]],[[11,26],[11,31]],["tb"],["variable","rst"]],["bin",[[12,4],[12,19]],[[12,16],[12,19]],["tb"],["variable","reg"]],["done",[[13,4],[13,13]],[[13,9],[13,13]],["tb"],["variable","wire"]],["bcd",[[14,4],[14,33]],[[14,30],[14,33]],["tb"],["variable","wire"]],["DUT",[[16,4],[16,55]],[[16,18],[16,21]],["tb"],["instance","double_dabble"]],["i",[[18,4],[18,17]],[[18,12],[18,13]],["tb"],["variable","integer"]]]]],[[["double_dabble",[[86,0],[86,62]],[[86,7],[86,20]],[],["module"]],[197,0]],[[["clk",[[88,6],[88,9]],[[88,6],[88,9]],["double_dabble"],["port"]],["rst",[[88,9],[88,14]],[[88,11],[88,14]],["double_dabble"],["port","clk"]],["start",[[88,14],[88,21]],[[88,16],[88,21]],["double_dabble"],["port","rst"]],["binary",[[86,40],[86,46]],[[86,40],[86,46]],["double_dabble"],["port","start"]],["done",[[86,49],[86,53]],[[86,49],[86,53]],["double_dabble"],["port","binary"]],["bcd",[[86,56],[86,59]],[[86,56],[86,59]],["double_dabble"],["port","done"]],["W",[[87,0],[87,17]],[[87,10],[87,11]],["double_dabble"],["parameter"]],["binary",[[89,6],[89,20]],[[89,14],[89,20]],["double_dabble"],["port"]],["done",[[90,7],[90,11]],[[90,7],[90,11]],["double_dabble"],["port"]],["bcd",[[91,7],[91,33]],[[91,30],[91,33]],["double_dabble"],["port"]],["bin_reg",[[93,0],[93,18]],[[93,11],[93,18]],["double_dabble"],["variable","reg"]],["bcd_reg",[[94,0],[94,33]],[[94,26],[94,33]],["double_dabble"],["variable","reg"]],["passarbit_reg",[[95,0],[95,17]],[[95,4],[95,17]],["double_dabble"],["variable","reg"]],["done_reg",[[96,0],[96,12]],[[96,4],[96,12]],["double_dabble"],["variable","reg"]],["bcd_i",[[97,0],[97,14]],[[97,9],[97,14]],["double_dabble"],["variable","reg"]],["bcd_o",[[98,0],[98,15]],[[98,10],[98,15]],["double_dabble"],["variable","wire"]],["i",[[100,0],[100,9]],[[100,8],[100,9]],["double_dabble"],["variable","integer"]],["j",[[101,0],[101,9]],[[101,8],[101,9]],["double_dabble"],["variable","integer"]],["add",[[193,4],[193,29]],[[193,12],[193,15]],["double_dabble"],["instance","add3or0"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula4/doubledabble_tb.v",[[[[[["doubledabble_tb",[[0,0],[0,40]],[[0,7],[0,22]],[],["module"]],[49,9]],[[["W",[[0,25],[0,38]],[[0,35],[0,36]],["doubledabble_tb"],["parameter-port","parameter"]],["clk",[[1,1],[1,8]],[[1,5],[1,8]],["doubledabble_tb"],["variable","reg"]],["rst",[[1,1],[1,13]],[[1,10],[1,13]],["doubledabble_tb"],["variable","clk"]],["start",[[1,1],[1,20]],[[1,15],[1,20]],["doubledabble_tb"],["variable","rst"]],["numBin",[[2,1],[2,21]],[[2,15],[2,21]],["doubledabble_tb"],["variable","reg"]],["done",[[3,1],[3,10]],[[3,6],[3,10]],["doubledabble_tb"],["variable","wire"]],["binary",[[4,1],[4,22]],[[4,16],[4,22]],["doubledabble_tb"],["variable","wire"]],["bcd",[[5,1],[5,32]],[[5,29],[5,32]],["doubledabble_tb"],["variable","wire"]],["u1",[[7,1],[14,2]],[[7,20],[7,22]],["doubledabble_tb"],["instance","double_dabble"]],["i",[[17,1],[17,10]],[[17,9],[17,10]],["doubledabble_tb"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula4/doubledabble.v",[[[[[["double_dabble",[[0,0],[0,57]],[[0,7],[0,20]],[],["module"]],[40,0]],[[["clk",[[2,7],[2,10]],[[2,7],[2,10]],["double_dabble"],["port"]],["rst",[[2,10],[2,15]],[[2,12],[2,15]],["double_dabble"],["port","clk"]],["start",[[2,15],[2,22]],[[2,17],[2,22]],["double_dabble"],["port","rst"]],["binary",[[0,38],[0,44]],[[0,38],[0,44]],["double_dabble"],["port","start"]],["done",[[0,46],[0,50]],[[0,46],[0,50]],["double_dabble"],["port","binary"]],["bcd",[[0,52],[0,55]],[[0,52],[0,55]],["double_dabble"],["port","done"]],["W",[[1,1],[1,18]],[[1,11],[1,12]],["double_dabble"],["parameter"]],["binary",[[3,7],[3,25]],[[3,19],[3,25]],["double_dabble"],["port"]],["done",[[4,8],[4,12]],[[4,8],[4,12]],["double_dabble"],["port"]],["bcd",[[5,8],[5,34]],[[5,31],[5,34]],["double_dabble"],["port"]],["zero",[[7,1],[7,10]],[[7,6],[7,10]],["double_dabble"],["variable","wire"]],["en_bcd",[[8,1],[8,12]],[[8,6],[8,12]],["double_dabble"],["variable","wire"]],["en_bin",[[8,1],[8,20]],[[8,14],[8,20]],["double_dabble"],["variable","en_bcd"]],["en_cnt",[[8,1],[8,28]],[[8,22],[8,28]],["double_dabble"],["variable","en_bin"]],["load_bcd",[[9,1],[9,14]],[[9,6],[9,14]],["double_dabble"],["variable","wire"]],["load_bin",[[9,1],[9,24]],[[9,16],[9,24]],["double_dabble"],["variable","load_bcd"]],["load_cnt",[[9,1],[9,34]],[[9,26],[9,34]],["double_dabble"],["variable","load_bin"]],["fd",[[11,1],[24,2]],[[11,23],[11,25]],["double_dabble"],["instance","double_dabble_fd"]],["uc",[[26,1],[38,2]],[[26,18],[26,20]],["double_dabble"],["instance","double_dabble_uc"]]]]],[[["double_dabble_uc",[[41,0],[45,2]],[[41,7],[41,23]],[],["module"]],[83,0]],[[["clk",[[42,1],[42,10]],[[42,7],[42,10]],["double_dabble_uc"],["port","input"]],["rst",[[42,12],[42,15]],[[42,12],[42,15]],["double_dabble_uc"],["port","clk"]],["start",[[42,17],[42,22]],[[42,17],[42,22]],["double_dabble_uc"],["port","rst"]],["zero",[[42,24],[42,28]],[[42,24],[42,28]],["double_dabble_uc"],["port","start"]],["en_bcd",[[43,1],[43,14]],[[43,8],[43,14]],["double_dabble_uc"],["port","output"]],["en_bin",[[43,16],[43,22]],[[43,16],[43,22]],["double_dabble_uc"],["port","en_bcd"]],["en_cnt",[[43,24],[43,30]],[[43,24],[43,30]],["double_dabble_uc"],["port","en_bin"]],["load_bcd",[[43,32],[43,40]],[[43,32],[43,40]],["double_dabble_uc"],["port","en_cnt"]],["load_bin",[[43,42],[43,50]],[[43,42],[43,50]],["double_dabble_uc"],["port","load_bcd"]],["load_cnt",[[43,52],[43,60]],[[43,52],[43,60]],["double_dabble_uc"],["port","load_bin"]],["done",[[44,1],[44,12]],[[44,8],[44,12]],["double_dabble_uc"],["port","output"]],["INIT",[[46,1],[46,32]],[[46,18],[46,22]],["double_dabble_uc"],["localparam"]],["SHIFT",[[47,1],[47,32]],[[47,18],[47,23]],["double_dabble_uc"],["localparam"]],["SUM",[[48,1],[48,32]],[[48,18],[48,21]],["double_dabble_uc"],["localparam"]],["DONE",[[49,1],[49,32]],[[49,18],[49,22]],["double_dabble_uc"],["localparam"]],["state",[[51,1],[51,16]],[[51,11],[51,16]],["double_dabble_uc"],["variable","reg"]],["next_state",[[52,1],[52,21]],[[52,11],[52,21]],["double_dabble_uc"],["variable","reg"]],["out",[[53,1],[53,14]],[[53,11],[53,14]],["double_dabble_uc"],["variable","reg"]]]]],[[["double_dabble_fd",[[84,0],[94,3]],[[84,7],[84,23]],[],["module"]],[143,0]],[[["W",[[85,6],[85,22]],[[85,16],[85,17]],["double_dabble_fd"],["parameter-port","parameter"]],["N",[[85,24],[85,44]],[[85,24],[85,25]],["double_dabble_fd"],["parameter-port","W"]],["bin",[[87,2],[87,19]],[[87,16],[87,19]],["double_dabble_fd"],["port","input"]],["clk",[[88,2],[88,11]],[[88,8],[88,11]],["double_dabble_fd"],["port","input"]],["rst",[[88,13],[88,16]],[[88,13],[88,16]],["double_dabble_fd"],["port","clk"]],["en_bcd",[[89,2],[89,14]],[[89,8],[89,14]],["double_dabble_fd"],["port","input"]],["en_bin",[[89,16],[89,22]],[[89,16],[89,22]],["double_dabble_fd"],["port","en_bcd"]],["en_cnt",[[89,24],[89,30]],[[89,24],[89,30]],["double_dabble_fd"],["port","en_bin"]],["load_bcd",[[90,2],[90,16]],[[90,8],[90,16]],["double_dabble_fd"],["port","input"]],["load_bin",[[90,18],[90,26]],[[90,18],[90,26]],["double_dabble_fd"],["port","load_bcd"]],["load_cnt",[[90,28],[90,36]],[[90,28],[90,36]],["double_dabble_fd"],["port","load_bin"]],["out_Rbcd",[[91,2],[91,25]],[[91,17],[91,25]],["double_dabble_fd"],["port","output"]],["out_Rbin",[[92,2],[92,25]],[[92,17],[92,25]],["double_dabble_fd"],["port","output"]],["zero",[[93,2],[93,13]],[[93,9],[93,13]],["double_dabble_fd"],["port","output"]],["start",[[93,15],[93,20]],[[93,15],[93,20]],["double_dabble_fd"],["port","zero"]],["msb_Rbin",[[95,1],[95,14]],[[95,6],[95,14]],["double_dabble_fd"],["variable","wire"]],["in_Rbcd",[[96,1],[96,21]],[[96,14],[96,21]],["double_dabble_fd"],["variable","wire"]],["out_cnt",[[97,1],[97,29]],[[97,22],[97,29]],["double_dabble_fd"],["variable","wire"]],["add_out",[[98,1],[98,21]],[[98,14],[98,21]],["double_dabble_fd"],["variable","wire"]],["Rbcd",[[103,1],[111,2]],[[103,17],[103,21]],["double_dabble_fd"],["instance","shiftr_reg"]],["Rbin",[[113,1],[121,2]],[[113,17],[113,21]],["double_dabble_fd"],["instance","shiftr_reg"]],["counter",[[123,1],[131,2]],[[123,26],[123,33]],["double_dabble_fd"],["instance","counter_dec"]],["gen",[[133,1],[133,11]],[[133,8],[133,11]],["double_dabble_fd"],["variable","genvar"]],["add",[[136,3],[139,4]],[[136,11],[136,14]],["double_dabble_fd"],["instance","add3or0"]]]]],[[["add3or0",[[144,0],[144,29]],[[144,7],[144,14]],[],["module"]],[150,0]],[[["bcd_i",[[145,7],[145,18]],[[145,13],[145,18]],["add3or0"],["port"]],["bcd_o",[[144,22],[144,27]],[[144,22],[144,27]],["add3or0"],["port","bcd_i"]],["bcd_o",[[146,8],[146,19]],[[146,14],[146,19]],["add3or0"],["port"]]]]],[[["counter_dec",[[151,0],[158,6]],[[151,7],[151,18]],[],["module"]],[177,0]],[[["WIDTH",[[152,6],[152,23]],[[152,16],[152,21]],["counter_dec"],["parameter-port","parameter"]],["clk",[[154,8],[154,18]],[[154,15],[154,18]],["counter_dec"],["port","input"]],["rst",[[154,20],[154,23]],[[154,20],[154,23]],["counter_dec"],["port","clk"]],["en",[[154,25],[154,27]],[[154,25],[154,27]],["counter_dec"],["port","rst"]],["ld",[[154,29],[154,31]],[[154,29],[154,31]],["counter_dec"],["port","en"]],["d",[[155,8],[155,28]],[[155,27],[155,28]],["counter_dec"],["port","input"]],["q",[[156,8],[156,28]],[[156,27],[156,28]],["counter_dec"],["port","output"]],["z",[[157,8],[157,16]],[[157,15],[157,16]],["counter_dec"],["port","output"]],["cnt",[[160,4],[160,23]],[[160,20],[160,23]],["counter_dec"],["variable","reg"]]]]],[[["shiftr_reg",[[178,0],[183,30]],[[178,7],[178,17]],[],["module"]],[196,9]],[[["WIDTH",[[179,6],[179,23]],[[179,16],[179,21]],["shiftr_reg"],["parameter-port","parameter"]],["clk",[[181,8],[181,18]],[[181,15],[181,18]],["shiftr_reg"],["port","input"]],["rst",[[181,20],[181,23]],[[181,20],[181,23]],["shiftr_reg"],["port","clk"]],["en",[[181,25],[181,27]],[[181,25],[181,27]],["shiftr_reg"],["port","rst"]],["load",[[181,29],[181,33]],[[181,29],[181,33]],["shiftr_reg"],["port","en"]],["si",[[181,35],[181,37]],[[181,35],[181,37]],["shiftr_reg"],["port","load"]],["d",[[182,8],[182,28]],[[182,27],[182,28]],["shiftr_reg"],["port","input"]],["q",[[183,8],[183,28]],[[183,27],[183,28]],["shiftr_reg"],["port","output"]],["sreg",[[184,1],[184,21]],[[184,17],[184,21]],["shiftr_reg"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula4/doubledabble2.v",[[[[[["double_dabble",[[0,0],[0,57]],[[0,7],[0,20]],[],["module"]],[71,0]],[[["clk",[[2,7],[2,10]],[[2,7],[2,10]],["double_dabble"],["port"]],["rst",[[2,10],[2,15]],[[2,12],[2,15]],["double_dabble"],["port","clk"]],["start",[[2,15],[2,22]],[[2,17],[2,22]],["double_dabble"],["port","rst"]],["binary",[[0,38],[0,44]],[[0,38],[0,44]],["double_dabble"],["port","start"]],["done",[[0,46],[0,50]],[[0,46],[0,50]],["double_dabble"],["port","binary"]],["bcd",[[0,52],[0,55]],[[0,52],[0,55]],["double_dabble"],["port","done"]],["W",[[1,1],[1,18]],[[1,11],[1,12]],["double_dabble"],["parameter"]],["binary",[[3,7],[3,25]],[[3,19],[3,25]],["double_dabble"],["port"]],["done",[[4,8],[4,12]],[[4,8],[4,12]],["double_dabble"],["port"]],["bcd",[[5,8],[5,34]],[[5,31],[5,34]],["double_dabble"],["port"]],["INIT",[[7,1],[7,32]],[[7,18],[7,22]],["double_dabble"],["localparam"]],["SHIFT",[[8,1],[8,32]],[[8,18],[8,23]],["double_dabble"],["localparam"]],["SUM",[[9,1],[9,32]],[[9,18],[9,21]],["double_dabble"],["localparam"]],["DONE",[[10,1],[10,32]],[[10,18],[10,22]],["double_dabble"],["localparam"]],["bin_reg",[[12,1],[12,24]],[[12,17],[12,24]],["double_dabble"],["variable","reg"]],["bcd_reg",[[13,1],[13,35]],[[13,28],[13,35]],["double_dabble"],["variable","reg"]],["bcd_reg_sum",[[14,1],[14,40]],[[14,29],[14,40]],["double_dabble"],["variable","wire"]],["count",[[15,1],[15,26]],[[15,21],[15,26]],["double_dabble"],["variable","reg"]],["state",[[20,1],[20,16]],[[20,11],[20,16]],["double_dabble"],["variable","reg"]],["out",[[21,1],[21,14]],[[21,11],[21,14]],["double_dabble"],["variable","reg"]],["gen",[[61,1],[61,11]],[[61,8],[61,11]],["double_dabble"],["variable","genvar"]],["add",[[64,3],[67,4]],[[64,11],[64,14]],["double_dabble"],["instance","add3or0"]]]]],[[["add3or0",[[72,0],[72,29]],[[72,7],[72,14]],[],["module"]],[77,9]],[[["bcd_i",[[73,7],[73,18]],[[73,13],[73,18]],["add3or0"],["port"]],["bcd_o",[[72,22],[72,27]],[[72,22],[72,27]],["add3or0"],["port","bcd_i"]],["bcd_o",[[74,8],[74,19]],[[74,14],[74,19]],["add3or0"],["port"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula4/memchip.v",[[[[[["memchip_64",[[0,0],[0,38]],[[0,7],[0,17]],[],["module"]],[43,0]],[[["in",[[1,7],[1,16]],[[1,14],[1,16]],["memchip_64"],["port"]],["addr",[[0,23],[0,27]],[[0,23],[0,27]],["memchip_64"],["port","in"]],["RW",[[0,29],[0,31]],[[0,29],[0,31]],["memchip_64"],["port","addr"]],["out",[[0,33],[0,36]],[[0,33],[0,36]],["memchip_64"],["port","RW"]],["addr",[[2,7],[2,17]],[[2,13],[2,17]],["memchip_64"],["port"]],["RW",[[3,7],[3,9]],[[3,7],[3,9]],["memchip_64"],["port"]],["out",[[4,8],[4,18]],[[4,15],[4,18]],["memchip_64"],["port"]],["selrom",[[7,1],[7,12]],[[7,6],[7,12]],["memchip_64"],["variable","wire"]],["rom",[[9,1],[14,2]],[[9,8],[9,11]],["memchip_64"],["instance","rom_16"]],["selram1",[[18,1],[18,13]],[[18,6],[18,13]],["memchip_64"],["variable","wire"]],["ram1",[[20,1],[27,2]],[[20,7],[20,11]],["memchip_64"],["instance","ram_8"]],["selram2",[[31,1],[31,13]],[[31,6],[31,13]],["memchip_64"],["variable","wire"]],["ram2",[[33,1],[40,2]],[[33,7],[33,11]],["memchip_64"],["instance","ram_8"]]]]],[[["ram_8",[[44,0],[44,41]],[[44,7],[44,12]],[],["module"]],[73,0]],[[["in",[[45,7],[45,16]],[[45,14],[45,16]],["ram_8"],["port"]],["addr",[[44,18],[44,22]],[[44,18],[44,22]],["ram_8"],["port","in"]],["RW",[[44,24],[44,26]],[[44,24],[44,26]],["ram_8"],["port","addr"]],["CS",[[47,9],[47,13]],[[47,11],[47,13]],["ram_8"],["port","RW"]],["OE",[[47,13],[47,17]],[[47,15],[47,17]],["ram_8"],["port","CS"]],["out",[[44,36],[44,39]],[[44,36],[44,39]],["ram_8"],["port","OE"]],["addr",[[46,7],[46,17]],[[46,13],[46,17]],["ram_8"],["port"]],["RW",[[47,7],[47,9]],[[47,7],[47,9]],["ram_8"],["port"]],["out",[[48,8],[48,18]],[[48,15],[48,18]],["ram_8"],["port"]],["outram",[[50,1],[50,19]],[[50,13],[50,19]],["ram_8"],["variable","wire"]],["ram0",[[52,1],[59,2]],[[52,7],[52,11]],["ram_8"],["instance","ram_4"]],["ram1",[[61,4],[68,5]],[[61,10],[61,14]],["ram_8"],["instance","ram_4"]]]]],[[["ram_4",[[74,0],[74,49]],[[74,7],[74,12]],[],["module"]],[90,0]],[[["in",[[75,7],[75,20]],[[75,18],[75,20]],["ram_4"],["port"]],["addr",[[74,20],[74,24]],[[74,20],[74,24]],["ram_4"],["port","in"]],["RW",[[74,27],[74,29]],[[74,27],[74,29]],["ram_4"],["port","addr"]],["CS",[[77,10],[77,14]],[[77,12],[77,14]],["ram_4"],["port","RW"]],["OE",[[77,15],[77,19]],[[77,17],[77,19]],["ram_4"],["port","CS"]],["out",[[74,42],[74,45]],[[74,42],[74,45]],["ram_4"],["port","OE"]],["addr",[[76,7],[76,21]],[[76,17],[76,21]],["ram_4"],["port"]],["RW",[[77,7],[77,9]],[[77,7],[77,9]],["ram_4"],["port"]],["out",[[78,8],[78,26]],[[78,23],[78,26]],["ram_4"],["port","reg"]],["data",[[79,1],[79,30]],[[79,16],[79,20]],["ram_4"],["variable","reg"]]]]],[[["rom_16",[[91,0],[91,40]],[[91,7],[91,13]],[],["module"]],[104,9]],[[["addr",[[92,7],[92,21]],[[92,17],[92,21]],["rom_16"],["port"]],["CS",[[91,23],[91,25]],[[91,23],[91,25]],["rom_16"],["port","addr"]],["OE",[[93,10],[93,14]],[[93,12],[93,14]],["rom_16"],["port","CS"]],["out",[[91,33],[91,36]],[[91,33],[91,36]],["rom_16"],["port","OE"]],["CS",[[93,7],[93,9]],[[93,7],[93,9]],["rom_16"],["port"]],["out",[[94,8],[94,26]],[[94,23],[94,26]],["rom_16"],["port","reg"]],["data",[[95,1],[95,31]],[[95,16],[95,20]],["rom_16"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula6/adder.v",[[[[[["compandshift",[[2,0],[9,2]],[[2,7],[2,19]],[],["module"]],[38,0]],[[["cas_mantissa_1",[[3,2],[3,29]],[[3,15],[3,29]],["compandshift"],["port","input"]],["cas_mantissa_2",[[3,31],[3,45]],[[3,31],[3,45]],["compandshift"],["port","cas_mantissa_1"]],["cas_exponent_1",[[4,2],[4,28]],[[4,14],[4,28]],["compandshift"],["port","input"]],["cas_exponent_2",[[4,30],[4,44]],[[4,30],[4,44]],["compandshift"],["port","cas_exponent_1"]],["clk",[[5,2],[5,11]],[[5,8],[5,11]],["compandshift"],["port","input"]],["reset",[[5,13],[5,18]],[[5,13],[5,18]],["compandshift"],["port","clk"]],["cas_shifted_mantissa_1",[[6,2],[6,42]],[[6,20],[6,42]],["compandshift"],["port","reg"]],["cas_shifted_mantissa_2",[[6,44],[6,66]],[[6,44],[6,66]],["compandshift"],["port","cas_shifted_mantissa_1"]],["cas_new_exponent",[[7,2],[7,35]],[[7,19],[7,35]],["compandshift"],["port","reg"]],["done_1",[[8,2],[8,21]],[[8,13],[8,19]],["compandshift"],["port","reg"]],["diff",[[10,2],[10,16]],[[10,12],[10,16]],["compandshift"],["variable","reg"]]]]],[[["addition",[[41,0],[49,2]],[[41,7],[41,15]],[],["module"]],[60,0]],[[["shifted_mantissa_1",[[42,2],[42,33]],[[42,15],[42,33]],["addition"],["port","input"]],["shifted_mantissa_2",[[43,2],[43,33]],[[43,15],[43,33]],["addition"],["port","input"]],["tmp_new_exponent",[[44,2],[44,30]],[[44,14],[44,30]],["addition"],["port","input"]],["clk",[[45,2],[45,11]],[[45,8],[45,11]],["addition"],["port","input"]],["reset",[[45,12],[45,17]],[[45,12],[45,17]],["addition"],["port","clk"]],["mantissa_sum",[[46,2],[46,32]],[[46,20],[46,32]],["addition"],["port","reg"]],["add_new_exponent",[[47,2],[47,35]],[[47,19],[47,35]],["addition"],["port","reg"]],["done_2",[[48,2],[48,21]],[[48,13],[48,19]],["addition"],["port","reg"]]]]],[[["normalisation",[[63,0],[70,2]],[[63,7],[63,20]],[],["module"]],[97,9]],[[["mantissa_sum",[[64,2],[64,27]],[[64,15],[64,27]],["normalisation"],["port","input"]],["new_exponent",[[65,2],[65,26]],[[65,14],[65,26]],["normalisation"],["port","input"]],["clk",[[66,2],[66,11]],[[66,8],[66,11]],["normalisation"],["port","input"]],["reset",[[66,12],[66,17]],[[66,12],[66,17]],["normalisation"],["port","clk"]],["mantissa_final",[[67,2],[67,34]],[[67,20],[67,34]],["normalisation"],["port","reg"]],["exponent_final",[[68,2],[68,33]],[[68,19],[68,33]],["normalisation"],["port","reg"]],["done_3",[[69,2],[69,21]],[[69,13],[69,19]],["normalisation"],["port","reg"]],["rst",[[71,2],[71,11]],[[71,6],[71,9]],["normalisation"],["variable","reg"]]]]],[[["adder",[[100,0],[104,2]],[[100,7],[100,12]],[],["module"]],[159,8]],[[["operand_1",[[101,2],[101,24]],[[101,15],[101,24]],["adder"],["port","input"]],["operand_2",[[101,26],[101,35]],[[101,26],[101,35]],["adder"],["port","operand_1"]],["clk",[[102,2],[102,11]],[[102,8],[102,11]],["adder"],["port","input"]],["en",[[102,13],[102,15]],[[102,13],[102,15]],["adder"],["port","clk"]],["sum",[[103,2],[103,31]],[[103,20],[103,23]],["adder"],["port","reg"]],["reset",[[105,2],[105,12]],[[105,7],[105,12]],["adder"],["variable","wire"]],["busy_1",[[106,2],[106,15]],[[106,7],[106,13]],["adder"],["variable","reg"]],["busy_2",[[106,2],[106,25]],[[106,17],[106,23]],["adder"],["variable","busy_1"]],["busy_3",[[106,2],[106,35]],[[106,27],[106,33]],["adder"],["variable","busy_2"]],["exponent_1",[[107,2],[107,24]],[[107,14],[107,24]],["adder"],["variable","reg"]],["exponent_2",[[107,2],[107,36]],[[107,26],[107,36]],["adder"],["variable","exponent_1"]],["new_exponent",[[107,2],[107,50]],[[107,38],[107,50]],["adder"],["variable","exponent_2"]],["tmp_new_exponent",[[107,2],[107,68]],[[107,52],[107,68]],["adder"],["variable","new_exponent"]],["mantissa_1",[[108,2],[108,24]],[[108,14],[108,24]],["adder"],["variable","reg"]],["mantissa_2",[[108,2],[108,36]],[[108,26],[108,36]],["adder"],["variable","mantissa_1"]],["shifted_mantissa_1",[[108,2],[108,56]],[[108,38],[108,56]],["adder"],["variable","mantissa_2"]],["shifted_mantissa_2",[[108,2],[108,76]],[[108,58],[108,76]],["adder"],["variable","shifted_mantissa_1"]],["exponent_final",[[109,2],[109,28]],[[109,14],[109,28]],["adder"],["variable","wire"]],["add_new_exponent",[[109,2],[109,46]],[[109,30],[109,46]],["adder"],["variable","exponent_final"]],["cas_new_exponent",[[109,2],[109,64]],[[109,48],[109,64]],["adder"],["variable","add_new_exponent"]],["mantissa_final",[[110,2],[110,28]],[[110,14],[110,28]],["adder"],["variable","wire"]],["cas_shifted_mantissa_1",[[110,2],[110,52]],[[110,30],[110,52]],["adder"],["variable","mantissa_final"]],["cas_shifted_mantissa_2",[[110,2],[110,76]],[[110,54],[110,76]],["adder"],["variable","cas_shifted_mantissa_1"]],["mantissa_sum",[[111,2],[111,26]],[[111,14],[111,26]],["adder"],["variable","reg"]],["add_mantissa_sum",[[112,2],[112,30]],[[112,14],[112,30]],["adder"],["variable","wire"]],["cas",[[114,2],[114,143]],[[114,15],[114,18]],["adder"],["instance","compandshift"]],["add",[[115,2],[115,121]],[[115,11],[115,14]],["adder"],["instance","addition"]],["normalise",[[116,2],[116,99]],[[116,16],[116,25]],["adder"],["instance","normalisation"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula6/fpa_tb.v",[[[[[["fpa_tb",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[23,9]],[[["ram_addr",[[1,1],[1,19]],[[1,11],[1,19]],["fpa_tb"],["variable","reg"]],["ram_out",[[2,1],[2,20]],[[2,13],[2,20]],["fpa_tb"],["variable","wire"]],["done",[[3,1],[3,10]],[[3,6],[3,10]],["fpa_tb"],["variable","wire"]],["add",[[5,1],[9,2]],[[5,5],[5,8]],["fpa_tb"],["instance","fpa"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula6/fpa.v",[[[[[["fpa",[[0,0],[0,36]],[[0,7],[0,10]],[],["module"]],[68,0]],[[["ram_addr",[[1,7],[1,21]],[[1,13],[1,21]],["fpa"],["port"]],["ram_out",[[0,21],[0,28]],[[0,21],[0,28]],["fpa"],["port","ram_addr"]],["done",[[0,30],[0,34]],[[0,30],[0,34]],["fpa"],["port","ram_out"]],["ram_out",[[2,8],[2,22]],[[2,15],[2,22]],["fpa"],["port"]],["done",[[3,8],[3,16]],[[3,12],[3,16]],["fpa"],["port","reg"]],["ram_addr_mux",[[4,1],[4,24]],[[4,12],[4,24]],["fpa"],["variable","wire"]],["out_rom",[[5,1],[5,20]],[[5,13],[5,20]],["fpa"],["variable","wire"]],["ram_in",[[6,1],[6,19]],[[6,13],[6,19]],["fpa"],["variable","wire"]],["addr_counter",[[7,1],[7,23]],[[7,11],[7,23]],["fpa"],["variable","reg"]],["rom_addr",[[8,1],[8,19]],[[8,11],[8,19]],["fpa"],["variable","reg"]],["OE_rom",[[9,1],[9,11]],[[9,5],[9,11]],["fpa"],["variable","reg"]],["ram_OE",[[9,1],[9,19]],[[9,13],[9,19]],["fpa"],["variable","OE_rom"]],["ram_RW",[[9,1],[9,27]],[[9,21],[9,27]],["fpa"],["variable","ram_OE"]],["num1",[[10,1],[10,16]],[[10,12],[10,16]],["fpa"],["variable","reg"]],["en_add",[[11,1],[11,11]],[[11,5],[11,11]],["fpa"],["variable","reg"]],["clk",[[15,1],[15,15]],[[15,5],[15,8]],["fpa"],["variable","reg"]],["rom",[[20,1],[24,2]],[[20,7],[20,10]],["fpa"],["instance","rom_8"]],["ram",[[26,1],[32,2]],[[26,7],[26,10]],["fpa"],["instance","ram_4"]],["add",[[34,1],[40,2]],[[34,7],[34,10]],["fpa"],["instance","adder"]],["i",[[42,1],[42,10]],[[42,9],[42,10]],["fpa"],["variable","integer"]],["sum_atual",[[43,1],[43,14]],[[43,5],[43,14]],["fpa"],["variable","reg"]]]]],[[["rom_8",[[69,0],[73,3]],[[69,7],[69,12]],[],["module"]],[92,0]],[[["addr",[[70,1],[70,21]],[[70,17],[70,21]],["rom_8"],["port","input"]],["OE",[[71,1],[71,9]],[[71,7],[71,9]],["rom_8"],["port","input"]],["out",[[72,1],[72,26]],[[72,23],[72,26]],["rom_8"],["port","reg"]],["data",[[74,1],[74,30]],[[74,16],[74,20]],["rom_8"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula6/ram_4.v",[[[[[["ram_4",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["in",[[1,2],[1,17]],[[1,15],[1,17]],["ram_4"],["port","input"]],["addr",[[2,2],[2,18]],[[2,14],[2,18]],["ram_4"],["port","input"]],["RW",[[3,2],[3,10]],[[3,8],[3,10]],["ram_4"],["port","input"]],["OE",[[3,12],[3,14]],[[3,12],[3,14]],["ram_4"],["port","RW"]],["out",[[4,2],[4,23]],[[4,20],[4,23]],["ram_4"],["port","reg"]],["data",[[6,2],[6,22]],[[6,13],[6,17]],["ram_4"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/adder.v",[[[[[["compandshift",[[2,0],[9,2]],[[2,7],[2,19]],[],["module"]],[38,0]],[[["cas_mantissa_1",[[3,2],[3,29]],[[3,15],[3,29]],["compandshift"],["port","input"]],["cas_mantissa_2",[[3,31],[3,45]],[[3,31],[3,45]],["compandshift"],["port","cas_mantissa_1"]],["cas_exponent_1",[[4,2],[4,28]],[[4,14],[4,28]],["compandshift"],["port","input"]],["cas_exponent_2",[[4,30],[4,44]],[[4,30],[4,44]],["compandshift"],["port","cas_exponent_1"]],["clk",[[5,2],[5,11]],[[5,8],[5,11]],["compandshift"],["port","input"]],["reset",[[5,13],[5,18]],[[5,13],[5,18]],["compandshift"],["port","clk"]],["cas_shifted_mantissa_1",[[6,2],[6,42]],[[6,20],[6,42]],["compandshift"],["port","reg"]],["cas_shifted_mantissa_2",[[6,44],[6,66]],[[6,44],[6,66]],["compandshift"],["port","cas_shifted_mantissa_1"]],["cas_new_exponent",[[7,2],[7,35]],[[7,19],[7,35]],["compandshift"],["port","reg"]],["done_1",[[8,2],[8,21]],[[8,13],[8,19]],["compandshift"],["port","reg"]],["diff",[[10,2],[10,16]],[[10,12],[10,16]],["compandshift"],["variable","reg"]]]]],[[["addition",[[41,0],[49,2]],[[41,7],[41,15]],[],["module"]],[60,0]],[[["shifted_mantissa_1",[[42,2],[42,33]],[[42,15],[42,33]],["addition"],["port","input"]],["shifted_mantissa_2",[[43,2],[43,33]],[[43,15],[43,33]],["addition"],["port","input"]],["tmp_new_exponent",[[44,2],[44,30]],[[44,14],[44,30]],["addition"],["port","input"]],["clk",[[45,2],[45,11]],[[45,8],[45,11]],["addition"],["port","input"]],["reset",[[45,12],[45,17]],[[45,12],[45,17]],["addition"],["port","clk"]],["mantissa_sum",[[46,2],[46,32]],[[46,20],[46,32]],["addition"],["port","reg"]],["add_new_exponent",[[47,2],[47,35]],[[47,19],[47,35]],["addition"],["port","reg"]],["done_2",[[48,2],[48,21]],[[48,13],[48,19]],["addition"],["port","reg"]]]]],[[["normalisation",[[63,0],[70,2]],[[63,7],[63,20]],[],["module"]],[97,9]],[[["mantissa_sum",[[64,2],[64,27]],[[64,15],[64,27]],["normalisation"],["port","input"]],["new_exponent",[[65,2],[65,26]],[[65,14],[65,26]],["normalisation"],["port","input"]],["clk",[[66,2],[66,11]],[[66,8],[66,11]],["normalisation"],["port","input"]],["reset",[[66,12],[66,17]],[[66,12],[66,17]],["normalisation"],["port","clk"]],["mantissa_final",[[67,2],[67,34]],[[67,20],[67,34]],["normalisation"],["port","reg"]],["exponent_final",[[68,2],[68,33]],[[68,19],[68,33]],["normalisation"],["port","reg"]],["done_3",[[69,2],[69,21]],[[69,13],[69,19]],["normalisation"],["port","reg"]],["rst",[[71,2],[71,11]],[[71,6],[71,9]],["normalisation"],["variable","reg"]]]]],[[["adder",[[100,0],[104,2]],[[100,7],[100,12]],[],["module"]],[159,8]],[[["operand_1",[[101,2],[101,24]],[[101,15],[101,24]],["adder"],["port","input"]],["operand_2",[[101,26],[101,35]],[[101,26],[101,35]],["adder"],["port","operand_1"]],["clk",[[102,2],[102,11]],[[102,8],[102,11]],["adder"],["port","input"]],["en",[[102,13],[102,15]],[[102,13],[102,15]],["adder"],["port","clk"]],["sum",[[103,2],[103,31]],[[103,20],[103,23]],["adder"],["port","reg"]],["reset",[[105,2],[105,12]],[[105,7],[105,12]],["adder"],["variable","wire"]],["busy_1",[[106,2],[106,15]],[[106,7],[106,13]],["adder"],["variable","reg"]],["busy_2",[[106,2],[106,25]],[[106,17],[106,23]],["adder"],["variable","busy_1"]],["busy_3",[[106,2],[106,35]],[[106,27],[106,33]],["adder"],["variable","busy_2"]],["exponent_1",[[107,2],[107,24]],[[107,14],[107,24]],["adder"],["variable","reg"]],["exponent_2",[[107,2],[107,36]],[[107,26],[107,36]],["adder"],["variable","exponent_1"]],["new_exponent",[[107,2],[107,50]],[[107,38],[107,50]],["adder"],["variable","exponent_2"]],["tmp_new_exponent",[[107,2],[107,68]],[[107,52],[107,68]],["adder"],["variable","new_exponent"]],["mantissa_1",[[108,2],[108,24]],[[108,14],[108,24]],["adder"],["variable","reg"]],["mantissa_2",[[108,2],[108,36]],[[108,26],[108,36]],["adder"],["variable","mantissa_1"]],["shifted_mantissa_1",[[108,2],[108,56]],[[108,38],[108,56]],["adder"],["variable","mantissa_2"]],["shifted_mantissa_2",[[108,2],[108,76]],[[108,58],[108,76]],["adder"],["variable","shifted_mantissa_1"]],["exponent_final",[[109,2],[109,28]],[[109,14],[109,28]],["adder"],["variable","wire"]],["add_new_exponent",[[109,2],[109,46]],[[109,30],[109,46]],["adder"],["variable","exponent_final"]],["cas_new_exponent",[[109,2],[109,64]],[[109,48],[109,64]],["adder"],["variable","add_new_exponent"]],["mantissa_final",[[110,2],[110,28]],[[110,14],[110,28]],["adder"],["variable","wire"]],["cas_shifted_mantissa_1",[[110,2],[110,52]],[[110,30],[110,52]],["adder"],["variable","mantissa_final"]],["cas_shifted_mantissa_2",[[110,2],[110,76]],[[110,54],[110,76]],["adder"],["variable","cas_shifted_mantissa_1"]],["mantissa_sum",[[111,2],[111,26]],[[111,14],[111,26]],["adder"],["variable","reg"]],["add_mantissa_sum",[[112,2],[112,30]],[[112,14],[112,30]],["adder"],["variable","wire"]],["cas",[[114,2],[114,143]],[[114,15],[114,18]],["adder"],["instance","compandshift"]],["add",[[115,2],[115,121]],[[115,11],[115,14]],["adder"],["instance","addition"]],["normalise",[[116,2],[116,99]],[[116,16],[116,25]],["adder"],["instance","normalisation"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/alu_tb.v",[[[[[["alu_tb",[[0,0],[0,34]],[[0,7],[0,13]],[],["module"]],[31,9]],[[["W",[[0,16],[0,32]],[[0,26],[0,27]],["alu_tb"],["parameter-port","parameter"]],["AND",[[2,1],[2,28]],[[2,12],[2,15]],["alu_tb"],["localparam"]],["OR",[[3,1],[3,27]],[[3,12],[3,14]],["alu_tb"],["localparam"]],["ADD",[[4,1],[4,28]],[[4,12],[4,15]],["alu_tb"],["localparam"]],["SUB",[[5,1],[5,28]],[[5,12],[5,15]],["alu_tb"],["localparam"]],["LESSTHAN",[[6,1],[6,31]],[[6,12],[6,20]],["alu_tb"],["localparam"]],["NOR",[[7,1],[7,28]],[[7,12],[7,15]],["alu_tb"],["localparam"]],["ALUctl",[[9,1],[9,21]],[[9,15],[9,21]],["alu_tb"],["variable","reg"]],["A",[[10,1],[10,19]],[[10,18],[10,19]],["alu_tb"],["variable","reg"]],["B",[[10,1],[10,22]],[[10,21],[10,22]],["alu_tb"],["variable","A"]],["ALUout",[[11,1],[11,25]],[[11,19],[11,25]],["alu_tb"],["variable","wire"]],["Overflow",[[12,1],[12,14]],[[12,6],[12,14]],["alu_tb"],["variable","wire"]],["Zero",[[12,1],[12,20]],[[12,16],[12,20]],["alu_tb"],["variable","Overflow"]],["calc",[[14,1],[21,2]],[[14,10],[14,14]],["alu_tb"],["instance","alu"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/alu.v",[[[[[["alu",[[0,0],[7,3]],[[0,7],[0,10]],[],["module"]],[55,9]],[[["W",[[1,3],[1,19]],[[1,13],[1,14]],["alu"],["parameter-port","parameter"]],["ALUctl",[[3,2],[3,20]],[[3,14],[3,20]],["alu"],["port","input"]],["A",[[4,2],[4,17]],[[4,16],[4,17]],["alu"],["port","input"]],["B",[[4,19],[4,20]],[[4,19],[4,20]],["alu"],["port","A"]],["ALUout",[[5,2],[5,23]],[[5,17],[5,23]],["alu"],["port","output"]],["Overflow",[[6,2],[6,17]],[[6,9],[6,17]],["alu"],["port","output"]],["Zero",[[6,19],[6,23]],[[6,19],[6,23]],["alu"],["port","Overflow"]],["AND",[[9,1],[9,28]],[[9,12],[9,15]],["alu"],["localparam"]],["OR",[[10,1],[10,27]],[[10,12],[10,14]],["alu"],["localparam"]],["ADD",[[11,1],[11,28]],[[11,12],[11,15]],["alu"],["localparam"]],["SUB",[[12,1],[12,28]],[[12,12],[12,15]],["alu"],["localparam"]],["LESSTHAN",[[13,1],[13,31]],[[13,12],[13,20]],["alu"],["localparam"]],["NOR",[[14,1],[14,28]],[[14,12],[14,15]],["alu"],["localparam"]],["resultado",[[16,1],[16,22]],[[16,13],[16,22]],["alu"],["variable","reg"]],["reg_overflow",[[17,1],[17,17]],[[17,5],[17,17]],["alu"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/alu2.v",[[[[[["alu",[[0,0],[7,3]],[[0,7],[0,10]],[],["module"]],[55,9]],[[["W",[[1,3],[1,19]],[[1,13],[1,14]],["alu"],["parameter-port","parameter"]],["ALUctl",[[3,2],[3,20]],[[3,14],[3,20]],["alu"],["port","input"]],["A",[[4,2],[4,17]],[[4,16],[4,17]],["alu"],["port","input"]],["B",[[4,19],[4,20]],[[4,19],[4,20]],["alu"],["port","A"]],["ALUout",[[5,2],[5,23]],[[5,17],[5,23]],["alu"],["port","output"]],["Overflow",[[6,2],[6,17]],[[6,9],[6,17]],["alu"],["port","output"]],["Zero",[[6,19],[6,23]],[[6,19],[6,23]],["alu"],["port","Overflow"]],["AND",[[9,1],[9,28]],[[9,12],[9,15]],["alu"],["localparam"]],["OR",[[10,1],[10,27]],[[10,12],[10,14]],["alu"],["localparam"]],["ADD",[[11,1],[11,28]],[[11,12],[11,15]],["alu"],["localparam"]],["SUB",[[12,1],[12,28]],[[12,12],[12,15]],["alu"],["localparam"]],["LESSTHAN",[[13,1],[13,31]],[[13,12],[13,20]],["alu"],["localparam"]],["NOR",[[14,1],[14,28]],[[14,12],[14,15]],["alu"],["localparam"]],["resultado",[[16,1],[16,22]],[[16,13],[16,22]],["alu"],["variable","reg"]],["reg_overflow",[[17,1],[17,17]],[[17,5],[17,17]],["alu"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/alu_tb.v",[[[[[["alu_tb",[[0,0],[0,34]],[[0,7],[0,13]],[],["module"]],[31,9]],[[["W",[[0,16],[0,32]],[[0,26],[0,27]],["alu_tb"],["parameter-port","parameter"]],["AND",[[2,1],[2,28]],[[2,12],[2,15]],["alu_tb"],["localparam"]],["OR",[[3,1],[3,27]],[[3,12],[3,14]],["alu_tb"],["localparam"]],["ADD",[[4,1],[4,28]],[[4,12],[4,15]],["alu_tb"],["localparam"]],["SUB",[[5,1],[5,28]],[[5,12],[5,15]],["alu_tb"],["localparam"]],["LESSTHAN",[[6,1],[6,31]],[[6,12],[6,20]],["alu_tb"],["localparam"]],["NOR",[[7,1],[7,28]],[[7,12],[7,15]],["alu_tb"],["localparam"]],["ALUctl",[[9,1],[9,21]],[[9,15],[9,21]],["alu_tb"],["variable","reg"]],["A",[[10,1],[10,19]],[[10,18],[10,19]],["alu_tb"],["variable","reg"]],["B",[[10,1],[10,22]],[[10,21],[10,22]],["alu_tb"],["variable","A"]],["ALUout",[[11,1],[11,25]],[[11,19],[11,25]],["alu_tb"],["variable","wire"]],["Overflow",[[12,1],[12,14]],[[12,6],[12,14]],["alu_tb"],["variable","wire"]],["Zero",[[12,1],[12,20]],[[12,16],[12,20]],["alu_tb"],["variable","Overflow"]],["calc",[[14,1],[21,2]],[[14,10],[14,14]],["alu_tb"],["instance","alu"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/alu.v",[[[[[["alu",[[0,0],[7,3]],[[0,7],[0,10]],[],["module"]],[55,9]],[[["W",[[1,3],[1,19]],[[1,13],[1,14]],["alu"],["parameter-port","parameter"]],["ALUctl",[[3,2],[3,20]],[[3,14],[3,20]],["alu"],["port","input"]],["A",[[4,2],[4,17]],[[4,16],[4,17]],["alu"],["port","input"]],["B",[[4,19],[4,20]],[[4,19],[4,20]],["alu"],["port","A"]],["ALUout",[[5,2],[5,23]],[[5,17],[5,23]],["alu"],["port","output"]],["Overflow",[[6,2],[6,17]],[[6,9],[6,17]],["alu"],["port","output"]],["Zero",[[6,19],[6,23]],[[6,19],[6,23]],["alu"],["port","Overflow"]],["AND",[[9,1],[9,28]],[[9,12],[9,15]],["alu"],["localparam"]],["OR",[[10,1],[10,27]],[[10,12],[10,14]],["alu"],["localparam"]],["ADD",[[11,1],[11,28]],[[11,12],[11,15]],["alu"],["localparam"]],["SUB",[[12,1],[12,28]],[[12,12],[12,15]],["alu"],["localparam"]],["LESSTHAN",[[13,1],[13,31]],[[13,12],[13,20]],["alu"],["localparam"]],["NOR",[[14,1],[14,28]],[[14,12],[14,15]],["alu"],["localparam"]],["resultado",[[16,1],[16,22]],[[16,13],[16,22]],["alu"],["variable","reg"]],["reg_overflow",[[17,1],[17,17]],[[17,5],[17,17]],["alu"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/calculadora_tb_ricardo.v",[[[[[["calculadora_tb",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[38,8]],[[["W",[[2,2],[2,20]],[[2,13],[2,14]],["calculadora_tb"],["localparam"]],["reset",[[4,2],[4,20]],[[4,15],[4,20]],["calculadora_tb"],["variable","reg"]],["opera",[[4,2],[4,27]],[[4,22],[4,27]],["calculadora_tb"],["variable","reset"]],["clock",[[4,2],[4,38]],[[4,29],[4,34]],["calculadora_tb"],["variable","opera"]],["read",[[5,2],[5,19]],[[5,15],[5,19]],["calculadora_tb"],["variable","reg"]],["data",[[6,2],[6,19]],[[6,15],[6,19]],["calculadora_tb"],["variable","wire"]],["dut",[[8,2],[8,26]],[[8,19],[8,22]],["calculadora_tb"],["instance","calculadora"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/calculadora_tb.v",[[[[[["calculadora_tb",[[0,0],[0,42]],[[0,7],[0,21]],[],["module"]],[32,9]],[[["W",[[0,24],[0,40]],[[0,34],[0,35]],["calculadora_tb"],["parameter-port","parameter"]],["clock",[[2,1],[2,10]],[[2,5],[2,10]],["calculadora_tb"],["variable","reg"]],["reset",[[2,1],[2,17]],[[2,12],[2,17]],["calculadora_tb"],["variable","clock"]],["opera",[[2,1],[2,24]],[[2,19],[2,24]],["calculadora_tb"],["variable","reset"]],["read",[[3,1],[3,15]],[[3,11],[3,15]],["calculadora_tb"],["variable","reg"]],["data",[[4,8],[4,20]],[[4,16],[4,20]],["calculadora_tb"],["port"]],["calc",[[6,1],[12,2]],[[6,19],[6,23]],["calculadora_tb"],["instance","calculadora"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/calculadora.v",[[[[[["calculadora",[[0,0],[6,3]],[[0,7],[0,18]],[],["module"]],[129,9]],[[["W",[[1,3],[1,19]],[[1,13],[1,14]],["calculadora"],["parameter-port","parameter"]],["clock",[[3,2],[3,13]],[[3,8],[3,13]],["calculadora"],["port","input"]],["reset",[[3,15],[3,20]],[[3,15],[3,20]],["calculadora"],["port","clock"]],["opera",[[3,22],[3,27]],[[3,22],[3,27]],["calculadora"],["port","reset"]],["read",[[4,2],[4,18]],[[4,14],[4,18]],["calculadora"],["port","input"]],["data",[[5,2],[5,21]],[[5,17],[5,21]],["calculadora"],["port","output"]],["L",[[8,1],[8,19]],[[8,12],[8,13]],["calculadora"],["localparam"]],["address_rom",[[10,1],[10,34]],[[10,23],[10,34]],["calculadora"],["variable","wire"]],["oe_rom",[[11,1],[11,13]],[[11,7],[11,13]],["calculadora"],["variable","wire"]],["data_rom",[[12,1],[12,22]],[[12,14],[12,22]],["calculadora"],["variable","wire"]],["mem",[[14,1],[18,2]],[[14,5],[14,8]],["calculadora"],["instance","rom"]],["ALUctl",[[20,1],[20,22]],[[20,16],[20,22]],["calculadora"],["variable","wire"]],["A",[[21,1],[21,19]],[[21,18],[21,19]],["calculadora"],["variable","reg"]],["B",[[21,1],[21,22]],[[21,21],[21,22]],["calculadora"],["variable","A"]],["ALUout",[[22,1],[22,25]],[[22,19],[22,25]],["calculadora"],["variable","wire"]],["Overflow",[[23,1],[23,14]],[[23,6],[23,14]],["calculadora"],["variable","wire"]],["Zero",[[23,1],[23,20]],[[23,16],[23,20]],["calculadora"],["variable","Overflow"]],["calc",[[25,1],[32,2]],[[25,10],[25,14]],["calculadora"],["instance","alu"]],["Read1",[[34,1],[34,20]],[[34,15],[34,20]],["calculadora"],["variable","reg"]],["Read2",[[34,1],[34,27]],[[34,22],[34,27]],["calculadora"],["variable","Read1"]],["WriteReg",[[34,1],[34,37]],[[34,29],[34,37]],["calculadora"],["variable","Read2"]],["WriteData",[[35,1],[35,27]],[[35,18],[35,27]],["calculadora"],["variable","reg"]],["RegWrite",[[36,1],[36,13]],[[36,5],[36,13]],["calculadora"],["variable","reg"]],["Data1",[[37,1],[37,24]],[[37,19],[37,24]],["calculadora"],["variable","wire"]],["Data2",[[37,1],[37,31]],[[37,26],[37,31]],["calculadora"],["variable","Data1"]],["regs",[[39,1],[48,2]],[[39,19],[39,23]],["calculadora"],["instance","registerfile"]],["prog_count",[[50,1],[50,31]],[[50,21],[50,31]],["calculadora"],["variable","reg"]],["addr_destino",[[59,1],[59,24]],[[59,12],[59,24]],["calculadora"],["variable","wire"]],["addr_A",[[60,1],[60,18]],[[60,12],[60,18]],["calculadora"],["variable","wire"]],["addr_B",[[61,1],[61,18]],[[61,12],[61,18]],["calculadora"],["variable","wire"]],["alu_operation",[[67,1],[67,24]],[[67,11],[67,24]],["calculadora"],["variable","reg"]],["data_out",[[119,1],[119,21]],[[119,13],[119,21]],["calculadora"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/register_tb.v",[[[[[["register_tb",[[0,0],[0,39]],[[0,7],[0,18]],[],["module"]],[54,9]],[[["W",[[0,21],[0,37]],[[0,31],[0,32]],["register_tb"],["parameter-port","parameter"]],["clock",[[2,1],[2,10]],[[2,5],[2,10]],["register_tb"],["variable","reg"]],["Read1",[[3,1],[3,20]],[[3,15],[3,20]],["register_tb"],["variable","reg"]],["Read2",[[3,1],[3,27]],[[3,22],[3,27]],["register_tb"],["variable","Read1"]],["WriteReg",[[3,1],[3,37]],[[3,29],[3,37]],["register_tb"],["variable","Read2"]],["WriteData",[[4,1],[4,27]],[[4,18],[4,27]],["register_tb"],["variable","reg"]],["RegWrite",[[5,1],[5,13]],[[5,5],[5,13]],["register_tb"],["variable","reg"]],["Data1",[[6,1],[6,24]],[[6,19],[6,24]],["register_tb"],["variable","wire"]],["Data2",[[6,1],[6,31]],[[6,26],[6,31]],["register_tb"],["variable","Data1"]],["regs",[[13,1],[22,2]],[[13,19],[13,23]],["register_tb"],["instance","registerfile"]],["i",[[24,1],[24,10]],[[24,9],[24,10]],["register_tb"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/register.v",[[[[[["registerfile",[[0,0],[8,3]],[[0,7],[0,19]],[],["module"]],[30,9]],[[["W",[[1,4],[1,20]],[[1,14],[1,15]],["registerfile"],["parameter-port","parameter"]],["Read1",[[3,2],[3,23]],[[3,18],[3,23]],["registerfile"],["port","input"]],["Read2",[[3,25],[3,30]],[[3,25],[3,30]],["registerfile"],["port","Read1"]],["WriteReg",[[3,32],[3,40]],[[3,32],[3,40]],["registerfile"],["port","Read2"]],["WriteData",[[4,2],[4,30]],[[4,21],[4,30]],["registerfile"],["port","input"]],["RegWrite",[[5,2],[5,16]],[[5,8],[5,16]],["registerfile"],["port","input"]],["Data1",[[6,2],[6,27]],[[6,22],[6,27]],["registerfile"],["port","output"]],["Data2",[[6,29],[6,34]],[[6,29],[6,34]],["registerfile"],["port","Data1"]],["clock",[[7,2],[7,13]],[[7,8],[7,13]],["registerfile"],["port","input"]],["registers",[[10,1],[10,29]],[[10,13],[10,22]],["registerfile"],["variable","reg"]],["regData1",[[11,1],[11,21]],[[11,13],[11,21]],["registerfile"],["variable","reg"]],["regData2",[[11,1],[11,31]],[[11,23],[11,31]],["registerfile"],["variable","regData1"]],["i",[[16,1],[16,10]],[[16,9],[16,10]],["registerfile"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/rom_tb.v",[[[[[["rom_tb",[[0,0],[4,3]],[[0,7],[0,13]],[],["module"]],[30,9]],[[["W",[[2,2],[2,18]],[[2,12],[2,13]],["rom_tb"],["parameter-port","parameter"]],["L",[[3,2],[3,18]],[[3,12],[3,13]],["rom_tb"],["parameter-port","parameter"]],["address",[[5,1],[5,29]],[[5,22],[5,29]],["rom_tb"],["variable","reg"]],["oe",[[6,1],[6,8]],[[6,6],[6,8]],["rom_tb"],["variable","reg"]],["data",[[7,1],[7,18]],[[7,14],[7,18]],["rom_tb"],["variable","wire"]],["mem",[[9,1],[13,2]],[[9,5],[9,8]],["rom_tb"],["instance","rom"]],["i",[[15,1],[15,10]],[[15,9],[15,10]],["rom_tb"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/arch/rom.v",[[[[[["rom",[[0,0],[6,7]],[[0,7],[0,10]],[],["module"]],[15,9]],[[["W",[[1,7],[1,23]],[[1,17],[1,18]],["rom"],["parameter-port","parameter"]],["L",[[2,7],[2,23]],[[2,17],[2,18]],["rom"],["parameter-port","parameter"]],["address",[[3,7],[3,37]],[[3,30],[3,37]],["rom"],["port","input"]],["oe",[[4,7],[4,16]],[[4,14],[4,16]],["rom"],["port","input"]],["data",[[5,7],[5,26]],[[5,22],[5,26]],["rom"],["port","output"]],["mem",[[8,4],[8,26]],[[8,16],[8,19]],["rom"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/calculadora_artur.v",[[[[[["alu",[[0,0],[6,3]],[[0,7],[0,10]],[],["module"]],[28,0]],[[["W",[[1,3],[1,19]],[[1,13],[1,14]],["alu"],["parameter-port","parameter"]],["ALUctl",[[2,2],[2,24]],[[2,18],[2,24]],["alu"],["port","input"]],["A",[[3,0],[3,15]],[[3,14],[3,15]],["alu"],["port","input"]],["B",[[3,17],[3,18]],[[3,17],[3,18]],["alu"],["port","A"]],["ALUout",[[4,0],[4,21]],[[4,15],[4,21]],["alu"],["port","output"]],["Overflow",[[5,0],[5,15]],[[5,7],[5,15]],["alu"],["port","output"]],["Zero",[[5,17],[5,21]],[[5,17],[5,21]],["alu"],["port","Overflow"]],["ALUout_reg",[[7,0],[7,21]],[[7,11],[7,21]],["alu"],["variable","reg"]],["Zero_reg",[[9,0],[9,12]],[[9,4],[9,12]],["alu"],["variable","reg"]],["Overflow_reg",[[11,0],[11,16]],[[11,4],[11,16]],["alu"],["variable","reg"]]]]],[[["registerfile",[[29,0],[36,3]],[[29,7],[29,19]],[],["module"]],[48,0]],[[["W",[[30,3],[30,19]],[[30,13],[30,14]],["registerfile"],["parameter-port","parameter"]],["Read1",[[31,2],[31,23]],[[31,18],[31,23]],["registerfile"],["port","input"]],["Read2",[[31,26],[31,31]],[[31,26],[31,31]],["registerfile"],["port","Read1"]],["WriteReg",[[31,34],[31,42]],[[31,34],[31,42]],["registerfile"],["port","Read2"]],["WriteData",[[32,0],[32,23]],[[32,14],[32,23]],["registerfile"],["port","input"]],["RegWrite",[[33,0],[33,14]],[[33,6],[33,14]],["registerfile"],["port","input"]],["Data1",[[34,0],[34,20]],[[34,15],[34,20]],["registerfile"],["port","output"]],["Data2",[[34,23],[34,28]],[[34,23],[34,28]],["registerfile"],["port","Data1"]],["clock",[[35,0],[35,11]],[[35,6],[35,11]],["registerfile"],["port","input"]],["regs",[[37,0],[37,23]],[[37,12],[37,16]],["registerfile"],["variable","reg"]]]]],[[["calculadora",[[49,0],[55,3]],[[49,7],[49,18]],[],["module"]],[106,8]],[[["W",[[50,0],[50,16]],[[50,10],[50,11]],["calculadora"],["parameter-port","parameter"]],["clock",[[52,0],[52,11]],[[52,6],[52,11]],["calculadora"],["port","input"]],["reset",[[52,14],[52,19]],[[52,14],[52,19]],["calculadora"],["port","clock"]],["opera",[[52,22],[52,27]],[[52,22],[52,27]],["calculadora"],["port","reset"]],["read",[[53,0],[53,20]],[[53,16],[53,20]],["calculadora"],["port","input"]],["data",[[54,0],[54,19]],[[54,15],[54,19]],["calculadora"],["port","output"]],["RegWrite",[[56,0],[56,13]],[[56,5],[56,13]],["calculadora"],["variable","wire"]],["rom_data",[[57,0],[57,20]],[[57,12],[57,20]],["calculadora"],["variable","wire"]],["registrador_destino",[[59,0],[59,30]],[[59,11],[59,30]],["calculadora"],["variable","wire"]],["ler_A",[[60,0],[60,16]],[[60,11],[60,16]],["calculadora"],["variable","wire"]],["ler_B",[[60,0],[60,23]],[[60,18],[60,23]],["calculadora"],["variable","ler_A"]],["Data1",[[61,0],[61,18]],[[61,13],[61,18]],["calculadora"],["variable","wire"]],["Data2",[[61,0],[61,25]],[[61,20],[61,25]],["calculadora"],["variable","Data1"]],["ALUout",[[61,0],[61,33]],[[61,27],[61,33]],["calculadora"],["variable","Data2"]],["ALUctl",[[63,0],[63,17]],[[63,11],[63,17]],["calculadora"],["variable","wire"]],["entrada_ula_A",[[64,0],[64,26]],[[64,13],[64,26]],["calculadora"],["variable","wire"]],["entrada_ula_B",[[64,0],[64,41]],[[64,28],[64,41]],["calculadora"],["variable","entrada_ula_A"]],["adress",[[66,0],[66,16]],[[66,10],[66,16]],["calculadora"],["variable","reg"]],["control",[[67,0],[67,11]],[[67,4],[67,11]],["calculadora"],["variable","reg"]],["finished",[[68,0],[68,12]],[[68,4],[68,12]],["calculadora"],["variable","reg"]],["rom1",[[70,0],[70,49]],[[70,21],[70,25]],["calculadora"],["instance","rom"]],["registerfile1",[[71,0],[71,109]],[[71,22],[71,35]],["calculadora"],["instance","registerfile"]],["alu1",[[72,0],[72,79]],[[72,13],[72,17]],["calculadora"],["instance","alu"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/calculadora_tb_ricardo.v",[[[[[["calculadora_tb",[[0,0],[0,22]],[[0,7],[0,21]],[],["module"]],[142,9]],[[["W",[[2,2],[2,20]],[[2,13],[2,14]],["calculadora_tb"],["localparam"]],["reset",[[4,2],[4,20]],[[4,15],[4,20]],["calculadora_tb"],["variable","reg"]],["opera",[[4,2],[4,27]],[[4,22],[4,27]],["calculadora_tb"],["variable","reset"]],["clock",[[4,2],[4,38]],[[4,29],[4,34]],["calculadora_tb"],["variable","opera"]],["read",[[5,2],[5,19]],[[5,15],[5,19]],["calculadora_tb"],["variable","reg"]],["data",[[6,2],[6,19]],[[6,15],[6,19]],["calculadora_tb"],["variable","wire"]],["dut",[[8,2],[8,26]],[[8,19],[8,22]],["calculadora_tb"],["instance","calculadora"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/calculadora_tb.v",[[[[[["calculadora_tb",[[0,0],[0,42]],[[0,7],[0,21]],[],["module"]],[32,9]],[[["W",[[0,24],[0,40]],[[0,34],[0,35]],["calculadora_tb"],["parameter-port","parameter"]],["clock",[[2,1],[2,10]],[[2,5],[2,10]],["calculadora_tb"],["variable","reg"]],["reset",[[2,1],[2,17]],[[2,12],[2,17]],["calculadora_tb"],["variable","clock"]],["opera",[[2,1],[2,24]],[[2,19],[2,24]],["calculadora_tb"],["variable","reset"]],["read",[[3,1],[3,15]],[[3,11],[3,15]],["calculadora_tb"],["variable","reg"]],["data",[[4,8],[4,20]],[[4,16],[4,20]],["calculadora_tb"],["port"]],["calc",[[6,1],[12,2]],[[6,19],[6,23]],["calculadora_tb"],["instance","calculadora"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/calculadora.v",[[[[[["calculadora",[[0,0],[6,3]],[[0,7],[0,18]],[],["module"]],[107,0]],[[["W",[[1,3],[1,19]],[[1,13],[1,14]],["calculadora"],["parameter-port","parameter"]],["clock",[[3,2],[3,13]],[[3,8],[3,13]],["calculadora"],["port","input"]],["reset",[[3,15],[3,20]],[[3,15],[3,20]],["calculadora"],["port","clock"]],["opera",[[3,22],[3,27]],[[3,22],[3,27]],["calculadora"],["port","reset"]],["read",[[4,2],[4,18]],[[4,14],[4,18]],["calculadora"],["port","input"]],["data",[[5,2],[5,21]],[[5,17],[5,21]],["calculadora"],["port","output"]],["address_rom",[[8,1],[8,23]],[[8,12],[8,23]],["calculadora"],["variable","wire"]],["oe_rom",[[9,1],[9,12]],[[9,6],[9,12]],["calculadora"],["variable","wire"]],["data_rom",[[10,1],[10,21]],[[10,13],[10,21]],["calculadora"],["variable","wire"]],["mem",[[12,1],[16,2]],[[12,23],[12,26]],["calculadora"],["instance","rom"]],["ALUctl",[[18,1],[18,18]],[[18,12],[18,18]],["calculadora"],["variable","wire"]],["A",[[19,1],[19,15]],[[19,14],[19,15]],["calculadora"],["variable","wire"]],["B",[[19,1],[19,18]],[[19,17],[19,18]],["calculadora"],["variable","A"]],["ALUout",[[20,1],[20,20]],[[20,14],[20,20]],["calculadora"],["variable","wire"]],["Overflow",[[21,1],[21,14]],[[21,6],[21,14]],["calculadora"],["variable","wire"]],["Zero",[[21,1],[21,20]],[[21,16],[21,20]],["calculadora"],["variable","Overflow"]],["calc",[[23,1],[30,2]],[[23,14],[23,18]],["calculadora"],["instance","alu"]],["Read1",[[32,1],[32,17]],[[32,12],[32,17]],["calculadora"],["variable","wire"]],["Read2",[[32,1],[32,24]],[[32,19],[32,24]],["calculadora"],["variable","Read1"]],["WriteReg",[[32,1],[32,34]],[[32,26],[32,34]],["calculadora"],["variable","Read2"]],["WriteData",[[33,1],[33,23]],[[33,14],[33,23]],["calculadora"],["variable","wire"]],["RegWrite",[[34,1],[34,14]],[[34,6],[34,14]],["calculadora"],["variable","wire"]],["Data1",[[35,1],[35,19]],[[35,14],[35,19]],["calculadora"],["variable","wire"]],["Data2",[[35,1],[35,26]],[[35,21],[35,26]],["calculadora"],["variable","Data1"]],["regs",[[37,1],[46,2]],[[37,23],[37,27]],["calculadora"],["instance","registerfile"]],["prog_count",[[48,1],[48,21]],[[48,11],[48,21]],["calculadora"],["variable","reg"]],["alu_operation",[[68,1],[68,24]],[[68,11],[68,24]],["calculadora"],["variable","reg"]]]]],[[["registerfile",[[108,0],[116,3]],[[108,7],[108,19]],[],["module"]],[130,0]],[[["W",[[109,4],[109,20]],[[109,14],[109,15]],["registerfile"],["parameter-port","parameter"]],["Read1",[[111,2],[111,23]],[[111,18],[111,23]],["registerfile"],["port","input"]],["Read2",[[111,25],[111,30]],[[111,25],[111,30]],["registerfile"],["port","Read1"]],["WriteReg",[[111,32],[111,40]],[[111,32],[111,40]],["registerfile"],["port","Read2"]],["WriteData",[[112,2],[112,30]],[[112,21],[112,30]],["registerfile"],["port","input"]],["RegWrite",[[113,2],[113,16]],[[113,8],[113,16]],["registerfile"],["port","input"]],["Data1",[[114,2],[114,27]],[[114,22],[114,27]],["registerfile"],["port","output"]],["Data2",[[114,29],[114,34]],[[114,29],[114,34]],["registerfile"],["port","Data1"]],["clock",[[115,2],[115,13]],[[115,8],[115,13]],["registerfile"],["port","input"]],["registers",[[118,1],[118,29]],[[118,13],[118,22]],["registerfile"],["variable","reg"]],["regData1",[[119,1],[119,21]],[[119,13],[119,21]],["registerfile"],["variable","reg"]],["regData2",[[119,1],[119,31]],[[119,23],[119,31]],["registerfile"],["variable","regData1"]]]]],[[["alu",[[131,0],[138,3]],[[131,7],[131,10]],[],["module"]],[186,9]],[[["W",[[132,3],[132,19]],[[132,13],[132,14]],["alu"],["parameter-port","parameter"]],["ALUctl",[[134,2],[134,20]],[[134,14],[134,20]],["alu"],["port","input"]],["A",[[135,2],[135,17]],[[135,16],[135,17]],["alu"],["port","input"]],["B",[[135,19],[135,20]],[[135,19],[135,20]],["alu"],["port","A"]],["ALUout",[[136,2],[136,23]],[[136,17],[136,23]],["alu"],["port","output"]],["Overflow",[[137,2],[137,17]],[[137,9],[137,17]],["alu"],["port","output"]],["Zero",[[137,19],[137,23]],[[137,19],[137,23]],["alu"],["port","Overflow"]],["AND",[[140,1],[140,28]],[[140,12],[140,15]],["alu"],["localparam"]],["OR",[[141,1],[141,27]],[[141,12],[141,14]],["alu"],["localparam"]],["ADD",[[142,1],[142,28]],[[142,12],[142,15]],["alu"],["localparam"]],["SUB",[[143,1],[143,28]],[[143,12],[143,15]],["alu"],["localparam"]],["LESSTHAN",[[144,1],[144,31]],[[144,12],[144,20]],["alu"],["localparam"]],["NOR",[[145,1],[145,28]],[[145,12],[145,15]],["alu"],["localparam"]],["resultado",[[147,1],[147,22]],[[147,13],[147,22]],["alu"],["variable","reg"]],["reg_overflow",[[148,1],[148,17]],[[148,5],[148,17]],["alu"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/register_tb.v",[[[[[["register_tb",[[0,0],[0,39]],[[0,7],[0,18]],[],["module"]],[53,9]],[[["W",[[0,21],[0,37]],[[0,31],[0,32]],["register_tb"],["parameter-port","parameter"]],["clock",[[2,1],[2,10]],[[2,5],[2,10]],["register_tb"],["variable","reg"]],["Read1",[[3,1],[3,20]],[[3,15],[3,20]],["register_tb"],["variable","reg"]],["Read2",[[3,1],[3,27]],[[3,22],[3,27]],["register_tb"],["variable","Read1"]],["WriteReg",[[3,1],[3,37]],[[3,29],[3,37]],["register_tb"],["variable","Read2"]],["WriteData",[[4,1],[4,27]],[[4,18],[4,27]],["register_tb"],["variable","reg"]],["RegWrite",[[5,1],[5,13]],[[5,5],[5,13]],["register_tb"],["variable","reg"]],["Data1",[[6,1],[6,24]],[[6,19],[6,24]],["register_tb"],["variable","wire"]],["Data2",[[6,1],[6,31]],[[6,26],[6,31]],["register_tb"],["variable","Data1"]],["regs",[[13,1],[22,2]],[[13,19],[13,23]],["register_tb"],["instance","registerfile"]],["i",[[24,1],[24,10]],[[24,9],[24,10]],["register_tb"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/register.v",[[[[[["registerfile",[[0,0],[8,3]],[[0,7],[0,19]],[],["module"]],[21,9]],[[["W",[[1,4],[1,20]],[[1,14],[1,15]],["registerfile"],["parameter-port","parameter"]],["Read1",[[3,2],[3,23]],[[3,18],[3,23]],["registerfile"],["port","input"]],["Read2",[[3,25],[3,30]],[[3,25],[3,30]],["registerfile"],["port","Read1"]],["WriteReg",[[3,32],[3,40]],[[3,32],[3,40]],["registerfile"],["port","Read2"]],["WriteData",[[4,2],[4,30]],[[4,21],[4,30]],["registerfile"],["port","input"]],["RegWrite",[[5,2],[5,16]],[[5,8],[5,16]],["registerfile"],["port","input"]],["Data1",[[6,2],[6,27]],[[6,22],[6,27]],["registerfile"],["port","output"]],["Data2",[[6,29],[6,34]],[[6,29],[6,34]],["registerfile"],["port","Data1"]],["clock",[[7,2],[7,13]],[[7,8],[7,13]],["registerfile"],["port","input"]],["registers",[[10,1],[10,29]],[[10,13],[10,22]],["registerfile"],["variable","reg"]],["regData1",[[11,1],[11,21]],[[11,13],[11,21]],["registerfile"],["variable","reg"]],["regData2",[[11,1],[11,31]],[[11,23],[11,31]],["registerfile"],["variable","regData1"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/register2.v",[[[[[["registerfile",[[0,0],[8,3]],[[0,7],[0,19]],[],["module"]],[28,9]],[[["W",[[1,4],[1,20]],[[1,14],[1,15]],["registerfile"],["parameter-port","parameter"]],["Read1",[[3,2],[3,19]],[[3,14],[3,19]],["registerfile"],["port","input"]],["Read2",[[3,21],[3,26]],[[3,21],[3,26]],["registerfile"],["port","Read1"]],["WriteReg",[[3,28],[3,36]],[[3,28],[3,36]],["registerfile"],["port","Read2"]],["WriteData",[[4,2],[4,25]],[[4,16],[4,25]],["registerfile"],["port","input"]],["RegWrite",[[5,2],[5,16]],[[5,8],[5,16]],["registerfile"],["port","input"]],["Data1",[[6,2],[6,22]],[[6,17],[6,22]],["registerfile"],["port","output"]],["Data2",[[6,24],[6,29]],[[6,24],[6,29]],["registerfile"],["port","Data1"]],["clock",[[7,2],[7,13]],[[7,8],[7,13]],["registerfile"],["port","input"]],["registers",[[10,1],[10,29]],[[10,13],[10,22]],["registerfile"],["variable","reg"]],["regData1",[[11,1],[11,21]],[[11,13],[11,21]],["registerfile"],["variable","reg"]],["regData2",[[11,1],[11,31]],[[11,23],[11,31]],["registerfile"],["variable","regData1"]],["i",[[16,1],[16,10]],[[16,9],[16,10]],["registerfile"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/rom_tb.v",[[[[[["rom_tb",[[0,0],[4,3]],[[0,7],[0,13]],[],["module"]],[30,9]],[[["W",[[2,2],[2,18]],[[2,12],[2,13]],["rom_tb"],["parameter-port","parameter"]],["L",[[3,2],[3,18]],[[3,12],[3,13]],["rom_tb"],["parameter-port","parameter"]],["address",[[5,1],[5,29]],[[5,22],[5,29]],["rom_tb"],["variable","reg"]],["oe",[[6,1],[6,8]],[[6,6],[6,8]],["rom_tb"],["variable","reg"]],["data",[[7,1],[7,18]],[[7,14],[7,18]],["rom_tb"],["variable","wire"]],["mem",[[9,1],[13,2]],[[9,5],[9,8]],["rom_tb"],["instance","rom"]],["i",[[15,1],[15,10]],[[15,9],[15,10]],["rom_tb"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ep2/rom.v",[[[[[["rom",[[0,0],[6,7]],[[0,7],[0,10]],[],["module"]],[15,9]],[[["W",[[1,7],[1,23]],[[1,17],[1,18]],["rom"],["parameter-port","parameter"]],["L",[[2,7],[2,23]],[[2,17],[2,18]],["rom"],["parameter-port","parameter"]],["address",[[3,7],[3,37]],[[3,30],[3,37]],["rom"],["port","input"]],["oe",[[4,7],[4,16]],[[4,14],[4,16]],["rom"],["port","input"]],["data",[[5,7],[5,26]],[[5,22],[5,26]],["rom"],["port","output"]],["mem",[[8,4],[8,26]],[[8,16],[8,19]],["rom"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/fp_mult.v",[[[[[["fp_mult",[[0,0],[5,2]],[[0,7],[0,14]],[],["module"]],[240,0]],[[["input_a",[[1,2],[1,23]],[[1,16],[1,23]],["fp_mult"],["port","input"]],["input_b",[[1,25],[1,32]],[[1,25],[1,32]],["fp_mult"],["port","input_a"]],["en",[[2,2],[2,18]],[[2,16],[2,18]],["fp_mult"],["port","input"]],["rst",[[2,20],[2,23]],[[2,20],[2,23]],["fp_mult"],["port","en"]],["clk",[[2,25],[2,28]],[[2,25],[2,28]],["fp_mult"],["port","rst"]],["done",[[3,2],[3,20]],[[3,16],[3,20]],["fp_mult"],["port","output"]],["output_z",[[4,2],[4,24]],[[4,16],[4,24]],["fp_mult"],["port","output"]],["s_output_z",[[6,2],[6,26]],[[6,16],[6,26]],["fp_mult"],["variable","reg"]],["s_en",[[7,2],[7,24]],[[7,16],[7,20]],["fp_mult"],["variable","reg"]],["s_done",[[7,2],[7,36]],[[7,26],[7,32]],["fp_mult"],["variable","s_en"]],["state",[[8,2],[8,25]],[[8,16],[8,21]],["fp_mult"],["variable","reg"]],["a",[[9,2],[9,17]],[[9,16],[9,17]],["fp_mult"],["variable","reg"]],["b",[[9,2],[9,20]],[[9,19],[9,20]],["fp_mult"],["variable","a"]],["z",[[9,2],[9,23]],[[9,22],[9,23]],["fp_mult"],["variable","b"]],["a_m",[[10,2],[10,19]],[[10,16],[10,19]],["fp_mult"],["variable","reg"]],["b_m",[[10,2],[10,24]],[[10,21],[10,24]],["fp_mult"],["variable","a_m"]],["z_m",[[10,2],[10,29]],[[10,26],[10,29]],["fp_mult"],["variable","b_m"]],["a_e",[[11,2],[11,19]],[[11,16],[11,19]],["fp_mult"],["variable","reg"]],["b_e",[[11,2],[11,24]],[[11,21],[11,24]],["fp_mult"],["variable","a_e"]],["z_e",[[11,2],[11,29]],[[11,26],[11,29]],["fp_mult"],["variable","b_e"]],["a_s",[[12,2],[12,19]],[[12,16],[12,19]],["fp_mult"],["variable","reg"]],["b_s",[[12,2],[12,24]],[[12,21],[12,24]],["fp_mult"],["variable","a_s"]],["z_s",[[12,2],[12,29]],[[12,26],[12,29]],["fp_mult"],["variable","b_s"]],["guard",[[13,2],[13,21]],[[13,16],[13,21]],["fp_mult"],["variable","reg"]],["round_bit",[[13,2],[13,32]],[[13,23],[13,32]],["fp_mult"],["variable","guard"]],["sticky",[[13,2],[13,40]],[[13,34],[13,40]],["fp_mult"],["variable","round_bit"]],["product",[[14,2],[14,23]],[[14,16],[14,23]],["fp_mult"],["variable","reg"]],["get_a",[[19,2],[31,34]],[[19,12],[19,17]],["fp_mult"],["parameter"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/fpa.v",[[[[[["fpa",[[0,0],[0,36]],[[0,7],[0,10]],[],["module"]],[68,0]],[[["ram_addr",[[1,7],[1,21]],[[1,13],[1,21]],["fpa"],["port"]],["ram_out",[[0,21],[0,28]],[[0,21],[0,28]],["fpa"],["port","ram_addr"]],["done",[[0,30],[0,34]],[[0,30],[0,34]],["fpa"],["port","ram_out"]],["ram_out",[[2,8],[2,22]],[[2,15],[2,22]],["fpa"],["port"]],["done",[[3,8],[3,16]],[[3,12],[3,16]],["fpa"],["port","reg"]],["ram_addr_mux",[[4,1],[4,24]],[[4,12],[4,24]],["fpa"],["variable","wire"]],["out_rom",[[5,1],[5,20]],[[5,13],[5,20]],["fpa"],["variable","wire"]],["ram_in",[[6,1],[6,19]],[[6,13],[6,19]],["fpa"],["variable","wire"]],["addr_counter",[[7,1],[7,23]],[[7,11],[7,23]],["fpa"],["variable","reg"]],["rom_addr",[[8,1],[8,19]],[[8,11],[8,19]],["fpa"],["variable","reg"]],["OE_rom",[[9,1],[9,11]],[[9,5],[9,11]],["fpa"],["variable","reg"]],["ram_OE",[[9,1],[9,19]],[[9,13],[9,19]],["fpa"],["variable","OE_rom"]],["ram_RW",[[9,1],[9,27]],[[9,21],[9,27]],["fpa"],["variable","ram_OE"]],["num1",[[10,1],[10,16]],[[10,12],[10,16]],["fpa"],["variable","reg"]],["en_add",[[11,1],[11,11]],[[11,5],[11,11]],["fpa"],["variable","reg"]],["clk",[[15,1],[15,15]],[[15,5],[15,8]],["fpa"],["variable","reg"]],["rom",[[20,1],[24,2]],[[20,7],[20,10]],["fpa"],["instance","rom_8"]],["ram",[[26,1],[32,2]],[[26,7],[26,10]],["fpa"],["instance","ram_4"]],["add",[[34,1],[40,2]],[[34,7],[34,10]],["fpa"],["instance","adder"]],["i",[[42,1],[42,10]],[[42,9],[42,10]],["fpa"],["variable","integer"]],["sum_atual",[[43,1],[43,14]],[[43,5],[43,14]],["fpa"],["variable","reg"]]]]],[[["rom_8",[[69,0],[73,3]],[[69,7],[69,12]],[],["module"]],[92,0]],[[["addr",[[70,1],[70,21]],[[70,17],[70,21]],["rom_8"],["port","input"]],["OE",[[71,1],[71,9]],[[71,7],[71,9]],["rom_8"],["port","input"]],["out",[[72,1],[72,26]],[[72,23],[72,26]],["rom_8"],["port","reg"]],["data",[[74,1],[74,30]],[[74,16],[74,20]],["rom_8"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/fpm_tb.v",[[[[[["fpm_tb",[[0,0],[0,14]],[[0,7],[0,13]],[],["module"]],[23,9]],[[["ram_addr_juiz",[[1,1],[1,24]],[[1,11],[1,24]],["fpm_tb"],["variable","reg"]],["ram_out_juiz",[[2,1],[2,25]],[[2,13],[2,25]],["fpm_tb"],["variable","wire"]],["done",[[3,1],[3,10]],[[3,6],[3,10]],["fpm_tb"],["variable","wire"]],["add",[[5,1],[9,2]],[[5,5],[5,8]],["fpm_tb"],["instance","fpm"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/fpm.v",[[[[[["fpm",[[0,0],[4,2]],[[0,7],[0,10]],[],["module"]],[79,9]],[[["ram_addr_juiz",[[1,2],[1,29]],[[1,16],[1,29]],["fpm"],["port","input"]],["ram_out_juiz",[[2,2],[2,28]],[[2,16],[2,28]],["fpm"],["port","output"]],["done",[[3,2],[3,20]],[[3,16],[3,20]],["fpm"],["port","reg"]],["rom_addr",[[6,1],[6,21]],[[6,13],[6,21]],["fpm"],["variable","reg"]],["ram_addr",[[7,1],[7,21]],[[7,13],[7,21]],["fpm"],["variable","reg"]],["rom_out",[[8,1],[8,20]],[[8,13],[8,20]],["fpm"],["variable","wire"]],["ram_in",[[8,1],[8,28]],[[8,22],[8,28]],["fpm"],["variable","rom_out"]],["ram_RW",[[9,1],[9,19]],[[9,13],[9,19]],["fpm"],["variable","reg"]],["rom_OE",[[9,1],[9,27]],[[9,21],[9,27]],["fpm"],["variable","ram_RW"]],["ram_OE",[[9,1],[9,35]],[[9,29],[9,35]],["fpm"],["variable","rom_OE"]],["mul_a",[[12,1],[12,18]],[[12,13],[12,18]],["fpm"],["variable","reg"]],["mul_b",[[12,1],[12,25]],[[12,20],[12,25]],["fpm"],["variable","mul_a"]],["mul_en",[[13,1],[13,19]],[[13,13],[13,19]],["fpm"],["variable","reg"]],["mul_rst",[[13,1],[13,28]],[[13,21],[13,28]],["fpm"],["variable","mul_en"]],["mul_clk",[[13,1],[13,39]],[[13,30],[13,37]],["fpm"],["variable","mul_rst"]],["mul_done",[[14,1],[14,21]],[[14,13],[14,21]],["fpm"],["variable","wire"]],["mul_z",[[15,1],[15,18]],[[15,13],[15,18]],["fpm"],["variable","wire"]],["ram_addr_mux",[[22,1],[22,24]],[[22,12],[22,24]],["fpm"],["variable","wire"]],["rom",[[28,1],[32,2]],[[28,7],[28,10]],["fpm"],["instance","rom_8"]],["ram",[[34,1],[40,2]],[[34,7],[34,10]],["fpm"],["instance","ram_4"]],["mult",[[42,1],[50,2]],[[42,9],[42,13]],["fpm"],["instance","fp_mult"]],["i",[[54,1],[54,10]],[[54,9],[54,10]],["fpm"],["variable","integer"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/ram_4.v",[[[[[["ram_4",[[0,0],[5,2]],[[0,7],[0,12]],[],["module"]],[16,8]],[[["in",[[1,2],[1,17]],[[1,15],[1,17]],["ram_4"],["port","input"]],["addr",[[2,2],[2,18]],[[2,14],[2,18]],["ram_4"],["port","input"]],["RW",[[3,2],[3,10]],[[3,8],[3,10]],["ram_4"],["port","input"]],["OE",[[3,12],[3,14]],[[3,12],[3,14]],["ram_4"],["port","RW"]],["out",[[4,2],[4,23]],[[4,20],[4,23]],["ram_4"],["port","reg"]],["data",[[6,2],[6,22]],[[6,13],[6,17]],["ram_4"],["variable","reg"]]]]]]],null,0]],["/home/gustavo/Documentos/USP/PCS3225/aula8/rom_8.v",[[[[[["rom_8",[[0,0],[4,2]],[[0,7],[0,12]],[],["module"]],[22,9]],[[["addr",[[1,2],[1,18]],[[1,14],[1,18]],["rom_8"],["port","input"]],["OE",[[2,2],[2,10]],[[2,8],[2,10]],["rom_8"],["port","input"]],["out",[[3,2],[3,23]],[[3,20],[3,23]],["rom_8"],["port","reg"]],["data",[[5,2],[5,22]],[[5,13],[5,17]],["rom_8"],["variable","reg"]]]]]]],null,0]]]}