  ;#########################
  ; MODELSIM.INI Template
  ;#########################
  ;
  ; Default Template that is delivered with the
  ; requested EDA bundle
  ; If the EDA bundle was comprised of Modelsim
  ; compiler version 6.1e, then the following
  ; Logical libraries will refer to 6.1e paths
  ;

[Library]
work=/usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64/sim_top_work

others		      = $MODEL_TECH/../modelsim.ini

hdl_work = /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/hdl/modelsim/6.6g/LINUX64/hdl_work
tb_work = /usr2/xiaoshao/uvm_training_labs/lab_backup/lab1/unmanaged/qvmr/xiaoshao/libs/default/tb/modelsim/6.6g/LINUX64/tb_work
[vcom]

VHDL93          = 1      ; VHDL 1993 option
Explicit        = 1

[vsim]
SolveArrayResizeMax=20000
DpiCppPath=/pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc
CppPath=/pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc

IterationLimit  = 10000  ; 

DefaultRadix    = 16     ; default to hex display

  ; Specify whether paths in simulator commands should be described 
  ; in VHDL or Verilog format. For VHDL, PathSeparator = /
  ; for Verilog, PathSeparator = .

PathSeparator   = /

NumericStdNoWarnings = 1
StdArithNoWarnings   = 1

[msg_system]
error = 8688,2224,8440,2217
[sccom]
CppPath=/pkg/modeltech/6.6g/gcc-4.1.2-linux_x86_64/bin/gcc
