// Seed: 2855789923
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wire id_6
);
  assign id_4 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    output supply1 id_8,
    output wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13,
    input wor id_14,
    output wand id_15,
    output tri1 id_16
    , id_46,
    input uwire id_17,
    input uwire id_18,
    inout supply0 id_19,
    input tri id_20,
    input tri id_21,
    output supply1 id_22,
    output wire id_23#(1),
    input wire id_24,
    output tri1 id_25,
    output supply1 id_26,
    input tri1 id_27,
    input tri id_28,
    input wand id_29,
    output supply0 id_30,
    input wand id_31,
    input wor id_32,
    input wire id_33,
    input wire id_34,
    input tri0 id_35,
    output supply1 id_36,
    input uwire id_37,
    input supply0 id_38,
    input supply1 id_39,
    input tri id_40,
    input wand id_41,
    input supply1 id_42,
    input wand id_43,
    output wire id_44
);
  assign id_2 = id_28;
  module_0(
      id_12, id_0, id_30, id_7, id_44, id_18, id_37
  );
endmodule
