INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab9_1_1/lab9_1_1.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And
INFO: [VRFC 10-311] analyzing module Or
INFO: [VRFC 10-311] analyzing module Not
INFO: [VRFC 10-311] analyzing module Buff
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Codes/Digital-circuit-course/lab9_1_1/lab9_1_1.srcs/sim_1/new/Full_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder_tb
