#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e95eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e64320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e6ba90 .functor NOT 1, L_0x1ec1c30, C4<0>, C4<0>, C4<0>;
L_0x1ec1a10 .functor XOR 2, L_0x1ec18b0, L_0x1ec1970, C4<00>, C4<00>;
L_0x1ec1b20 .functor XOR 2, L_0x1ec1a10, L_0x1ec1a80, C4<00>, C4<00>;
v0x1ebe310_0 .net *"_ivl_10", 1 0, L_0x1ec1a80;  1 drivers
v0x1ebe410_0 .net *"_ivl_12", 1 0, L_0x1ec1b20;  1 drivers
v0x1ebe4f0_0 .net *"_ivl_2", 1 0, L_0x1ec17f0;  1 drivers
v0x1ebe5b0_0 .net *"_ivl_4", 1 0, L_0x1ec18b0;  1 drivers
v0x1ebe690_0 .net *"_ivl_6", 1 0, L_0x1ec1970;  1 drivers
v0x1ebe7c0_0 .net *"_ivl_8", 1 0, L_0x1ec1a10;  1 drivers
v0x1ebe8a0_0 .net "a", 0 0, v0x1ebc250_0;  1 drivers
v0x1ebe940_0 .net "b", 0 0, v0x1ebc2f0_0;  1 drivers
v0x1ebe9e0_0 .net "c", 0 0, v0x1ebc390_0;  1 drivers
v0x1ebea80_0 .var "clk", 0 0;
v0x1ebeb20_0 .net "d", 0 0, v0x1ebc4d0_0;  1 drivers
v0x1ebebc0_0 .net "out_pos_dut", 0 0, L_0x1ec1660;  1 drivers
v0x1ebec60_0 .net "out_pos_ref", 0 0, L_0x1ec02a0;  1 drivers
v0x1ebed00_0 .net "out_sop_dut", 0 0, L_0x1ec0b10;  1 drivers
v0x1ebeda0_0 .net "out_sop_ref", 0 0, L_0x1e973c0;  1 drivers
v0x1ebee40_0 .var/2u "stats1", 223 0;
v0x1ebeee0_0 .var/2u "strobe", 0 0;
v0x1ebf090_0 .net "tb_match", 0 0, L_0x1ec1c30;  1 drivers
v0x1ebf160_0 .net "tb_mismatch", 0 0, L_0x1e6ba90;  1 drivers
v0x1ebf200_0 .net "wavedrom_enable", 0 0, v0x1ebc7a0_0;  1 drivers
v0x1ebf2d0_0 .net "wavedrom_title", 511 0, v0x1ebc840_0;  1 drivers
L_0x1ec17f0 .concat [ 1 1 0 0], L_0x1ec02a0, L_0x1e973c0;
L_0x1ec18b0 .concat [ 1 1 0 0], L_0x1ec02a0, L_0x1e973c0;
L_0x1ec1970 .concat [ 1 1 0 0], L_0x1ec1660, L_0x1ec0b10;
L_0x1ec1a80 .concat [ 1 1 0 0], L_0x1ec02a0, L_0x1e973c0;
L_0x1ec1c30 .cmp/eeq 2, L_0x1ec17f0, L_0x1ec1b20;
S_0x1e687c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e64320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e6be70 .functor AND 1, v0x1ebc390_0, v0x1ebc4d0_0, C4<1>, C4<1>;
L_0x1e6c250 .functor NOT 1, v0x1ebc250_0, C4<0>, C4<0>, C4<0>;
L_0x1e6c630 .functor NOT 1, v0x1ebc2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1e6c8b0 .functor AND 1, L_0x1e6c250, L_0x1e6c630, C4<1>, C4<1>;
L_0x1e839a0 .functor AND 1, L_0x1e6c8b0, v0x1ebc390_0, C4<1>, C4<1>;
L_0x1e973c0 .functor OR 1, L_0x1e6be70, L_0x1e839a0, C4<0>, C4<0>;
L_0x1ebf720 .functor NOT 1, v0x1ebc2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ebf790 .functor OR 1, L_0x1ebf720, v0x1ebc4d0_0, C4<0>, C4<0>;
L_0x1ebf8a0 .functor AND 1, v0x1ebc390_0, L_0x1ebf790, C4<1>, C4<1>;
L_0x1ebf960 .functor NOT 1, v0x1ebc250_0, C4<0>, C4<0>, C4<0>;
L_0x1ebfa30 .functor OR 1, L_0x1ebf960, v0x1ebc2f0_0, C4<0>, C4<0>;
L_0x1ebfaa0 .functor AND 1, L_0x1ebf8a0, L_0x1ebfa30, C4<1>, C4<1>;
L_0x1ebfc20 .functor NOT 1, v0x1ebc2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ebfc90 .functor OR 1, L_0x1ebfc20, v0x1ebc4d0_0, C4<0>, C4<0>;
L_0x1ebfbb0 .functor AND 1, v0x1ebc390_0, L_0x1ebfc90, C4<1>, C4<1>;
L_0x1ebfe20 .functor NOT 1, v0x1ebc250_0, C4<0>, C4<0>, C4<0>;
L_0x1ebff20 .functor OR 1, L_0x1ebfe20, v0x1ebc4d0_0, C4<0>, C4<0>;
L_0x1ebffe0 .functor AND 1, L_0x1ebfbb0, L_0x1ebff20, C4<1>, C4<1>;
L_0x1ec0190 .functor XNOR 1, L_0x1ebfaa0, L_0x1ebffe0, C4<0>, C4<0>;
v0x1e6b3c0_0 .net *"_ivl_0", 0 0, L_0x1e6be70;  1 drivers
v0x1e6b7c0_0 .net *"_ivl_12", 0 0, L_0x1ebf720;  1 drivers
v0x1e6bba0_0 .net *"_ivl_14", 0 0, L_0x1ebf790;  1 drivers
v0x1e6bf80_0 .net *"_ivl_16", 0 0, L_0x1ebf8a0;  1 drivers
v0x1e6c360_0 .net *"_ivl_18", 0 0, L_0x1ebf960;  1 drivers
v0x1e6c740_0 .net *"_ivl_2", 0 0, L_0x1e6c250;  1 drivers
v0x1e6c9c0_0 .net *"_ivl_20", 0 0, L_0x1ebfa30;  1 drivers
v0x1eba7c0_0 .net *"_ivl_24", 0 0, L_0x1ebfc20;  1 drivers
v0x1eba8a0_0 .net *"_ivl_26", 0 0, L_0x1ebfc90;  1 drivers
v0x1eba980_0 .net *"_ivl_28", 0 0, L_0x1ebfbb0;  1 drivers
v0x1ebaa60_0 .net *"_ivl_30", 0 0, L_0x1ebfe20;  1 drivers
v0x1ebab40_0 .net *"_ivl_32", 0 0, L_0x1ebff20;  1 drivers
v0x1ebac20_0 .net *"_ivl_36", 0 0, L_0x1ec0190;  1 drivers
L_0x7fb9dab30018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ebace0_0 .net *"_ivl_38", 0 0, L_0x7fb9dab30018;  1 drivers
v0x1ebadc0_0 .net *"_ivl_4", 0 0, L_0x1e6c630;  1 drivers
v0x1ebaea0_0 .net *"_ivl_6", 0 0, L_0x1e6c8b0;  1 drivers
v0x1ebaf80_0 .net *"_ivl_8", 0 0, L_0x1e839a0;  1 drivers
v0x1ebb060_0 .net "a", 0 0, v0x1ebc250_0;  alias, 1 drivers
v0x1ebb120_0 .net "b", 0 0, v0x1ebc2f0_0;  alias, 1 drivers
v0x1ebb1e0_0 .net "c", 0 0, v0x1ebc390_0;  alias, 1 drivers
v0x1ebb2a0_0 .net "d", 0 0, v0x1ebc4d0_0;  alias, 1 drivers
v0x1ebb360_0 .net "out_pos", 0 0, L_0x1ec02a0;  alias, 1 drivers
v0x1ebb420_0 .net "out_sop", 0 0, L_0x1e973c0;  alias, 1 drivers
v0x1ebb4e0_0 .net "pos0", 0 0, L_0x1ebfaa0;  1 drivers
v0x1ebb5a0_0 .net "pos1", 0 0, L_0x1ebffe0;  1 drivers
L_0x1ec02a0 .functor MUXZ 1, L_0x7fb9dab30018, L_0x1ebfaa0, L_0x1ec0190, C4<>;
S_0x1ebb720 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e64320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ebc250_0 .var "a", 0 0;
v0x1ebc2f0_0 .var "b", 0 0;
v0x1ebc390_0 .var "c", 0 0;
v0x1ebc430_0 .net "clk", 0 0, v0x1ebea80_0;  1 drivers
v0x1ebc4d0_0 .var "d", 0 0;
v0x1ebc5c0_0 .var/2u "fail", 0 0;
v0x1ebc660_0 .var/2u "fail1", 0 0;
v0x1ebc700_0 .net "tb_match", 0 0, L_0x1ec1c30;  alias, 1 drivers
v0x1ebc7a0_0 .var "wavedrom_enable", 0 0;
v0x1ebc840_0 .var "wavedrom_title", 511 0;
E_0x1e773c0/0 .event negedge, v0x1ebc430_0;
E_0x1e773c0/1 .event posedge, v0x1ebc430_0;
E_0x1e773c0 .event/or E_0x1e773c0/0, E_0x1e773c0/1;
S_0x1ebba50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ebb720;
 .timescale -12 -12;
v0x1ebbc90_0 .var/2s "i", 31 0;
E_0x1e77260 .event posedge, v0x1ebc430_0;
S_0x1ebbd90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ebb720;
 .timescale -12 -12;
v0x1ebbf90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ebc070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ebb720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ebca20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e64320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ec0450 .functor AND 1, v0x1ebc390_0, v0x1ebc4d0_0, C4<1>, C4<1>;
L_0x1ec0700 .functor NOT 1, v0x1ebc250_0, C4<0>, C4<0>, C4<0>;
L_0x1ec0790 .functor NOT 1, v0x1ebc2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ec0910 .functor AND 1, L_0x1ec0700, L_0x1ec0790, C4<1>, C4<1>;
L_0x1ec0a50 .functor AND 1, L_0x1ec0910, v0x1ebc390_0, C4<1>, C4<1>;
L_0x1ec0b10 .functor OR 1, L_0x1ec0450, L_0x1ec0a50, C4<0>, C4<0>;
L_0x1ec0cb0 .functor NOT 1, v0x1ebc2f0_0, C4<0>, C4<0>, C4<0>;
L_0x1ec0d20 .functor OR 1, L_0x1ec0cb0, v0x1ebc4d0_0, C4<0>, C4<0>;
L_0x1ec0e30 .functor AND 1, v0x1ebc390_0, L_0x1ec0d20, C4<1>, C4<1>;
L_0x1ec0ef0 .functor NOT 1, v0x1ebc250_0, C4<0>, C4<0>, C4<0>;
L_0x1ec10d0 .functor OR 1, L_0x1ec0ef0, v0x1ebc2f0_0, C4<0>, C4<0>;
L_0x1ec1140 .functor AND 1, L_0x1ec0e30, L_0x1ec10d0, C4<1>, C4<1>;
L_0x1ec12c0 .functor NOT 1, v0x1ebc250_0, C4<0>, C4<0>, C4<0>;
L_0x1ec1330 .functor OR 1, L_0x1ec12c0, v0x1ebc4d0_0, C4<0>, C4<0>;
L_0x1ec1250 .functor AND 1, v0x1ebc390_0, L_0x1ec1330, C4<1>, C4<1>;
L_0x1ec14c0 .functor XNOR 1, L_0x1ec1140, L_0x1ec1250, C4<0>, C4<0>;
v0x1ebcbe0_0 .net *"_ivl_12", 0 0, L_0x1ec0cb0;  1 drivers
v0x1ebccc0_0 .net *"_ivl_14", 0 0, L_0x1ec0d20;  1 drivers
v0x1ebcda0_0 .net *"_ivl_16", 0 0, L_0x1ec0e30;  1 drivers
v0x1ebce90_0 .net *"_ivl_18", 0 0, L_0x1ec0ef0;  1 drivers
v0x1ebcf70_0 .net *"_ivl_2", 0 0, L_0x1ec0700;  1 drivers
v0x1ebd0a0_0 .net *"_ivl_20", 0 0, L_0x1ec10d0;  1 drivers
v0x1ebd180_0 .net *"_ivl_24", 0 0, L_0x1ec12c0;  1 drivers
v0x1ebd260_0 .net *"_ivl_26", 0 0, L_0x1ec1330;  1 drivers
v0x1ebd340_0 .net *"_ivl_30", 0 0, L_0x1ec14c0;  1 drivers
L_0x7fb9dab30060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ebd490_0 .net *"_ivl_32", 0 0, L_0x7fb9dab30060;  1 drivers
v0x1ebd570_0 .net *"_ivl_4", 0 0, L_0x1ec0790;  1 drivers
v0x1ebd650_0 .net *"_ivl_6", 0 0, L_0x1ec0910;  1 drivers
v0x1ebd730_0 .net "a", 0 0, v0x1ebc250_0;  alias, 1 drivers
v0x1ebd7d0_0 .net "b", 0 0, v0x1ebc2f0_0;  alias, 1 drivers
v0x1ebd8c0_0 .net "c", 0 0, v0x1ebc390_0;  alias, 1 drivers
v0x1ebd9b0_0 .net "d", 0 0, v0x1ebc4d0_0;  alias, 1 drivers
v0x1ebdaa0_0 .net "out_pos", 0 0, L_0x1ec1660;  alias, 1 drivers
v0x1ebdc70_0 .net "out_sop", 0 0, L_0x1ec0b10;  alias, 1 drivers
v0x1ebdd30_0 .net "pos0", 0 0, L_0x1ec1140;  1 drivers
v0x1ebddf0_0 .net "pos1", 0 0, L_0x1ec1250;  1 drivers
v0x1ebdeb0_0 .net "sop_term1", 0 0, L_0x1ec0450;  1 drivers
v0x1ebdf70_0 .net "sop_term2", 0 0, L_0x1ec0a50;  1 drivers
L_0x1ec1660 .functor MUXZ 1, L_0x7fb9dab30060, L_0x1ec1140, L_0x1ec14c0, C4<>;
S_0x1ebe0f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e64320;
 .timescale -12 -12;
E_0x1e609f0 .event anyedge, v0x1ebeee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ebeee0_0;
    %nor/r;
    %assign/vec4 v0x1ebeee0_0, 0;
    %wait E_0x1e609f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ebb720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebc5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebc660_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ebb720;
T_4 ;
    %wait E_0x1e773c0;
    %load/vec4 v0x1ebc700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ebc5c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ebb720;
T_5 ;
    %wait E_0x1e77260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %wait E_0x1e77260;
    %load/vec4 v0x1ebc5c0_0;
    %store/vec4 v0x1ebc660_0, 0, 1;
    %fork t_1, S_0x1ebba50;
    %jmp t_0;
    .scope S_0x1ebba50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ebbc90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ebbc90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e77260;
    %load/vec4 v0x1ebbc90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebbc90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ebbc90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ebb720;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e773c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ebc4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ebc2f0_0, 0;
    %assign/vec4 v0x1ebc250_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ebc5c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ebc660_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e64320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebea80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ebeee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e64320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ebea80_0;
    %inv;
    %store/vec4 v0x1ebea80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e64320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ebc430_0, v0x1ebf160_0, v0x1ebe8a0_0, v0x1ebe940_0, v0x1ebe9e0_0, v0x1ebeb20_0, v0x1ebeda0_0, v0x1ebed00_0, v0x1ebec60_0, v0x1ebebc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e64320;
T_9 ;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e64320;
T_10 ;
    %wait E_0x1e773c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebee40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebee40_0, 4, 32;
    %load/vec4 v0x1ebf090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebee40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ebee40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebee40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ebeda0_0;
    %load/vec4 v0x1ebeda0_0;
    %load/vec4 v0x1ebed00_0;
    %xor;
    %load/vec4 v0x1ebeda0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebee40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebee40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ebec60_0;
    %load/vec4 v0x1ebec60_0;
    %load/vec4 v0x1ebebc0_0;
    %xor;
    %load/vec4 v0x1ebec60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebee40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ebee40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ebee40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2013_q2/iter0/response0/top_module.sv";
