<!-- Banner / Greeting -->
<h1>Hi ðŸ‘‹, I'm Francis Rohith</h1>
<p>
I am an undergraduate pursuing Electrical and Electronics Engineering at SSN College of Engineering, Tamil Nadu, India. 
My interests are primarily focused on automation and control, FPGA, RTL design, and computer architecture.
</p>

---
<h3>
  <img src="https://cdn-icons-png.flaticon.com/128/2010/2010957.png" alt="Skills Icon" width="24" height="24"> Software Skills
</h3>

<p align="center">
  <a href="https://skillicons.dev">
    <img src="https://skillicons.dev/icons?i=git,python,c,cpp,js,matlab,vscode,arduino" />
  </a>
</p>


<h3>
  <img src="https://cdn-icons-png.flaticon.com/128/5223/5223171.png" alt="Skills Icon" width="24" height="24"> Hardware Skills
</h3>

<p align="center">
  <img src="https://img.shields.io/badge/FPGA-CC0000?style=for-the-badge&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/STM32-03234B?style=for-the-badge&logo=stmicroelectronics&logoColor=white"/>
  <img src="https://img.shields.io/badge/PCB%20Design-006600?style=for-the-badge&logo=altium-designer&logoColor=white"/>
  <img src="https://img.shields.io/badge/KiCad-314CB0?style=for-the-badge&logo=kicad&logoColor=white"/>
  <img src="https://img.shields.io/badge/Vivado-FA0000?style=for-the-badge&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/Xilinx-CC0000?style=for-the-badge&logo=xilinx&logoColor=white"/>
  <img src="https://img.shields.io/badge/Intel%20Quartus-0071C5?style=for-the-badge&logo=intel&logoColor=white"/>
  <img src="https://img.shields.io/badge/LTSpice-A4373A?style=for-the-badge&logo=analog-devices&logoColor=white"/>

</p>
 

---

## ðŸ“Œ Featured Projects

---

### ðŸ”¹ Hack Computer  
**Tech Stack:** Verilog, Vivado, Python  
âœ” Designed a 16-bit Von Neumann architecture including ALU, CPU, and memory in Verilog  
âœ” Built an assembler to translate HACK programs into binary  
âœ” Developed a VM translator and compiler for JACK â†’ HACK compilation  

---

### ðŸ”¹ Single-Cycle RISC-V Processor  
**Tech Stack:** Verilog, Vivado  
âœ” Built a complete RV32I processor supporting full instruction sets  
âœ” Designed ALU, register file, control unit, and memory subsystem  
âœ” Verified functionality via testbenches and Vivado simulation

---

### ðŸ”¹ UART Serial Communication Interface (FPGA)  
**Tech Stack:** Verilog, Xilinx, FPGA (Basys 2), Python  
âœ” Implemented UART communication between FPGA and PC  
âœ” Developed Verilog UART module + Python host interface for testing and visualization  

---

### ðŸ”¹ Encoder and Motor Control System on FPGA  
**Tech Stack:** Verilog, Xilinx, FPGA (Basys 2) <br>
âœ” Interfaced rotary encoder for angle measurement  
âœ” Implemented BLDC motor control using ESC on FPGA  

---

### ðŸ”¹ Transceiver System for Drone Control  
**Tech Stack:** STM32, KiCad, Arduino IDE  
âœ” Designed transmitter & receiver hardware using nRF24L01  
âœ” Built PCB and firmware to control drone wirelessly  

---

### ðŸ”¹ Sensor Interfacing in Verilog  
**Tech Stack:** Verilog, Intel Quartus <br>
âœ” Simulated data acquisition from ultrasonic and temperatureâ€“humidity sensors  
âœ” Developed verification logic in Quartus  

---

### ðŸ”¹ VGA Controller in FPGA  
**Tech Stack:** Verilog, Xilinx, FPGA (Basys 2)  
âœ” Implemented VGA controller generating proper sync & pixel timing  
âœ” Displayed sensor/computed data visually on screen  

---
