LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
ENTITY test_top IS
END test_top;
 
ARCHITECTURE behavior OF test_top IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT top
    PORT(
         A : IN  std_logic;
         clk : IN  std_logic;
         rst : IN  std_logic;
         B : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal A : std_logic := '0';
   signal clk : std_logic := '0';
   signal rst : std_logic := '0';

     --Outputs
   signal B : std_logic;

   -- Clock period definitions
   constant clk_period : time := 10 ns;
 
BEGIN
 
    -- Instantiate the Unit Under Test (UUT)
   uut: top PORT MAP (
          A => A,
          clk => clk,
          rst => rst,
          B => B
        );

   -- Clock process definitions
   clk_process :process
   begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
   end process;
 

   -- Stimulus process
    stim_proc: process
    begin        
        -- hold reset state for 100 ns.
        rst <= '1';
        wait for 95 ns;    
        rst<='0';

        wait for clk_period*10;
        {% for binary in binarylist %}
        A<='{{ binary }}';
        wait for clk_period;
        {% endfor %}
        A<='0';

        wait;
   end process;

END;
