INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Desktop/SeniorDesign/Final Code/Register_Slices/Register_Slices.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
