#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_00000134fac9e1b0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v00000134fad0e5e0_0 .var "addr_in_0", 3 0;
v00000134fad0ea40_0 .var "addr_in_1", 3 0;
v00000134fad0e0e0_0 .var "burst_en_0", 0 0;
v00000134fad0e220_0 .var "burst_en_1", 0 0;
v00000134fad0e2c0_0 .var "burst_len_0", 5 0;
v00000134fad0e720_0 .var "burst_len_1", 5 0;
v00000134fad0e7c0_0 .var "clk", 0 0;
v00000134fad0eae0_0 .var "data_in", 7 0;
v00000134fad0f190_0 .net "data_out_0", 7 0, L_00000134fad101d0;  1 drivers
v00000134fad10770_0 .net "data_out_1", 7 0, L_00000134fad10ef0;  1 drivers
v00000134fad0fc30_0 .var/i "i", 31 0;
v00000134fad0f910_0 .var "port_en_0", 0 0;
v00000134fad10630_0 .var "port_en_1", 0 0;
v00000134fad10e50_0 .net "ram_passed", 0 0, v00000134fad0ecc0_0;  1 drivers
v00000134fad10c70_0 .var "rst", 0 0;
v00000134fad0f230_0 .var "wr_en", 0 0;
S_00000134fac9a490 .scope module, "uut" "dual_port_ram" 2 27, 3 1 0, S_00000134fac9e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 4 "addr_in_0";
    .port_info 5 /INPUT 4 "addr_in_1";
    .port_info 6 /INPUT 1 "port_en_0";
    .port_info 7 /INPUT 1 "port_en_1";
    .port_info 8 /INPUT 6 "burst_len_0";
    .port_info 9 /INPUT 6 "burst_len_1";
    .port_info 10 /INPUT 1 "burst_en_0";
    .port_info 11 /INPUT 1 "burst_en_1";
    .port_info 12 /OUTPUT 8 "data_out_0";
    .port_info 13 /OUTPUT 8 "data_out_1";
    .port_info 14 /OUTPUT 1 "ram_passed";
v00000134fad6bd20_0 .net *"_ivl_0", 7 0, L_00000134fad0fd70;  1 drivers
v00000134fad6baa0_0 .net *"_ivl_10", 7 0, L_00000134fad0feb0;  1 drivers
v00000134fac73380_0 .net *"_ivl_12", 9 0, L_00000134fad0f9b0;  1 drivers
L_00000134fad11060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000134fac9a620_0 .net *"_ivl_15", 5 0, L_00000134fad11060;  1 drivers
o00000134facbb018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000134fac9be50_0 name=_ivl_16
v00000134fac9bef0_0 .net *"_ivl_2", 9 0, L_00000134fad10d10;  1 drivers
L_00000134fad11018 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000134fac9bf90_0 .net *"_ivl_5", 5 0, L_00000134fad11018;  1 drivers
o00000134facbb0a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000134fac9c030_0 name=_ivl_6
v00000134facad140_0 .net "addr_in_0", 3 0, v00000134fad0e5e0_0;  1 drivers
v00000134fad0e860_0 .net "addr_in_1", 3 0, v00000134fad0ea40_0;  1 drivers
v00000134fad0ef40_0 .var "burst_addr_0", 5 0;
v00000134fad0e540_0 .var "burst_addr_1", 5 0;
v00000134fad0e680_0 .net "burst_en_0", 0 0, v00000134fad0e0e0_0;  1 drivers
v00000134fad0e400_0 .net "burst_en_1", 0 0, v00000134fad0e220_0;  1 drivers
v00000134fad0eea0_0 .net "burst_len_0", 5 0, v00000134fad0e2c0_0;  1 drivers
v00000134fad0eb80_0 .net "burst_len_1", 5 0, v00000134fad0e720_0;  1 drivers
v00000134fad0ec20_0 .net "clk", 0 0, v00000134fad0e7c0_0;  1 drivers
v00000134fad0e360_0 .net "data_in", 7 0, v00000134fad0eae0_0;  1 drivers
v00000134fad0ee00_0 .net "data_out_0", 7 0, L_00000134fad101d0;  alias, 1 drivers
v00000134fad0e900_0 .net "data_out_1", 7 0, L_00000134fad10ef0;  alias, 1 drivers
v00000134fad0e180_0 .net "port_en_0", 0 0, v00000134fad0f910_0;  1 drivers
v00000134fad0e040_0 .net "port_en_1", 0 0, v00000134fad10630_0;  1 drivers
v00000134fad0e4a0 .array "ram", 255 0, 7 0;
v00000134fad0ecc0_0 .var "ram_passed", 0 0;
v00000134fad0e9a0_0 .net "rst", 0 0, v00000134fad10c70_0;  1 drivers
v00000134fad0ed60_0 .net "wr_en", 0 0, v00000134fad0f230_0;  1 drivers
E_00000134fac9b610 .event posedge, v00000134fad0e9a0_0, v00000134fad0ec20_0;
L_00000134fad0fd70 .array/port v00000134fad0e4a0, L_00000134fad10d10;
L_00000134fad10d10 .concat [ 4 6 0 0], v00000134fad0e5e0_0, L_00000134fad11018;
L_00000134fad101d0 .functor MUXZ 8, o00000134facbb0a8, L_00000134fad0fd70, v00000134fad0f910_0, C4<>;
L_00000134fad0feb0 .array/port v00000134fad0e4a0, L_00000134fad0f9b0;
L_00000134fad0f9b0 .concat [ 4 6 0 0], v00000134fad0ea40_0, L_00000134fad11060;
L_00000134fad10ef0 .functor MUXZ 8, o00000134facbb018, L_00000134fad0feb0, v00000134fad10630_0, C4<>;
    .scope S_00000134fac9a490;
T_0 ;
    %wait E_00000134fac9b610;
    %load/vec4 v00000134fad0e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000134fad0ef40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000134fad0e540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134fad0ecc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000134fad0e180_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v00000134fad0ed60_0;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000134fad0e680_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000134fad0e360_0;
    %load/vec4 v00000134facad140_0;
    %pad/u 6;
    %load/vec4 v00000134fad0ef40_0;
    %add;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000134fad0e4a0, 0, 4;
    %load/vec4 v00000134fad0ef40_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000134fad0ef40_0, 0;
    %load/vec4 v00000134fad0ef40_0;
    %pad/u 32;
    %load/vec4 v00000134fad0eea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000134fad0ef40_0, 0;
T_0.6 ;
T_0.2 ;
    %load/vec4 v00000134fad0e040_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.11, 10;
    %load/vec4 v00000134fad0ed60_0;
    %nor/r;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v00000134fad0e400_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v00000134fad0e540_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000134fad0e540_0, 0;
    %load/vec4 v00000134fad0e540_0;
    %pad/u 32;
    %load/vec4 v00000134fad0eb80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000134fad0e540_0, 0;
T_0.12 ;
T_0.8 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000134fac9a490;
T_1 ;
    %wait E_00000134fac9b610;
    %load/vec4 v00000134fad0e9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000134fad0ecc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000134fad0e040_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v00000134fad0ed60_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000134fad0e860_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000134fad0e4a0, 4;
    %load/vec4 v00000134fad0e900_0;
    %cmp/ne;
    %jmp/0xz  T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000134fad0ecc0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000134fac9e1b0;
T_2 ;
    %delay 3, 0;
    %load/vec4 v00000134fad0e7c0_0;
    %inv;
    %store/vec4 v00000134fad0e7c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000134fac9e1b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad10c70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000134fad0e5e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000134fad0ea40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad10630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0f230_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000134fad0eae0_0, 0, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000134fad0e2c0_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v00000134fad0e720_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0e220_0, 0, 1;
    %vpi_call 2 64 "$dumpfile", "dualPortRam_tb.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000134fac9e1b0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134fad10c70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad10c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134fad0f910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134fad0f230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134fad0e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000134fad0fc30_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000134fad0fc30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000134fad0fc30_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v00000134fad0eae0_0, 0, 8;
    %load/vec4 v00000134fad0fc30_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000134fad0e5e0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 82 "$display", "Writing at address %d, Data: %d", v00000134fad0e5e0_0, v00000134fad0eae0_0 {0 0 0};
    %load/vec4 v00000134fad0fc30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000134fad0fc30_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0e0e0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134fad10630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000134fad0e220_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000134fad0fc30_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000134fad0fc30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v00000134fad0fc30_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000134fad0ea40_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 98 "$display", "Reading from address %d, Data: %d", v00000134fad0ea40_0, v00000134fad10770_0 {0 0 0};
    %load/vec4 v00000134fad0fc30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000134fad0fc30_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad10630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000134fad0e220_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000134fad10e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call 2 107 "$display", "Test Passed: The RAM is functioning correctly." {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 2 109 "$display", "Test Failed: The RAM has issues." {0 0 0};
T_3.5 ;
    %vpi_call 2 113 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "dualPortRAMWave_tb.v";
    "./dualPortRAMWave.v";
