// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Sun Jun 11 07:26:24 2017
// Host        : hive running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_multiChannelPWM_0_0_sim_netlist.v
// Design      : system_multiChannelPWM_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35ticsg324-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM
   (SR,
    pwm,
    Q,
    \slv_reg0_reg[7] ,
    s00_axi_aresetn,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]SR;
  output [7:0]pwm;
  input [31:0]Q;
  input [7:0]\slv_reg0_reg[7] ;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire [31:0]Q;
  wire [0:0]SR;
  wire [7:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [7:0]\slv_reg0_reg[7] ;
  wire [11:0]\slv_reg1_reg[11] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop pwm0
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[0]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[0] (\slv_reg0_reg[7] [0]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_0 pwm1
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[1]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[1] (\slv_reg0_reg[7] [1]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_1 pwm2
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[2]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[2] (\slv_reg0_reg[7] [2]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_2 pwm3
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[3]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[3] (\slv_reg0_reg[7] [3]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_3 pwm4
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[4]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[4] (\slv_reg0_reg[7] [4]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_4 pwm5
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[5]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[5] (\slv_reg0_reg[7] [5]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_5 pwm6
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[6]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[6] (\slv_reg0_reg[7] [6]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_6 pwm7
       (.Q(Q),
        .SR(SR),
        .pwm(pwm[7]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[7] (\slv_reg0_reg[7] [7]),
        .\slv_reg1_reg[11] (\slv_reg1_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0
   (S_AXI_ARREADY,
    pwm,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aresetn,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_ARREADY;
  output [7:0]pwm;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire [7:0]pwm;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0_S00_AXI multiChannelPWM_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0_S00_AXI
   (S_AXI_ARREADY,
    pwm,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_aresetn,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_wstrb,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_ARREADY;
  output [7:0]pwm;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [1:0]s00_axi_awaddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [31:0]s00_axi_wdata;
  input [1:0]s00_axi_araddr;
  input [3:0]s00_axi_wstrb;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire [3:2]axi_araddr;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready_i_1_n_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire [1:0]p_0_in;
  wire [31:7]p_1_in;
  wire [7:0]pwm;
  wire \pwm7/reset ;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [7:0]slv_reg0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [11:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[12] ;
  wire \slv_reg1_reg_n_0_[13] ;
  wire \slv_reg1_reg_n_0_[14] ;
  wire \slv_reg1_reg_n_0_[15] ;
  wire \slv_reg1_reg_n_0_[16] ;
  wire \slv_reg1_reg_n_0_[17] ;
  wire \slv_reg1_reg_n_0_[18] ;
  wire \slv_reg1_reg_n_0_[19] ;
  wire \slv_reg1_reg_n_0_[20] ;
  wire \slv_reg1_reg_n_0_[21] ;
  wire \slv_reg1_reg_n_0_[22] ;
  wire \slv_reg1_reg_n_0_[23] ;
  wire \slv_reg1_reg_n_0_[24] ;
  wire \slv_reg1_reg_n_0_[25] ;
  wire \slv_reg1_reg_n_0_[26] ;
  wire \slv_reg1_reg_n_0_[27] ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[31]_i_2_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire slv_reg_rden__0;

  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[2]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .I3(axi_araddr[3]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(axi_araddr[2]),
        .R(\pwm7/reset ));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(axi_araddr[3]),
        .R(\pwm7/reset ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(S_AXI_ARREADY),
        .R(\pwm7/reset ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(S_AXI_AWREADY),
        .I4(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(S_AXI_AWREADY),
        .I4(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(\pwm7/reset ));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(\pwm7/reset ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(\pwm7/reset ));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_bvalid),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(S_AXI_WREADY),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(\pwm7/reset ));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[0]_i_1 
       (.I0(slv_reg3[0]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[0]),
        .I4(slv_reg1[0]),
        .I5(slv_reg0[0]),
        .O(reg_data_out[0]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[10]_i_1 
       (.I0(slv_reg3[10]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[10]),
        .I4(slv_reg1[10]),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(reg_data_out[10]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[11]_i_1 
       (.I0(slv_reg3[11]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[11]),
        .I4(slv_reg1[11]),
        .I5(\slv_reg0_reg_n_0_[11] ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[12]_i_1 
       (.I0(slv_reg3[12]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[12]),
        .I4(\slv_reg1_reg_n_0_[12] ),
        .I5(\slv_reg0_reg_n_0_[12] ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[13]_i_1 
       (.I0(slv_reg3[13]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[13]),
        .I4(\slv_reg1_reg_n_0_[13] ),
        .I5(\slv_reg0_reg_n_0_[13] ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[14]_i_1 
       (.I0(slv_reg3[14]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[14]),
        .I4(\slv_reg1_reg_n_0_[14] ),
        .I5(\slv_reg0_reg_n_0_[14] ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[15]_i_1 
       (.I0(slv_reg3[15]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[15]),
        .I4(\slv_reg1_reg_n_0_[15] ),
        .I5(\slv_reg0_reg_n_0_[15] ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[16]_i_1 
       (.I0(slv_reg3[16]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[16]),
        .I4(\slv_reg1_reg_n_0_[16] ),
        .I5(\slv_reg0_reg_n_0_[16] ),
        .O(reg_data_out[16]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[17]_i_1 
       (.I0(slv_reg3[17]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[17]),
        .I4(\slv_reg1_reg_n_0_[17] ),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[18]_i_1 
       (.I0(slv_reg3[18]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[18]),
        .I4(\slv_reg1_reg_n_0_[18] ),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[19]_i_1 
       (.I0(slv_reg3[19]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[19]),
        .I4(\slv_reg1_reg_n_0_[19] ),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[1]_i_1 
       (.I0(slv_reg3[1]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[1]),
        .I4(slv_reg1[1]),
        .I5(slv_reg0[1]),
        .O(reg_data_out[1]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[20]_i_1 
       (.I0(slv_reg3[20]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[20]),
        .I4(\slv_reg1_reg_n_0_[20] ),
        .I5(\slv_reg0_reg_n_0_[20] ),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[21]_i_1 
       (.I0(slv_reg3[21]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[21]),
        .I4(\slv_reg1_reg_n_0_[21] ),
        .I5(\slv_reg0_reg_n_0_[21] ),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[22]_i_1 
       (.I0(slv_reg3[22]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[22]),
        .I4(\slv_reg1_reg_n_0_[22] ),
        .I5(\slv_reg0_reg_n_0_[22] ),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[23]_i_1 
       (.I0(slv_reg3[23]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[23]),
        .I4(\slv_reg1_reg_n_0_[23] ),
        .I5(\slv_reg0_reg_n_0_[23] ),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[24]_i_1 
       (.I0(slv_reg3[24]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[24]),
        .I4(\slv_reg1_reg_n_0_[24] ),
        .I5(\slv_reg0_reg_n_0_[24] ),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[25]_i_1 
       (.I0(slv_reg3[25]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[25]),
        .I4(\slv_reg1_reg_n_0_[25] ),
        .I5(\slv_reg0_reg_n_0_[25] ),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[26]_i_1 
       (.I0(slv_reg3[26]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[26]),
        .I4(\slv_reg1_reg_n_0_[26] ),
        .I5(\slv_reg0_reg_n_0_[26] ),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[27]_i_1 
       (.I0(slv_reg3[27]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[27]),
        .I4(\slv_reg1_reg_n_0_[27] ),
        .I5(\slv_reg0_reg_n_0_[27] ),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[28]_i_1 
       (.I0(slv_reg3[28]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[28]),
        .I4(\slv_reg1_reg_n_0_[28] ),
        .I5(\slv_reg0_reg_n_0_[28] ),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[29]_i_1 
       (.I0(slv_reg3[29]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[29]),
        .I4(\slv_reg1_reg_n_0_[29] ),
        .I5(\slv_reg0_reg_n_0_[29] ),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[2]_i_1 
       (.I0(slv_reg3[2]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[2]),
        .I4(slv_reg1[2]),
        .I5(slv_reg0[2]),
        .O(reg_data_out[2]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[30]_i_1 
       (.I0(slv_reg3[30]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[30]),
        .I4(\slv_reg1_reg_n_0_[30] ),
        .I5(\slv_reg0_reg_n_0_[30] ),
        .O(reg_data_out[30]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[31]_i_1 
       (.I0(slv_reg3[31]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[31]),
        .I4(\slv_reg1_reg_n_0_[31] ),
        .I5(\slv_reg0_reg_n_0_[31] ),
        .O(reg_data_out[31]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[3]_i_1 
       (.I0(slv_reg3[3]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[3]),
        .I4(slv_reg1[3]),
        .I5(slv_reg0[3]),
        .O(reg_data_out[3]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[4]_i_1 
       (.I0(slv_reg3[4]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[4]),
        .I4(slv_reg1[4]),
        .I5(slv_reg0[4]),
        .O(reg_data_out[4]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[5]_i_1 
       (.I0(slv_reg3[5]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[5]),
        .I4(slv_reg1[5]),
        .I5(slv_reg0[5]),
        .O(reg_data_out[5]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[6]_i_1 
       (.I0(slv_reg3[6]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[6]),
        .I4(slv_reg1[6]),
        .I5(slv_reg0[6]),
        .O(reg_data_out[6]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[7]_i_1 
       (.I0(slv_reg3[7]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[7]),
        .I4(slv_reg1[7]),
        .I5(slv_reg0[7]),
        .O(reg_data_out[7]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[8]_i_1 
       (.I0(slv_reg3[8]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[8]),
        .I4(slv_reg1[8]),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hBF8FB383BC8CB080)) 
    \axi_rdata[9]_i_1 
       (.I0(slv_reg3[9]),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[3]),
        .I3(slv_reg2[9]),
        .I4(slv_reg1[9]),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(reg_data_out[9]));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(\pwm7/reset ));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(\pwm7/reset ));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rready),
        .I3(s00_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(\pwm7/reset ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(\pwm7/reset ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM pwm8channel
       (.Q(slv_reg2),
        .SR(\pwm7/reset ),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[7] (slv_reg0),
        .\slv_reg1_reg[11] (slv_reg1));
  LUT4 #(
    .INIT(16'h0100)) 
    \slv_reg0[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \slv_reg0[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \slv_reg0[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \slv_reg0[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(\pwm7/reset ));
  LUT4 #(
    .INIT(16'h1000)) 
    \slv_reg1[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg2[31]_i_2_n_0 ),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \slv_reg1[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg2[31]_i_2_n_0 ),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \slv_reg1[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg2[31]_i_2_n_0 ),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \slv_reg1[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(\slv_reg2[31]_i_2_n_0 ),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg1_reg_n_0_[12] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg1_reg_n_0_[13] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg1_reg_n_0_[14] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg1_reg_n_0_[15] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg1_reg_n_0_[16] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg1_reg_n_0_[17] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg1_reg_n_0_[18] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg1_reg_n_0_[19] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg1_reg_n_0_[20] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg1_reg_n_0_[21] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg1_reg_n_0_[22] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg1_reg_n_0_[23] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg1_reg_n_0_[24] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg1_reg_n_0_[25] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg1_reg_n_0_[26] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg1_reg_n_0_[27] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(\pwm7/reset ));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(\pwm7/reset ));
  LUT4 #(
    .INIT(16'h0400)) 
    \slv_reg2[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \slv_reg2[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[2]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \slv_reg2[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[3]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg2[31]_i_2 
       (.I0(S_AXI_WREADY),
        .I1(S_AXI_AWREADY),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(\slv_reg2[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \slv_reg2[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(s00_axi_wstrb[0]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2[12]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2[13]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2[14]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2[15]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2[16]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2[17]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2[18]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2[19]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2[20]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2[21]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2[22]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2[23]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2[24]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2[25]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2[26]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2[27]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2[28]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2[29]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2[30]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2[31]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(\pwm7/reset ));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(\pwm7/reset ));
  LUT4 #(
    .INIT(16'h4000)) 
    \slv_reg3[15]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .O(p_1_in[15]));
  LUT4 #(
    .INIT(16'h4000)) 
    \slv_reg3[23]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h4000)) 
    \slv_reg3[31]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .O(p_1_in[31]));
  LUT4 #(
    .INIT(16'h4000)) 
    \slv_reg3[7]_i_1 
       (.I0(\slv_reg2[31]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .O(p_1_in[7]));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3[12]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3[13]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3[14]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3[15]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3[16]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3[17]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3[18]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3[19]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3[20]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3[21]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3[22]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3[23]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3[24]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3[25]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3[26]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3[27]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3[28]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3[29]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3[30]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3[31]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(\pwm7/reset ));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(\pwm7/reset ));
  LUT3 #(
    .INIT(8'h40)) 
    slv_reg_rden
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    SR,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    O,
    \slv_reg2_reg[27] ,
    \slv_reg2_reg[23] ,
    \slv_reg2_reg[19] ,
    \slv_reg2_reg[15] ,
    \slv_reg2_reg[11] ,
    \slv_reg2_reg[7] ,
    \slv_reg2_reg[3] ,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[7] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output [0:0]SR;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [3:0]O;
  input [3:0]\slv_reg2_reg[27] ;
  input [3:0]\slv_reg2_reg[23] ;
  input [3:0]\slv_reg2_reg[19] ;
  input [3:0]\slv_reg2_reg[15] ;
  input [3:0]\slv_reg2_reg[11] ;
  input [3:0]\slv_reg2_reg[7] ;
  input [3:0]\slv_reg2_reg[3] ;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[7] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2__6_n_0 ;
  wire \FSM_sequential_state[2]_i_4__6_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire \PWMHigh[0]_i_1__6_n_0 ;
  wire \PWMHigh[10]_i_1__6_n_0 ;
  wire \PWMHigh[11]_i_1__6_n_0 ;
  wire \PWMHigh[12]_i_1__6_n_0 ;
  wire \PWMHigh[13]_i_1__6_n_0 ;
  wire \PWMHigh[14]_i_1__6_n_0 ;
  wire \PWMHigh[15]_i_1__6_n_0 ;
  wire \PWMHigh[16]_i_1__6_n_0 ;
  wire \PWMHigh[17]_i_1__6_n_0 ;
  wire \PWMHigh[18]_i_1__6_n_0 ;
  wire \PWMHigh[19]_i_1__6_n_0 ;
  wire \PWMHigh[1]_i_1__6_n_0 ;
  wire \PWMHigh[20]_i_1__6_n_0 ;
  wire \PWMHigh[21]_i_1__6_n_0 ;
  wire \PWMHigh[22]_i_1__6_n_0 ;
  wire \PWMHigh[23]_i_1__6_n_0 ;
  wire \PWMHigh[24]_i_1__6_n_0 ;
  wire \PWMHigh[25]_i_1__6_n_0 ;
  wire \PWMHigh[26]_i_1__6_n_0 ;
  wire \PWMHigh[27]_i_1__6_n_0 ;
  wire \PWMHigh[28]_i_1__6_n_0 ;
  wire \PWMHigh[29]_i_1__6_n_0 ;
  wire \PWMHigh[2]_i_1__6_n_0 ;
  wire \PWMHigh[30]_i_1__6_n_0 ;
  wire \PWMHigh[31]_i_1__6_n_0 ;
  wire \PWMHigh[31]_i_2__6_n_0 ;
  wire \PWMHigh[3]_i_1__6_n_0 ;
  wire \PWMHigh[4]_i_1__6_n_0 ;
  wire \PWMHigh[5]_i_1__6_n_0 ;
  wire \PWMHigh[6]_i_1__6_n_0 ;
  wire \PWMHigh[7]_i_1__6_n_0 ;
  wire \PWMHigh[8]_i_1__6_n_0 ;
  wire \PWMHigh[9]_i_1__6_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire \PWMHigh_reg_n_0_[0] ;
  wire \PWMHigh_reg_n_0_[10] ;
  wire \PWMHigh_reg_n_0_[11] ;
  wire \PWMHigh_reg_n_0_[12] ;
  wire \PWMHigh_reg_n_0_[13] ;
  wire \PWMHigh_reg_n_0_[14] ;
  wire \PWMHigh_reg_n_0_[15] ;
  wire \PWMHigh_reg_n_0_[16] ;
  wire \PWMHigh_reg_n_0_[17] ;
  wire \PWMHigh_reg_n_0_[18] ;
  wire \PWMHigh_reg_n_0_[19] ;
  wire \PWMHigh_reg_n_0_[1] ;
  wire \PWMHigh_reg_n_0_[20] ;
  wire \PWMHigh_reg_n_0_[21] ;
  wire \PWMHigh_reg_n_0_[22] ;
  wire \PWMHigh_reg_n_0_[23] ;
  wire \PWMHigh_reg_n_0_[24] ;
  wire \PWMHigh_reg_n_0_[25] ;
  wire \PWMHigh_reg_n_0_[26] ;
  wire \PWMHigh_reg_n_0_[27] ;
  wire \PWMHigh_reg_n_0_[28] ;
  wire \PWMHigh_reg_n_0_[29] ;
  wire \PWMHigh_reg_n_0_[2] ;
  wire \PWMHigh_reg_n_0_[30] ;
  wire \PWMHigh_reg_n_0_[31] ;
  wire \PWMHigh_reg_n_0_[3] ;
  wire \PWMHigh_reg_n_0_[4] ;
  wire \PWMHigh_reg_n_0_[5] ;
  wire \PWMHigh_reg_n_0_[6] ;
  wire \PWMHigh_reg_n_0_[7] ;
  wire \PWMHigh_reg_n_0_[8] ;
  wire \PWMHigh_reg_n_0_[9] ;
  wire \PWMLow[0]_i_1__6_n_0 ;
  wire \PWMLow[10]_i_1__6_n_0 ;
  wire \PWMLow[11]_i_1__6_n_0 ;
  wire \PWMLow[12]_i_1__6_n_0 ;
  wire \PWMLow[13]_i_1__6_n_0 ;
  wire \PWMLow[14]_i_1__6_n_0 ;
  wire \PWMLow[15]_i_1__6_n_0 ;
  wire \PWMLow[16]_i_1__6_n_0 ;
  wire \PWMLow[17]_i_1__6_n_0 ;
  wire \PWMLow[18]_i_1__6_n_0 ;
  wire \PWMLow[19]_i_1__6_n_0 ;
  wire \PWMLow[1]_i_1__6_n_0 ;
  wire \PWMLow[20]_i_1__6_n_0 ;
  wire \PWMLow[21]_i_1__6_n_0 ;
  wire \PWMLow[22]_i_1__6_n_0 ;
  wire \PWMLow[23]_i_1__6_n_0 ;
  wire \PWMLow[24]_i_1__6_n_0 ;
  wire \PWMLow[25]_i_1__6_n_0 ;
  wire \PWMLow[26]_i_1__6_n_0 ;
  wire \PWMLow[27]_i_1__6_n_0 ;
  wire \PWMLow[28]_i_1__6_n_0 ;
  wire \PWMLow[29]_i_1__6_n_0 ;
  wire \PWMLow[2]_i_1__6_n_0 ;
  wire \PWMLow[30]_i_1__6_n_0 ;
  wire \PWMLow[31]_i_1__6_n_0 ;
  wire \PWMLow[31]_i_2__6_n_0 ;
  wire \PWMLow[3]_i_1__6_n_0 ;
  wire \PWMLow[4]_i_1__6_n_0 ;
  wire \PWMLow[5]_i_1__6_n_0 ;
  wire \PWMLow[6]_i_1__6_n_0 ;
  wire \PWMLow[7]_i_1__6_n_0 ;
  wire \PWMLow[8]_i_1__6_n_0 ;
  wire \PWMLow[9]_i_1__6_n_0 ;
  wire \PWMLow_reg_n_0_[0] ;
  wire \PWMLow_reg_n_0_[10] ;
  wire \PWMLow_reg_n_0_[11] ;
  wire \PWMLow_reg_n_0_[12] ;
  wire \PWMLow_reg_n_0_[13] ;
  wire \PWMLow_reg_n_0_[14] ;
  wire \PWMLow_reg_n_0_[15] ;
  wire \PWMLow_reg_n_0_[16] ;
  wire \PWMLow_reg_n_0_[17] ;
  wire \PWMLow_reg_n_0_[18] ;
  wire \PWMLow_reg_n_0_[19] ;
  wire \PWMLow_reg_n_0_[1] ;
  wire \PWMLow_reg_n_0_[20] ;
  wire \PWMLow_reg_n_0_[21] ;
  wire \PWMLow_reg_n_0_[22] ;
  wire \PWMLow_reg_n_0_[23] ;
  wire \PWMLow_reg_n_0_[24] ;
  wire \PWMLow_reg_n_0_[25] ;
  wire \PWMLow_reg_n_0_[26] ;
  wire \PWMLow_reg_n_0_[27] ;
  wire \PWMLow_reg_n_0_[28] ;
  wire \PWMLow_reg_n_0_[29] ;
  wire \PWMLow_reg_n_0_[2] ;
  wire \PWMLow_reg_n_0_[30] ;
  wire \PWMLow_reg_n_0_[31] ;
  wire \PWMLow_reg_n_0_[3] ;
  wire \PWMLow_reg_n_0_[4] ;
  wire \PWMLow_reg_n_0_[5] ;
  wire \PWMLow_reg_n_0_[6] ;
  wire \PWMLow_reg_n_0_[7] ;
  wire \PWMLow_reg_n_0_[8] ;
  wire \PWMLow_reg_n_0_[9] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [2:0]in0;
  wire nextPWMCount;
  wire nextPWMHigh0_carry__0_i_1__6_n_0;
  wire nextPWMHigh0_carry__0_i_2__6_n_0;
  wire nextPWMHigh0_carry__0_i_3__6_n_0;
  wire nextPWMHigh0_carry__0_i_4__6_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__0_n_4;
  wire nextPWMHigh0_carry__0_n_5;
  wire nextPWMHigh0_carry__0_n_6;
  wire nextPWMHigh0_carry__0_n_7;
  wire nextPWMHigh0_carry__1_i_1__6_n_0;
  wire nextPWMHigh0_carry__1_i_2__6_n_0;
  wire nextPWMHigh0_carry__1_i_3__6_n_0;
  wire nextPWMHigh0_carry__1_i_4__6_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__1_n_4;
  wire nextPWMHigh0_carry__1_n_5;
  wire nextPWMHigh0_carry__1_n_6;
  wire nextPWMHigh0_carry__1_n_7;
  wire nextPWMHigh0_carry__2_i_1__6_n_0;
  wire nextPWMHigh0_carry__2_i_2__6_n_0;
  wire nextPWMHigh0_carry__2_i_3__6_n_0;
  wire nextPWMHigh0_carry__2_i_4__6_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__2_n_4;
  wire nextPWMHigh0_carry__2_n_5;
  wire nextPWMHigh0_carry__2_n_6;
  wire nextPWMHigh0_carry__2_n_7;
  wire nextPWMHigh0_carry__3_i_1__6_n_0;
  wire nextPWMHigh0_carry__3_i_2__6_n_0;
  wire nextPWMHigh0_carry__3_i_3__6_n_0;
  wire nextPWMHigh0_carry__3_i_4__6_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__3_n_4;
  wire nextPWMHigh0_carry__3_n_5;
  wire nextPWMHigh0_carry__3_n_6;
  wire nextPWMHigh0_carry__3_n_7;
  wire nextPWMHigh0_carry__4_i_1__6_n_0;
  wire nextPWMHigh0_carry__4_i_2__6_n_0;
  wire nextPWMHigh0_carry__4_i_3__6_n_0;
  wire nextPWMHigh0_carry__4_i_4__6_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__4_n_4;
  wire nextPWMHigh0_carry__4_n_5;
  wire nextPWMHigh0_carry__4_n_6;
  wire nextPWMHigh0_carry__4_n_7;
  wire nextPWMHigh0_carry__5_i_1__6_n_0;
  wire nextPWMHigh0_carry__5_i_2__6_n_0;
  wire nextPWMHigh0_carry__5_i_3__6_n_0;
  wire nextPWMHigh0_carry__5_i_4__6_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__5_n_4;
  wire nextPWMHigh0_carry__5_n_5;
  wire nextPWMHigh0_carry__5_n_6;
  wire nextPWMHigh0_carry__5_n_7;
  wire nextPWMHigh0_carry__6_i_1__6_n_0;
  wire nextPWMHigh0_carry__6_i_2__6_n_0;
  wire nextPWMHigh0_carry__6_i_3__6_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry__6_n_5;
  wire nextPWMHigh0_carry__6_n_6;
  wire nextPWMHigh0_carry__6_n_7;
  wire nextPWMHigh0_carry_i_1__6_n_0;
  wire nextPWMHigh0_carry_i_2__6_n_0;
  wire nextPWMHigh0_carry_i_3__6_n_0;
  wire nextPWMHigh0_carry_i_4__6_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire nextPWMHigh0_carry_n_4;
  wire nextPWMHigh0_carry_n_5;
  wire nextPWMHigh0_carry_n_6;
  wire nextPWMHigh0_carry_n_7;
  wire nextPWMLow0_carry__0_i_1__6_n_0;
  wire nextPWMLow0_carry__0_i_2__6_n_0;
  wire nextPWMLow0_carry__0_i_3__6_n_0;
  wire nextPWMLow0_carry__0_i_4__6_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__0_n_4;
  wire nextPWMLow0_carry__0_n_5;
  wire nextPWMLow0_carry__0_n_6;
  wire nextPWMLow0_carry__0_n_7;
  wire nextPWMLow0_carry__1_i_1__6_n_0;
  wire nextPWMLow0_carry__1_i_2__6_n_0;
  wire nextPWMLow0_carry__1_i_3__6_n_0;
  wire nextPWMLow0_carry__1_i_4__6_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__1_n_4;
  wire nextPWMLow0_carry__1_n_5;
  wire nextPWMLow0_carry__1_n_6;
  wire nextPWMLow0_carry__1_n_7;
  wire nextPWMLow0_carry__2_i_1__6_n_0;
  wire nextPWMLow0_carry__2_i_2__6_n_0;
  wire nextPWMLow0_carry__2_i_3__6_n_0;
  wire nextPWMLow0_carry__2_i_4__6_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__2_n_4;
  wire nextPWMLow0_carry__2_n_5;
  wire nextPWMLow0_carry__2_n_6;
  wire nextPWMLow0_carry__2_n_7;
  wire nextPWMLow0_carry__3_i_1__6_n_0;
  wire nextPWMLow0_carry__3_i_2__6_n_0;
  wire nextPWMLow0_carry__3_i_3__6_n_0;
  wire nextPWMLow0_carry__3_i_4__6_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__3_n_4;
  wire nextPWMLow0_carry__3_n_5;
  wire nextPWMLow0_carry__3_n_6;
  wire nextPWMLow0_carry__3_n_7;
  wire nextPWMLow0_carry__4_i_1__6_n_0;
  wire nextPWMLow0_carry__4_i_2__6_n_0;
  wire nextPWMLow0_carry__4_i_3__6_n_0;
  wire nextPWMLow0_carry__4_i_4__6_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__4_n_4;
  wire nextPWMLow0_carry__4_n_5;
  wire nextPWMLow0_carry__4_n_6;
  wire nextPWMLow0_carry__4_n_7;
  wire nextPWMLow0_carry__5_i_1__6_n_0;
  wire nextPWMLow0_carry__5_i_2__6_n_0;
  wire nextPWMLow0_carry__5_i_3__6_n_0;
  wire nextPWMLow0_carry__5_i_4__6_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__5_n_4;
  wire nextPWMLow0_carry__5_n_5;
  wire nextPWMLow0_carry__5_n_6;
  wire nextPWMLow0_carry__5_n_7;
  wire nextPWMLow0_carry__6_i_1__6_n_0;
  wire nextPWMLow0_carry__6_i_2__6_n_0;
  wire nextPWMLow0_carry__6_i_3__6_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry__6_n_5;
  wire nextPWMLow0_carry__6_n_6;
  wire nextPWMLow0_carry__6_n_7;
  wire nextPWMLow0_carry_i_1__6_n_0;
  wire nextPWMLow0_carry_i_2__6_n_0;
  wire nextPWMLow0_carry_i_3__6_n_0;
  wire nextPWMLow0_carry_i_4__6_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire nextPWMLow0_carry_n_4;
  wire nextPWMLow0_carry_n_5;
  wire nextPWMLow0_carry_n_6;
  wire nextPWMLow0_carry_n_7;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[7] ;
  wire [3:0]\slv_reg2_reg[11] ;
  wire [3:0]\slv_reg2_reg[15] ;
  wire [3:0]\slv_reg2_reg[19] ;
  wire [3:0]\slv_reg2_reg[23] ;
  wire [3:0]\slv_reg2_reg[27] ;
  wire [3:0]\slv_reg2_reg[3] ;
  wire [3:0]\slv_reg2_reg[7] ;
  wire \state[0]_i_1__6_n_0 ;
  wire \state[0]_i_2__6_n_0 ;
  wire \state[1]_i_10__6_n_0 ;
  wire \state[1]_i_11__6_n_0 ;
  wire \state[1]_i_12__6_n_0 ;
  wire \state[1]_i_13__6_n_0 ;
  wire \state[1]_i_14__6_n_0 ;
  wire \state[1]_i_15__6_n_0 ;
  wire \state[1]_i_1__6_n_0 ;
  wire \state[1]_i_2__6_n_0 ;
  wire \state[1]_i_3__6_n_0 ;
  wire \state[1]_i_4__6_n_0 ;
  wire \state[1]_i_5__6_n_0 ;
  wire \state[1]_i_6__6_n_0 ;
  wire \state[1]_i_7__6_n_0 ;
  wire \state[1]_i_8__6_n_0 ;
  wire \state[1]_i_9__6_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__6_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[7] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__6_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[7] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1__6 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__6_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[7] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2__6 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4__6_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4__6 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1__6 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [0]),
        .O(\PWMHigh[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1__6 
       (.I0(nextPWMHigh0_carry__1_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [2]),
        .O(\PWMHigh[10]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1__6 
       (.I0(nextPWMHigh0_carry__1_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [3]),
        .O(\PWMHigh[11]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1__6 
       (.I0(nextPWMHigh0_carry__1_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [0]),
        .O(\PWMHigh[12]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1__6 
       (.I0(nextPWMHigh0_carry__2_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [1]),
        .O(\PWMHigh[13]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1__6 
       (.I0(nextPWMHigh0_carry__2_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [2]),
        .O(\PWMHigh[14]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1__6 
       (.I0(nextPWMHigh0_carry__2_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [3]),
        .O(\PWMHigh[15]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1__6 
       (.I0(nextPWMHigh0_carry__2_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [0]),
        .O(\PWMHigh[16]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1__6 
       (.I0(nextPWMHigh0_carry__3_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [1]),
        .O(\PWMHigh[17]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1__6 
       (.I0(nextPWMHigh0_carry__3_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [2]),
        .O(\PWMHigh[18]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1__6 
       (.I0(nextPWMHigh0_carry__3_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [3]),
        .O(\PWMHigh[19]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1__6 
       (.I0(nextPWMHigh0_carry_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [1]),
        .O(\PWMHigh[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1__6 
       (.I0(nextPWMHigh0_carry__3_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [0]),
        .O(\PWMHigh[20]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1__6 
       (.I0(nextPWMHigh0_carry__4_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [1]),
        .O(\PWMHigh[21]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1__6 
       (.I0(nextPWMHigh0_carry__4_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [2]),
        .O(\PWMHigh[22]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1__6 
       (.I0(nextPWMHigh0_carry__4_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [3]),
        .O(\PWMHigh[23]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1__6 
       (.I0(nextPWMHigh0_carry__4_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [0]),
        .O(\PWMHigh[24]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1__6 
       (.I0(nextPWMHigh0_carry__5_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [1]),
        .O(\PWMHigh[25]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1__6 
       (.I0(nextPWMHigh0_carry__5_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [2]),
        .O(\PWMHigh[26]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1__6 
       (.I0(nextPWMHigh0_carry__5_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [3]),
        .O(\PWMHigh[27]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1__6 
       (.I0(nextPWMHigh0_carry__5_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[0]),
        .O(\PWMHigh[28]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1__6 
       (.I0(nextPWMHigh0_carry__6_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[1]),
        .O(\PWMHigh[29]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1__6 
       (.I0(nextPWMHigh0_carry_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [2]),
        .O(\PWMHigh[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1__6 
       (.I0(nextPWMHigh0_carry__6_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[2]),
        .O(\PWMHigh[30]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1__6 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2__6 
       (.I0(nextPWMHigh0_carry__6_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[3]),
        .O(\PWMHigh[31]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1__6 
       (.I0(nextPWMHigh0_carry_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [3]),
        .O(\PWMHigh[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1__6 
       (.I0(nextPWMHigh0_carry_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [0]),
        .O(\PWMHigh[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1__6 
       (.I0(nextPWMHigh0_carry__0_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [1]),
        .O(\PWMHigh[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1__6 
       (.I0(nextPWMHigh0_carry__0_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [2]),
        .O(\PWMHigh[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1__6 
       (.I0(nextPWMHigh0_carry__0_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [3]),
        .O(\PWMHigh[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1__6 
       (.I0(nextPWMHigh0_carry__0_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [0]),
        .O(\PWMHigh[8]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1__6 
       (.I0(nextPWMHigh0_carry__1_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [1]),
        .O(\PWMHigh[9]_i_1__6_n_0 ));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[0]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[10]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[11]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[12]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[13]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[14]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[15]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[16]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[17]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[18]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[19]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[1]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[20]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[21]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[22]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[23]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[24]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[25]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[26]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[27]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[28]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[29]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[2]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[30]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[31]_i_2__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[3]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[4]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[5]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[6]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[7]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[8]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__6_n_0 ),
        .D(\PWMHigh[9]_i_1__6_n_0 ),
        .Q(\PWMHigh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1__6 
       (.I0(\PWMLow_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(\PWMLow[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1__6 
       (.I0(nextPWMLow0_carry__1_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(\PWMLow[10]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1__6 
       (.I0(nextPWMLow0_carry__1_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(\PWMLow[11]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1__6 
       (.I0(nextPWMLow0_carry__1_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(\PWMLow[12]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1__6 
       (.I0(nextPWMLow0_carry__2_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(\PWMLow[13]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1__6 
       (.I0(nextPWMLow0_carry__2_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(\PWMLow[14]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1__6 
       (.I0(nextPWMLow0_carry__2_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(\PWMLow[15]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1__6 
       (.I0(nextPWMLow0_carry__2_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(\PWMLow[16]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1__6 
       (.I0(nextPWMLow0_carry__3_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(\PWMLow[17]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1__6 
       (.I0(nextPWMLow0_carry__3_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(\PWMLow[18]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1__6 
       (.I0(nextPWMLow0_carry__3_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(\PWMLow[19]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1__6 
       (.I0(nextPWMLow0_carry_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(\PWMLow[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1__6 
       (.I0(nextPWMLow0_carry__3_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(\PWMLow[20]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1__6 
       (.I0(nextPWMLow0_carry__4_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(\PWMLow[21]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1__6 
       (.I0(nextPWMLow0_carry__4_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(\PWMLow[22]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1__6 
       (.I0(nextPWMLow0_carry__4_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(\PWMLow[23]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1__6 
       (.I0(nextPWMLow0_carry__4_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(\PWMLow[24]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1__6 
       (.I0(nextPWMLow0_carry__5_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(\PWMLow[25]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1__6 
       (.I0(nextPWMLow0_carry__5_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(\PWMLow[26]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1__6 
       (.I0(nextPWMLow0_carry__5_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(\PWMLow[27]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1__6 
       (.I0(nextPWMLow0_carry__5_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(\PWMLow[28]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1__6 
       (.I0(nextPWMLow0_carry__6_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(\PWMLow[29]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1__6 
       (.I0(nextPWMLow0_carry_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(\PWMLow[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1__6 
       (.I0(nextPWMLow0_carry__6_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(\PWMLow[30]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1__6 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2__6 
       (.I0(nextPWMLow0_carry__6_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(\PWMLow[31]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1__6 
       (.I0(nextPWMLow0_carry_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(\PWMLow[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1__6 
       (.I0(nextPWMLow0_carry_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(\PWMLow[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1__6 
       (.I0(nextPWMLow0_carry__0_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(\PWMLow[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1__6 
       (.I0(nextPWMLow0_carry__0_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(\PWMLow[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1__6 
       (.I0(nextPWMLow0_carry__0_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(\PWMLow[7]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1__6 
       (.I0(nextPWMLow0_carry__0_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(\PWMLow[8]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1__6 
       (.I0(nextPWMLow0_carry__1_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(\PWMLow[9]_i_1__6_n_0 ));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[0]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[10]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[11]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[12]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[13]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[14]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[15]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[16]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[17]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[18]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[19]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[1]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[20]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[21]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[22]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[23]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[24]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[25]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[26]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[27]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[28]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[29]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[2]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[30]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[31]_i_2__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[3]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[4]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[5]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[6]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[7]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[8]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__6_n_0 ),
        .D(\PWMLow[9]_i_1__6_n_0 ),
        .Q(\PWMLow_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1__6
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4__6
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(\PWMHigh_reg_n_0_[0] ),
        .DI({\PWMHigh_reg_n_0_[4] ,\PWMHigh_reg_n_0_[3] ,\PWMHigh_reg_n_0_[2] ,\PWMHigh_reg_n_0_[1] }),
        .O({nextPWMHigh0_carry_n_4,nextPWMHigh0_carry_n_5,nextPWMHigh0_carry_n_6,nextPWMHigh0_carry_n_7}),
        .S({nextPWMHigh0_carry_i_1__6_n_0,nextPWMHigh0_carry_i_2__6_n_0,nextPWMHigh0_carry_i_3__6_n_0,nextPWMHigh0_carry_i_4__6_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[8] ,\PWMHigh_reg_n_0_[7] ,\PWMHigh_reg_n_0_[6] ,\PWMHigh_reg_n_0_[5] }),
        .O({nextPWMHigh0_carry__0_n_4,nextPWMHigh0_carry__0_n_5,nextPWMHigh0_carry__0_n_6,nextPWMHigh0_carry__0_n_7}),
        .S({nextPWMHigh0_carry__0_i_1__6_n_0,nextPWMHigh0_carry__0_i_2__6_n_0,nextPWMHigh0_carry__0_i_3__6_n_0,nextPWMHigh0_carry__0_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1__6
       (.I0(\PWMHigh_reg_n_0_[8] ),
        .O(nextPWMHigh0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2__6
       (.I0(\PWMHigh_reg_n_0_[7] ),
        .O(nextPWMHigh0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3__6
       (.I0(\PWMHigh_reg_n_0_[6] ),
        .O(nextPWMHigh0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4__6
       (.I0(\PWMHigh_reg_n_0_[5] ),
        .O(nextPWMHigh0_carry__0_i_4__6_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[12] ,\PWMHigh_reg_n_0_[11] ,\PWMHigh_reg_n_0_[10] ,\PWMHigh_reg_n_0_[9] }),
        .O({nextPWMHigh0_carry__1_n_4,nextPWMHigh0_carry__1_n_5,nextPWMHigh0_carry__1_n_6,nextPWMHigh0_carry__1_n_7}),
        .S({nextPWMHigh0_carry__1_i_1__6_n_0,nextPWMHigh0_carry__1_i_2__6_n_0,nextPWMHigh0_carry__1_i_3__6_n_0,nextPWMHigh0_carry__1_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1__6
       (.I0(\PWMHigh_reg_n_0_[12] ),
        .O(nextPWMHigh0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2__6
       (.I0(\PWMHigh_reg_n_0_[11] ),
        .O(nextPWMHigh0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3__6
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .O(nextPWMHigh0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4__6
       (.I0(\PWMHigh_reg_n_0_[9] ),
        .O(nextPWMHigh0_carry__1_i_4__6_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[16] ,\PWMHigh_reg_n_0_[15] ,\PWMHigh_reg_n_0_[14] ,\PWMHigh_reg_n_0_[13] }),
        .O({nextPWMHigh0_carry__2_n_4,nextPWMHigh0_carry__2_n_5,nextPWMHigh0_carry__2_n_6,nextPWMHigh0_carry__2_n_7}),
        .S({nextPWMHigh0_carry__2_i_1__6_n_0,nextPWMHigh0_carry__2_i_2__6_n_0,nextPWMHigh0_carry__2_i_3__6_n_0,nextPWMHigh0_carry__2_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1__6
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .O(nextPWMHigh0_carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2__6
       (.I0(\PWMHigh_reg_n_0_[15] ),
        .O(nextPWMHigh0_carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3__6
       (.I0(\PWMHigh_reg_n_0_[14] ),
        .O(nextPWMHigh0_carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4__6
       (.I0(\PWMHigh_reg_n_0_[13] ),
        .O(nextPWMHigh0_carry__2_i_4__6_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[20] ,\PWMHigh_reg_n_0_[19] ,\PWMHigh_reg_n_0_[18] ,\PWMHigh_reg_n_0_[17] }),
        .O({nextPWMHigh0_carry__3_n_4,nextPWMHigh0_carry__3_n_5,nextPWMHigh0_carry__3_n_6,nextPWMHigh0_carry__3_n_7}),
        .S({nextPWMHigh0_carry__3_i_1__6_n_0,nextPWMHigh0_carry__3_i_2__6_n_0,nextPWMHigh0_carry__3_i_3__6_n_0,nextPWMHigh0_carry__3_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1__6
       (.I0(\PWMHigh_reg_n_0_[20] ),
        .O(nextPWMHigh0_carry__3_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2__6
       (.I0(\PWMHigh_reg_n_0_[19] ),
        .O(nextPWMHigh0_carry__3_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3__6
       (.I0(\PWMHigh_reg_n_0_[18] ),
        .O(nextPWMHigh0_carry__3_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4__6
       (.I0(\PWMHigh_reg_n_0_[17] ),
        .O(nextPWMHigh0_carry__3_i_4__6_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[24] ,\PWMHigh_reg_n_0_[23] ,\PWMHigh_reg_n_0_[22] ,\PWMHigh_reg_n_0_[21] }),
        .O({nextPWMHigh0_carry__4_n_4,nextPWMHigh0_carry__4_n_5,nextPWMHigh0_carry__4_n_6,nextPWMHigh0_carry__4_n_7}),
        .S({nextPWMHigh0_carry__4_i_1__6_n_0,nextPWMHigh0_carry__4_i_2__6_n_0,nextPWMHigh0_carry__4_i_3__6_n_0,nextPWMHigh0_carry__4_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1__6
       (.I0(\PWMHigh_reg_n_0_[24] ),
        .O(nextPWMHigh0_carry__4_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2__6
       (.I0(\PWMHigh_reg_n_0_[23] ),
        .O(nextPWMHigh0_carry__4_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3__6
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .O(nextPWMHigh0_carry__4_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4__6
       (.I0(\PWMHigh_reg_n_0_[21] ),
        .O(nextPWMHigh0_carry__4_i_4__6_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[28] ,\PWMHigh_reg_n_0_[27] ,\PWMHigh_reg_n_0_[26] ,\PWMHigh_reg_n_0_[25] }),
        .O({nextPWMHigh0_carry__5_n_4,nextPWMHigh0_carry__5_n_5,nextPWMHigh0_carry__5_n_6,nextPWMHigh0_carry__5_n_7}),
        .S({nextPWMHigh0_carry__5_i_1__6_n_0,nextPWMHigh0_carry__5_i_2__6_n_0,nextPWMHigh0_carry__5_i_3__6_n_0,nextPWMHigh0_carry__5_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1__6
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .O(nextPWMHigh0_carry__5_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2__6
       (.I0(\PWMHigh_reg_n_0_[27] ),
        .O(nextPWMHigh0_carry__5_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3__6
       (.I0(\PWMHigh_reg_n_0_[26] ),
        .O(nextPWMHigh0_carry__5_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4__6
       (.I0(\PWMHigh_reg_n_0_[25] ),
        .O(nextPWMHigh0_carry__5_i_4__6_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMHigh_reg_n_0_[30] ,\PWMHigh_reg_n_0_[29] }),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0_carry__6_n_5,nextPWMHigh0_carry__6_n_6,nextPWMHigh0_carry__6_n_7}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1__6_n_0,nextPWMHigh0_carry__6_i_2__6_n_0,nextPWMHigh0_carry__6_i_3__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1__6
       (.I0(\PWMHigh_reg_n_0_[31] ),
        .O(nextPWMHigh0_carry__6_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2__6
       (.I0(\PWMHigh_reg_n_0_[30] ),
        .O(nextPWMHigh0_carry__6_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3__6
       (.I0(\PWMHigh_reg_n_0_[29] ),
        .O(nextPWMHigh0_carry__6_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1__6
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .O(nextPWMHigh0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2__6
       (.I0(\PWMHigh_reg_n_0_[3] ),
        .O(nextPWMHigh0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3__6
       (.I0(\PWMHigh_reg_n_0_[2] ),
        .O(nextPWMHigh0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4__6
       (.I0(\PWMHigh_reg_n_0_[1] ),
        .O(nextPWMHigh0_carry_i_4__6_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(\PWMLow_reg_n_0_[0] ),
        .DI({\PWMLow_reg_n_0_[4] ,\PWMLow_reg_n_0_[3] ,\PWMLow_reg_n_0_[2] ,\PWMLow_reg_n_0_[1] }),
        .O({nextPWMLow0_carry_n_4,nextPWMLow0_carry_n_5,nextPWMLow0_carry_n_6,nextPWMLow0_carry_n_7}),
        .S({nextPWMLow0_carry_i_1__6_n_0,nextPWMLow0_carry_i_2__6_n_0,nextPWMLow0_carry_i_3__6_n_0,nextPWMLow0_carry_i_4__6_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[8] ,\PWMLow_reg_n_0_[7] ,\PWMLow_reg_n_0_[6] ,\PWMLow_reg_n_0_[5] }),
        .O({nextPWMLow0_carry__0_n_4,nextPWMLow0_carry__0_n_5,nextPWMLow0_carry__0_n_6,nextPWMLow0_carry__0_n_7}),
        .S({nextPWMLow0_carry__0_i_1__6_n_0,nextPWMLow0_carry__0_i_2__6_n_0,nextPWMLow0_carry__0_i_3__6_n_0,nextPWMLow0_carry__0_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1__6
       (.I0(\PWMLow_reg_n_0_[8] ),
        .O(nextPWMLow0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2__6
       (.I0(\PWMLow_reg_n_0_[7] ),
        .O(nextPWMLow0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3__6
       (.I0(\PWMLow_reg_n_0_[6] ),
        .O(nextPWMLow0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4__6
       (.I0(\PWMLow_reg_n_0_[5] ),
        .O(nextPWMLow0_carry__0_i_4__6_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[12] ,\PWMLow_reg_n_0_[11] ,\PWMLow_reg_n_0_[10] ,\PWMLow_reg_n_0_[9] }),
        .O({nextPWMLow0_carry__1_n_4,nextPWMLow0_carry__1_n_5,nextPWMLow0_carry__1_n_6,nextPWMLow0_carry__1_n_7}),
        .S({nextPWMLow0_carry__1_i_1__6_n_0,nextPWMLow0_carry__1_i_2__6_n_0,nextPWMLow0_carry__1_i_3__6_n_0,nextPWMLow0_carry__1_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1__6
       (.I0(\PWMLow_reg_n_0_[12] ),
        .O(nextPWMLow0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2__6
       (.I0(\PWMLow_reg_n_0_[11] ),
        .O(nextPWMLow0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3__6
       (.I0(\PWMLow_reg_n_0_[10] ),
        .O(nextPWMLow0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4__6
       (.I0(\PWMLow_reg_n_0_[9] ),
        .O(nextPWMLow0_carry__1_i_4__6_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[16] ,\PWMLow_reg_n_0_[15] ,\PWMLow_reg_n_0_[14] ,\PWMLow_reg_n_0_[13] }),
        .O({nextPWMLow0_carry__2_n_4,nextPWMLow0_carry__2_n_5,nextPWMLow0_carry__2_n_6,nextPWMLow0_carry__2_n_7}),
        .S({nextPWMLow0_carry__2_i_1__6_n_0,nextPWMLow0_carry__2_i_2__6_n_0,nextPWMLow0_carry__2_i_3__6_n_0,nextPWMLow0_carry__2_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1__6
       (.I0(\PWMLow_reg_n_0_[16] ),
        .O(nextPWMLow0_carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2__6
       (.I0(\PWMLow_reg_n_0_[15] ),
        .O(nextPWMLow0_carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3__6
       (.I0(\PWMLow_reg_n_0_[14] ),
        .O(nextPWMLow0_carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4__6
       (.I0(\PWMLow_reg_n_0_[13] ),
        .O(nextPWMLow0_carry__2_i_4__6_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[20] ,\PWMLow_reg_n_0_[19] ,\PWMLow_reg_n_0_[18] ,\PWMLow_reg_n_0_[17] }),
        .O({nextPWMLow0_carry__3_n_4,nextPWMLow0_carry__3_n_5,nextPWMLow0_carry__3_n_6,nextPWMLow0_carry__3_n_7}),
        .S({nextPWMLow0_carry__3_i_1__6_n_0,nextPWMLow0_carry__3_i_2__6_n_0,nextPWMLow0_carry__3_i_3__6_n_0,nextPWMLow0_carry__3_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1__6
       (.I0(\PWMLow_reg_n_0_[20] ),
        .O(nextPWMLow0_carry__3_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2__6
       (.I0(\PWMLow_reg_n_0_[19] ),
        .O(nextPWMLow0_carry__3_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3__6
       (.I0(\PWMLow_reg_n_0_[18] ),
        .O(nextPWMLow0_carry__3_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4__6
       (.I0(\PWMLow_reg_n_0_[17] ),
        .O(nextPWMLow0_carry__3_i_4__6_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[24] ,\PWMLow_reg_n_0_[23] ,\PWMLow_reg_n_0_[22] ,\PWMLow_reg_n_0_[21] }),
        .O({nextPWMLow0_carry__4_n_4,nextPWMLow0_carry__4_n_5,nextPWMLow0_carry__4_n_6,nextPWMLow0_carry__4_n_7}),
        .S({nextPWMLow0_carry__4_i_1__6_n_0,nextPWMLow0_carry__4_i_2__6_n_0,nextPWMLow0_carry__4_i_3__6_n_0,nextPWMLow0_carry__4_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1__6
       (.I0(\PWMLow_reg_n_0_[24] ),
        .O(nextPWMLow0_carry__4_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2__6
       (.I0(\PWMLow_reg_n_0_[23] ),
        .O(nextPWMLow0_carry__4_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3__6
       (.I0(\PWMLow_reg_n_0_[22] ),
        .O(nextPWMLow0_carry__4_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4__6
       (.I0(\PWMLow_reg_n_0_[21] ),
        .O(nextPWMLow0_carry__4_i_4__6_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[28] ,\PWMLow_reg_n_0_[27] ,\PWMLow_reg_n_0_[26] ,\PWMLow_reg_n_0_[25] }),
        .O({nextPWMLow0_carry__5_n_4,nextPWMLow0_carry__5_n_5,nextPWMLow0_carry__5_n_6,nextPWMLow0_carry__5_n_7}),
        .S({nextPWMLow0_carry__5_i_1__6_n_0,nextPWMLow0_carry__5_i_2__6_n_0,nextPWMLow0_carry__5_i_3__6_n_0,nextPWMLow0_carry__5_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1__6
       (.I0(\PWMLow_reg_n_0_[28] ),
        .O(nextPWMLow0_carry__5_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2__6
       (.I0(\PWMLow_reg_n_0_[27] ),
        .O(nextPWMLow0_carry__5_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3__6
       (.I0(\PWMLow_reg_n_0_[26] ),
        .O(nextPWMLow0_carry__5_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4__6
       (.I0(\PWMLow_reg_n_0_[25] ),
        .O(nextPWMLow0_carry__5_i_4__6_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMLow_reg_n_0_[30] ,\PWMLow_reg_n_0_[29] }),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0_carry__6_n_5,nextPWMLow0_carry__6_n_6,nextPWMLow0_carry__6_n_7}),
        .S({1'b0,nextPWMLow0_carry__6_i_1__6_n_0,nextPWMLow0_carry__6_i_2__6_n_0,nextPWMLow0_carry__6_i_3__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1__6
       (.I0(\PWMLow_reg_n_0_[31] ),
        .O(nextPWMLow0_carry__6_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2__6
       (.I0(\PWMLow_reg_n_0_[30] ),
        .O(nextPWMLow0_carry__6_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3__6
       (.I0(\PWMLow_reg_n_0_[29] ),
        .O(nextPWMLow0_carry__6_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1__6
       (.I0(\PWMLow_reg_n_0_[4] ),
        .O(nextPWMLow0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2__6
       (.I0(\PWMLow_reg_n_0_[3] ),
        .O(nextPWMLow0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3__6
       (.I0(\PWMLow_reg_n_0_[2] ),
        .O(nextPWMLow0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4__6
       (.I0(\PWMLow_reg_n_0_[1] ),
        .O(nextPWMLow0_carry_i_4__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[7]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1__6 
       (.I0(\state[1]_i_2__6_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2__6_n_0 ),
        .I5(\state[1]_i_3__6_n_0 ),
        .O(\state[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2__6 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__6 
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .I1(\PWMHigh_reg_n_0_[23] ),
        .I2(\PWMHigh_reg_n_0_[20] ),
        .I3(\PWMHigh_reg_n_0_[21] ),
        .I4(\PWMHigh_reg_n_0_[25] ),
        .I5(\PWMHigh_reg_n_0_[24] ),
        .O(\state[1]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11__6 
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .I1(\PWMHigh_reg_n_0_[29] ),
        .I2(\PWMHigh_reg_n_0_[26] ),
        .I3(\PWMHigh_reg_n_0_[27] ),
        .I4(\PWMHigh_reg_n_0_[31] ),
        .I5(\PWMHigh_reg_n_0_[30] ),
        .O(\state[1]_i_11__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12__6 
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .I1(\PWMHigh_reg_n_0_[17] ),
        .I2(\PWMHigh_reg_n_0_[14] ),
        .I3(\PWMHigh_reg_n_0_[15] ),
        .I4(\PWMHigh_reg_n_0_[19] ),
        .I5(\PWMHigh_reg_n_0_[18] ),
        .O(\state[1]_i_12__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13__6 
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .I1(\PWMHigh_reg_n_0_[11] ),
        .I2(\PWMHigh_reg_n_0_[8] ),
        .I3(\PWMHigh_reg_n_0_[9] ),
        .I4(\PWMHigh_reg_n_0_[13] ),
        .I5(\PWMHigh_reg_n_0_[12] ),
        .O(\state[1]_i_13__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14__6 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\PWMHigh_reg_n_0_[1] ),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15__6 
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .I1(\PWMHigh_reg_n_0_[5] ),
        .I2(\PWMHigh_reg_n_0_[2] ),
        .I3(\PWMHigh_reg_n_0_[3] ),
        .I4(\PWMHigh_reg_n_0_[7] ),
        .I5(\PWMHigh_reg_n_0_[6] ),
        .O(\state[1]_i_15__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1__6 
       (.I0(\state[1]_i_2__6_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3__6_n_0 ),
        .O(\state[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2__6 
       (.I0(\state[1]_i_4__6_n_0 ),
        .I1(\state[1]_i_5__6_n_0 ),
        .I2(\state[1]_i_6__6_n_0 ),
        .I3(\state[1]_i_7__6_n_0 ),
        .I4(\state[1]_i_8__6_n_0 ),
        .I5(\state[1]_i_9__6_n_0 ),
        .O(\state[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3__6 
       (.I0(\state[1]_i_10__6_n_0 ),
        .I1(\state[1]_i_11__6_n_0 ),
        .I2(\state[1]_i_12__6_n_0 ),
        .I3(\state[1]_i_13__6_n_0 ),
        .I4(\state[1]_i_14__6_n_0 ),
        .I5(\state[1]_i_15__6_n_0 ),
        .O(\state[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4__6 
       (.I0(\PWMLow_reg_n_0_[22] ),
        .I1(\PWMLow_reg_n_0_[23] ),
        .I2(\PWMLow_reg_n_0_[20] ),
        .I3(\PWMLow_reg_n_0_[21] ),
        .I4(\PWMLow_reg_n_0_[25] ),
        .I5(\PWMLow_reg_n_0_[24] ),
        .O(\state[1]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5__6 
       (.I0(\PWMLow_reg_n_0_[28] ),
        .I1(\PWMLow_reg_n_0_[29] ),
        .I2(\PWMLow_reg_n_0_[26] ),
        .I3(\PWMLow_reg_n_0_[27] ),
        .I4(\PWMLow_reg_n_0_[31] ),
        .I5(\PWMLow_reg_n_0_[30] ),
        .O(\state[1]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6__6 
       (.I0(\PWMLow_reg_n_0_[16] ),
        .I1(\PWMLow_reg_n_0_[17] ),
        .I2(\PWMLow_reg_n_0_[14] ),
        .I3(\PWMLow_reg_n_0_[15] ),
        .I4(\PWMLow_reg_n_0_[19] ),
        .I5(\PWMLow_reg_n_0_[18] ),
        .O(\state[1]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7__6 
       (.I0(\PWMLow_reg_n_0_[10] ),
        .I1(\PWMLow_reg_n_0_[11] ),
        .I2(\PWMLow_reg_n_0_[8] ),
        .I3(\PWMLow_reg_n_0_[9] ),
        .I4(\PWMLow_reg_n_0_[13] ),
        .I5(\PWMLow_reg_n_0_[12] ),
        .O(\state[1]_i_7__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8__6 
       (.I0(\PWMLow_reg_n_0_[1] ),
        .I1(\PWMLow_reg_n_0_[0] ),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9__6 
       (.I0(\PWMLow_reg_n_0_[4] ),
        .I1(\PWMLow_reg_n_0_[5] ),
        .I2(\PWMLow_reg_n_0_[2] ),
        .I3(\PWMLow_reg_n_0_[3] ),
        .I4(\PWMLow_reg_n_0_[7] ),
        .I5(\PWMLow_reg_n_0_[6] ),
        .O(\state[1]_i_9__6_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__6_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__6_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop
   (pwm,
    Q,
    \slv_reg0_reg[0] ,
    s00_axi_aresetn,
    SR,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[0] ;
  input s00_axi_aresetn;
  input [0:0]SR;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_10__6_n_0 ;
  wire \FSM_sequential_state[2]_i_11__6_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire \FSM_sequential_state[2]_i_6_n_0 ;
  wire \FSM_sequential_state[2]_i_7__6_n_0 ;
  wire \FSM_sequential_state[2]_i_8__6_n_0 ;
  wire \FSM_sequential_state[2]_i_9__6_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1_n_0 ;
  wire \PWMCount[10]_i_1_n_0 ;
  wire \PWMCount[11]_i_1_n_0 ;
  wire \PWMCount[12]_i_1_n_0 ;
  wire \PWMCount[13]_i_1_n_0 ;
  wire \PWMCount[14]_i_1_n_0 ;
  wire \PWMCount[15]_i_1_n_0 ;
  wire \PWMCount[16]_i_1_n_0 ;
  wire \PWMCount[17]_i_1_n_0 ;
  wire \PWMCount[18]_i_1_n_0 ;
  wire \PWMCount[19]_i_1_n_0 ;
  wire \PWMCount[1]_i_1_n_0 ;
  wire \PWMCount[20]_i_1_n_0 ;
  wire \PWMCount[21]_i_1_n_0 ;
  wire \PWMCount[22]_i_1_n_0 ;
  wire \PWMCount[23]_i_1_n_0 ;
  wire \PWMCount[24]_i_1_n_0 ;
  wire \PWMCount[25]_i_1_n_0 ;
  wire \PWMCount[26]_i_1_n_0 ;
  wire \PWMCount[27]_i_1_n_0 ;
  wire \PWMCount[28]_i_1_n_0 ;
  wire \PWMCount[29]_i_1_n_0 ;
  wire \PWMCount[2]_i_1_n_0 ;
  wire \PWMCount[30]_i_1_n_0 ;
  wire \PWMCount[31]_i_1_n_0 ;
  wire \PWMCount[31]_i_3_n_0 ;
  wire \PWMCount[3]_i_1_n_0 ;
  wire \PWMCount[4]_i_1_n_0 ;
  wire \PWMCount[5]_i_1_n_0 ;
  wire \PWMCount[6]_i_1_n_0 ;
  wire \PWMCount[7]_i_1_n_0 ;
  wire \PWMCount[8]_i_1_n_0 ;
  wire \PWMCount[9]_i_1_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [31:0]countCycle;
  wire \countCycle[0]_i_1_n_0 ;
  wire \countCycle[10]_i_1_n_0 ;
  wire \countCycle[11]_i_1_n_0 ;
  wire \countCycle[12]_i_1_n_0 ;
  wire \countCycle[13]_i_1_n_0 ;
  wire \countCycle[14]_i_1_n_0 ;
  wire \countCycle[15]_i_1_n_0 ;
  wire \countCycle[16]_i_1_n_0 ;
  wire \countCycle[17]_i_1_n_0 ;
  wire \countCycle[18]_i_1_n_0 ;
  wire \countCycle[19]_i_1_n_0 ;
  wire \countCycle[1]_i_1_n_0 ;
  wire \countCycle[20]_i_1_n_0 ;
  wire \countCycle[21]_i_1_n_0 ;
  wire \countCycle[22]_i_1_n_0 ;
  wire \countCycle[23]_i_1_n_0 ;
  wire \countCycle[24]_i_1_n_0 ;
  wire \countCycle[25]_i_1_n_0 ;
  wire \countCycle[26]_i_1_n_0 ;
  wire \countCycle[27]_i_1_n_0 ;
  wire \countCycle[28]_i_1_n_0 ;
  wire \countCycle[29]_i_1_n_0 ;
  wire \countCycle[2]_i_1_n_0 ;
  wire \countCycle[30]_i_1_n_0 ;
  wire \countCycle[31]_i_2_n_0 ;
  wire \countCycle[31]_i_3_n_0 ;
  wire \countCycle[31]_i_4_n_0 ;
  wire \countCycle[31]_i_5_n_0 ;
  wire \countCycle[3]_i_1_n_0 ;
  wire \countCycle[4]_i_1_n_0 ;
  wire \countCycle[5]_i_1_n_0 ;
  wire \countCycle[6]_i_1_n_0 ;
  wire \countCycle[7]_i_1_n_0 ;
  wire \countCycle[8]_i_1_n_0 ;
  wire \countCycle[9]_i_1_n_0 ;
  wire [31:0]highCount;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1_n_0;
  wire nextCountCycle0_carry__0_i_2_n_0;
  wire nextCountCycle0_carry__0_i_3_n_0;
  wire nextCountCycle0_carry__0_i_4_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1_n_0;
  wire nextCountCycle0_carry__1_i_2_n_0;
  wire nextCountCycle0_carry__1_i_3_n_0;
  wire nextCountCycle0_carry__1_i_4_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1_n_0;
  wire nextCountCycle0_carry__2_i_2_n_0;
  wire nextCountCycle0_carry__2_i_3_n_0;
  wire nextCountCycle0_carry__2_i_4_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1_n_0;
  wire nextCountCycle0_carry__3_i_2_n_0;
  wire nextCountCycle0_carry__3_i_3_n_0;
  wire nextCountCycle0_carry__3_i_4_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1_n_0;
  wire nextCountCycle0_carry__4_i_2_n_0;
  wire nextCountCycle0_carry__4_i_3_n_0;
  wire nextCountCycle0_carry__4_i_4_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1_n_0;
  wire nextCountCycle0_carry__5_i_2_n_0;
  wire nextCountCycle0_carry__5_i_3_n_0;
  wire nextCountCycle0_carry__5_i_4_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1_n_0;
  wire nextCountCycle0_carry__6_i_2_n_0;
  wire nextCountCycle0_carry__6_i_3_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1_n_0;
  wire nextCountCycle0_carry_i_2_n_0;
  wire nextCountCycle0_carry_i_3_n_0;
  wire nextCountCycle0_carry_i_4_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1__6_n_0;
  wire nextPWMCount0_carry__0_i_2__6_n_0;
  wire nextPWMCount0_carry__0_i_3__6_n_0;
  wire nextPWMCount0_carry__0_i_4__6_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1__6_n_0;
  wire nextPWMCount0_carry__1_i_2__6_n_0;
  wire nextPWMCount0_carry__1_i_3__6_n_0;
  wire nextPWMCount0_carry__1_i_4__6_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1__6_n_0;
  wire nextPWMCount0_carry__2_i_2__6_n_0;
  wire nextPWMCount0_carry__2_i_3__6_n_0;
  wire nextPWMCount0_carry__2_i_4__6_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1__6_n_0;
  wire nextPWMCount0_carry__3_i_2__6_n_0;
  wire nextPWMCount0_carry__3_i_3__6_n_0;
  wire nextPWMCount0_carry__3_i_4__6_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1__6_n_0;
  wire nextPWMCount0_carry__4_i_2__6_n_0;
  wire nextPWMCount0_carry__4_i_3__6_n_0;
  wire nextPWMCount0_carry__4_i_4__6_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1__6_n_0;
  wire nextPWMCount0_carry__5_i_2__6_n_0;
  wire nextPWMCount0_carry__5_i_3__6_n_0;
  wire nextPWMCount0_carry__5_i_4__6_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1_n_0;
  wire nextPWMCount0_carry__6_i_2__6_n_0;
  wire nextPWMCount0_carry__6_i_3__6_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1__6_n_0;
  wire nextPWMCount0_carry_i_2__6_n_0;
  wire nextPWMCount0_carry_i_3__6_n_0;
  wire nextPWMCount0_carry_i_4__6_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1_n_0;
  wire nextSecCount0_carry__0_i_2_n_0;
  wire nextSecCount0_carry__0_i_3_n_0;
  wire nextSecCount0_carry__0_i_4_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1_n_0;
  wire nextSecCount0_carry__1_i_2_n_0;
  wire nextSecCount0_carry__1_i_3_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1_n_0;
  wire nextSecCount0_carry_i_2_n_0;
  wire nextSecCount0_carry_i_3_n_0;
  wire nextSecCount0_carry_i_4_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_32;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [11:0]secCount;
  wire \secCount[0]_i_1_n_0 ;
  wire \secCount[10]_i_1_n_0 ;
  wire \secCount[11]_i_2_n_0 ;
  wire \secCount[11]_i_3_n_0 ;
  wire \secCount[11]_i_4_n_0 ;
  wire \secCount[11]_i_5_n_0 ;
  wire \secCount[11]_i_6_n_0 ;
  wire \secCount[11]_i_7_n_0 ;
  wire \secCount[11]_i_8_n_0 ;
  wire \secCount[11]_i_9_n_0 ;
  wire \secCount[1]_i_1_n_0 ;
  wire \secCount[2]_i_1_n_0 ;
  wire \secCount[3]_i_1_n_0 ;
  wire \secCount[4]_i_1_n_0 ;
  wire \secCount[5]_i_1_n_0 ;
  wire \secCount[6]_i_1_n_0 ;
  wire \secCount[7]_i_1_n_0 ;
  wire \secCount[8]_i_1_n_0 ;
  wire \secCount[9]_i_1_n_0 ;
  wire [0:0]\slv_reg0_reg[0] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_3_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\FSM_sequential_state[2]_i_10__6_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11__6_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9__6_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8__6_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7__6_n_0 ),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10__6 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11__6 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(\FSM_sequential_state[2]_i_6_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__6_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8__6_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9__6_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10__6_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11__6_n_0 ),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7__6 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8__6 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9__6 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9__6_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_32),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1 
       (.I0(\slv_reg0_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1 
       (.I0(state[2]),
        .I1(countCycle[0]),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4_n_0 ),
        .I3(\countCycle[31]_i_5_n_0 ),
        .O(\countCycle[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4 
       (.I0(secCount[10]),
        .I1(secCount[9]),
        .I2(secCount[11]),
        .I3(secCount[6]),
        .I4(secCount[7]),
        .I5(secCount[8]),
        .O(\countCycle[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5 
       (.I0(secCount[5]),
        .I1(secCount[3]),
        .I2(secCount[4]),
        .I3(secCount[0]),
        .I4(secCount[1]),
        .I5(secCount[2]),
        .O(\countCycle[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1_n_0 ),
        .Q(countCycle[0]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1_n_0 ),
        .Q(countCycle[10]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1_n_0 ),
        .Q(countCycle[11]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1_n_0 ),
        .Q(countCycle[12]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1_n_0 ),
        .Q(countCycle[13]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1_n_0 ),
        .Q(countCycle[14]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1_n_0 ),
        .Q(countCycle[15]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1_n_0 ),
        .Q(countCycle[16]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1_n_0 ),
        .Q(countCycle[17]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1_n_0 ),
        .Q(countCycle[18]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1_n_0 ),
        .Q(countCycle[19]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1_n_0 ),
        .Q(countCycle[1]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1_n_0 ),
        .Q(countCycle[20]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1_n_0 ),
        .Q(countCycle[21]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1_n_0 ),
        .Q(countCycle[22]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1_n_0 ),
        .Q(countCycle[23]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1_n_0 ),
        .Q(countCycle[24]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1_n_0 ),
        .Q(countCycle[25]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1_n_0 ),
        .Q(countCycle[26]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1_n_0 ),
        .Q(countCycle[27]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1_n_0 ),
        .Q(countCycle[28]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1_n_0 ),
        .Q(countCycle[29]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1_n_0 ),
        .Q(countCycle[2]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1_n_0 ),
        .Q(countCycle[30]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2_n_0 ),
        .Q(countCycle[31]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1_n_0 ),
        .Q(countCycle[3]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1_n_0 ),
        .Q(countCycle[4]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1_n_0 ),
        .Q(countCycle[5]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1_n_0 ),
        .Q(countCycle[6]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1_n_0 ),
        .Q(countCycle[7]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1_n_0 ),
        .Q(countCycle[8]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1_n_0 ),
        .Q(countCycle[9]),
        .R(\PWMCount[31]_i_1_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(highCount[3:0]),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(highCount[7:4]),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(highCount[11:8]),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(highCount[15:12]),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(highCount[19:16]),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(highCount[23:20]),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(highCount[27:24]),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O(highCount[31:28]),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(countCycle[0]),
        .DI(countCycle[4:1]),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1_n_0,nextCountCycle0_carry_i_2_n_0,nextCountCycle0_carry_i_3_n_0,nextCountCycle0_carry_i_4_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(countCycle[8:5]),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1_n_0,nextCountCycle0_carry__0_i_2_n_0,nextCountCycle0_carry__0_i_3_n_0,nextCountCycle0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1
       (.I0(countCycle[8]),
        .O(nextCountCycle0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2
       (.I0(countCycle[7]),
        .O(nextCountCycle0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3
       (.I0(countCycle[6]),
        .O(nextCountCycle0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4
       (.I0(countCycle[5]),
        .O(nextCountCycle0_carry__0_i_4_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(countCycle[12:9]),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1_n_0,nextCountCycle0_carry__1_i_2_n_0,nextCountCycle0_carry__1_i_3_n_0,nextCountCycle0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1
       (.I0(countCycle[12]),
        .O(nextCountCycle0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2
       (.I0(countCycle[11]),
        .O(nextCountCycle0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3
       (.I0(countCycle[10]),
        .O(nextCountCycle0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4
       (.I0(countCycle[9]),
        .O(nextCountCycle0_carry__1_i_4_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(countCycle[16:13]),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1_n_0,nextCountCycle0_carry__2_i_2_n_0,nextCountCycle0_carry__2_i_3_n_0,nextCountCycle0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1
       (.I0(countCycle[16]),
        .O(nextCountCycle0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2
       (.I0(countCycle[15]),
        .O(nextCountCycle0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3
       (.I0(countCycle[14]),
        .O(nextCountCycle0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4
       (.I0(countCycle[13]),
        .O(nextCountCycle0_carry__2_i_4_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(countCycle[20:17]),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1_n_0,nextCountCycle0_carry__3_i_2_n_0,nextCountCycle0_carry__3_i_3_n_0,nextCountCycle0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1
       (.I0(countCycle[20]),
        .O(nextCountCycle0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2
       (.I0(countCycle[19]),
        .O(nextCountCycle0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3
       (.I0(countCycle[18]),
        .O(nextCountCycle0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4
       (.I0(countCycle[17]),
        .O(nextCountCycle0_carry__3_i_4_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(countCycle[24:21]),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1_n_0,nextCountCycle0_carry__4_i_2_n_0,nextCountCycle0_carry__4_i_3_n_0,nextCountCycle0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1
       (.I0(countCycle[24]),
        .O(nextCountCycle0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2
       (.I0(countCycle[23]),
        .O(nextCountCycle0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3
       (.I0(countCycle[22]),
        .O(nextCountCycle0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4
       (.I0(countCycle[21]),
        .O(nextCountCycle0_carry__4_i_4_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(countCycle[28:25]),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1_n_0,nextCountCycle0_carry__5_i_2_n_0,nextCountCycle0_carry__5_i_3_n_0,nextCountCycle0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1
       (.I0(countCycle[28]),
        .O(nextCountCycle0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2
       (.I0(countCycle[27]),
        .O(nextCountCycle0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3
       (.I0(countCycle[26]),
        .O(nextCountCycle0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4
       (.I0(countCycle[25]),
        .O(nextCountCycle0_carry__5_i_4_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,countCycle[30:29]}),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1_n_0,nextCountCycle0_carry__6_i_2_n_0,nextCountCycle0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1
       (.I0(countCycle[31]),
        .O(nextCountCycle0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2
       (.I0(countCycle[30]),
        .O(nextCountCycle0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3
       (.I0(countCycle[29]),
        .O(nextCountCycle0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1
       (.I0(countCycle[4]),
        .O(nextCountCycle0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2
       (.I0(countCycle[3]),
        .O(nextCountCycle0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3
       (.I0(countCycle[2]),
        .O(nextCountCycle0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4
       (.I0(countCycle[1]),
        .O(nextCountCycle0_carry_i_4_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1__6_n_0,nextPWMCount0_carry_i_2__6_n_0,nextPWMCount0_carry_i_3__6_n_0,nextPWMCount0_carry_i_4__6_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1__6_n_0,nextPWMCount0_carry__0_i_2__6_n_0,nextPWMCount0_carry__0_i_3__6_n_0,nextPWMCount0_carry__0_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1__6
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2__6
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3__6
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4__6
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4__6_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1__6_n_0,nextPWMCount0_carry__1_i_2__6_n_0,nextPWMCount0_carry__1_i_3__6_n_0,nextPWMCount0_carry__1_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1__6
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2__6
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3__6
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4__6
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4__6_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1__6_n_0,nextPWMCount0_carry__2_i_2__6_n_0,nextPWMCount0_carry__2_i_3__6_n_0,nextPWMCount0_carry__2_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1__6
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2__6
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3__6
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4__6
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4__6_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1__6_n_0,nextPWMCount0_carry__3_i_2__6_n_0,nextPWMCount0_carry__3_i_3__6_n_0,nextPWMCount0_carry__3_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1__6
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2__6
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3__6
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4__6
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4__6_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1__6_n_0,nextPWMCount0_carry__4_i_2__6_n_0,nextPWMCount0_carry__4_i_3__6_n_0,nextPWMCount0_carry__4_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1__6
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2__6
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3__6
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4__6
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4__6_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1__6_n_0,nextPWMCount0_carry__5_i_2__6_n_0,nextPWMCount0_carry__5_i_3__6_n_0,nextPWMCount0_carry__5_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1__6
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2__6
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3__6
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4__6
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4__6_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1_n_0,nextPWMCount0_carry__6_i_2__6_n_0,nextPWMCount0_carry__6_i_3__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2__6
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3__6
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1__6
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2__6
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3__6
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4__6
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4__6_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(secCount[0]),
        .DI(secCount[4:1]),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1_n_0,nextSecCount0_carry_i_2_n_0,nextSecCount0_carry_i_3_n_0,nextSecCount0_carry_i_4_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(secCount[8:5]),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1_n_0,nextSecCount0_carry__0_i_2_n_0,nextSecCount0_carry__0_i_3_n_0,nextSecCount0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1
       (.I0(secCount[8]),
        .O(nextSecCount0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2
       (.I0(secCount[7]),
        .O(nextSecCount0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3
       (.I0(secCount[6]),
        .O(nextSecCount0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4
       (.I0(secCount[5]),
        .O(nextSecCount0_carry__0_i_4_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,secCount[10:9]}),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1_n_0,nextSecCount0_carry__1_i_2_n_0,nextSecCount0_carry__1_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1
       (.I0(secCount[11]),
        .O(nextSecCount0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2
       (.I0(secCount[10]),
        .O(nextSecCount0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3
       (.I0(secCount[9]),
        .O(nextSecCount0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1
       (.I0(secCount[4]),
        .O(nextSecCount0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2
       (.I0(secCount[3]),
        .O(nextSecCount0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3
       (.I0(secCount[2]),
        .O(nextSecCount0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4
       (.I0(secCount[1]),
        .O(nextSecCount0_carry_i_4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_13 pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_34),
        .\FSM_sequential_state_reg[1] (pwm__n_33),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_32),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2_n_0 ),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3_n_0 ),
        .highCount(highCount),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[0] (\slv_reg0_reg[0] ));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1 
       (.I0(secCount[0]),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1 
       (.I0(\secCount[11]_i_3_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3 
       (.I0(\secCount[11]_i_4_n_0 ),
        .I1(\secCount[11]_i_5_n_0 ),
        .I2(\secCount[11]_i_6_n_0 ),
        .I3(\secCount[11]_i_7_n_0 ),
        .I4(\secCount[11]_i_8_n_0 ),
        .I5(\secCount[11]_i_9_n_0 ),
        .O(\secCount[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4 
       (.I0(countCycle[0]),
        .I1(countCycle[1]),
        .O(\secCount[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5 
       (.I0(countCycle[4]),
        .I1(countCycle[5]),
        .I2(countCycle[2]),
        .I3(countCycle[3]),
        .I4(countCycle[7]),
        .I5(countCycle[6]),
        .O(\secCount[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6 
       (.I0(countCycle[10]),
        .I1(countCycle[11]),
        .I2(countCycle[8]),
        .I3(countCycle[9]),
        .I4(countCycle[13]),
        .I5(countCycle[12]),
        .O(\secCount[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7 
       (.I0(countCycle[16]),
        .I1(countCycle[17]),
        .I2(countCycle[14]),
        .I3(countCycle[15]),
        .I4(countCycle[19]),
        .I5(countCycle[18]),
        .O(\secCount[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8 
       (.I0(countCycle[22]),
        .I1(countCycle[23]),
        .I2(countCycle[20]),
        .I3(countCycle[21]),
        .I4(countCycle[25]),
        .I5(countCycle[24]),
        .O(\secCount[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9 
       (.I0(countCycle[28]),
        .I1(countCycle[29]),
        .I2(countCycle[26]),
        .I3(countCycle[27]),
        .I4(countCycle[31]),
        .I5(countCycle[30]),
        .O(\secCount[11]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1_n_0 ),
        .Q(secCount[0]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1_n_0 ),
        .Q(secCount[10]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2_n_0 ),
        .Q(secCount[11]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1_n_0 ),
        .Q(secCount[1]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1_n_0 ),
        .Q(secCount[2]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1_n_0 ),
        .Q(secCount[3]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1_n_0 ),
        .Q(secCount[4]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1_n_0 ),
        .Q(secCount[5]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1_n_0 ),
        .Q(secCount[6]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1_n_0 ),
        .Q(secCount[7]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1_n_0 ),
        .Q(secCount[8]),
        .R(\PWMCount[31]_i_1_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1_n_0 ),
        .Q(secCount[9]),
        .R(\PWMCount[31]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwmTop" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_0
   (pwm,
    Q,
    \slv_reg0_reg[1] ,
    s00_axi_aresetn,
    SR,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[1] ;
  input s00_axi_aresetn;
  input [0:0]SR;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2__0_n_0 ;
  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_state[1]_i_4__0_n_0 ;
  wire \FSM_sequential_state[2]_i_10__5_n_0 ;
  wire \FSM_sequential_state[2]_i_11__5_n_0 ;
  wire \FSM_sequential_state[2]_i_3__0_n_0 ;
  wire \FSM_sequential_state[2]_i_5__0_n_0 ;
  wire \FSM_sequential_state[2]_i_6__0_n_0 ;
  wire \FSM_sequential_state[2]_i_7__5_n_0 ;
  wire \FSM_sequential_state[2]_i_8__5_n_0 ;
  wire \FSM_sequential_state[2]_i_9__5_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1__0_n_0 ;
  wire \PWMCount[10]_i_1__0_n_0 ;
  wire \PWMCount[11]_i_1__0_n_0 ;
  wire \PWMCount[12]_i_1__0_n_0 ;
  wire \PWMCount[13]_i_1__0_n_0 ;
  wire \PWMCount[14]_i_1__0_n_0 ;
  wire \PWMCount[15]_i_1__0_n_0 ;
  wire \PWMCount[16]_i_1__0_n_0 ;
  wire \PWMCount[17]_i_1__0_n_0 ;
  wire \PWMCount[18]_i_1__0_n_0 ;
  wire \PWMCount[19]_i_1__0_n_0 ;
  wire \PWMCount[1]_i_1__0_n_0 ;
  wire \PWMCount[20]_i_1__0_n_0 ;
  wire \PWMCount[21]_i_1__0_n_0 ;
  wire \PWMCount[22]_i_1__0_n_0 ;
  wire \PWMCount[23]_i_1__0_n_0 ;
  wire \PWMCount[24]_i_1__0_n_0 ;
  wire \PWMCount[25]_i_1__0_n_0 ;
  wire \PWMCount[26]_i_1__0_n_0 ;
  wire \PWMCount[27]_i_1__0_n_0 ;
  wire \PWMCount[28]_i_1__0_n_0 ;
  wire \PWMCount[29]_i_1__0_n_0 ;
  wire \PWMCount[2]_i_1__0_n_0 ;
  wire \PWMCount[30]_i_1__0_n_0 ;
  wire \PWMCount[31]_i_1__0_n_0 ;
  wire \PWMCount[31]_i_3__0_n_0 ;
  wire \PWMCount[3]_i_1__0_n_0 ;
  wire \PWMCount[4]_i_1__0_n_0 ;
  wire \PWMCount[5]_i_1__0_n_0 ;
  wire \PWMCount[6]_i_1__0_n_0 ;
  wire \PWMCount[7]_i_1__0_n_0 ;
  wire \PWMCount[8]_i_1__0_n_0 ;
  wire \PWMCount[9]_i_1__0_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \countCycle[0]_i_1__0_n_0 ;
  wire \countCycle[10]_i_1__0_n_0 ;
  wire \countCycle[11]_i_1__0_n_0 ;
  wire \countCycle[12]_i_1__0_n_0 ;
  wire \countCycle[13]_i_1__0_n_0 ;
  wire \countCycle[14]_i_1__0_n_0 ;
  wire \countCycle[15]_i_1__0_n_0 ;
  wire \countCycle[16]_i_1__0_n_0 ;
  wire \countCycle[17]_i_1__0_n_0 ;
  wire \countCycle[18]_i_1__0_n_0 ;
  wire \countCycle[19]_i_1__0_n_0 ;
  wire \countCycle[1]_i_1__0_n_0 ;
  wire \countCycle[20]_i_1__0_n_0 ;
  wire \countCycle[21]_i_1__0_n_0 ;
  wire \countCycle[22]_i_1__0_n_0 ;
  wire \countCycle[23]_i_1__0_n_0 ;
  wire \countCycle[24]_i_1__0_n_0 ;
  wire \countCycle[25]_i_1__0_n_0 ;
  wire \countCycle[26]_i_1__0_n_0 ;
  wire \countCycle[27]_i_1__0_n_0 ;
  wire \countCycle[28]_i_1__0_n_0 ;
  wire \countCycle[29]_i_1__0_n_0 ;
  wire \countCycle[2]_i_1__0_n_0 ;
  wire \countCycle[30]_i_1__0_n_0 ;
  wire \countCycle[31]_i_2__0_n_0 ;
  wire \countCycle[31]_i_3__0_n_0 ;
  wire \countCycle[31]_i_4__0_n_0 ;
  wire \countCycle[31]_i_5__0_n_0 ;
  wire \countCycle[3]_i_1__0_n_0 ;
  wire \countCycle[4]_i_1__0_n_0 ;
  wire \countCycle[5]_i_1__0_n_0 ;
  wire \countCycle[6]_i_1__0_n_0 ;
  wire \countCycle[7]_i_1__0_n_0 ;
  wire \countCycle[8]_i_1__0_n_0 ;
  wire \countCycle[9]_i_1__0_n_0 ;
  wire \countCycle_reg_n_0_[0] ;
  wire \countCycle_reg_n_0_[10] ;
  wire \countCycle_reg_n_0_[11] ;
  wire \countCycle_reg_n_0_[12] ;
  wire \countCycle_reg_n_0_[13] ;
  wire \countCycle_reg_n_0_[14] ;
  wire \countCycle_reg_n_0_[15] ;
  wire \countCycle_reg_n_0_[16] ;
  wire \countCycle_reg_n_0_[17] ;
  wire \countCycle_reg_n_0_[18] ;
  wire \countCycle_reg_n_0_[19] ;
  wire \countCycle_reg_n_0_[1] ;
  wire \countCycle_reg_n_0_[20] ;
  wire \countCycle_reg_n_0_[21] ;
  wire \countCycle_reg_n_0_[22] ;
  wire \countCycle_reg_n_0_[23] ;
  wire \countCycle_reg_n_0_[24] ;
  wire \countCycle_reg_n_0_[25] ;
  wire \countCycle_reg_n_0_[26] ;
  wire \countCycle_reg_n_0_[27] ;
  wire \countCycle_reg_n_0_[28] ;
  wire \countCycle_reg_n_0_[29] ;
  wire \countCycle_reg_n_0_[2] ;
  wire \countCycle_reg_n_0_[30] ;
  wire \countCycle_reg_n_0_[31] ;
  wire \countCycle_reg_n_0_[3] ;
  wire \countCycle_reg_n_0_[4] ;
  wire \countCycle_reg_n_0_[5] ;
  wire \countCycle_reg_n_0_[6] ;
  wire \countCycle_reg_n_0_[7] ;
  wire \countCycle_reg_n_0_[8] ;
  wire \countCycle_reg_n_0_[9] ;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__0_n_4;
  wire highCount_carry__0_n_5;
  wire highCount_carry__0_n_6;
  wire highCount_carry__0_n_7;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__1_n_4;
  wire highCount_carry__1_n_5;
  wire highCount_carry__1_n_6;
  wire highCount_carry__1_n_7;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__2_n_4;
  wire highCount_carry__2_n_5;
  wire highCount_carry__2_n_6;
  wire highCount_carry__2_n_7;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__3_n_4;
  wire highCount_carry__3_n_5;
  wire highCount_carry__3_n_6;
  wire highCount_carry__3_n_7;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__4_n_4;
  wire highCount_carry__4_n_5;
  wire highCount_carry__4_n_6;
  wire highCount_carry__4_n_7;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__5_n_4;
  wire highCount_carry__5_n_5;
  wire highCount_carry__5_n_6;
  wire highCount_carry__5_n_7;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry__6_n_4;
  wire highCount_carry__6_n_5;
  wire highCount_carry__6_n_6;
  wire highCount_carry__6_n_7;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire highCount_carry_n_4;
  wire highCount_carry_n_5;
  wire highCount_carry_n_6;
  wire highCount_carry_n_7;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1__0_n_0;
  wire nextCountCycle0_carry__0_i_2__0_n_0;
  wire nextCountCycle0_carry__0_i_3__0_n_0;
  wire nextCountCycle0_carry__0_i_4__0_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1__0_n_0;
  wire nextCountCycle0_carry__1_i_2__0_n_0;
  wire nextCountCycle0_carry__1_i_3__0_n_0;
  wire nextCountCycle0_carry__1_i_4__0_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1__0_n_0;
  wire nextCountCycle0_carry__2_i_2__0_n_0;
  wire nextCountCycle0_carry__2_i_3__0_n_0;
  wire nextCountCycle0_carry__2_i_4__0_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1__0_n_0;
  wire nextCountCycle0_carry__3_i_2__0_n_0;
  wire nextCountCycle0_carry__3_i_3__0_n_0;
  wire nextCountCycle0_carry__3_i_4__0_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1__0_n_0;
  wire nextCountCycle0_carry__4_i_2__0_n_0;
  wire nextCountCycle0_carry__4_i_3__0_n_0;
  wire nextCountCycle0_carry__4_i_4__0_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1__0_n_0;
  wire nextCountCycle0_carry__5_i_2__0_n_0;
  wire nextCountCycle0_carry__5_i_3__0_n_0;
  wire nextCountCycle0_carry__5_i_4__0_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1__0_n_0;
  wire nextCountCycle0_carry__6_i_2__0_n_0;
  wire nextCountCycle0_carry__6_i_3__0_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1__0_n_0;
  wire nextCountCycle0_carry_i_2__0_n_0;
  wire nextCountCycle0_carry_i_3__0_n_0;
  wire nextCountCycle0_carry_i_4__0_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1__5_n_0;
  wire nextPWMCount0_carry__0_i_2__5_n_0;
  wire nextPWMCount0_carry__0_i_3__5_n_0;
  wire nextPWMCount0_carry__0_i_4__5_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1__5_n_0;
  wire nextPWMCount0_carry__1_i_2__5_n_0;
  wire nextPWMCount0_carry__1_i_3__5_n_0;
  wire nextPWMCount0_carry__1_i_4__5_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1__5_n_0;
  wire nextPWMCount0_carry__2_i_2__5_n_0;
  wire nextPWMCount0_carry__2_i_3__5_n_0;
  wire nextPWMCount0_carry__2_i_4__5_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1__5_n_0;
  wire nextPWMCount0_carry__3_i_2__5_n_0;
  wire nextPWMCount0_carry__3_i_3__5_n_0;
  wire nextPWMCount0_carry__3_i_4__5_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1__5_n_0;
  wire nextPWMCount0_carry__4_i_2__5_n_0;
  wire nextPWMCount0_carry__4_i_3__5_n_0;
  wire nextPWMCount0_carry__4_i_4__5_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1__5_n_0;
  wire nextPWMCount0_carry__5_i_2__5_n_0;
  wire nextPWMCount0_carry__5_i_3__5_n_0;
  wire nextPWMCount0_carry__5_i_4__5_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1__0_n_0;
  wire nextPWMCount0_carry__6_i_2__5_n_0;
  wire nextPWMCount0_carry__6_i_3__5_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1__5_n_0;
  wire nextPWMCount0_carry_i_2__5_n_0;
  wire nextPWMCount0_carry_i_3__5_n_0;
  wire nextPWMCount0_carry_i_4__5_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1__0_n_0;
  wire nextSecCount0_carry__0_i_2__0_n_0;
  wire nextSecCount0_carry__0_i_3__0_n_0;
  wire nextSecCount0_carry__0_i_4__0_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1__0_n_0;
  wire nextSecCount0_carry__1_i_2__0_n_0;
  wire nextSecCount0_carry__1_i_3__0_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1__0_n_0;
  wire nextSecCount0_carry_i_2__0_n_0;
  wire nextSecCount0_carry_i_3__0_n_0;
  wire nextSecCount0_carry_i_4__0_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_32;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \secCount[0]_i_1__0_n_0 ;
  wire \secCount[10]_i_1__0_n_0 ;
  wire \secCount[11]_i_2__0_n_0 ;
  wire \secCount[11]_i_3__0_n_0 ;
  wire \secCount[11]_i_4__0_n_0 ;
  wire \secCount[11]_i_5__0_n_0 ;
  wire \secCount[11]_i_6__0_n_0 ;
  wire \secCount[11]_i_7__0_n_0 ;
  wire \secCount[11]_i_8__0_n_0 ;
  wire \secCount[11]_i_9__0_n_0 ;
  wire \secCount[1]_i_1__0_n_0 ;
  wire \secCount[2]_i_1__0_n_0 ;
  wire \secCount[3]_i_1__0_n_0 ;
  wire \secCount[4]_i_1__0_n_0 ;
  wire \secCount[5]_i_1__0_n_0 ;
  wire \secCount[6]_i_1__0_n_0 ;
  wire \secCount[7]_i_1__0_n_0 ;
  wire \secCount[8]_i_1__0_n_0 ;
  wire \secCount[9]_i_1__0_n_0 ;
  wire \secCount_reg_n_0_[0] ;
  wire \secCount_reg_n_0_[10] ;
  wire \secCount_reg_n_0_[11] ;
  wire \secCount_reg_n_0_[1] ;
  wire \secCount_reg_n_0_[2] ;
  wire \secCount_reg_n_0_[3] ;
  wire \secCount_reg_n_0_[4] ;
  wire \secCount_reg_n_0_[5] ;
  wire \secCount_reg_n_0_[6] ;
  wire \secCount_reg_n_0_[7] ;
  wire \secCount_reg_n_0_[8] ;
  wire \secCount_reg_n_0_[9] ;
  wire [0:0]\slv_reg0_reg[1] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(\FSM_sequential_state[1]_i_3__0_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(\FSM_sequential_state[2]_i_10__5_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11__5_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9__5_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8__5_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4__0_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7__5_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4__0 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10__5 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11__5 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3__0 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5__0 
       (.I0(\FSM_sequential_state[2]_i_6__0_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__5_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8__5_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9__5_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10__5_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11__5_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6__0 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7__5 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8__5 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9__5 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9__5_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_32),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1__0 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1__0 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1__0 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1__0 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1__0 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1__0 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1__0 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1__0 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1__0 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1__0 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1__0 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1__0 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1__0 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1__0 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1__0 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1__0 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1__0 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1__0 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1__0 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1__0 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1__0 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1__0 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1__0 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1__0 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1__0 
       (.I0(\slv_reg0_reg[1] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2__0 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3__0 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1__0 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1__0 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1__0 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1__0 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1__0 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1__0 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1__0 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1__0_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1__0_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1__0_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1__0_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1__0_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1__0_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1__0_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1__0_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1__0_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1__0_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1__0_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1__0_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1__0_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1__0_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1__0_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1__0_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1__0_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1__0_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1__0_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1__0_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1__0_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1__0_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1__0_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1__0_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3__0_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1__0_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1__0_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1__0_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1__0_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1__0_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1__0_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1__0_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1__0 
       (.I0(state[2]),
        .I1(\countCycle_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1__0 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3__0_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4__0_n_0 ),
        .I3(\countCycle[31]_i_5__0_n_0 ),
        .O(\countCycle[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4__0 
       (.I0(\secCount_reg_n_0_[10] ),
        .I1(\secCount_reg_n_0_[9] ),
        .I2(\secCount_reg_n_0_[11] ),
        .I3(\secCount_reg_n_0_[6] ),
        .I4(\secCount_reg_n_0_[7] ),
        .I5(\secCount_reg_n_0_[8] ),
        .O(\countCycle[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5__0 
       (.I0(\secCount_reg_n_0_[5] ),
        .I1(\secCount_reg_n_0_[3] ),
        .I2(\secCount_reg_n_0_[4] ),
        .I3(\secCount_reg_n_0_[0] ),
        .I4(\secCount_reg_n_0_[1] ),
        .I5(\secCount_reg_n_0_[2] ),
        .O(\countCycle[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1__0 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1__0 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1__0_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[12] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[13] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[14] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[15] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[16] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[17] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[18] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[19] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[20] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[21] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[22] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[23] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[24] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[25] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[26] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[27] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[28] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[29] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[30] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2__0_n_0 ),
        .Q(\countCycle_reg_n_0_[31] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1__0_n_0 ),
        .Q(\countCycle_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(\countCycle_reg_n_0_[0] ),
        .DI({\countCycle_reg_n_0_[4] ,\countCycle_reg_n_0_[3] ,\countCycle_reg_n_0_[2] ,\countCycle_reg_n_0_[1] }),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1__0_n_0,nextCountCycle0_carry_i_2__0_n_0,nextCountCycle0_carry_i_3__0_n_0,nextCountCycle0_carry_i_4__0_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[8] ,\countCycle_reg_n_0_[7] ,\countCycle_reg_n_0_[6] ,\countCycle_reg_n_0_[5] }),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1__0_n_0,nextCountCycle0_carry__0_i_2__0_n_0,nextCountCycle0_carry__0_i_3__0_n_0,nextCountCycle0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1__0
       (.I0(\countCycle_reg_n_0_[8] ),
        .O(nextCountCycle0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2__0
       (.I0(\countCycle_reg_n_0_[7] ),
        .O(nextCountCycle0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3__0
       (.I0(\countCycle_reg_n_0_[6] ),
        .O(nextCountCycle0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4__0
       (.I0(\countCycle_reg_n_0_[5] ),
        .O(nextCountCycle0_carry__0_i_4__0_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[12] ,\countCycle_reg_n_0_[11] ,\countCycle_reg_n_0_[10] ,\countCycle_reg_n_0_[9] }),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1__0_n_0,nextCountCycle0_carry__1_i_2__0_n_0,nextCountCycle0_carry__1_i_3__0_n_0,nextCountCycle0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1__0
       (.I0(\countCycle_reg_n_0_[12] ),
        .O(nextCountCycle0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2__0
       (.I0(\countCycle_reg_n_0_[11] ),
        .O(nextCountCycle0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3__0
       (.I0(\countCycle_reg_n_0_[10] ),
        .O(nextCountCycle0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4__0
       (.I0(\countCycle_reg_n_0_[9] ),
        .O(nextCountCycle0_carry__1_i_4__0_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[16] ,\countCycle_reg_n_0_[15] ,\countCycle_reg_n_0_[14] ,\countCycle_reg_n_0_[13] }),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1__0_n_0,nextCountCycle0_carry__2_i_2__0_n_0,nextCountCycle0_carry__2_i_3__0_n_0,nextCountCycle0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1__0
       (.I0(\countCycle_reg_n_0_[16] ),
        .O(nextCountCycle0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2__0
       (.I0(\countCycle_reg_n_0_[15] ),
        .O(nextCountCycle0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3__0
       (.I0(\countCycle_reg_n_0_[14] ),
        .O(nextCountCycle0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4__0
       (.I0(\countCycle_reg_n_0_[13] ),
        .O(nextCountCycle0_carry__2_i_4__0_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[20] ,\countCycle_reg_n_0_[19] ,\countCycle_reg_n_0_[18] ,\countCycle_reg_n_0_[17] }),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1__0_n_0,nextCountCycle0_carry__3_i_2__0_n_0,nextCountCycle0_carry__3_i_3__0_n_0,nextCountCycle0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1__0
       (.I0(\countCycle_reg_n_0_[20] ),
        .O(nextCountCycle0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2__0
       (.I0(\countCycle_reg_n_0_[19] ),
        .O(nextCountCycle0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3__0
       (.I0(\countCycle_reg_n_0_[18] ),
        .O(nextCountCycle0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4__0
       (.I0(\countCycle_reg_n_0_[17] ),
        .O(nextCountCycle0_carry__3_i_4__0_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[24] ,\countCycle_reg_n_0_[23] ,\countCycle_reg_n_0_[22] ,\countCycle_reg_n_0_[21] }),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1__0_n_0,nextCountCycle0_carry__4_i_2__0_n_0,nextCountCycle0_carry__4_i_3__0_n_0,nextCountCycle0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1__0
       (.I0(\countCycle_reg_n_0_[24] ),
        .O(nextCountCycle0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2__0
       (.I0(\countCycle_reg_n_0_[23] ),
        .O(nextCountCycle0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3__0
       (.I0(\countCycle_reg_n_0_[22] ),
        .O(nextCountCycle0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4__0
       (.I0(\countCycle_reg_n_0_[21] ),
        .O(nextCountCycle0_carry__4_i_4__0_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[28] ,\countCycle_reg_n_0_[27] ,\countCycle_reg_n_0_[26] ,\countCycle_reg_n_0_[25] }),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1__0_n_0,nextCountCycle0_carry__5_i_2__0_n_0,nextCountCycle0_carry__5_i_3__0_n_0,nextCountCycle0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1__0
       (.I0(\countCycle_reg_n_0_[28] ),
        .O(nextCountCycle0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2__0
       (.I0(\countCycle_reg_n_0_[27] ),
        .O(nextCountCycle0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3__0
       (.I0(\countCycle_reg_n_0_[26] ),
        .O(nextCountCycle0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4__0
       (.I0(\countCycle_reg_n_0_[25] ),
        .O(nextCountCycle0_carry__5_i_4__0_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\countCycle_reg_n_0_[30] ,\countCycle_reg_n_0_[29] }),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1__0_n_0,nextCountCycle0_carry__6_i_2__0_n_0,nextCountCycle0_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1__0
       (.I0(\countCycle_reg_n_0_[31] ),
        .O(nextCountCycle0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2__0
       (.I0(\countCycle_reg_n_0_[30] ),
        .O(nextCountCycle0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3__0
       (.I0(\countCycle_reg_n_0_[29] ),
        .O(nextCountCycle0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1__0
       (.I0(\countCycle_reg_n_0_[4] ),
        .O(nextCountCycle0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2__0
       (.I0(\countCycle_reg_n_0_[3] ),
        .O(nextCountCycle0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3__0
       (.I0(\countCycle_reg_n_0_[2] ),
        .O(nextCountCycle0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4__0
       (.I0(\countCycle_reg_n_0_[1] ),
        .O(nextCountCycle0_carry_i_4__0_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1__5_n_0,nextPWMCount0_carry_i_2__5_n_0,nextPWMCount0_carry_i_3__5_n_0,nextPWMCount0_carry_i_4__5_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1__5_n_0,nextPWMCount0_carry__0_i_2__5_n_0,nextPWMCount0_carry__0_i_3__5_n_0,nextPWMCount0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1__5
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2__5
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3__5
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4__5
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4__5_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1__5_n_0,nextPWMCount0_carry__1_i_2__5_n_0,nextPWMCount0_carry__1_i_3__5_n_0,nextPWMCount0_carry__1_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1__5
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2__5
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3__5
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4__5
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4__5_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1__5_n_0,nextPWMCount0_carry__2_i_2__5_n_0,nextPWMCount0_carry__2_i_3__5_n_0,nextPWMCount0_carry__2_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1__5
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2__5
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3__5
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4__5
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4__5_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1__5_n_0,nextPWMCount0_carry__3_i_2__5_n_0,nextPWMCount0_carry__3_i_3__5_n_0,nextPWMCount0_carry__3_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1__5
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2__5
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3__5
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4__5
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4__5_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1__5_n_0,nextPWMCount0_carry__4_i_2__5_n_0,nextPWMCount0_carry__4_i_3__5_n_0,nextPWMCount0_carry__4_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1__5
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2__5
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3__5
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4__5
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4__5_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1__5_n_0,nextPWMCount0_carry__5_i_2__5_n_0,nextPWMCount0_carry__5_i_3__5_n_0,nextPWMCount0_carry__5_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1__5
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2__5
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3__5
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4__5
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4__5_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1__0_n_0,nextPWMCount0_carry__6_i_2__5_n_0,nextPWMCount0_carry__6_i_3__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1__0
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2__5
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3__5
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1__5
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2__5
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3__5
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4__5
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4__5_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(\secCount_reg_n_0_[0] ),
        .DI({\secCount_reg_n_0_[4] ,\secCount_reg_n_0_[3] ,\secCount_reg_n_0_[2] ,\secCount_reg_n_0_[1] }),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1__0_n_0,nextSecCount0_carry_i_2__0_n_0,nextSecCount0_carry_i_3__0_n_0,nextSecCount0_carry_i_4__0_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\secCount_reg_n_0_[8] ,\secCount_reg_n_0_[7] ,\secCount_reg_n_0_[6] ,\secCount_reg_n_0_[5] }),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1__0_n_0,nextSecCount0_carry__0_i_2__0_n_0,nextSecCount0_carry__0_i_3__0_n_0,nextSecCount0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1__0
       (.I0(\secCount_reg_n_0_[8] ),
        .O(nextSecCount0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2__0
       (.I0(\secCount_reg_n_0_[7] ),
        .O(nextSecCount0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3__0
       (.I0(\secCount_reg_n_0_[6] ),
        .O(nextSecCount0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4__0
       (.I0(\secCount_reg_n_0_[5] ),
        .O(nextSecCount0_carry__0_i_4__0_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\secCount_reg_n_0_[10] ,\secCount_reg_n_0_[9] }),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1__0_n_0,nextSecCount0_carry__1_i_2__0_n_0,nextSecCount0_carry__1_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1__0
       (.I0(\secCount_reg_n_0_[11] ),
        .O(nextSecCount0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2__0
       (.I0(\secCount_reg_n_0_[10] ),
        .O(nextSecCount0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3__0
       (.I0(\secCount_reg_n_0_[9] ),
        .O(nextSecCount0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1__0
       (.I0(\secCount_reg_n_0_[4] ),
        .O(nextSecCount0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2__0
       (.I0(\secCount_reg_n_0_[3] ),
        .O(nextSecCount0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3__0
       (.I0(\secCount_reg_n_0_[2] ),
        .O(nextSecCount0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4__0
       (.I0(\secCount_reg_n_0_[1] ),
        .O(nextSecCount0_carry_i_4__0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_12 pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_34),
        .\FSM_sequential_state_reg[1] (pwm__n_33),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2__0_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3__0_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_32),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3__0_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2__0_n_0 ),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5__0_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3__0_n_0 ),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[1] (\slv_reg0_reg[1] ),
        .\slv_reg2_reg[11] ({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .\slv_reg2_reg[15] ({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .\slv_reg2_reg[19] ({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .\slv_reg2_reg[23] ({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .\slv_reg2_reg[27] ({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .\slv_reg2_reg[3] ({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .\slv_reg2_reg[7] ({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1__0 
       (.I0(\secCount_reg_n_0_[0] ),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1__0 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1__0 
       (.I0(\secCount[11]_i_3__0_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2__0 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3__0 
       (.I0(\secCount[11]_i_4__0_n_0 ),
        .I1(\secCount[11]_i_5__0_n_0 ),
        .I2(\secCount[11]_i_6__0_n_0 ),
        .I3(\secCount[11]_i_7__0_n_0 ),
        .I4(\secCount[11]_i_8__0_n_0 ),
        .I5(\secCount[11]_i_9__0_n_0 ),
        .O(\secCount[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4__0 
       (.I0(\countCycle_reg_n_0_[0] ),
        .I1(\countCycle_reg_n_0_[1] ),
        .O(\secCount[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5__0 
       (.I0(\countCycle_reg_n_0_[4] ),
        .I1(\countCycle_reg_n_0_[5] ),
        .I2(\countCycle_reg_n_0_[2] ),
        .I3(\countCycle_reg_n_0_[3] ),
        .I4(\countCycle_reg_n_0_[7] ),
        .I5(\countCycle_reg_n_0_[6] ),
        .O(\secCount[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6__0 
       (.I0(\countCycle_reg_n_0_[10] ),
        .I1(\countCycle_reg_n_0_[11] ),
        .I2(\countCycle_reg_n_0_[8] ),
        .I3(\countCycle_reg_n_0_[9] ),
        .I4(\countCycle_reg_n_0_[13] ),
        .I5(\countCycle_reg_n_0_[12] ),
        .O(\secCount[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7__0 
       (.I0(\countCycle_reg_n_0_[16] ),
        .I1(\countCycle_reg_n_0_[17] ),
        .I2(\countCycle_reg_n_0_[14] ),
        .I3(\countCycle_reg_n_0_[15] ),
        .I4(\countCycle_reg_n_0_[19] ),
        .I5(\countCycle_reg_n_0_[18] ),
        .O(\secCount[11]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8__0 
       (.I0(\countCycle_reg_n_0_[22] ),
        .I1(\countCycle_reg_n_0_[23] ),
        .I2(\countCycle_reg_n_0_[20] ),
        .I3(\countCycle_reg_n_0_[21] ),
        .I4(\countCycle_reg_n_0_[25] ),
        .I5(\countCycle_reg_n_0_[24] ),
        .O(\secCount[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9__0 
       (.I0(\countCycle_reg_n_0_[28] ),
        .I1(\countCycle_reg_n_0_[29] ),
        .I2(\countCycle_reg_n_0_[26] ),
        .I3(\countCycle_reg_n_0_[27] ),
        .I4(\countCycle_reg_n_0_[31] ),
        .I5(\countCycle_reg_n_0_[30] ),
        .O(\secCount[11]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1__0 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1__0 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1__0 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1__0 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1__0 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1__0 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1__0 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1__0 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1__0 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1__0_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2__0_n_0 ),
        .Q(\secCount_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1__0_n_0 ),
        .Q(\secCount_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwmTop" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_1
   (pwm,
    Q,
    \slv_reg0_reg[2] ,
    s00_axi_aresetn,
    SR,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[2] ;
  input s00_axi_aresetn;
  input [0:0]SR;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2__1_n_0 ;
  wire \FSM_sequential_state[1]_i_2__1_n_0 ;
  wire \FSM_sequential_state[1]_i_3__1_n_0 ;
  wire \FSM_sequential_state[1]_i_4__1_n_0 ;
  wire \FSM_sequential_state[2]_i_10__4_n_0 ;
  wire \FSM_sequential_state[2]_i_11__4_n_0 ;
  wire \FSM_sequential_state[2]_i_3__1_n_0 ;
  wire \FSM_sequential_state[2]_i_5__1_n_0 ;
  wire \FSM_sequential_state[2]_i_6__1_n_0 ;
  wire \FSM_sequential_state[2]_i_7__4_n_0 ;
  wire \FSM_sequential_state[2]_i_8__4_n_0 ;
  wire \FSM_sequential_state[2]_i_9__4_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1__1_n_0 ;
  wire \PWMCount[10]_i_1__1_n_0 ;
  wire \PWMCount[11]_i_1__1_n_0 ;
  wire \PWMCount[12]_i_1__1_n_0 ;
  wire \PWMCount[13]_i_1__1_n_0 ;
  wire \PWMCount[14]_i_1__1_n_0 ;
  wire \PWMCount[15]_i_1__1_n_0 ;
  wire \PWMCount[16]_i_1__1_n_0 ;
  wire \PWMCount[17]_i_1__1_n_0 ;
  wire \PWMCount[18]_i_1__1_n_0 ;
  wire \PWMCount[19]_i_1__1_n_0 ;
  wire \PWMCount[1]_i_1__1_n_0 ;
  wire \PWMCount[20]_i_1__1_n_0 ;
  wire \PWMCount[21]_i_1__1_n_0 ;
  wire \PWMCount[22]_i_1__1_n_0 ;
  wire \PWMCount[23]_i_1__1_n_0 ;
  wire \PWMCount[24]_i_1__1_n_0 ;
  wire \PWMCount[25]_i_1__1_n_0 ;
  wire \PWMCount[26]_i_1__1_n_0 ;
  wire \PWMCount[27]_i_1__1_n_0 ;
  wire \PWMCount[28]_i_1__1_n_0 ;
  wire \PWMCount[29]_i_1__1_n_0 ;
  wire \PWMCount[2]_i_1__1_n_0 ;
  wire \PWMCount[30]_i_1__1_n_0 ;
  wire \PWMCount[31]_i_1__1_n_0 ;
  wire \PWMCount[31]_i_3__1_n_0 ;
  wire \PWMCount[3]_i_1__1_n_0 ;
  wire \PWMCount[4]_i_1__1_n_0 ;
  wire \PWMCount[5]_i_1__1_n_0 ;
  wire \PWMCount[6]_i_1__1_n_0 ;
  wire \PWMCount[7]_i_1__1_n_0 ;
  wire \PWMCount[8]_i_1__1_n_0 ;
  wire \PWMCount[9]_i_1__1_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \countCycle[0]_i_1__1_n_0 ;
  wire \countCycle[10]_i_1__1_n_0 ;
  wire \countCycle[11]_i_1__1_n_0 ;
  wire \countCycle[12]_i_1__1_n_0 ;
  wire \countCycle[13]_i_1__1_n_0 ;
  wire \countCycle[14]_i_1__1_n_0 ;
  wire \countCycle[15]_i_1__1_n_0 ;
  wire \countCycle[16]_i_1__1_n_0 ;
  wire \countCycle[17]_i_1__1_n_0 ;
  wire \countCycle[18]_i_1__1_n_0 ;
  wire \countCycle[19]_i_1__1_n_0 ;
  wire \countCycle[1]_i_1__1_n_0 ;
  wire \countCycle[20]_i_1__1_n_0 ;
  wire \countCycle[21]_i_1__1_n_0 ;
  wire \countCycle[22]_i_1__1_n_0 ;
  wire \countCycle[23]_i_1__1_n_0 ;
  wire \countCycle[24]_i_1__1_n_0 ;
  wire \countCycle[25]_i_1__1_n_0 ;
  wire \countCycle[26]_i_1__1_n_0 ;
  wire \countCycle[27]_i_1__1_n_0 ;
  wire \countCycle[28]_i_1__1_n_0 ;
  wire \countCycle[29]_i_1__1_n_0 ;
  wire \countCycle[2]_i_1__1_n_0 ;
  wire \countCycle[30]_i_1__1_n_0 ;
  wire \countCycle[31]_i_2__1_n_0 ;
  wire \countCycle[31]_i_3__1_n_0 ;
  wire \countCycle[31]_i_4__1_n_0 ;
  wire \countCycle[31]_i_5__1_n_0 ;
  wire \countCycle[3]_i_1__1_n_0 ;
  wire \countCycle[4]_i_1__1_n_0 ;
  wire \countCycle[5]_i_1__1_n_0 ;
  wire \countCycle[6]_i_1__1_n_0 ;
  wire \countCycle[7]_i_1__1_n_0 ;
  wire \countCycle[8]_i_1__1_n_0 ;
  wire \countCycle[9]_i_1__1_n_0 ;
  wire \countCycle_reg_n_0_[0] ;
  wire \countCycle_reg_n_0_[10] ;
  wire \countCycle_reg_n_0_[11] ;
  wire \countCycle_reg_n_0_[12] ;
  wire \countCycle_reg_n_0_[13] ;
  wire \countCycle_reg_n_0_[14] ;
  wire \countCycle_reg_n_0_[15] ;
  wire \countCycle_reg_n_0_[16] ;
  wire \countCycle_reg_n_0_[17] ;
  wire \countCycle_reg_n_0_[18] ;
  wire \countCycle_reg_n_0_[19] ;
  wire \countCycle_reg_n_0_[1] ;
  wire \countCycle_reg_n_0_[20] ;
  wire \countCycle_reg_n_0_[21] ;
  wire \countCycle_reg_n_0_[22] ;
  wire \countCycle_reg_n_0_[23] ;
  wire \countCycle_reg_n_0_[24] ;
  wire \countCycle_reg_n_0_[25] ;
  wire \countCycle_reg_n_0_[26] ;
  wire \countCycle_reg_n_0_[27] ;
  wire \countCycle_reg_n_0_[28] ;
  wire \countCycle_reg_n_0_[29] ;
  wire \countCycle_reg_n_0_[2] ;
  wire \countCycle_reg_n_0_[30] ;
  wire \countCycle_reg_n_0_[31] ;
  wire \countCycle_reg_n_0_[3] ;
  wire \countCycle_reg_n_0_[4] ;
  wire \countCycle_reg_n_0_[5] ;
  wire \countCycle_reg_n_0_[6] ;
  wire \countCycle_reg_n_0_[7] ;
  wire \countCycle_reg_n_0_[8] ;
  wire \countCycle_reg_n_0_[9] ;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__0_n_4;
  wire highCount_carry__0_n_5;
  wire highCount_carry__0_n_6;
  wire highCount_carry__0_n_7;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__1_n_4;
  wire highCount_carry__1_n_5;
  wire highCount_carry__1_n_6;
  wire highCount_carry__1_n_7;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__2_n_4;
  wire highCount_carry__2_n_5;
  wire highCount_carry__2_n_6;
  wire highCount_carry__2_n_7;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__3_n_4;
  wire highCount_carry__3_n_5;
  wire highCount_carry__3_n_6;
  wire highCount_carry__3_n_7;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__4_n_4;
  wire highCount_carry__4_n_5;
  wire highCount_carry__4_n_6;
  wire highCount_carry__4_n_7;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__5_n_4;
  wire highCount_carry__5_n_5;
  wire highCount_carry__5_n_6;
  wire highCount_carry__5_n_7;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry__6_n_4;
  wire highCount_carry__6_n_5;
  wire highCount_carry__6_n_6;
  wire highCount_carry__6_n_7;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire highCount_carry_n_4;
  wire highCount_carry_n_5;
  wire highCount_carry_n_6;
  wire highCount_carry_n_7;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1__1_n_0;
  wire nextCountCycle0_carry__0_i_2__1_n_0;
  wire nextCountCycle0_carry__0_i_3__1_n_0;
  wire nextCountCycle0_carry__0_i_4__1_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1__1_n_0;
  wire nextCountCycle0_carry__1_i_2__1_n_0;
  wire nextCountCycle0_carry__1_i_3__1_n_0;
  wire nextCountCycle0_carry__1_i_4__1_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1__1_n_0;
  wire nextCountCycle0_carry__2_i_2__1_n_0;
  wire nextCountCycle0_carry__2_i_3__1_n_0;
  wire nextCountCycle0_carry__2_i_4__1_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1__1_n_0;
  wire nextCountCycle0_carry__3_i_2__1_n_0;
  wire nextCountCycle0_carry__3_i_3__1_n_0;
  wire nextCountCycle0_carry__3_i_4__1_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1__1_n_0;
  wire nextCountCycle0_carry__4_i_2__1_n_0;
  wire nextCountCycle0_carry__4_i_3__1_n_0;
  wire nextCountCycle0_carry__4_i_4__1_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1__1_n_0;
  wire nextCountCycle0_carry__5_i_2__1_n_0;
  wire nextCountCycle0_carry__5_i_3__1_n_0;
  wire nextCountCycle0_carry__5_i_4__1_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1__1_n_0;
  wire nextCountCycle0_carry__6_i_2__1_n_0;
  wire nextCountCycle0_carry__6_i_3__1_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1__1_n_0;
  wire nextCountCycle0_carry_i_2__1_n_0;
  wire nextCountCycle0_carry_i_3__1_n_0;
  wire nextCountCycle0_carry_i_4__1_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1__4_n_0;
  wire nextPWMCount0_carry__0_i_2__4_n_0;
  wire nextPWMCount0_carry__0_i_3__4_n_0;
  wire nextPWMCount0_carry__0_i_4__4_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1__4_n_0;
  wire nextPWMCount0_carry__1_i_2__4_n_0;
  wire nextPWMCount0_carry__1_i_3__4_n_0;
  wire nextPWMCount0_carry__1_i_4__4_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1__4_n_0;
  wire nextPWMCount0_carry__2_i_2__4_n_0;
  wire nextPWMCount0_carry__2_i_3__4_n_0;
  wire nextPWMCount0_carry__2_i_4__4_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1__4_n_0;
  wire nextPWMCount0_carry__3_i_2__4_n_0;
  wire nextPWMCount0_carry__3_i_3__4_n_0;
  wire nextPWMCount0_carry__3_i_4__4_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1__4_n_0;
  wire nextPWMCount0_carry__4_i_2__4_n_0;
  wire nextPWMCount0_carry__4_i_3__4_n_0;
  wire nextPWMCount0_carry__4_i_4__4_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1__4_n_0;
  wire nextPWMCount0_carry__5_i_2__4_n_0;
  wire nextPWMCount0_carry__5_i_3__4_n_0;
  wire nextPWMCount0_carry__5_i_4__4_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1__1_n_0;
  wire nextPWMCount0_carry__6_i_2__4_n_0;
  wire nextPWMCount0_carry__6_i_3__4_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1__4_n_0;
  wire nextPWMCount0_carry_i_2__4_n_0;
  wire nextPWMCount0_carry_i_3__4_n_0;
  wire nextPWMCount0_carry_i_4__4_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1__1_n_0;
  wire nextSecCount0_carry__0_i_2__1_n_0;
  wire nextSecCount0_carry__0_i_3__1_n_0;
  wire nextSecCount0_carry__0_i_4__1_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1__1_n_0;
  wire nextSecCount0_carry__1_i_2__1_n_0;
  wire nextSecCount0_carry__1_i_3__1_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1__1_n_0;
  wire nextSecCount0_carry_i_2__1_n_0;
  wire nextSecCount0_carry_i_3__1_n_0;
  wire nextSecCount0_carry_i_4__1_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_32;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \secCount[0]_i_1__1_n_0 ;
  wire \secCount[10]_i_1__1_n_0 ;
  wire \secCount[11]_i_2__1_n_0 ;
  wire \secCount[11]_i_3__1_n_0 ;
  wire \secCount[11]_i_4__1_n_0 ;
  wire \secCount[11]_i_5__1_n_0 ;
  wire \secCount[11]_i_6__1_n_0 ;
  wire \secCount[11]_i_7__1_n_0 ;
  wire \secCount[11]_i_8__1_n_0 ;
  wire \secCount[11]_i_9__1_n_0 ;
  wire \secCount[1]_i_1__1_n_0 ;
  wire \secCount[2]_i_1__1_n_0 ;
  wire \secCount[3]_i_1__1_n_0 ;
  wire \secCount[4]_i_1__1_n_0 ;
  wire \secCount[5]_i_1__1_n_0 ;
  wire \secCount[6]_i_1__1_n_0 ;
  wire \secCount[7]_i_1__1_n_0 ;
  wire \secCount[8]_i_1__1_n_0 ;
  wire \secCount[9]_i_1__1_n_0 ;
  wire \secCount_reg_n_0_[0] ;
  wire \secCount_reg_n_0_[10] ;
  wire \secCount_reg_n_0_[11] ;
  wire \secCount_reg_n_0_[1] ;
  wire \secCount_reg_n_0_[2] ;
  wire \secCount_reg_n_0_[3] ;
  wire \secCount_reg_n_0_[4] ;
  wire \secCount_reg_n_0_[5] ;
  wire \secCount_reg_n_0_[6] ;
  wire \secCount_reg_n_0_[7] ;
  wire \secCount_reg_n_0_[8] ;
  wire \secCount_reg_n_0_[9] ;
  wire [0:0]\slv_reg0_reg[2] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2__1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\FSM_sequential_state[1]_i_3__1_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3__1 
       (.I0(\FSM_sequential_state[2]_i_10__4_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11__4_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9__4_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8__4_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4__1_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7__4_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4__1 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10__4 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11__4 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3__1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5__1 
       (.I0(\FSM_sequential_state[2]_i_6__1_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__4_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8__4_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9__4_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10__4_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11__4_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6__1 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7__4 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8__4 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9__4 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9__4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_32),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1__1 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1__1 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1__1 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1__1 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1__1 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1__1 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1__1 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1__1 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1__1 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1__1 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1__1 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1__1 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1__1 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1__1 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1__1 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1__1 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1__1 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1__1 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1__1 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1__1 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1__1 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1__1 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1__1 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1__1 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1__1 
       (.I0(\slv_reg0_reg[2] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2__1 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3__1 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1__1 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1__1 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1__1 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1__1 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1__1 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1__1 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1__1 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1__1_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1__1_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1__1_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1__1_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1__1_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1__1_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1__1_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1__1_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1__1_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1__1_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1__1_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1__1_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1__1_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1__1_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1__1_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1__1_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1__1_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1__1_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1__1_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1__1_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1__1_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1__1_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1__1_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1__1_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3__1_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1__1_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1__1_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1__1_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1__1_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1__1_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1__1_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1__1_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1__1 
       (.I0(state[2]),
        .I1(\countCycle_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1__1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3__1_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3__1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4__1_n_0 ),
        .I3(\countCycle[31]_i_5__1_n_0 ),
        .O(\countCycle[31]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4__1 
       (.I0(\secCount_reg_n_0_[10] ),
        .I1(\secCount_reg_n_0_[9] ),
        .I2(\secCount_reg_n_0_[11] ),
        .I3(\secCount_reg_n_0_[6] ),
        .I4(\secCount_reg_n_0_[7] ),
        .I5(\secCount_reg_n_0_[8] ),
        .O(\countCycle[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5__1 
       (.I0(\secCount_reg_n_0_[5] ),
        .I1(\secCount_reg_n_0_[3] ),
        .I2(\secCount_reg_n_0_[4] ),
        .I3(\secCount_reg_n_0_[0] ),
        .I4(\secCount_reg_n_0_[1] ),
        .I5(\secCount_reg_n_0_[2] ),
        .O(\countCycle[31]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1__1 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1__1_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[12] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[13] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[14] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[15] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[16] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[17] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[18] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[19] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[20] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[21] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[22] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[23] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[24] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[25] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[26] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[27] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[28] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[29] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[30] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2__1_n_0 ),
        .Q(\countCycle_reg_n_0_[31] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1__1_n_0 ),
        .Q(\countCycle_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(\countCycle_reg_n_0_[0] ),
        .DI({\countCycle_reg_n_0_[4] ,\countCycle_reg_n_0_[3] ,\countCycle_reg_n_0_[2] ,\countCycle_reg_n_0_[1] }),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1__1_n_0,nextCountCycle0_carry_i_2__1_n_0,nextCountCycle0_carry_i_3__1_n_0,nextCountCycle0_carry_i_4__1_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[8] ,\countCycle_reg_n_0_[7] ,\countCycle_reg_n_0_[6] ,\countCycle_reg_n_0_[5] }),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1__1_n_0,nextCountCycle0_carry__0_i_2__1_n_0,nextCountCycle0_carry__0_i_3__1_n_0,nextCountCycle0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1__1
       (.I0(\countCycle_reg_n_0_[8] ),
        .O(nextCountCycle0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2__1
       (.I0(\countCycle_reg_n_0_[7] ),
        .O(nextCountCycle0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3__1
       (.I0(\countCycle_reg_n_0_[6] ),
        .O(nextCountCycle0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4__1
       (.I0(\countCycle_reg_n_0_[5] ),
        .O(nextCountCycle0_carry__0_i_4__1_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[12] ,\countCycle_reg_n_0_[11] ,\countCycle_reg_n_0_[10] ,\countCycle_reg_n_0_[9] }),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1__1_n_0,nextCountCycle0_carry__1_i_2__1_n_0,nextCountCycle0_carry__1_i_3__1_n_0,nextCountCycle0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1__1
       (.I0(\countCycle_reg_n_0_[12] ),
        .O(nextCountCycle0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2__1
       (.I0(\countCycle_reg_n_0_[11] ),
        .O(nextCountCycle0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3__1
       (.I0(\countCycle_reg_n_0_[10] ),
        .O(nextCountCycle0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4__1
       (.I0(\countCycle_reg_n_0_[9] ),
        .O(nextCountCycle0_carry__1_i_4__1_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[16] ,\countCycle_reg_n_0_[15] ,\countCycle_reg_n_0_[14] ,\countCycle_reg_n_0_[13] }),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1__1_n_0,nextCountCycle0_carry__2_i_2__1_n_0,nextCountCycle0_carry__2_i_3__1_n_0,nextCountCycle0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1__1
       (.I0(\countCycle_reg_n_0_[16] ),
        .O(nextCountCycle0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2__1
       (.I0(\countCycle_reg_n_0_[15] ),
        .O(nextCountCycle0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3__1
       (.I0(\countCycle_reg_n_0_[14] ),
        .O(nextCountCycle0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4__1
       (.I0(\countCycle_reg_n_0_[13] ),
        .O(nextCountCycle0_carry__2_i_4__1_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[20] ,\countCycle_reg_n_0_[19] ,\countCycle_reg_n_0_[18] ,\countCycle_reg_n_0_[17] }),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1__1_n_0,nextCountCycle0_carry__3_i_2__1_n_0,nextCountCycle0_carry__3_i_3__1_n_0,nextCountCycle0_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1__1
       (.I0(\countCycle_reg_n_0_[20] ),
        .O(nextCountCycle0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2__1
       (.I0(\countCycle_reg_n_0_[19] ),
        .O(nextCountCycle0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3__1
       (.I0(\countCycle_reg_n_0_[18] ),
        .O(nextCountCycle0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4__1
       (.I0(\countCycle_reg_n_0_[17] ),
        .O(nextCountCycle0_carry__3_i_4__1_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[24] ,\countCycle_reg_n_0_[23] ,\countCycle_reg_n_0_[22] ,\countCycle_reg_n_0_[21] }),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1__1_n_0,nextCountCycle0_carry__4_i_2__1_n_0,nextCountCycle0_carry__4_i_3__1_n_0,nextCountCycle0_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1__1
       (.I0(\countCycle_reg_n_0_[24] ),
        .O(nextCountCycle0_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2__1
       (.I0(\countCycle_reg_n_0_[23] ),
        .O(nextCountCycle0_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3__1
       (.I0(\countCycle_reg_n_0_[22] ),
        .O(nextCountCycle0_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4__1
       (.I0(\countCycle_reg_n_0_[21] ),
        .O(nextCountCycle0_carry__4_i_4__1_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[28] ,\countCycle_reg_n_0_[27] ,\countCycle_reg_n_0_[26] ,\countCycle_reg_n_0_[25] }),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1__1_n_0,nextCountCycle0_carry__5_i_2__1_n_0,nextCountCycle0_carry__5_i_3__1_n_0,nextCountCycle0_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1__1
       (.I0(\countCycle_reg_n_0_[28] ),
        .O(nextCountCycle0_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2__1
       (.I0(\countCycle_reg_n_0_[27] ),
        .O(nextCountCycle0_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3__1
       (.I0(\countCycle_reg_n_0_[26] ),
        .O(nextCountCycle0_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4__1
       (.I0(\countCycle_reg_n_0_[25] ),
        .O(nextCountCycle0_carry__5_i_4__1_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\countCycle_reg_n_0_[30] ,\countCycle_reg_n_0_[29] }),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1__1_n_0,nextCountCycle0_carry__6_i_2__1_n_0,nextCountCycle0_carry__6_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1__1
       (.I0(\countCycle_reg_n_0_[31] ),
        .O(nextCountCycle0_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2__1
       (.I0(\countCycle_reg_n_0_[30] ),
        .O(nextCountCycle0_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3__1
       (.I0(\countCycle_reg_n_0_[29] ),
        .O(nextCountCycle0_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1__1
       (.I0(\countCycle_reg_n_0_[4] ),
        .O(nextCountCycle0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2__1
       (.I0(\countCycle_reg_n_0_[3] ),
        .O(nextCountCycle0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3__1
       (.I0(\countCycle_reg_n_0_[2] ),
        .O(nextCountCycle0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4__1
       (.I0(\countCycle_reg_n_0_[1] ),
        .O(nextCountCycle0_carry_i_4__1_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1__4_n_0,nextPWMCount0_carry_i_2__4_n_0,nextPWMCount0_carry_i_3__4_n_0,nextPWMCount0_carry_i_4__4_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1__4_n_0,nextPWMCount0_carry__0_i_2__4_n_0,nextPWMCount0_carry__0_i_3__4_n_0,nextPWMCount0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1__4
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2__4
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3__4
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4__4
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4__4_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1__4_n_0,nextPWMCount0_carry__1_i_2__4_n_0,nextPWMCount0_carry__1_i_3__4_n_0,nextPWMCount0_carry__1_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1__4
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2__4
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3__4
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4__4
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4__4_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1__4_n_0,nextPWMCount0_carry__2_i_2__4_n_0,nextPWMCount0_carry__2_i_3__4_n_0,nextPWMCount0_carry__2_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1__4
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2__4
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3__4
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4__4
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4__4_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1__4_n_0,nextPWMCount0_carry__3_i_2__4_n_0,nextPWMCount0_carry__3_i_3__4_n_0,nextPWMCount0_carry__3_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1__4
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2__4
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3__4
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4__4
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4__4_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1__4_n_0,nextPWMCount0_carry__4_i_2__4_n_0,nextPWMCount0_carry__4_i_3__4_n_0,nextPWMCount0_carry__4_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1__4
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2__4
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3__4
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4__4
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4__4_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1__4_n_0,nextPWMCount0_carry__5_i_2__4_n_0,nextPWMCount0_carry__5_i_3__4_n_0,nextPWMCount0_carry__5_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1__4
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2__4
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3__4
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4__4
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4__4_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1__1_n_0,nextPWMCount0_carry__6_i_2__4_n_0,nextPWMCount0_carry__6_i_3__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1__1
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2__4
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3__4
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1__4
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2__4
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3__4
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4__4
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4__4_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(\secCount_reg_n_0_[0] ),
        .DI({\secCount_reg_n_0_[4] ,\secCount_reg_n_0_[3] ,\secCount_reg_n_0_[2] ,\secCount_reg_n_0_[1] }),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1__1_n_0,nextSecCount0_carry_i_2__1_n_0,nextSecCount0_carry_i_3__1_n_0,nextSecCount0_carry_i_4__1_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\secCount_reg_n_0_[8] ,\secCount_reg_n_0_[7] ,\secCount_reg_n_0_[6] ,\secCount_reg_n_0_[5] }),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1__1_n_0,nextSecCount0_carry__0_i_2__1_n_0,nextSecCount0_carry__0_i_3__1_n_0,nextSecCount0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1__1
       (.I0(\secCount_reg_n_0_[8] ),
        .O(nextSecCount0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2__1
       (.I0(\secCount_reg_n_0_[7] ),
        .O(nextSecCount0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3__1
       (.I0(\secCount_reg_n_0_[6] ),
        .O(nextSecCount0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4__1
       (.I0(\secCount_reg_n_0_[5] ),
        .O(nextSecCount0_carry__0_i_4__1_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\secCount_reg_n_0_[10] ,\secCount_reg_n_0_[9] }),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1__1_n_0,nextSecCount0_carry__1_i_2__1_n_0,nextSecCount0_carry__1_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1__1
       (.I0(\secCount_reg_n_0_[11] ),
        .O(nextSecCount0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2__1
       (.I0(\secCount_reg_n_0_[10] ),
        .O(nextSecCount0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3__1
       (.I0(\secCount_reg_n_0_[9] ),
        .O(nextSecCount0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1__1
       (.I0(\secCount_reg_n_0_[4] ),
        .O(nextSecCount0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2__1
       (.I0(\secCount_reg_n_0_[3] ),
        .O(nextSecCount0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3__1
       (.I0(\secCount_reg_n_0_[2] ),
        .O(nextSecCount0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4__1
       (.I0(\secCount_reg_n_0_[1] ),
        .O(nextSecCount0_carry_i_4__1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_11 pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_34),
        .\FSM_sequential_state_reg[1] (pwm__n_33),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2__1_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3__1_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_32),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3__1_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5__1_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3__1_n_0 ),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[2] (\slv_reg0_reg[2] ),
        .\slv_reg2_reg[11] ({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .\slv_reg2_reg[15] ({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .\slv_reg2_reg[19] ({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .\slv_reg2_reg[23] ({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .\slv_reg2_reg[27] ({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .\slv_reg2_reg[3] ({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .\slv_reg2_reg[7] ({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1__1 
       (.I0(\secCount_reg_n_0_[0] ),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1__1 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1__1 
       (.I0(\secCount[11]_i_3__1_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2__1 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3__1 
       (.I0(\secCount[11]_i_4__1_n_0 ),
        .I1(\secCount[11]_i_5__1_n_0 ),
        .I2(\secCount[11]_i_6__1_n_0 ),
        .I3(\secCount[11]_i_7__1_n_0 ),
        .I4(\secCount[11]_i_8__1_n_0 ),
        .I5(\secCount[11]_i_9__1_n_0 ),
        .O(\secCount[11]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4__1 
       (.I0(\countCycle_reg_n_0_[0] ),
        .I1(\countCycle_reg_n_0_[1] ),
        .O(\secCount[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5__1 
       (.I0(\countCycle_reg_n_0_[4] ),
        .I1(\countCycle_reg_n_0_[5] ),
        .I2(\countCycle_reg_n_0_[2] ),
        .I3(\countCycle_reg_n_0_[3] ),
        .I4(\countCycle_reg_n_0_[7] ),
        .I5(\countCycle_reg_n_0_[6] ),
        .O(\secCount[11]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6__1 
       (.I0(\countCycle_reg_n_0_[10] ),
        .I1(\countCycle_reg_n_0_[11] ),
        .I2(\countCycle_reg_n_0_[8] ),
        .I3(\countCycle_reg_n_0_[9] ),
        .I4(\countCycle_reg_n_0_[13] ),
        .I5(\countCycle_reg_n_0_[12] ),
        .O(\secCount[11]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7__1 
       (.I0(\countCycle_reg_n_0_[16] ),
        .I1(\countCycle_reg_n_0_[17] ),
        .I2(\countCycle_reg_n_0_[14] ),
        .I3(\countCycle_reg_n_0_[15] ),
        .I4(\countCycle_reg_n_0_[19] ),
        .I5(\countCycle_reg_n_0_[18] ),
        .O(\secCount[11]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8__1 
       (.I0(\countCycle_reg_n_0_[22] ),
        .I1(\countCycle_reg_n_0_[23] ),
        .I2(\countCycle_reg_n_0_[20] ),
        .I3(\countCycle_reg_n_0_[21] ),
        .I4(\countCycle_reg_n_0_[25] ),
        .I5(\countCycle_reg_n_0_[24] ),
        .O(\secCount[11]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9__1 
       (.I0(\countCycle_reg_n_0_[28] ),
        .I1(\countCycle_reg_n_0_[29] ),
        .I2(\countCycle_reg_n_0_[26] ),
        .I3(\countCycle_reg_n_0_[27] ),
        .I4(\countCycle_reg_n_0_[31] ),
        .I5(\countCycle_reg_n_0_[30] ),
        .O(\secCount[11]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1__1 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1__1 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1__1 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1__1 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1__1 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1__1 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1__1 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1__1 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1__1 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1__1_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2__1_n_0 ),
        .Q(\secCount_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1__1_n_0 ),
        .Q(\secCount_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwmTop" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_2
   (pwm,
    Q,
    \slv_reg0_reg[3] ,
    s00_axi_aresetn,
    SR,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[3] ;
  input s00_axi_aresetn;
  input [0:0]SR;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2__2_n_0 ;
  wire \FSM_sequential_state[1]_i_2__2_n_0 ;
  wire \FSM_sequential_state[1]_i_3__2_n_0 ;
  wire \FSM_sequential_state[1]_i_4__2_n_0 ;
  wire \FSM_sequential_state[2]_i_10__3_n_0 ;
  wire \FSM_sequential_state[2]_i_11__3_n_0 ;
  wire \FSM_sequential_state[2]_i_3__2_n_0 ;
  wire \FSM_sequential_state[2]_i_5__2_n_0 ;
  wire \FSM_sequential_state[2]_i_6__2_n_0 ;
  wire \FSM_sequential_state[2]_i_7__3_n_0 ;
  wire \FSM_sequential_state[2]_i_8__3_n_0 ;
  wire \FSM_sequential_state[2]_i_9__3_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1__2_n_0 ;
  wire \PWMCount[10]_i_1__2_n_0 ;
  wire \PWMCount[11]_i_1__2_n_0 ;
  wire \PWMCount[12]_i_1__2_n_0 ;
  wire \PWMCount[13]_i_1__2_n_0 ;
  wire \PWMCount[14]_i_1__2_n_0 ;
  wire \PWMCount[15]_i_1__2_n_0 ;
  wire \PWMCount[16]_i_1__2_n_0 ;
  wire \PWMCount[17]_i_1__2_n_0 ;
  wire \PWMCount[18]_i_1__2_n_0 ;
  wire \PWMCount[19]_i_1__2_n_0 ;
  wire \PWMCount[1]_i_1__2_n_0 ;
  wire \PWMCount[20]_i_1__2_n_0 ;
  wire \PWMCount[21]_i_1__2_n_0 ;
  wire \PWMCount[22]_i_1__2_n_0 ;
  wire \PWMCount[23]_i_1__2_n_0 ;
  wire \PWMCount[24]_i_1__2_n_0 ;
  wire \PWMCount[25]_i_1__2_n_0 ;
  wire \PWMCount[26]_i_1__2_n_0 ;
  wire \PWMCount[27]_i_1__2_n_0 ;
  wire \PWMCount[28]_i_1__2_n_0 ;
  wire \PWMCount[29]_i_1__2_n_0 ;
  wire \PWMCount[2]_i_1__2_n_0 ;
  wire \PWMCount[30]_i_1__2_n_0 ;
  wire \PWMCount[31]_i_1__2_n_0 ;
  wire \PWMCount[31]_i_3__2_n_0 ;
  wire \PWMCount[3]_i_1__2_n_0 ;
  wire \PWMCount[4]_i_1__2_n_0 ;
  wire \PWMCount[5]_i_1__2_n_0 ;
  wire \PWMCount[6]_i_1__2_n_0 ;
  wire \PWMCount[7]_i_1__2_n_0 ;
  wire \PWMCount[8]_i_1__2_n_0 ;
  wire \PWMCount[9]_i_1__2_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \countCycle[0]_i_1__2_n_0 ;
  wire \countCycle[10]_i_1__2_n_0 ;
  wire \countCycle[11]_i_1__2_n_0 ;
  wire \countCycle[12]_i_1__2_n_0 ;
  wire \countCycle[13]_i_1__2_n_0 ;
  wire \countCycle[14]_i_1__2_n_0 ;
  wire \countCycle[15]_i_1__2_n_0 ;
  wire \countCycle[16]_i_1__2_n_0 ;
  wire \countCycle[17]_i_1__2_n_0 ;
  wire \countCycle[18]_i_1__2_n_0 ;
  wire \countCycle[19]_i_1__2_n_0 ;
  wire \countCycle[1]_i_1__2_n_0 ;
  wire \countCycle[20]_i_1__2_n_0 ;
  wire \countCycle[21]_i_1__2_n_0 ;
  wire \countCycle[22]_i_1__2_n_0 ;
  wire \countCycle[23]_i_1__2_n_0 ;
  wire \countCycle[24]_i_1__2_n_0 ;
  wire \countCycle[25]_i_1__2_n_0 ;
  wire \countCycle[26]_i_1__2_n_0 ;
  wire \countCycle[27]_i_1__2_n_0 ;
  wire \countCycle[28]_i_1__2_n_0 ;
  wire \countCycle[29]_i_1__2_n_0 ;
  wire \countCycle[2]_i_1__2_n_0 ;
  wire \countCycle[30]_i_1__2_n_0 ;
  wire \countCycle[31]_i_2__2_n_0 ;
  wire \countCycle[31]_i_3__2_n_0 ;
  wire \countCycle[31]_i_4__2_n_0 ;
  wire \countCycle[31]_i_5__2_n_0 ;
  wire \countCycle[3]_i_1__2_n_0 ;
  wire \countCycle[4]_i_1__2_n_0 ;
  wire \countCycle[5]_i_1__2_n_0 ;
  wire \countCycle[6]_i_1__2_n_0 ;
  wire \countCycle[7]_i_1__2_n_0 ;
  wire \countCycle[8]_i_1__2_n_0 ;
  wire \countCycle[9]_i_1__2_n_0 ;
  wire \countCycle_reg_n_0_[0] ;
  wire \countCycle_reg_n_0_[10] ;
  wire \countCycle_reg_n_0_[11] ;
  wire \countCycle_reg_n_0_[12] ;
  wire \countCycle_reg_n_0_[13] ;
  wire \countCycle_reg_n_0_[14] ;
  wire \countCycle_reg_n_0_[15] ;
  wire \countCycle_reg_n_0_[16] ;
  wire \countCycle_reg_n_0_[17] ;
  wire \countCycle_reg_n_0_[18] ;
  wire \countCycle_reg_n_0_[19] ;
  wire \countCycle_reg_n_0_[1] ;
  wire \countCycle_reg_n_0_[20] ;
  wire \countCycle_reg_n_0_[21] ;
  wire \countCycle_reg_n_0_[22] ;
  wire \countCycle_reg_n_0_[23] ;
  wire \countCycle_reg_n_0_[24] ;
  wire \countCycle_reg_n_0_[25] ;
  wire \countCycle_reg_n_0_[26] ;
  wire \countCycle_reg_n_0_[27] ;
  wire \countCycle_reg_n_0_[28] ;
  wire \countCycle_reg_n_0_[29] ;
  wire \countCycle_reg_n_0_[2] ;
  wire \countCycle_reg_n_0_[30] ;
  wire \countCycle_reg_n_0_[31] ;
  wire \countCycle_reg_n_0_[3] ;
  wire \countCycle_reg_n_0_[4] ;
  wire \countCycle_reg_n_0_[5] ;
  wire \countCycle_reg_n_0_[6] ;
  wire \countCycle_reg_n_0_[7] ;
  wire \countCycle_reg_n_0_[8] ;
  wire \countCycle_reg_n_0_[9] ;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__0_n_4;
  wire highCount_carry__0_n_5;
  wire highCount_carry__0_n_6;
  wire highCount_carry__0_n_7;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__1_n_4;
  wire highCount_carry__1_n_5;
  wire highCount_carry__1_n_6;
  wire highCount_carry__1_n_7;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__2_n_4;
  wire highCount_carry__2_n_5;
  wire highCount_carry__2_n_6;
  wire highCount_carry__2_n_7;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__3_n_4;
  wire highCount_carry__3_n_5;
  wire highCount_carry__3_n_6;
  wire highCount_carry__3_n_7;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__4_n_4;
  wire highCount_carry__4_n_5;
  wire highCount_carry__4_n_6;
  wire highCount_carry__4_n_7;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__5_n_4;
  wire highCount_carry__5_n_5;
  wire highCount_carry__5_n_6;
  wire highCount_carry__5_n_7;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry__6_n_4;
  wire highCount_carry__6_n_5;
  wire highCount_carry__6_n_6;
  wire highCount_carry__6_n_7;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire highCount_carry_n_4;
  wire highCount_carry_n_5;
  wire highCount_carry_n_6;
  wire highCount_carry_n_7;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1__2_n_0;
  wire nextCountCycle0_carry__0_i_2__2_n_0;
  wire nextCountCycle0_carry__0_i_3__2_n_0;
  wire nextCountCycle0_carry__0_i_4__2_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1__2_n_0;
  wire nextCountCycle0_carry__1_i_2__2_n_0;
  wire nextCountCycle0_carry__1_i_3__2_n_0;
  wire nextCountCycle0_carry__1_i_4__2_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1__2_n_0;
  wire nextCountCycle0_carry__2_i_2__2_n_0;
  wire nextCountCycle0_carry__2_i_3__2_n_0;
  wire nextCountCycle0_carry__2_i_4__2_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1__2_n_0;
  wire nextCountCycle0_carry__3_i_2__2_n_0;
  wire nextCountCycle0_carry__3_i_3__2_n_0;
  wire nextCountCycle0_carry__3_i_4__2_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1__2_n_0;
  wire nextCountCycle0_carry__4_i_2__2_n_0;
  wire nextCountCycle0_carry__4_i_3__2_n_0;
  wire nextCountCycle0_carry__4_i_4__2_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1__2_n_0;
  wire nextCountCycle0_carry__5_i_2__2_n_0;
  wire nextCountCycle0_carry__5_i_3__2_n_0;
  wire nextCountCycle0_carry__5_i_4__2_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1__2_n_0;
  wire nextCountCycle0_carry__6_i_2__2_n_0;
  wire nextCountCycle0_carry__6_i_3__2_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1__2_n_0;
  wire nextCountCycle0_carry_i_2__2_n_0;
  wire nextCountCycle0_carry_i_3__2_n_0;
  wire nextCountCycle0_carry_i_4__2_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1__3_n_0;
  wire nextPWMCount0_carry__0_i_2__3_n_0;
  wire nextPWMCount0_carry__0_i_3__3_n_0;
  wire nextPWMCount0_carry__0_i_4__3_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1__3_n_0;
  wire nextPWMCount0_carry__1_i_2__3_n_0;
  wire nextPWMCount0_carry__1_i_3__3_n_0;
  wire nextPWMCount0_carry__1_i_4__3_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1__3_n_0;
  wire nextPWMCount0_carry__2_i_2__3_n_0;
  wire nextPWMCount0_carry__2_i_3__3_n_0;
  wire nextPWMCount0_carry__2_i_4__3_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1__3_n_0;
  wire nextPWMCount0_carry__3_i_2__3_n_0;
  wire nextPWMCount0_carry__3_i_3__3_n_0;
  wire nextPWMCount0_carry__3_i_4__3_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1__3_n_0;
  wire nextPWMCount0_carry__4_i_2__3_n_0;
  wire nextPWMCount0_carry__4_i_3__3_n_0;
  wire nextPWMCount0_carry__4_i_4__3_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1__3_n_0;
  wire nextPWMCount0_carry__5_i_2__3_n_0;
  wire nextPWMCount0_carry__5_i_3__3_n_0;
  wire nextPWMCount0_carry__5_i_4__3_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1__2_n_0;
  wire nextPWMCount0_carry__6_i_2__3_n_0;
  wire nextPWMCount0_carry__6_i_3__3_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1__3_n_0;
  wire nextPWMCount0_carry_i_2__3_n_0;
  wire nextPWMCount0_carry_i_3__3_n_0;
  wire nextPWMCount0_carry_i_4__3_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1__2_n_0;
  wire nextSecCount0_carry__0_i_2__2_n_0;
  wire nextSecCount0_carry__0_i_3__2_n_0;
  wire nextSecCount0_carry__0_i_4__2_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1__2_n_0;
  wire nextSecCount0_carry__1_i_2__2_n_0;
  wire nextSecCount0_carry__1_i_3__2_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1__2_n_0;
  wire nextSecCount0_carry_i_2__2_n_0;
  wire nextSecCount0_carry_i_3__2_n_0;
  wire nextSecCount0_carry_i_4__2_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_32;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \secCount[0]_i_1__2_n_0 ;
  wire \secCount[10]_i_1__2_n_0 ;
  wire \secCount[11]_i_2__2_n_0 ;
  wire \secCount[11]_i_3__2_n_0 ;
  wire \secCount[11]_i_4__2_n_0 ;
  wire \secCount[11]_i_5__2_n_0 ;
  wire \secCount[11]_i_6__2_n_0 ;
  wire \secCount[11]_i_7__2_n_0 ;
  wire \secCount[11]_i_8__2_n_0 ;
  wire \secCount[11]_i_9__2_n_0 ;
  wire \secCount[1]_i_1__2_n_0 ;
  wire \secCount[2]_i_1__2_n_0 ;
  wire \secCount[3]_i_1__2_n_0 ;
  wire \secCount[4]_i_1__2_n_0 ;
  wire \secCount[5]_i_1__2_n_0 ;
  wire \secCount[6]_i_1__2_n_0 ;
  wire \secCount[7]_i_1__2_n_0 ;
  wire \secCount[8]_i_1__2_n_0 ;
  wire \secCount[9]_i_1__2_n_0 ;
  wire \secCount_reg_n_0_[0] ;
  wire \secCount_reg_n_0_[10] ;
  wire \secCount_reg_n_0_[11] ;
  wire \secCount_reg_n_0_[1] ;
  wire \secCount_reg_n_0_[2] ;
  wire \secCount_reg_n_0_[3] ;
  wire \secCount_reg_n_0_[4] ;
  wire \secCount_reg_n_0_[5] ;
  wire \secCount_reg_n_0_[6] ;
  wire \secCount_reg_n_0_[7] ;
  wire \secCount_reg_n_0_[8] ;
  wire \secCount_reg_n_0_[9] ;
  wire [0:0]\slv_reg0_reg[3] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2__2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(\FSM_sequential_state[1]_i_3__2_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3__2 
       (.I0(\FSM_sequential_state[2]_i_10__3_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11__3_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9__3_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8__3_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4__2_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7__3_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4__2 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10__3 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11__3 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3__2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5__2 
       (.I0(\FSM_sequential_state[2]_i_6__2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__3_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8__3_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9__3_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10__3_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11__3_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6__2 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7__3 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8__3 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9__3 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9__3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_32),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1__2 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1__2 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1__2 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1__2 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1__2 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1__2 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1__2 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1__2 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1__2 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1__2 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1__2 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1__2 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1__2 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1__2 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1__2 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1__2 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1__2 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1__2 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1__2 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1__2 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1__2 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1__2 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1__2 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1__2 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1__2 
       (.I0(\slv_reg0_reg[3] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2__2 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3__2 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1__2 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1__2 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1__2 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1__2 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1__2 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1__2 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1__2 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1__2_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1__2_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1__2_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1__2_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1__2_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1__2_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1__2_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1__2_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1__2_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1__2_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1__2_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1__2_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1__2_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1__2_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1__2_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1__2_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1__2_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1__2_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1__2_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1__2_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1__2_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1__2_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1__2_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1__2_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3__2_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1__2_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1__2_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1__2_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1__2_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1__2_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1__2_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1__2_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1__2 
       (.I0(state[2]),
        .I1(\countCycle_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1__2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3__2_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3__2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4__2_n_0 ),
        .I3(\countCycle[31]_i_5__2_n_0 ),
        .O(\countCycle[31]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4__2 
       (.I0(\secCount_reg_n_0_[10] ),
        .I1(\secCount_reg_n_0_[9] ),
        .I2(\secCount_reg_n_0_[11] ),
        .I3(\secCount_reg_n_0_[6] ),
        .I4(\secCount_reg_n_0_[7] ),
        .I5(\secCount_reg_n_0_[8] ),
        .O(\countCycle[31]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5__2 
       (.I0(\secCount_reg_n_0_[5] ),
        .I1(\secCount_reg_n_0_[3] ),
        .I2(\secCount_reg_n_0_[4] ),
        .I3(\secCount_reg_n_0_[0] ),
        .I4(\secCount_reg_n_0_[1] ),
        .I5(\secCount_reg_n_0_[2] ),
        .O(\countCycle[31]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1__2 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1__2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1__2_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[12] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[13] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[14] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[15] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[16] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[17] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[18] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[19] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[20] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[21] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[22] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[23] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[24] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[25] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[26] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[27] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[28] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[29] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[30] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2__2_n_0 ),
        .Q(\countCycle_reg_n_0_[31] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1__2_n_0 ),
        .Q(\countCycle_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(\countCycle_reg_n_0_[0] ),
        .DI({\countCycle_reg_n_0_[4] ,\countCycle_reg_n_0_[3] ,\countCycle_reg_n_0_[2] ,\countCycle_reg_n_0_[1] }),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1__2_n_0,nextCountCycle0_carry_i_2__2_n_0,nextCountCycle0_carry_i_3__2_n_0,nextCountCycle0_carry_i_4__2_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[8] ,\countCycle_reg_n_0_[7] ,\countCycle_reg_n_0_[6] ,\countCycle_reg_n_0_[5] }),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1__2_n_0,nextCountCycle0_carry__0_i_2__2_n_0,nextCountCycle0_carry__0_i_3__2_n_0,nextCountCycle0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1__2
       (.I0(\countCycle_reg_n_0_[8] ),
        .O(nextCountCycle0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2__2
       (.I0(\countCycle_reg_n_0_[7] ),
        .O(nextCountCycle0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3__2
       (.I0(\countCycle_reg_n_0_[6] ),
        .O(nextCountCycle0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4__2
       (.I0(\countCycle_reg_n_0_[5] ),
        .O(nextCountCycle0_carry__0_i_4__2_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[12] ,\countCycle_reg_n_0_[11] ,\countCycle_reg_n_0_[10] ,\countCycle_reg_n_0_[9] }),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1__2_n_0,nextCountCycle0_carry__1_i_2__2_n_0,nextCountCycle0_carry__1_i_3__2_n_0,nextCountCycle0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1__2
       (.I0(\countCycle_reg_n_0_[12] ),
        .O(nextCountCycle0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2__2
       (.I0(\countCycle_reg_n_0_[11] ),
        .O(nextCountCycle0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3__2
       (.I0(\countCycle_reg_n_0_[10] ),
        .O(nextCountCycle0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4__2
       (.I0(\countCycle_reg_n_0_[9] ),
        .O(nextCountCycle0_carry__1_i_4__2_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[16] ,\countCycle_reg_n_0_[15] ,\countCycle_reg_n_0_[14] ,\countCycle_reg_n_0_[13] }),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1__2_n_0,nextCountCycle0_carry__2_i_2__2_n_0,nextCountCycle0_carry__2_i_3__2_n_0,nextCountCycle0_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1__2
       (.I0(\countCycle_reg_n_0_[16] ),
        .O(nextCountCycle0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2__2
       (.I0(\countCycle_reg_n_0_[15] ),
        .O(nextCountCycle0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3__2
       (.I0(\countCycle_reg_n_0_[14] ),
        .O(nextCountCycle0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4__2
       (.I0(\countCycle_reg_n_0_[13] ),
        .O(nextCountCycle0_carry__2_i_4__2_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[20] ,\countCycle_reg_n_0_[19] ,\countCycle_reg_n_0_[18] ,\countCycle_reg_n_0_[17] }),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1__2_n_0,nextCountCycle0_carry__3_i_2__2_n_0,nextCountCycle0_carry__3_i_3__2_n_0,nextCountCycle0_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1__2
       (.I0(\countCycle_reg_n_0_[20] ),
        .O(nextCountCycle0_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2__2
       (.I0(\countCycle_reg_n_0_[19] ),
        .O(nextCountCycle0_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3__2
       (.I0(\countCycle_reg_n_0_[18] ),
        .O(nextCountCycle0_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4__2
       (.I0(\countCycle_reg_n_0_[17] ),
        .O(nextCountCycle0_carry__3_i_4__2_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[24] ,\countCycle_reg_n_0_[23] ,\countCycle_reg_n_0_[22] ,\countCycle_reg_n_0_[21] }),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1__2_n_0,nextCountCycle0_carry__4_i_2__2_n_0,nextCountCycle0_carry__4_i_3__2_n_0,nextCountCycle0_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1__2
       (.I0(\countCycle_reg_n_0_[24] ),
        .O(nextCountCycle0_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2__2
       (.I0(\countCycle_reg_n_0_[23] ),
        .O(nextCountCycle0_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3__2
       (.I0(\countCycle_reg_n_0_[22] ),
        .O(nextCountCycle0_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4__2
       (.I0(\countCycle_reg_n_0_[21] ),
        .O(nextCountCycle0_carry__4_i_4__2_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[28] ,\countCycle_reg_n_0_[27] ,\countCycle_reg_n_0_[26] ,\countCycle_reg_n_0_[25] }),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1__2_n_0,nextCountCycle0_carry__5_i_2__2_n_0,nextCountCycle0_carry__5_i_3__2_n_0,nextCountCycle0_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1__2
       (.I0(\countCycle_reg_n_0_[28] ),
        .O(nextCountCycle0_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2__2
       (.I0(\countCycle_reg_n_0_[27] ),
        .O(nextCountCycle0_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3__2
       (.I0(\countCycle_reg_n_0_[26] ),
        .O(nextCountCycle0_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4__2
       (.I0(\countCycle_reg_n_0_[25] ),
        .O(nextCountCycle0_carry__5_i_4__2_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\countCycle_reg_n_0_[30] ,\countCycle_reg_n_0_[29] }),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1__2_n_0,nextCountCycle0_carry__6_i_2__2_n_0,nextCountCycle0_carry__6_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1__2
       (.I0(\countCycle_reg_n_0_[31] ),
        .O(nextCountCycle0_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2__2
       (.I0(\countCycle_reg_n_0_[30] ),
        .O(nextCountCycle0_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3__2
       (.I0(\countCycle_reg_n_0_[29] ),
        .O(nextCountCycle0_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1__2
       (.I0(\countCycle_reg_n_0_[4] ),
        .O(nextCountCycle0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2__2
       (.I0(\countCycle_reg_n_0_[3] ),
        .O(nextCountCycle0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3__2
       (.I0(\countCycle_reg_n_0_[2] ),
        .O(nextCountCycle0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4__2
       (.I0(\countCycle_reg_n_0_[1] ),
        .O(nextCountCycle0_carry_i_4__2_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1__3_n_0,nextPWMCount0_carry_i_2__3_n_0,nextPWMCount0_carry_i_3__3_n_0,nextPWMCount0_carry_i_4__3_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1__3_n_0,nextPWMCount0_carry__0_i_2__3_n_0,nextPWMCount0_carry__0_i_3__3_n_0,nextPWMCount0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1__3
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2__3
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3__3
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4__3
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4__3_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1__3_n_0,nextPWMCount0_carry__1_i_2__3_n_0,nextPWMCount0_carry__1_i_3__3_n_0,nextPWMCount0_carry__1_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1__3
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2__3
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3__3
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4__3
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4__3_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1__3_n_0,nextPWMCount0_carry__2_i_2__3_n_0,nextPWMCount0_carry__2_i_3__3_n_0,nextPWMCount0_carry__2_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1__3
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2__3
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3__3
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4__3
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4__3_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1__3_n_0,nextPWMCount0_carry__3_i_2__3_n_0,nextPWMCount0_carry__3_i_3__3_n_0,nextPWMCount0_carry__3_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1__3
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2__3
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3__3
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4__3
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4__3_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1__3_n_0,nextPWMCount0_carry__4_i_2__3_n_0,nextPWMCount0_carry__4_i_3__3_n_0,nextPWMCount0_carry__4_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1__3
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2__3
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3__3
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4__3
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4__3_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1__3_n_0,nextPWMCount0_carry__5_i_2__3_n_0,nextPWMCount0_carry__5_i_3__3_n_0,nextPWMCount0_carry__5_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1__3
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2__3
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3__3
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4__3
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4__3_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1__2_n_0,nextPWMCount0_carry__6_i_2__3_n_0,nextPWMCount0_carry__6_i_3__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1__2
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2__3
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3__3
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1__3
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2__3
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3__3
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4__3
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4__3_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(\secCount_reg_n_0_[0] ),
        .DI({\secCount_reg_n_0_[4] ,\secCount_reg_n_0_[3] ,\secCount_reg_n_0_[2] ,\secCount_reg_n_0_[1] }),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1__2_n_0,nextSecCount0_carry_i_2__2_n_0,nextSecCount0_carry_i_3__2_n_0,nextSecCount0_carry_i_4__2_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\secCount_reg_n_0_[8] ,\secCount_reg_n_0_[7] ,\secCount_reg_n_0_[6] ,\secCount_reg_n_0_[5] }),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1__2_n_0,nextSecCount0_carry__0_i_2__2_n_0,nextSecCount0_carry__0_i_3__2_n_0,nextSecCount0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1__2
       (.I0(\secCount_reg_n_0_[8] ),
        .O(nextSecCount0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2__2
       (.I0(\secCount_reg_n_0_[7] ),
        .O(nextSecCount0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3__2
       (.I0(\secCount_reg_n_0_[6] ),
        .O(nextSecCount0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4__2
       (.I0(\secCount_reg_n_0_[5] ),
        .O(nextSecCount0_carry__0_i_4__2_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\secCount_reg_n_0_[10] ,\secCount_reg_n_0_[9] }),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1__2_n_0,nextSecCount0_carry__1_i_2__2_n_0,nextSecCount0_carry__1_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1__2
       (.I0(\secCount_reg_n_0_[11] ),
        .O(nextSecCount0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2__2
       (.I0(\secCount_reg_n_0_[10] ),
        .O(nextSecCount0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3__2
       (.I0(\secCount_reg_n_0_[9] ),
        .O(nextSecCount0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1__2
       (.I0(\secCount_reg_n_0_[4] ),
        .O(nextSecCount0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2__2
       (.I0(\secCount_reg_n_0_[3] ),
        .O(nextSecCount0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3__2
       (.I0(\secCount_reg_n_0_[2] ),
        .O(nextSecCount0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4__2
       (.I0(\secCount_reg_n_0_[1] ),
        .O(nextSecCount0_carry_i_4__2_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_10 pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_34),
        .\FSM_sequential_state_reg[1] (pwm__n_33),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2__2_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3__2_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_32),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3__2_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2__2_n_0 ),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5__2_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3__2_n_0 ),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[3] (\slv_reg0_reg[3] ),
        .\slv_reg2_reg[11] ({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .\slv_reg2_reg[15] ({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .\slv_reg2_reg[19] ({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .\slv_reg2_reg[23] ({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .\slv_reg2_reg[27] ({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .\slv_reg2_reg[3] ({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .\slv_reg2_reg[7] ({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1__2 
       (.I0(\secCount_reg_n_0_[0] ),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1__2 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1__2 
       (.I0(\secCount[11]_i_3__2_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2__2 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3__2 
       (.I0(\secCount[11]_i_4__2_n_0 ),
        .I1(\secCount[11]_i_5__2_n_0 ),
        .I2(\secCount[11]_i_6__2_n_0 ),
        .I3(\secCount[11]_i_7__2_n_0 ),
        .I4(\secCount[11]_i_8__2_n_0 ),
        .I5(\secCount[11]_i_9__2_n_0 ),
        .O(\secCount[11]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4__2 
       (.I0(\countCycle_reg_n_0_[0] ),
        .I1(\countCycle_reg_n_0_[1] ),
        .O(\secCount[11]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5__2 
       (.I0(\countCycle_reg_n_0_[4] ),
        .I1(\countCycle_reg_n_0_[5] ),
        .I2(\countCycle_reg_n_0_[2] ),
        .I3(\countCycle_reg_n_0_[3] ),
        .I4(\countCycle_reg_n_0_[7] ),
        .I5(\countCycle_reg_n_0_[6] ),
        .O(\secCount[11]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6__2 
       (.I0(\countCycle_reg_n_0_[10] ),
        .I1(\countCycle_reg_n_0_[11] ),
        .I2(\countCycle_reg_n_0_[8] ),
        .I3(\countCycle_reg_n_0_[9] ),
        .I4(\countCycle_reg_n_0_[13] ),
        .I5(\countCycle_reg_n_0_[12] ),
        .O(\secCount[11]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7__2 
       (.I0(\countCycle_reg_n_0_[16] ),
        .I1(\countCycle_reg_n_0_[17] ),
        .I2(\countCycle_reg_n_0_[14] ),
        .I3(\countCycle_reg_n_0_[15] ),
        .I4(\countCycle_reg_n_0_[19] ),
        .I5(\countCycle_reg_n_0_[18] ),
        .O(\secCount[11]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8__2 
       (.I0(\countCycle_reg_n_0_[22] ),
        .I1(\countCycle_reg_n_0_[23] ),
        .I2(\countCycle_reg_n_0_[20] ),
        .I3(\countCycle_reg_n_0_[21] ),
        .I4(\countCycle_reg_n_0_[25] ),
        .I5(\countCycle_reg_n_0_[24] ),
        .O(\secCount[11]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9__2 
       (.I0(\countCycle_reg_n_0_[28] ),
        .I1(\countCycle_reg_n_0_[29] ),
        .I2(\countCycle_reg_n_0_[26] ),
        .I3(\countCycle_reg_n_0_[27] ),
        .I4(\countCycle_reg_n_0_[31] ),
        .I5(\countCycle_reg_n_0_[30] ),
        .O(\secCount[11]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1__2 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1__2 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1__2 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1__2 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1__2 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1__2 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1__2 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1__2 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1__2 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1__2_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2__2_n_0 ),
        .Q(\secCount_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1__2_n_0 ),
        .Q(\secCount_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwmTop" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_3
   (pwm,
    Q,
    \slv_reg0_reg[4] ,
    s00_axi_aresetn,
    SR,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[4] ;
  input s00_axi_aresetn;
  input [0:0]SR;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2__3_n_0 ;
  wire \FSM_sequential_state[1]_i_2__3_n_0 ;
  wire \FSM_sequential_state[1]_i_3__3_n_0 ;
  wire \FSM_sequential_state[1]_i_4__3_n_0 ;
  wire \FSM_sequential_state[2]_i_10__2_n_0 ;
  wire \FSM_sequential_state[2]_i_11__2_n_0 ;
  wire \FSM_sequential_state[2]_i_3__3_n_0 ;
  wire \FSM_sequential_state[2]_i_5__3_n_0 ;
  wire \FSM_sequential_state[2]_i_6__3_n_0 ;
  wire \FSM_sequential_state[2]_i_7__2_n_0 ;
  wire \FSM_sequential_state[2]_i_8__2_n_0 ;
  wire \FSM_sequential_state[2]_i_9__2_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1__3_n_0 ;
  wire \PWMCount[10]_i_1__3_n_0 ;
  wire \PWMCount[11]_i_1__3_n_0 ;
  wire \PWMCount[12]_i_1__3_n_0 ;
  wire \PWMCount[13]_i_1__3_n_0 ;
  wire \PWMCount[14]_i_1__3_n_0 ;
  wire \PWMCount[15]_i_1__3_n_0 ;
  wire \PWMCount[16]_i_1__3_n_0 ;
  wire \PWMCount[17]_i_1__3_n_0 ;
  wire \PWMCount[18]_i_1__3_n_0 ;
  wire \PWMCount[19]_i_1__3_n_0 ;
  wire \PWMCount[1]_i_1__3_n_0 ;
  wire \PWMCount[20]_i_1__3_n_0 ;
  wire \PWMCount[21]_i_1__3_n_0 ;
  wire \PWMCount[22]_i_1__3_n_0 ;
  wire \PWMCount[23]_i_1__3_n_0 ;
  wire \PWMCount[24]_i_1__3_n_0 ;
  wire \PWMCount[25]_i_1__3_n_0 ;
  wire \PWMCount[26]_i_1__3_n_0 ;
  wire \PWMCount[27]_i_1__3_n_0 ;
  wire \PWMCount[28]_i_1__3_n_0 ;
  wire \PWMCount[29]_i_1__3_n_0 ;
  wire \PWMCount[2]_i_1__3_n_0 ;
  wire \PWMCount[30]_i_1__3_n_0 ;
  wire \PWMCount[31]_i_1__3_n_0 ;
  wire \PWMCount[31]_i_3__3_n_0 ;
  wire \PWMCount[3]_i_1__3_n_0 ;
  wire \PWMCount[4]_i_1__3_n_0 ;
  wire \PWMCount[5]_i_1__3_n_0 ;
  wire \PWMCount[6]_i_1__3_n_0 ;
  wire \PWMCount[7]_i_1__3_n_0 ;
  wire \PWMCount[8]_i_1__3_n_0 ;
  wire \PWMCount[9]_i_1__3_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \countCycle[0]_i_1__3_n_0 ;
  wire \countCycle[10]_i_1__3_n_0 ;
  wire \countCycle[11]_i_1__3_n_0 ;
  wire \countCycle[12]_i_1__3_n_0 ;
  wire \countCycle[13]_i_1__3_n_0 ;
  wire \countCycle[14]_i_1__3_n_0 ;
  wire \countCycle[15]_i_1__3_n_0 ;
  wire \countCycle[16]_i_1__3_n_0 ;
  wire \countCycle[17]_i_1__3_n_0 ;
  wire \countCycle[18]_i_1__3_n_0 ;
  wire \countCycle[19]_i_1__3_n_0 ;
  wire \countCycle[1]_i_1__3_n_0 ;
  wire \countCycle[20]_i_1__3_n_0 ;
  wire \countCycle[21]_i_1__3_n_0 ;
  wire \countCycle[22]_i_1__3_n_0 ;
  wire \countCycle[23]_i_1__3_n_0 ;
  wire \countCycle[24]_i_1__3_n_0 ;
  wire \countCycle[25]_i_1__3_n_0 ;
  wire \countCycle[26]_i_1__3_n_0 ;
  wire \countCycle[27]_i_1__3_n_0 ;
  wire \countCycle[28]_i_1__3_n_0 ;
  wire \countCycle[29]_i_1__3_n_0 ;
  wire \countCycle[2]_i_1__3_n_0 ;
  wire \countCycle[30]_i_1__3_n_0 ;
  wire \countCycle[31]_i_2__3_n_0 ;
  wire \countCycle[31]_i_3__3_n_0 ;
  wire \countCycle[31]_i_4__3_n_0 ;
  wire \countCycle[31]_i_5__3_n_0 ;
  wire \countCycle[3]_i_1__3_n_0 ;
  wire \countCycle[4]_i_1__3_n_0 ;
  wire \countCycle[5]_i_1__3_n_0 ;
  wire \countCycle[6]_i_1__3_n_0 ;
  wire \countCycle[7]_i_1__3_n_0 ;
  wire \countCycle[8]_i_1__3_n_0 ;
  wire \countCycle[9]_i_1__3_n_0 ;
  wire \countCycle_reg_n_0_[0] ;
  wire \countCycle_reg_n_0_[10] ;
  wire \countCycle_reg_n_0_[11] ;
  wire \countCycle_reg_n_0_[12] ;
  wire \countCycle_reg_n_0_[13] ;
  wire \countCycle_reg_n_0_[14] ;
  wire \countCycle_reg_n_0_[15] ;
  wire \countCycle_reg_n_0_[16] ;
  wire \countCycle_reg_n_0_[17] ;
  wire \countCycle_reg_n_0_[18] ;
  wire \countCycle_reg_n_0_[19] ;
  wire \countCycle_reg_n_0_[1] ;
  wire \countCycle_reg_n_0_[20] ;
  wire \countCycle_reg_n_0_[21] ;
  wire \countCycle_reg_n_0_[22] ;
  wire \countCycle_reg_n_0_[23] ;
  wire \countCycle_reg_n_0_[24] ;
  wire \countCycle_reg_n_0_[25] ;
  wire \countCycle_reg_n_0_[26] ;
  wire \countCycle_reg_n_0_[27] ;
  wire \countCycle_reg_n_0_[28] ;
  wire \countCycle_reg_n_0_[29] ;
  wire \countCycle_reg_n_0_[2] ;
  wire \countCycle_reg_n_0_[30] ;
  wire \countCycle_reg_n_0_[31] ;
  wire \countCycle_reg_n_0_[3] ;
  wire \countCycle_reg_n_0_[4] ;
  wire \countCycle_reg_n_0_[5] ;
  wire \countCycle_reg_n_0_[6] ;
  wire \countCycle_reg_n_0_[7] ;
  wire \countCycle_reg_n_0_[8] ;
  wire \countCycle_reg_n_0_[9] ;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__0_n_4;
  wire highCount_carry__0_n_5;
  wire highCount_carry__0_n_6;
  wire highCount_carry__0_n_7;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__1_n_4;
  wire highCount_carry__1_n_5;
  wire highCount_carry__1_n_6;
  wire highCount_carry__1_n_7;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__2_n_4;
  wire highCount_carry__2_n_5;
  wire highCount_carry__2_n_6;
  wire highCount_carry__2_n_7;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__3_n_4;
  wire highCount_carry__3_n_5;
  wire highCount_carry__3_n_6;
  wire highCount_carry__3_n_7;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__4_n_4;
  wire highCount_carry__4_n_5;
  wire highCount_carry__4_n_6;
  wire highCount_carry__4_n_7;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__5_n_4;
  wire highCount_carry__5_n_5;
  wire highCount_carry__5_n_6;
  wire highCount_carry__5_n_7;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry__6_n_4;
  wire highCount_carry__6_n_5;
  wire highCount_carry__6_n_6;
  wire highCount_carry__6_n_7;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire highCount_carry_n_4;
  wire highCount_carry_n_5;
  wire highCount_carry_n_6;
  wire highCount_carry_n_7;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1__3_n_0;
  wire nextCountCycle0_carry__0_i_2__3_n_0;
  wire nextCountCycle0_carry__0_i_3__3_n_0;
  wire nextCountCycle0_carry__0_i_4__3_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1__3_n_0;
  wire nextCountCycle0_carry__1_i_2__3_n_0;
  wire nextCountCycle0_carry__1_i_3__3_n_0;
  wire nextCountCycle0_carry__1_i_4__3_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1__3_n_0;
  wire nextCountCycle0_carry__2_i_2__3_n_0;
  wire nextCountCycle0_carry__2_i_3__3_n_0;
  wire nextCountCycle0_carry__2_i_4__3_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1__3_n_0;
  wire nextCountCycle0_carry__3_i_2__3_n_0;
  wire nextCountCycle0_carry__3_i_3__3_n_0;
  wire nextCountCycle0_carry__3_i_4__3_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1__3_n_0;
  wire nextCountCycle0_carry__4_i_2__3_n_0;
  wire nextCountCycle0_carry__4_i_3__3_n_0;
  wire nextCountCycle0_carry__4_i_4__3_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1__3_n_0;
  wire nextCountCycle0_carry__5_i_2__3_n_0;
  wire nextCountCycle0_carry__5_i_3__3_n_0;
  wire nextCountCycle0_carry__5_i_4__3_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1__3_n_0;
  wire nextCountCycle0_carry__6_i_2__3_n_0;
  wire nextCountCycle0_carry__6_i_3__3_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1__3_n_0;
  wire nextCountCycle0_carry_i_2__3_n_0;
  wire nextCountCycle0_carry_i_3__3_n_0;
  wire nextCountCycle0_carry_i_4__3_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1__2_n_0;
  wire nextPWMCount0_carry__0_i_2__2_n_0;
  wire nextPWMCount0_carry__0_i_3__2_n_0;
  wire nextPWMCount0_carry__0_i_4__2_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1__2_n_0;
  wire nextPWMCount0_carry__1_i_2__2_n_0;
  wire nextPWMCount0_carry__1_i_3__2_n_0;
  wire nextPWMCount0_carry__1_i_4__2_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1__2_n_0;
  wire nextPWMCount0_carry__2_i_2__2_n_0;
  wire nextPWMCount0_carry__2_i_3__2_n_0;
  wire nextPWMCount0_carry__2_i_4__2_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1__2_n_0;
  wire nextPWMCount0_carry__3_i_2__2_n_0;
  wire nextPWMCount0_carry__3_i_3__2_n_0;
  wire nextPWMCount0_carry__3_i_4__2_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1__2_n_0;
  wire nextPWMCount0_carry__4_i_2__2_n_0;
  wire nextPWMCount0_carry__4_i_3__2_n_0;
  wire nextPWMCount0_carry__4_i_4__2_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1__2_n_0;
  wire nextPWMCount0_carry__5_i_2__2_n_0;
  wire nextPWMCount0_carry__5_i_3__2_n_0;
  wire nextPWMCount0_carry__5_i_4__2_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1__3_n_0;
  wire nextPWMCount0_carry__6_i_2__2_n_0;
  wire nextPWMCount0_carry__6_i_3__2_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1__2_n_0;
  wire nextPWMCount0_carry_i_2__2_n_0;
  wire nextPWMCount0_carry_i_3__2_n_0;
  wire nextPWMCount0_carry_i_4__2_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1__3_n_0;
  wire nextSecCount0_carry__0_i_2__3_n_0;
  wire nextSecCount0_carry__0_i_3__3_n_0;
  wire nextSecCount0_carry__0_i_4__3_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1__3_n_0;
  wire nextSecCount0_carry__1_i_2__3_n_0;
  wire nextSecCount0_carry__1_i_3__3_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1__3_n_0;
  wire nextSecCount0_carry_i_2__3_n_0;
  wire nextSecCount0_carry_i_3__3_n_0;
  wire nextSecCount0_carry_i_4__3_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_32;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \secCount[0]_i_1__3_n_0 ;
  wire \secCount[10]_i_1__3_n_0 ;
  wire \secCount[11]_i_2__3_n_0 ;
  wire \secCount[11]_i_3__3_n_0 ;
  wire \secCount[11]_i_4__3_n_0 ;
  wire \secCount[11]_i_5__3_n_0 ;
  wire \secCount[11]_i_6__3_n_0 ;
  wire \secCount[11]_i_7__3_n_0 ;
  wire \secCount[11]_i_8__3_n_0 ;
  wire \secCount[11]_i_9__3_n_0 ;
  wire \secCount[1]_i_1__3_n_0 ;
  wire \secCount[2]_i_1__3_n_0 ;
  wire \secCount[3]_i_1__3_n_0 ;
  wire \secCount[4]_i_1__3_n_0 ;
  wire \secCount[5]_i_1__3_n_0 ;
  wire \secCount[6]_i_1__3_n_0 ;
  wire \secCount[7]_i_1__3_n_0 ;
  wire \secCount[8]_i_1__3_n_0 ;
  wire \secCount[9]_i_1__3_n_0 ;
  wire \secCount_reg_n_0_[0] ;
  wire \secCount_reg_n_0_[10] ;
  wire \secCount_reg_n_0_[11] ;
  wire \secCount_reg_n_0_[1] ;
  wire \secCount_reg_n_0_[2] ;
  wire \secCount_reg_n_0_[3] ;
  wire \secCount_reg_n_0_[4] ;
  wire \secCount_reg_n_0_[5] ;
  wire \secCount_reg_n_0_[6] ;
  wire \secCount_reg_n_0_[7] ;
  wire \secCount_reg_n_0_[8] ;
  wire \secCount_reg_n_0_[9] ;
  wire [0:0]\slv_reg0_reg[4] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2__3 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2__3 
       (.I0(\FSM_sequential_state[1]_i_3__3_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3__3 
       (.I0(\FSM_sequential_state[2]_i_10__2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11__2_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9__2_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8__2_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4__3_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7__2_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4__3 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10__2 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11__2 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3__3 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5__3 
       (.I0(\FSM_sequential_state[2]_i_6__3_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__2_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8__2_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9__2_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10__2_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11__2_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6__3 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7__2 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8__2 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9__2 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9__2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_32),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1__3 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1__3 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1__3 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1__3 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1__3 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1__3 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1__3 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1__3 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1__3 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1__3 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1__3 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1__3 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1__3 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1__3 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1__3 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1__3 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1__3 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1__3 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1__3 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1__3 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1__3 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1__3 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1__3 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1__3 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1__3 
       (.I0(\slv_reg0_reg[4] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2__3 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3__3 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1__3 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1__3 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1__3 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1__3 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1__3 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1__3 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1__3 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1__3_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1__3_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1__3_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1__3_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1__3_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1__3_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1__3_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1__3_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1__3_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1__3_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1__3_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1__3_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1__3_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1__3_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1__3_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1__3_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1__3_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1__3_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1__3_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1__3_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1__3_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1__3_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1__3_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1__3_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3__3_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1__3_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1__3_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1__3_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1__3_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1__3_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1__3_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1__3_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1__3 
       (.I0(state[2]),
        .I1(\countCycle_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1__3 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3__3_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3__3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4__3_n_0 ),
        .I3(\countCycle[31]_i_5__3_n_0 ),
        .O(\countCycle[31]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4__3 
       (.I0(\secCount_reg_n_0_[10] ),
        .I1(\secCount_reg_n_0_[9] ),
        .I2(\secCount_reg_n_0_[11] ),
        .I3(\secCount_reg_n_0_[6] ),
        .I4(\secCount_reg_n_0_[7] ),
        .I5(\secCount_reg_n_0_[8] ),
        .O(\countCycle[31]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5__3 
       (.I0(\secCount_reg_n_0_[5] ),
        .I1(\secCount_reg_n_0_[3] ),
        .I2(\secCount_reg_n_0_[4] ),
        .I3(\secCount_reg_n_0_[0] ),
        .I4(\secCount_reg_n_0_[1] ),
        .I5(\secCount_reg_n_0_[2] ),
        .O(\countCycle[31]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1__3 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1__3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1__3_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[12] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[13] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[14] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[15] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[16] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[17] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[18] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[19] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[20] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[21] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[22] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[23] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[24] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[25] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[26] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[27] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[28] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[29] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[30] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2__3_n_0 ),
        .Q(\countCycle_reg_n_0_[31] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1__3_n_0 ),
        .Q(\countCycle_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(\countCycle_reg_n_0_[0] ),
        .DI({\countCycle_reg_n_0_[4] ,\countCycle_reg_n_0_[3] ,\countCycle_reg_n_0_[2] ,\countCycle_reg_n_0_[1] }),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1__3_n_0,nextCountCycle0_carry_i_2__3_n_0,nextCountCycle0_carry_i_3__3_n_0,nextCountCycle0_carry_i_4__3_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[8] ,\countCycle_reg_n_0_[7] ,\countCycle_reg_n_0_[6] ,\countCycle_reg_n_0_[5] }),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1__3_n_0,nextCountCycle0_carry__0_i_2__3_n_0,nextCountCycle0_carry__0_i_3__3_n_0,nextCountCycle0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1__3
       (.I0(\countCycle_reg_n_0_[8] ),
        .O(nextCountCycle0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2__3
       (.I0(\countCycle_reg_n_0_[7] ),
        .O(nextCountCycle0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3__3
       (.I0(\countCycle_reg_n_0_[6] ),
        .O(nextCountCycle0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4__3
       (.I0(\countCycle_reg_n_0_[5] ),
        .O(nextCountCycle0_carry__0_i_4__3_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[12] ,\countCycle_reg_n_0_[11] ,\countCycle_reg_n_0_[10] ,\countCycle_reg_n_0_[9] }),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1__3_n_0,nextCountCycle0_carry__1_i_2__3_n_0,nextCountCycle0_carry__1_i_3__3_n_0,nextCountCycle0_carry__1_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1__3
       (.I0(\countCycle_reg_n_0_[12] ),
        .O(nextCountCycle0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2__3
       (.I0(\countCycle_reg_n_0_[11] ),
        .O(nextCountCycle0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3__3
       (.I0(\countCycle_reg_n_0_[10] ),
        .O(nextCountCycle0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4__3
       (.I0(\countCycle_reg_n_0_[9] ),
        .O(nextCountCycle0_carry__1_i_4__3_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[16] ,\countCycle_reg_n_0_[15] ,\countCycle_reg_n_0_[14] ,\countCycle_reg_n_0_[13] }),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1__3_n_0,nextCountCycle0_carry__2_i_2__3_n_0,nextCountCycle0_carry__2_i_3__3_n_0,nextCountCycle0_carry__2_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1__3
       (.I0(\countCycle_reg_n_0_[16] ),
        .O(nextCountCycle0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2__3
       (.I0(\countCycle_reg_n_0_[15] ),
        .O(nextCountCycle0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3__3
       (.I0(\countCycle_reg_n_0_[14] ),
        .O(nextCountCycle0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4__3
       (.I0(\countCycle_reg_n_0_[13] ),
        .O(nextCountCycle0_carry__2_i_4__3_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[20] ,\countCycle_reg_n_0_[19] ,\countCycle_reg_n_0_[18] ,\countCycle_reg_n_0_[17] }),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1__3_n_0,nextCountCycle0_carry__3_i_2__3_n_0,nextCountCycle0_carry__3_i_3__3_n_0,nextCountCycle0_carry__3_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1__3
       (.I0(\countCycle_reg_n_0_[20] ),
        .O(nextCountCycle0_carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2__3
       (.I0(\countCycle_reg_n_0_[19] ),
        .O(nextCountCycle0_carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3__3
       (.I0(\countCycle_reg_n_0_[18] ),
        .O(nextCountCycle0_carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4__3
       (.I0(\countCycle_reg_n_0_[17] ),
        .O(nextCountCycle0_carry__3_i_4__3_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[24] ,\countCycle_reg_n_0_[23] ,\countCycle_reg_n_0_[22] ,\countCycle_reg_n_0_[21] }),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1__3_n_0,nextCountCycle0_carry__4_i_2__3_n_0,nextCountCycle0_carry__4_i_3__3_n_0,nextCountCycle0_carry__4_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1__3
       (.I0(\countCycle_reg_n_0_[24] ),
        .O(nextCountCycle0_carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2__3
       (.I0(\countCycle_reg_n_0_[23] ),
        .O(nextCountCycle0_carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3__3
       (.I0(\countCycle_reg_n_0_[22] ),
        .O(nextCountCycle0_carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4__3
       (.I0(\countCycle_reg_n_0_[21] ),
        .O(nextCountCycle0_carry__4_i_4__3_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[28] ,\countCycle_reg_n_0_[27] ,\countCycle_reg_n_0_[26] ,\countCycle_reg_n_0_[25] }),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1__3_n_0,nextCountCycle0_carry__5_i_2__3_n_0,nextCountCycle0_carry__5_i_3__3_n_0,nextCountCycle0_carry__5_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1__3
       (.I0(\countCycle_reg_n_0_[28] ),
        .O(nextCountCycle0_carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2__3
       (.I0(\countCycle_reg_n_0_[27] ),
        .O(nextCountCycle0_carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3__3
       (.I0(\countCycle_reg_n_0_[26] ),
        .O(nextCountCycle0_carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4__3
       (.I0(\countCycle_reg_n_0_[25] ),
        .O(nextCountCycle0_carry__5_i_4__3_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\countCycle_reg_n_0_[30] ,\countCycle_reg_n_0_[29] }),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1__3_n_0,nextCountCycle0_carry__6_i_2__3_n_0,nextCountCycle0_carry__6_i_3__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1__3
       (.I0(\countCycle_reg_n_0_[31] ),
        .O(nextCountCycle0_carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2__3
       (.I0(\countCycle_reg_n_0_[30] ),
        .O(nextCountCycle0_carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3__3
       (.I0(\countCycle_reg_n_0_[29] ),
        .O(nextCountCycle0_carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1__3
       (.I0(\countCycle_reg_n_0_[4] ),
        .O(nextCountCycle0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2__3
       (.I0(\countCycle_reg_n_0_[3] ),
        .O(nextCountCycle0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3__3
       (.I0(\countCycle_reg_n_0_[2] ),
        .O(nextCountCycle0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4__3
       (.I0(\countCycle_reg_n_0_[1] ),
        .O(nextCountCycle0_carry_i_4__3_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1__2_n_0,nextPWMCount0_carry_i_2__2_n_0,nextPWMCount0_carry_i_3__2_n_0,nextPWMCount0_carry_i_4__2_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1__2_n_0,nextPWMCount0_carry__0_i_2__2_n_0,nextPWMCount0_carry__0_i_3__2_n_0,nextPWMCount0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1__2
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2__2
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3__2
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4__2
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4__2_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1__2_n_0,nextPWMCount0_carry__1_i_2__2_n_0,nextPWMCount0_carry__1_i_3__2_n_0,nextPWMCount0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1__2
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2__2
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3__2
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4__2
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4__2_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1__2_n_0,nextPWMCount0_carry__2_i_2__2_n_0,nextPWMCount0_carry__2_i_3__2_n_0,nextPWMCount0_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1__2
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2__2
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3__2
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4__2
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4__2_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1__2_n_0,nextPWMCount0_carry__3_i_2__2_n_0,nextPWMCount0_carry__3_i_3__2_n_0,nextPWMCount0_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1__2
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2__2
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3__2
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4__2
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4__2_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1__2_n_0,nextPWMCount0_carry__4_i_2__2_n_0,nextPWMCount0_carry__4_i_3__2_n_0,nextPWMCount0_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1__2
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2__2
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3__2
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4__2
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4__2_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1__2_n_0,nextPWMCount0_carry__5_i_2__2_n_0,nextPWMCount0_carry__5_i_3__2_n_0,nextPWMCount0_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1__2
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2__2
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3__2
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4__2
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4__2_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1__3_n_0,nextPWMCount0_carry__6_i_2__2_n_0,nextPWMCount0_carry__6_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1__3
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2__2
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3__2
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1__2
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2__2
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3__2
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4__2
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4__2_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(\secCount_reg_n_0_[0] ),
        .DI({\secCount_reg_n_0_[4] ,\secCount_reg_n_0_[3] ,\secCount_reg_n_0_[2] ,\secCount_reg_n_0_[1] }),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1__3_n_0,nextSecCount0_carry_i_2__3_n_0,nextSecCount0_carry_i_3__3_n_0,nextSecCount0_carry_i_4__3_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\secCount_reg_n_0_[8] ,\secCount_reg_n_0_[7] ,\secCount_reg_n_0_[6] ,\secCount_reg_n_0_[5] }),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1__3_n_0,nextSecCount0_carry__0_i_2__3_n_0,nextSecCount0_carry__0_i_3__3_n_0,nextSecCount0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1__3
       (.I0(\secCount_reg_n_0_[8] ),
        .O(nextSecCount0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2__3
       (.I0(\secCount_reg_n_0_[7] ),
        .O(nextSecCount0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3__3
       (.I0(\secCount_reg_n_0_[6] ),
        .O(nextSecCount0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4__3
       (.I0(\secCount_reg_n_0_[5] ),
        .O(nextSecCount0_carry__0_i_4__3_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\secCount_reg_n_0_[10] ,\secCount_reg_n_0_[9] }),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1__3_n_0,nextSecCount0_carry__1_i_2__3_n_0,nextSecCount0_carry__1_i_3__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1__3
       (.I0(\secCount_reg_n_0_[11] ),
        .O(nextSecCount0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2__3
       (.I0(\secCount_reg_n_0_[10] ),
        .O(nextSecCount0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3__3
       (.I0(\secCount_reg_n_0_[9] ),
        .O(nextSecCount0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1__3
       (.I0(\secCount_reg_n_0_[4] ),
        .O(nextSecCount0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2__3
       (.I0(\secCount_reg_n_0_[3] ),
        .O(nextSecCount0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3__3
       (.I0(\secCount_reg_n_0_[2] ),
        .O(nextSecCount0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4__3
       (.I0(\secCount_reg_n_0_[1] ),
        .O(nextSecCount0_carry_i_4__3_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_9 pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_34),
        .\FSM_sequential_state_reg[1] (pwm__n_33),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2__3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3__3_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_32),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3__3_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2__3_n_0 ),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5__3_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3__3_n_0 ),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[4] (\slv_reg0_reg[4] ),
        .\slv_reg2_reg[11] ({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .\slv_reg2_reg[15] ({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .\slv_reg2_reg[19] ({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .\slv_reg2_reg[23] ({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .\slv_reg2_reg[27] ({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .\slv_reg2_reg[3] ({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .\slv_reg2_reg[7] ({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1__3 
       (.I0(\secCount_reg_n_0_[0] ),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1__3 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1__3 
       (.I0(\secCount[11]_i_3__3_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2__3 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3__3 
       (.I0(\secCount[11]_i_4__3_n_0 ),
        .I1(\secCount[11]_i_5__3_n_0 ),
        .I2(\secCount[11]_i_6__3_n_0 ),
        .I3(\secCount[11]_i_7__3_n_0 ),
        .I4(\secCount[11]_i_8__3_n_0 ),
        .I5(\secCount[11]_i_9__3_n_0 ),
        .O(\secCount[11]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4__3 
       (.I0(\countCycle_reg_n_0_[0] ),
        .I1(\countCycle_reg_n_0_[1] ),
        .O(\secCount[11]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5__3 
       (.I0(\countCycle_reg_n_0_[4] ),
        .I1(\countCycle_reg_n_0_[5] ),
        .I2(\countCycle_reg_n_0_[2] ),
        .I3(\countCycle_reg_n_0_[3] ),
        .I4(\countCycle_reg_n_0_[7] ),
        .I5(\countCycle_reg_n_0_[6] ),
        .O(\secCount[11]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6__3 
       (.I0(\countCycle_reg_n_0_[10] ),
        .I1(\countCycle_reg_n_0_[11] ),
        .I2(\countCycle_reg_n_0_[8] ),
        .I3(\countCycle_reg_n_0_[9] ),
        .I4(\countCycle_reg_n_0_[13] ),
        .I5(\countCycle_reg_n_0_[12] ),
        .O(\secCount[11]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7__3 
       (.I0(\countCycle_reg_n_0_[16] ),
        .I1(\countCycle_reg_n_0_[17] ),
        .I2(\countCycle_reg_n_0_[14] ),
        .I3(\countCycle_reg_n_0_[15] ),
        .I4(\countCycle_reg_n_0_[19] ),
        .I5(\countCycle_reg_n_0_[18] ),
        .O(\secCount[11]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8__3 
       (.I0(\countCycle_reg_n_0_[22] ),
        .I1(\countCycle_reg_n_0_[23] ),
        .I2(\countCycle_reg_n_0_[20] ),
        .I3(\countCycle_reg_n_0_[21] ),
        .I4(\countCycle_reg_n_0_[25] ),
        .I5(\countCycle_reg_n_0_[24] ),
        .O(\secCount[11]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9__3 
       (.I0(\countCycle_reg_n_0_[28] ),
        .I1(\countCycle_reg_n_0_[29] ),
        .I2(\countCycle_reg_n_0_[26] ),
        .I3(\countCycle_reg_n_0_[27] ),
        .I4(\countCycle_reg_n_0_[31] ),
        .I5(\countCycle_reg_n_0_[30] ),
        .O(\secCount[11]_i_9__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1__3 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1__3 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1__3 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1__3 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1__3 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1__3 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1__3 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1__3 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1__3 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1__3_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2__3_n_0 ),
        .Q(\secCount_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1__3_n_0 ),
        .Q(\secCount_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__3_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwmTop" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_4
   (pwm,
    Q,
    \slv_reg0_reg[5] ,
    s00_axi_aresetn,
    SR,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[5] ;
  input s00_axi_aresetn;
  input [0:0]SR;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2__4_n_0 ;
  wire \FSM_sequential_state[1]_i_2__4_n_0 ;
  wire \FSM_sequential_state[1]_i_3__4_n_0 ;
  wire \FSM_sequential_state[1]_i_4__4_n_0 ;
  wire \FSM_sequential_state[2]_i_10__1_n_0 ;
  wire \FSM_sequential_state[2]_i_11__1_n_0 ;
  wire \FSM_sequential_state[2]_i_3__4_n_0 ;
  wire \FSM_sequential_state[2]_i_5__4_n_0 ;
  wire \FSM_sequential_state[2]_i_6__4_n_0 ;
  wire \FSM_sequential_state[2]_i_7__1_n_0 ;
  wire \FSM_sequential_state[2]_i_8__1_n_0 ;
  wire \FSM_sequential_state[2]_i_9__1_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1__4_n_0 ;
  wire \PWMCount[10]_i_1__4_n_0 ;
  wire \PWMCount[11]_i_1__4_n_0 ;
  wire \PWMCount[12]_i_1__4_n_0 ;
  wire \PWMCount[13]_i_1__4_n_0 ;
  wire \PWMCount[14]_i_1__4_n_0 ;
  wire \PWMCount[15]_i_1__4_n_0 ;
  wire \PWMCount[16]_i_1__4_n_0 ;
  wire \PWMCount[17]_i_1__4_n_0 ;
  wire \PWMCount[18]_i_1__4_n_0 ;
  wire \PWMCount[19]_i_1__4_n_0 ;
  wire \PWMCount[1]_i_1__4_n_0 ;
  wire \PWMCount[20]_i_1__4_n_0 ;
  wire \PWMCount[21]_i_1__4_n_0 ;
  wire \PWMCount[22]_i_1__4_n_0 ;
  wire \PWMCount[23]_i_1__4_n_0 ;
  wire \PWMCount[24]_i_1__4_n_0 ;
  wire \PWMCount[25]_i_1__4_n_0 ;
  wire \PWMCount[26]_i_1__4_n_0 ;
  wire \PWMCount[27]_i_1__4_n_0 ;
  wire \PWMCount[28]_i_1__4_n_0 ;
  wire \PWMCount[29]_i_1__4_n_0 ;
  wire \PWMCount[2]_i_1__4_n_0 ;
  wire \PWMCount[30]_i_1__4_n_0 ;
  wire \PWMCount[31]_i_1__4_n_0 ;
  wire \PWMCount[31]_i_3__4_n_0 ;
  wire \PWMCount[3]_i_1__4_n_0 ;
  wire \PWMCount[4]_i_1__4_n_0 ;
  wire \PWMCount[5]_i_1__4_n_0 ;
  wire \PWMCount[6]_i_1__4_n_0 ;
  wire \PWMCount[7]_i_1__4_n_0 ;
  wire \PWMCount[8]_i_1__4_n_0 ;
  wire \PWMCount[9]_i_1__4_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \countCycle[0]_i_1__4_n_0 ;
  wire \countCycle[10]_i_1__4_n_0 ;
  wire \countCycle[11]_i_1__4_n_0 ;
  wire \countCycle[12]_i_1__4_n_0 ;
  wire \countCycle[13]_i_1__4_n_0 ;
  wire \countCycle[14]_i_1__4_n_0 ;
  wire \countCycle[15]_i_1__4_n_0 ;
  wire \countCycle[16]_i_1__4_n_0 ;
  wire \countCycle[17]_i_1__4_n_0 ;
  wire \countCycle[18]_i_1__4_n_0 ;
  wire \countCycle[19]_i_1__4_n_0 ;
  wire \countCycle[1]_i_1__4_n_0 ;
  wire \countCycle[20]_i_1__4_n_0 ;
  wire \countCycle[21]_i_1__4_n_0 ;
  wire \countCycle[22]_i_1__4_n_0 ;
  wire \countCycle[23]_i_1__4_n_0 ;
  wire \countCycle[24]_i_1__4_n_0 ;
  wire \countCycle[25]_i_1__4_n_0 ;
  wire \countCycle[26]_i_1__4_n_0 ;
  wire \countCycle[27]_i_1__4_n_0 ;
  wire \countCycle[28]_i_1__4_n_0 ;
  wire \countCycle[29]_i_1__4_n_0 ;
  wire \countCycle[2]_i_1__4_n_0 ;
  wire \countCycle[30]_i_1__4_n_0 ;
  wire \countCycle[31]_i_2__4_n_0 ;
  wire \countCycle[31]_i_3__4_n_0 ;
  wire \countCycle[31]_i_4__4_n_0 ;
  wire \countCycle[31]_i_5__4_n_0 ;
  wire \countCycle[3]_i_1__4_n_0 ;
  wire \countCycle[4]_i_1__4_n_0 ;
  wire \countCycle[5]_i_1__4_n_0 ;
  wire \countCycle[6]_i_1__4_n_0 ;
  wire \countCycle[7]_i_1__4_n_0 ;
  wire \countCycle[8]_i_1__4_n_0 ;
  wire \countCycle[9]_i_1__4_n_0 ;
  wire \countCycle_reg_n_0_[0] ;
  wire \countCycle_reg_n_0_[10] ;
  wire \countCycle_reg_n_0_[11] ;
  wire \countCycle_reg_n_0_[12] ;
  wire \countCycle_reg_n_0_[13] ;
  wire \countCycle_reg_n_0_[14] ;
  wire \countCycle_reg_n_0_[15] ;
  wire \countCycle_reg_n_0_[16] ;
  wire \countCycle_reg_n_0_[17] ;
  wire \countCycle_reg_n_0_[18] ;
  wire \countCycle_reg_n_0_[19] ;
  wire \countCycle_reg_n_0_[1] ;
  wire \countCycle_reg_n_0_[20] ;
  wire \countCycle_reg_n_0_[21] ;
  wire \countCycle_reg_n_0_[22] ;
  wire \countCycle_reg_n_0_[23] ;
  wire \countCycle_reg_n_0_[24] ;
  wire \countCycle_reg_n_0_[25] ;
  wire \countCycle_reg_n_0_[26] ;
  wire \countCycle_reg_n_0_[27] ;
  wire \countCycle_reg_n_0_[28] ;
  wire \countCycle_reg_n_0_[29] ;
  wire \countCycle_reg_n_0_[2] ;
  wire \countCycle_reg_n_0_[30] ;
  wire \countCycle_reg_n_0_[31] ;
  wire \countCycle_reg_n_0_[3] ;
  wire \countCycle_reg_n_0_[4] ;
  wire \countCycle_reg_n_0_[5] ;
  wire \countCycle_reg_n_0_[6] ;
  wire \countCycle_reg_n_0_[7] ;
  wire \countCycle_reg_n_0_[8] ;
  wire \countCycle_reg_n_0_[9] ;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__0_n_4;
  wire highCount_carry__0_n_5;
  wire highCount_carry__0_n_6;
  wire highCount_carry__0_n_7;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__1_n_4;
  wire highCount_carry__1_n_5;
  wire highCount_carry__1_n_6;
  wire highCount_carry__1_n_7;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__2_n_4;
  wire highCount_carry__2_n_5;
  wire highCount_carry__2_n_6;
  wire highCount_carry__2_n_7;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__3_n_4;
  wire highCount_carry__3_n_5;
  wire highCount_carry__3_n_6;
  wire highCount_carry__3_n_7;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__4_n_4;
  wire highCount_carry__4_n_5;
  wire highCount_carry__4_n_6;
  wire highCount_carry__4_n_7;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__5_n_4;
  wire highCount_carry__5_n_5;
  wire highCount_carry__5_n_6;
  wire highCount_carry__5_n_7;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry__6_n_4;
  wire highCount_carry__6_n_5;
  wire highCount_carry__6_n_6;
  wire highCount_carry__6_n_7;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire highCount_carry_n_4;
  wire highCount_carry_n_5;
  wire highCount_carry_n_6;
  wire highCount_carry_n_7;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1__4_n_0;
  wire nextCountCycle0_carry__0_i_2__4_n_0;
  wire nextCountCycle0_carry__0_i_3__4_n_0;
  wire nextCountCycle0_carry__0_i_4__4_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1__4_n_0;
  wire nextCountCycle0_carry__1_i_2__4_n_0;
  wire nextCountCycle0_carry__1_i_3__4_n_0;
  wire nextCountCycle0_carry__1_i_4__4_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1__4_n_0;
  wire nextCountCycle0_carry__2_i_2__4_n_0;
  wire nextCountCycle0_carry__2_i_3__4_n_0;
  wire nextCountCycle0_carry__2_i_4__4_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1__4_n_0;
  wire nextCountCycle0_carry__3_i_2__4_n_0;
  wire nextCountCycle0_carry__3_i_3__4_n_0;
  wire nextCountCycle0_carry__3_i_4__4_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1__4_n_0;
  wire nextCountCycle0_carry__4_i_2__4_n_0;
  wire nextCountCycle0_carry__4_i_3__4_n_0;
  wire nextCountCycle0_carry__4_i_4__4_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1__4_n_0;
  wire nextCountCycle0_carry__5_i_2__4_n_0;
  wire nextCountCycle0_carry__5_i_3__4_n_0;
  wire nextCountCycle0_carry__5_i_4__4_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1__4_n_0;
  wire nextCountCycle0_carry__6_i_2__4_n_0;
  wire nextCountCycle0_carry__6_i_3__4_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1__4_n_0;
  wire nextCountCycle0_carry_i_2__4_n_0;
  wire nextCountCycle0_carry_i_3__4_n_0;
  wire nextCountCycle0_carry_i_4__4_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1__1_n_0;
  wire nextPWMCount0_carry__0_i_2__1_n_0;
  wire nextPWMCount0_carry__0_i_3__1_n_0;
  wire nextPWMCount0_carry__0_i_4__1_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1__1_n_0;
  wire nextPWMCount0_carry__1_i_2__1_n_0;
  wire nextPWMCount0_carry__1_i_3__1_n_0;
  wire nextPWMCount0_carry__1_i_4__1_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1__1_n_0;
  wire nextPWMCount0_carry__2_i_2__1_n_0;
  wire nextPWMCount0_carry__2_i_3__1_n_0;
  wire nextPWMCount0_carry__2_i_4__1_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1__1_n_0;
  wire nextPWMCount0_carry__3_i_2__1_n_0;
  wire nextPWMCount0_carry__3_i_3__1_n_0;
  wire nextPWMCount0_carry__3_i_4__1_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1__1_n_0;
  wire nextPWMCount0_carry__4_i_2__1_n_0;
  wire nextPWMCount0_carry__4_i_3__1_n_0;
  wire nextPWMCount0_carry__4_i_4__1_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1__1_n_0;
  wire nextPWMCount0_carry__5_i_2__1_n_0;
  wire nextPWMCount0_carry__5_i_3__1_n_0;
  wire nextPWMCount0_carry__5_i_4__1_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1__4_n_0;
  wire nextPWMCount0_carry__6_i_2__1_n_0;
  wire nextPWMCount0_carry__6_i_3__1_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1__1_n_0;
  wire nextPWMCount0_carry_i_2__1_n_0;
  wire nextPWMCount0_carry_i_3__1_n_0;
  wire nextPWMCount0_carry_i_4__1_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1__4_n_0;
  wire nextSecCount0_carry__0_i_2__4_n_0;
  wire nextSecCount0_carry__0_i_3__4_n_0;
  wire nextSecCount0_carry__0_i_4__4_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1__4_n_0;
  wire nextSecCount0_carry__1_i_2__4_n_0;
  wire nextSecCount0_carry__1_i_3__4_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1__4_n_0;
  wire nextSecCount0_carry_i_2__4_n_0;
  wire nextSecCount0_carry_i_3__4_n_0;
  wire nextSecCount0_carry_i_4__4_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_32;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \secCount[0]_i_1__4_n_0 ;
  wire \secCount[10]_i_1__4_n_0 ;
  wire \secCount[11]_i_2__4_n_0 ;
  wire \secCount[11]_i_3__4_n_0 ;
  wire \secCount[11]_i_4__4_n_0 ;
  wire \secCount[11]_i_5__4_n_0 ;
  wire \secCount[11]_i_6__4_n_0 ;
  wire \secCount[11]_i_7__4_n_0 ;
  wire \secCount[11]_i_8__4_n_0 ;
  wire \secCount[11]_i_9__4_n_0 ;
  wire \secCount[1]_i_1__4_n_0 ;
  wire \secCount[2]_i_1__4_n_0 ;
  wire \secCount[3]_i_1__4_n_0 ;
  wire \secCount[4]_i_1__4_n_0 ;
  wire \secCount[5]_i_1__4_n_0 ;
  wire \secCount[6]_i_1__4_n_0 ;
  wire \secCount[7]_i_1__4_n_0 ;
  wire \secCount[8]_i_1__4_n_0 ;
  wire \secCount[9]_i_1__4_n_0 ;
  wire \secCount_reg_n_0_[0] ;
  wire \secCount_reg_n_0_[10] ;
  wire \secCount_reg_n_0_[11] ;
  wire \secCount_reg_n_0_[1] ;
  wire \secCount_reg_n_0_[2] ;
  wire \secCount_reg_n_0_[3] ;
  wire \secCount_reg_n_0_[4] ;
  wire \secCount_reg_n_0_[5] ;
  wire \secCount_reg_n_0_[6] ;
  wire \secCount_reg_n_0_[7] ;
  wire \secCount_reg_n_0_[8] ;
  wire \secCount_reg_n_0_[9] ;
  wire [0:0]\slv_reg0_reg[5] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2__4 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2__4 
       (.I0(\FSM_sequential_state[1]_i_3__4_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3__4 
       (.I0(\FSM_sequential_state[2]_i_10__1_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11__1_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9__1_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8__1_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4__4_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7__1_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4__4 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10__1 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11__1 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3__4 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5__4 
       (.I0(\FSM_sequential_state[2]_i_6__4_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__1_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8__1_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9__1_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10__1_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11__1_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6__4 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7__1 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8__1 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9__1 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_32),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1__4 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1__4 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1__4 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1__4 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1__4 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1__4 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1__4 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1__4 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1__4 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1__4 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1__4 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1__4 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1__4 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1__4 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1__4 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1__4 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1__4 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1__4 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1__4 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1__4 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1__4 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1__4 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1__4 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1__4 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1__4 
       (.I0(\slv_reg0_reg[5] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2__4 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3__4 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1__4 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1__4 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1__4 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1__4 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1__4 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1__4 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1__4 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1__4_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1__4_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1__4_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1__4_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1__4_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1__4_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1__4_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1__4_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1__4_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1__4_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1__4_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1__4_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1__4_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1__4_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1__4_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1__4_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1__4_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1__4_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1__4_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1__4_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1__4_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1__4_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1__4_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1__4_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3__4_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1__4_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1__4_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1__4_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1__4_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1__4_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1__4_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1__4_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1__4 
       (.I0(state[2]),
        .I1(\countCycle_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1__4 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3__4_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3__4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4__4_n_0 ),
        .I3(\countCycle[31]_i_5__4_n_0 ),
        .O(\countCycle[31]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4__4 
       (.I0(\secCount_reg_n_0_[10] ),
        .I1(\secCount_reg_n_0_[9] ),
        .I2(\secCount_reg_n_0_[11] ),
        .I3(\secCount_reg_n_0_[6] ),
        .I4(\secCount_reg_n_0_[7] ),
        .I5(\secCount_reg_n_0_[8] ),
        .O(\countCycle[31]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5__4 
       (.I0(\secCount_reg_n_0_[5] ),
        .I1(\secCount_reg_n_0_[3] ),
        .I2(\secCount_reg_n_0_[4] ),
        .I3(\secCount_reg_n_0_[0] ),
        .I4(\secCount_reg_n_0_[1] ),
        .I5(\secCount_reg_n_0_[2] ),
        .O(\countCycle[31]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1__4 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1__4_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[12] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[13] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[14] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[15] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[16] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[17] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[18] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[19] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[20] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[21] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[22] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[23] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[24] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[25] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[26] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[27] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[28] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[29] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[30] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2__4_n_0 ),
        .Q(\countCycle_reg_n_0_[31] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1__4_n_0 ),
        .Q(\countCycle_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(\countCycle_reg_n_0_[0] ),
        .DI({\countCycle_reg_n_0_[4] ,\countCycle_reg_n_0_[3] ,\countCycle_reg_n_0_[2] ,\countCycle_reg_n_0_[1] }),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1__4_n_0,nextCountCycle0_carry_i_2__4_n_0,nextCountCycle0_carry_i_3__4_n_0,nextCountCycle0_carry_i_4__4_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[8] ,\countCycle_reg_n_0_[7] ,\countCycle_reg_n_0_[6] ,\countCycle_reg_n_0_[5] }),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1__4_n_0,nextCountCycle0_carry__0_i_2__4_n_0,nextCountCycle0_carry__0_i_3__4_n_0,nextCountCycle0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1__4
       (.I0(\countCycle_reg_n_0_[8] ),
        .O(nextCountCycle0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2__4
       (.I0(\countCycle_reg_n_0_[7] ),
        .O(nextCountCycle0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3__4
       (.I0(\countCycle_reg_n_0_[6] ),
        .O(nextCountCycle0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4__4
       (.I0(\countCycle_reg_n_0_[5] ),
        .O(nextCountCycle0_carry__0_i_4__4_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[12] ,\countCycle_reg_n_0_[11] ,\countCycle_reg_n_0_[10] ,\countCycle_reg_n_0_[9] }),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1__4_n_0,nextCountCycle0_carry__1_i_2__4_n_0,nextCountCycle0_carry__1_i_3__4_n_0,nextCountCycle0_carry__1_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1__4
       (.I0(\countCycle_reg_n_0_[12] ),
        .O(nextCountCycle0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2__4
       (.I0(\countCycle_reg_n_0_[11] ),
        .O(nextCountCycle0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3__4
       (.I0(\countCycle_reg_n_0_[10] ),
        .O(nextCountCycle0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4__4
       (.I0(\countCycle_reg_n_0_[9] ),
        .O(nextCountCycle0_carry__1_i_4__4_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[16] ,\countCycle_reg_n_0_[15] ,\countCycle_reg_n_0_[14] ,\countCycle_reg_n_0_[13] }),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1__4_n_0,nextCountCycle0_carry__2_i_2__4_n_0,nextCountCycle0_carry__2_i_3__4_n_0,nextCountCycle0_carry__2_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1__4
       (.I0(\countCycle_reg_n_0_[16] ),
        .O(nextCountCycle0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2__4
       (.I0(\countCycle_reg_n_0_[15] ),
        .O(nextCountCycle0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3__4
       (.I0(\countCycle_reg_n_0_[14] ),
        .O(nextCountCycle0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4__4
       (.I0(\countCycle_reg_n_0_[13] ),
        .O(nextCountCycle0_carry__2_i_4__4_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[20] ,\countCycle_reg_n_0_[19] ,\countCycle_reg_n_0_[18] ,\countCycle_reg_n_0_[17] }),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1__4_n_0,nextCountCycle0_carry__3_i_2__4_n_0,nextCountCycle0_carry__3_i_3__4_n_0,nextCountCycle0_carry__3_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1__4
       (.I0(\countCycle_reg_n_0_[20] ),
        .O(nextCountCycle0_carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2__4
       (.I0(\countCycle_reg_n_0_[19] ),
        .O(nextCountCycle0_carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3__4
       (.I0(\countCycle_reg_n_0_[18] ),
        .O(nextCountCycle0_carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4__4
       (.I0(\countCycle_reg_n_0_[17] ),
        .O(nextCountCycle0_carry__3_i_4__4_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[24] ,\countCycle_reg_n_0_[23] ,\countCycle_reg_n_0_[22] ,\countCycle_reg_n_0_[21] }),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1__4_n_0,nextCountCycle0_carry__4_i_2__4_n_0,nextCountCycle0_carry__4_i_3__4_n_0,nextCountCycle0_carry__4_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1__4
       (.I0(\countCycle_reg_n_0_[24] ),
        .O(nextCountCycle0_carry__4_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2__4
       (.I0(\countCycle_reg_n_0_[23] ),
        .O(nextCountCycle0_carry__4_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3__4
       (.I0(\countCycle_reg_n_0_[22] ),
        .O(nextCountCycle0_carry__4_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4__4
       (.I0(\countCycle_reg_n_0_[21] ),
        .O(nextCountCycle0_carry__4_i_4__4_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[28] ,\countCycle_reg_n_0_[27] ,\countCycle_reg_n_0_[26] ,\countCycle_reg_n_0_[25] }),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1__4_n_0,nextCountCycle0_carry__5_i_2__4_n_0,nextCountCycle0_carry__5_i_3__4_n_0,nextCountCycle0_carry__5_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1__4
       (.I0(\countCycle_reg_n_0_[28] ),
        .O(nextCountCycle0_carry__5_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2__4
       (.I0(\countCycle_reg_n_0_[27] ),
        .O(nextCountCycle0_carry__5_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3__4
       (.I0(\countCycle_reg_n_0_[26] ),
        .O(nextCountCycle0_carry__5_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4__4
       (.I0(\countCycle_reg_n_0_[25] ),
        .O(nextCountCycle0_carry__5_i_4__4_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\countCycle_reg_n_0_[30] ,\countCycle_reg_n_0_[29] }),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1__4_n_0,nextCountCycle0_carry__6_i_2__4_n_0,nextCountCycle0_carry__6_i_3__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1__4
       (.I0(\countCycle_reg_n_0_[31] ),
        .O(nextCountCycle0_carry__6_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2__4
       (.I0(\countCycle_reg_n_0_[30] ),
        .O(nextCountCycle0_carry__6_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3__4
       (.I0(\countCycle_reg_n_0_[29] ),
        .O(nextCountCycle0_carry__6_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1__4
       (.I0(\countCycle_reg_n_0_[4] ),
        .O(nextCountCycle0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2__4
       (.I0(\countCycle_reg_n_0_[3] ),
        .O(nextCountCycle0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3__4
       (.I0(\countCycle_reg_n_0_[2] ),
        .O(nextCountCycle0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4__4
       (.I0(\countCycle_reg_n_0_[1] ),
        .O(nextCountCycle0_carry_i_4__4_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1__1_n_0,nextPWMCount0_carry_i_2__1_n_0,nextPWMCount0_carry_i_3__1_n_0,nextPWMCount0_carry_i_4__1_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1__1_n_0,nextPWMCount0_carry__0_i_2__1_n_0,nextPWMCount0_carry__0_i_3__1_n_0,nextPWMCount0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1__1
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2__1
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3__1
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4__1
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4__1_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1__1_n_0,nextPWMCount0_carry__1_i_2__1_n_0,nextPWMCount0_carry__1_i_3__1_n_0,nextPWMCount0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1__1
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2__1
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3__1
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4__1
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4__1_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1__1_n_0,nextPWMCount0_carry__2_i_2__1_n_0,nextPWMCount0_carry__2_i_3__1_n_0,nextPWMCount0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1__1
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2__1
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3__1
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4__1
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4__1_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1__1_n_0,nextPWMCount0_carry__3_i_2__1_n_0,nextPWMCount0_carry__3_i_3__1_n_0,nextPWMCount0_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1__1
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2__1
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3__1
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4__1
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4__1_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1__1_n_0,nextPWMCount0_carry__4_i_2__1_n_0,nextPWMCount0_carry__4_i_3__1_n_0,nextPWMCount0_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1__1
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2__1
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3__1
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4__1
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4__1_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1__1_n_0,nextPWMCount0_carry__5_i_2__1_n_0,nextPWMCount0_carry__5_i_3__1_n_0,nextPWMCount0_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1__1
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2__1
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3__1
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4__1
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4__1_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1__4_n_0,nextPWMCount0_carry__6_i_2__1_n_0,nextPWMCount0_carry__6_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1__4
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2__1
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3__1
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1__1
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2__1
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3__1
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4__1
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4__1_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(\secCount_reg_n_0_[0] ),
        .DI({\secCount_reg_n_0_[4] ,\secCount_reg_n_0_[3] ,\secCount_reg_n_0_[2] ,\secCount_reg_n_0_[1] }),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1__4_n_0,nextSecCount0_carry_i_2__4_n_0,nextSecCount0_carry_i_3__4_n_0,nextSecCount0_carry_i_4__4_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\secCount_reg_n_0_[8] ,\secCount_reg_n_0_[7] ,\secCount_reg_n_0_[6] ,\secCount_reg_n_0_[5] }),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1__4_n_0,nextSecCount0_carry__0_i_2__4_n_0,nextSecCount0_carry__0_i_3__4_n_0,nextSecCount0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1__4
       (.I0(\secCount_reg_n_0_[8] ),
        .O(nextSecCount0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2__4
       (.I0(\secCount_reg_n_0_[7] ),
        .O(nextSecCount0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3__4
       (.I0(\secCount_reg_n_0_[6] ),
        .O(nextSecCount0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4__4
       (.I0(\secCount_reg_n_0_[5] ),
        .O(nextSecCount0_carry__0_i_4__4_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\secCount_reg_n_0_[10] ,\secCount_reg_n_0_[9] }),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1__4_n_0,nextSecCount0_carry__1_i_2__4_n_0,nextSecCount0_carry__1_i_3__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1__4
       (.I0(\secCount_reg_n_0_[11] ),
        .O(nextSecCount0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2__4
       (.I0(\secCount_reg_n_0_[10] ),
        .O(nextSecCount0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3__4
       (.I0(\secCount_reg_n_0_[9] ),
        .O(nextSecCount0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1__4
       (.I0(\secCount_reg_n_0_[4] ),
        .O(nextSecCount0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2__4
       (.I0(\secCount_reg_n_0_[3] ),
        .O(nextSecCount0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3__4
       (.I0(\secCount_reg_n_0_[2] ),
        .O(nextSecCount0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4__4
       (.I0(\secCount_reg_n_0_[1] ),
        .O(nextSecCount0_carry_i_4__4_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_8 pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_34),
        .\FSM_sequential_state_reg[1] (pwm__n_33),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2__4_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3__4_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_32),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3__4_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2__4_n_0 ),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5__4_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3__4_n_0 ),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[5] (\slv_reg0_reg[5] ),
        .\slv_reg2_reg[11] ({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .\slv_reg2_reg[15] ({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .\slv_reg2_reg[19] ({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .\slv_reg2_reg[23] ({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .\slv_reg2_reg[27] ({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .\slv_reg2_reg[3] ({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .\slv_reg2_reg[7] ({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1__4 
       (.I0(\secCount_reg_n_0_[0] ),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1__4 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1__4 
       (.I0(\secCount[11]_i_3__4_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2__4 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3__4 
       (.I0(\secCount[11]_i_4__4_n_0 ),
        .I1(\secCount[11]_i_5__4_n_0 ),
        .I2(\secCount[11]_i_6__4_n_0 ),
        .I3(\secCount[11]_i_7__4_n_0 ),
        .I4(\secCount[11]_i_8__4_n_0 ),
        .I5(\secCount[11]_i_9__4_n_0 ),
        .O(\secCount[11]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4__4 
       (.I0(\countCycle_reg_n_0_[0] ),
        .I1(\countCycle_reg_n_0_[1] ),
        .O(\secCount[11]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5__4 
       (.I0(\countCycle_reg_n_0_[4] ),
        .I1(\countCycle_reg_n_0_[5] ),
        .I2(\countCycle_reg_n_0_[2] ),
        .I3(\countCycle_reg_n_0_[3] ),
        .I4(\countCycle_reg_n_0_[7] ),
        .I5(\countCycle_reg_n_0_[6] ),
        .O(\secCount[11]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6__4 
       (.I0(\countCycle_reg_n_0_[10] ),
        .I1(\countCycle_reg_n_0_[11] ),
        .I2(\countCycle_reg_n_0_[8] ),
        .I3(\countCycle_reg_n_0_[9] ),
        .I4(\countCycle_reg_n_0_[13] ),
        .I5(\countCycle_reg_n_0_[12] ),
        .O(\secCount[11]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7__4 
       (.I0(\countCycle_reg_n_0_[16] ),
        .I1(\countCycle_reg_n_0_[17] ),
        .I2(\countCycle_reg_n_0_[14] ),
        .I3(\countCycle_reg_n_0_[15] ),
        .I4(\countCycle_reg_n_0_[19] ),
        .I5(\countCycle_reg_n_0_[18] ),
        .O(\secCount[11]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8__4 
       (.I0(\countCycle_reg_n_0_[22] ),
        .I1(\countCycle_reg_n_0_[23] ),
        .I2(\countCycle_reg_n_0_[20] ),
        .I3(\countCycle_reg_n_0_[21] ),
        .I4(\countCycle_reg_n_0_[25] ),
        .I5(\countCycle_reg_n_0_[24] ),
        .O(\secCount[11]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9__4 
       (.I0(\countCycle_reg_n_0_[28] ),
        .I1(\countCycle_reg_n_0_[29] ),
        .I2(\countCycle_reg_n_0_[26] ),
        .I3(\countCycle_reg_n_0_[27] ),
        .I4(\countCycle_reg_n_0_[31] ),
        .I5(\countCycle_reg_n_0_[30] ),
        .O(\secCount[11]_i_9__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1__4 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1__4 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1__4 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1__4 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1__4 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1__4 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1__4 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1__4 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1__4 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1__4_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2__4_n_0 ),
        .Q(\secCount_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1__4_n_0 ),
        .Q(\secCount_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__4_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwmTop" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_5
   (pwm,
    Q,
    \slv_reg0_reg[6] ,
    s00_axi_aresetn,
    SR,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[6] ;
  input s00_axi_aresetn;
  input [0:0]SR;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2__5_n_0 ;
  wire \FSM_sequential_state[1]_i_2__5_n_0 ;
  wire \FSM_sequential_state[1]_i_3__5_n_0 ;
  wire \FSM_sequential_state[1]_i_4__5_n_0 ;
  wire \FSM_sequential_state[2]_i_10__0_n_0 ;
  wire \FSM_sequential_state[2]_i_11__0_n_0 ;
  wire \FSM_sequential_state[2]_i_3__5_n_0 ;
  wire \FSM_sequential_state[2]_i_5__5_n_0 ;
  wire \FSM_sequential_state[2]_i_6__5_n_0 ;
  wire \FSM_sequential_state[2]_i_7__0_n_0 ;
  wire \FSM_sequential_state[2]_i_8__0_n_0 ;
  wire \FSM_sequential_state[2]_i_9__0_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1__5_n_0 ;
  wire \PWMCount[10]_i_1__5_n_0 ;
  wire \PWMCount[11]_i_1__5_n_0 ;
  wire \PWMCount[12]_i_1__5_n_0 ;
  wire \PWMCount[13]_i_1__5_n_0 ;
  wire \PWMCount[14]_i_1__5_n_0 ;
  wire \PWMCount[15]_i_1__5_n_0 ;
  wire \PWMCount[16]_i_1__5_n_0 ;
  wire \PWMCount[17]_i_1__5_n_0 ;
  wire \PWMCount[18]_i_1__5_n_0 ;
  wire \PWMCount[19]_i_1__5_n_0 ;
  wire \PWMCount[1]_i_1__5_n_0 ;
  wire \PWMCount[20]_i_1__5_n_0 ;
  wire \PWMCount[21]_i_1__5_n_0 ;
  wire \PWMCount[22]_i_1__5_n_0 ;
  wire \PWMCount[23]_i_1__5_n_0 ;
  wire \PWMCount[24]_i_1__5_n_0 ;
  wire \PWMCount[25]_i_1__5_n_0 ;
  wire \PWMCount[26]_i_1__5_n_0 ;
  wire \PWMCount[27]_i_1__5_n_0 ;
  wire \PWMCount[28]_i_1__5_n_0 ;
  wire \PWMCount[29]_i_1__5_n_0 ;
  wire \PWMCount[2]_i_1__5_n_0 ;
  wire \PWMCount[30]_i_1__5_n_0 ;
  wire \PWMCount[31]_i_1__5_n_0 ;
  wire \PWMCount[31]_i_3__5_n_0 ;
  wire \PWMCount[3]_i_1__5_n_0 ;
  wire \PWMCount[4]_i_1__5_n_0 ;
  wire \PWMCount[5]_i_1__5_n_0 ;
  wire \PWMCount[6]_i_1__5_n_0 ;
  wire \PWMCount[7]_i_1__5_n_0 ;
  wire \PWMCount[8]_i_1__5_n_0 ;
  wire \PWMCount[9]_i_1__5_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \countCycle[0]_i_1__5_n_0 ;
  wire \countCycle[10]_i_1__5_n_0 ;
  wire \countCycle[11]_i_1__5_n_0 ;
  wire \countCycle[12]_i_1__5_n_0 ;
  wire \countCycle[13]_i_1__5_n_0 ;
  wire \countCycle[14]_i_1__5_n_0 ;
  wire \countCycle[15]_i_1__5_n_0 ;
  wire \countCycle[16]_i_1__5_n_0 ;
  wire \countCycle[17]_i_1__5_n_0 ;
  wire \countCycle[18]_i_1__5_n_0 ;
  wire \countCycle[19]_i_1__5_n_0 ;
  wire \countCycle[1]_i_1__5_n_0 ;
  wire \countCycle[20]_i_1__5_n_0 ;
  wire \countCycle[21]_i_1__5_n_0 ;
  wire \countCycle[22]_i_1__5_n_0 ;
  wire \countCycle[23]_i_1__5_n_0 ;
  wire \countCycle[24]_i_1__5_n_0 ;
  wire \countCycle[25]_i_1__5_n_0 ;
  wire \countCycle[26]_i_1__5_n_0 ;
  wire \countCycle[27]_i_1__5_n_0 ;
  wire \countCycle[28]_i_1__5_n_0 ;
  wire \countCycle[29]_i_1__5_n_0 ;
  wire \countCycle[2]_i_1__5_n_0 ;
  wire \countCycle[30]_i_1__5_n_0 ;
  wire \countCycle[31]_i_2__5_n_0 ;
  wire \countCycle[31]_i_3__5_n_0 ;
  wire \countCycle[31]_i_4__5_n_0 ;
  wire \countCycle[31]_i_5__5_n_0 ;
  wire \countCycle[3]_i_1__5_n_0 ;
  wire \countCycle[4]_i_1__5_n_0 ;
  wire \countCycle[5]_i_1__5_n_0 ;
  wire \countCycle[6]_i_1__5_n_0 ;
  wire \countCycle[7]_i_1__5_n_0 ;
  wire \countCycle[8]_i_1__5_n_0 ;
  wire \countCycle[9]_i_1__5_n_0 ;
  wire \countCycle_reg_n_0_[0] ;
  wire \countCycle_reg_n_0_[10] ;
  wire \countCycle_reg_n_0_[11] ;
  wire \countCycle_reg_n_0_[12] ;
  wire \countCycle_reg_n_0_[13] ;
  wire \countCycle_reg_n_0_[14] ;
  wire \countCycle_reg_n_0_[15] ;
  wire \countCycle_reg_n_0_[16] ;
  wire \countCycle_reg_n_0_[17] ;
  wire \countCycle_reg_n_0_[18] ;
  wire \countCycle_reg_n_0_[19] ;
  wire \countCycle_reg_n_0_[1] ;
  wire \countCycle_reg_n_0_[20] ;
  wire \countCycle_reg_n_0_[21] ;
  wire \countCycle_reg_n_0_[22] ;
  wire \countCycle_reg_n_0_[23] ;
  wire \countCycle_reg_n_0_[24] ;
  wire \countCycle_reg_n_0_[25] ;
  wire \countCycle_reg_n_0_[26] ;
  wire \countCycle_reg_n_0_[27] ;
  wire \countCycle_reg_n_0_[28] ;
  wire \countCycle_reg_n_0_[29] ;
  wire \countCycle_reg_n_0_[2] ;
  wire \countCycle_reg_n_0_[30] ;
  wire \countCycle_reg_n_0_[31] ;
  wire \countCycle_reg_n_0_[3] ;
  wire \countCycle_reg_n_0_[4] ;
  wire \countCycle_reg_n_0_[5] ;
  wire \countCycle_reg_n_0_[6] ;
  wire \countCycle_reg_n_0_[7] ;
  wire \countCycle_reg_n_0_[8] ;
  wire \countCycle_reg_n_0_[9] ;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__0_n_4;
  wire highCount_carry__0_n_5;
  wire highCount_carry__0_n_6;
  wire highCount_carry__0_n_7;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__1_n_4;
  wire highCount_carry__1_n_5;
  wire highCount_carry__1_n_6;
  wire highCount_carry__1_n_7;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__2_n_4;
  wire highCount_carry__2_n_5;
  wire highCount_carry__2_n_6;
  wire highCount_carry__2_n_7;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__3_n_4;
  wire highCount_carry__3_n_5;
  wire highCount_carry__3_n_6;
  wire highCount_carry__3_n_7;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__4_n_4;
  wire highCount_carry__4_n_5;
  wire highCount_carry__4_n_6;
  wire highCount_carry__4_n_7;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__5_n_4;
  wire highCount_carry__5_n_5;
  wire highCount_carry__5_n_6;
  wire highCount_carry__5_n_7;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry__6_n_4;
  wire highCount_carry__6_n_5;
  wire highCount_carry__6_n_6;
  wire highCount_carry__6_n_7;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire highCount_carry_n_4;
  wire highCount_carry_n_5;
  wire highCount_carry_n_6;
  wire highCount_carry_n_7;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1__5_n_0;
  wire nextCountCycle0_carry__0_i_2__5_n_0;
  wire nextCountCycle0_carry__0_i_3__5_n_0;
  wire nextCountCycle0_carry__0_i_4__5_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1__5_n_0;
  wire nextCountCycle0_carry__1_i_2__5_n_0;
  wire nextCountCycle0_carry__1_i_3__5_n_0;
  wire nextCountCycle0_carry__1_i_4__5_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1__5_n_0;
  wire nextCountCycle0_carry__2_i_2__5_n_0;
  wire nextCountCycle0_carry__2_i_3__5_n_0;
  wire nextCountCycle0_carry__2_i_4__5_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1__5_n_0;
  wire nextCountCycle0_carry__3_i_2__5_n_0;
  wire nextCountCycle0_carry__3_i_3__5_n_0;
  wire nextCountCycle0_carry__3_i_4__5_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1__5_n_0;
  wire nextCountCycle0_carry__4_i_2__5_n_0;
  wire nextCountCycle0_carry__4_i_3__5_n_0;
  wire nextCountCycle0_carry__4_i_4__5_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1__5_n_0;
  wire nextCountCycle0_carry__5_i_2__5_n_0;
  wire nextCountCycle0_carry__5_i_3__5_n_0;
  wire nextCountCycle0_carry__5_i_4__5_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1__5_n_0;
  wire nextCountCycle0_carry__6_i_2__5_n_0;
  wire nextCountCycle0_carry__6_i_3__5_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1__5_n_0;
  wire nextCountCycle0_carry_i_2__5_n_0;
  wire nextCountCycle0_carry_i_3__5_n_0;
  wire nextCountCycle0_carry_i_4__5_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1__0_n_0;
  wire nextPWMCount0_carry__0_i_2__0_n_0;
  wire nextPWMCount0_carry__0_i_3__0_n_0;
  wire nextPWMCount0_carry__0_i_4__0_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1__0_n_0;
  wire nextPWMCount0_carry__1_i_2__0_n_0;
  wire nextPWMCount0_carry__1_i_3__0_n_0;
  wire nextPWMCount0_carry__1_i_4__0_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1__0_n_0;
  wire nextPWMCount0_carry__2_i_2__0_n_0;
  wire nextPWMCount0_carry__2_i_3__0_n_0;
  wire nextPWMCount0_carry__2_i_4__0_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1__0_n_0;
  wire nextPWMCount0_carry__3_i_2__0_n_0;
  wire nextPWMCount0_carry__3_i_3__0_n_0;
  wire nextPWMCount0_carry__3_i_4__0_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1__0_n_0;
  wire nextPWMCount0_carry__4_i_2__0_n_0;
  wire nextPWMCount0_carry__4_i_3__0_n_0;
  wire nextPWMCount0_carry__4_i_4__0_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1__0_n_0;
  wire nextPWMCount0_carry__5_i_2__0_n_0;
  wire nextPWMCount0_carry__5_i_3__0_n_0;
  wire nextPWMCount0_carry__5_i_4__0_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1__5_n_0;
  wire nextPWMCount0_carry__6_i_2__0_n_0;
  wire nextPWMCount0_carry__6_i_3__0_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1__0_n_0;
  wire nextPWMCount0_carry_i_2__0_n_0;
  wire nextPWMCount0_carry_i_3__0_n_0;
  wire nextPWMCount0_carry_i_4__0_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1__5_n_0;
  wire nextSecCount0_carry__0_i_2__5_n_0;
  wire nextSecCount0_carry__0_i_3__5_n_0;
  wire nextSecCount0_carry__0_i_4__5_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1__5_n_0;
  wire nextSecCount0_carry__1_i_2__5_n_0;
  wire nextSecCount0_carry__1_i_3__5_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1__5_n_0;
  wire nextSecCount0_carry_i_2__5_n_0;
  wire nextSecCount0_carry_i_3__5_n_0;
  wire nextSecCount0_carry_i_4__5_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_32;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \secCount[0]_i_1__5_n_0 ;
  wire \secCount[10]_i_1__5_n_0 ;
  wire \secCount[11]_i_2__5_n_0 ;
  wire \secCount[11]_i_3__5_n_0 ;
  wire \secCount[11]_i_4__5_n_0 ;
  wire \secCount[11]_i_5__5_n_0 ;
  wire \secCount[11]_i_6__5_n_0 ;
  wire \secCount[11]_i_7__5_n_0 ;
  wire \secCount[11]_i_8__5_n_0 ;
  wire \secCount[11]_i_9__5_n_0 ;
  wire \secCount[1]_i_1__5_n_0 ;
  wire \secCount[2]_i_1__5_n_0 ;
  wire \secCount[3]_i_1__5_n_0 ;
  wire \secCount[4]_i_1__5_n_0 ;
  wire \secCount[5]_i_1__5_n_0 ;
  wire \secCount[6]_i_1__5_n_0 ;
  wire \secCount[7]_i_1__5_n_0 ;
  wire \secCount[8]_i_1__5_n_0 ;
  wire \secCount[9]_i_1__5_n_0 ;
  wire \secCount_reg_n_0_[0] ;
  wire \secCount_reg_n_0_[10] ;
  wire \secCount_reg_n_0_[11] ;
  wire \secCount_reg_n_0_[1] ;
  wire \secCount_reg_n_0_[2] ;
  wire \secCount_reg_n_0_[3] ;
  wire \secCount_reg_n_0_[4] ;
  wire \secCount_reg_n_0_[5] ;
  wire \secCount_reg_n_0_[6] ;
  wire \secCount_reg_n_0_[7] ;
  wire \secCount_reg_n_0_[8] ;
  wire \secCount_reg_n_0_[9] ;
  wire [0:0]\slv_reg0_reg[6] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2__5 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2__5 
       (.I0(\FSM_sequential_state[1]_i_3__5_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3__5 
       (.I0(\FSM_sequential_state[2]_i_10__0_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11__0_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9__0_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8__0_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4__5_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7__0_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4__5 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10__0 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11__0 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3__5 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5__5 
       (.I0(\FSM_sequential_state[2]_i_6__5_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7__0_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8__0_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9__0_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10__0_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11__0_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6__5 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7__0 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8__0 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9__0 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_32),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1__5 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1__5 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1__5 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1__5 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1__5 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1__5 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1__5 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1__5 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1__5 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1__5 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1__5 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1__5 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1__5 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1__5 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1__5 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1__5 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1__5 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1__5 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1__5 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1__5 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1__5 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1__5 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1__5 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1__5 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1__5 
       (.I0(\slv_reg0_reg[6] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2__5 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3__5 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1__5 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1__5 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1__5 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1__5 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1__5 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1__5 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1__5 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1__5_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1__5_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1__5_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1__5_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1__5_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1__5_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1__5_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1__5_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1__5_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1__5_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1__5_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1__5_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1__5_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1__5_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1__5_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1__5_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1__5_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1__5_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1__5_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1__5_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1__5_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1__5_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1__5_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1__5_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3__5_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1__5_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1__5_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1__5_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1__5_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1__5_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1__5_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1__5_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1__5 
       (.I0(state[2]),
        .I1(\countCycle_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1__5 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3__5_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3__5 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4__5_n_0 ),
        .I3(\countCycle[31]_i_5__5_n_0 ),
        .O(\countCycle[31]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4__5 
       (.I0(\secCount_reg_n_0_[10] ),
        .I1(\secCount_reg_n_0_[9] ),
        .I2(\secCount_reg_n_0_[11] ),
        .I3(\secCount_reg_n_0_[6] ),
        .I4(\secCount_reg_n_0_[7] ),
        .I5(\secCount_reg_n_0_[8] ),
        .O(\countCycle[31]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5__5 
       (.I0(\secCount_reg_n_0_[5] ),
        .I1(\secCount_reg_n_0_[3] ),
        .I2(\secCount_reg_n_0_[4] ),
        .I3(\secCount_reg_n_0_[0] ),
        .I4(\secCount_reg_n_0_[1] ),
        .I5(\secCount_reg_n_0_[2] ),
        .O(\countCycle[31]_i_5__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1__5 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1__5_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[12] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[13] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[14] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[15] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[16] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[17] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[18] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[19] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[20] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[21] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[22] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[23] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[24] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[25] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[26] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[27] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[28] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[29] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[30] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2__5_n_0 ),
        .Q(\countCycle_reg_n_0_[31] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1__5_n_0 ),
        .Q(\countCycle_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(\countCycle_reg_n_0_[0] ),
        .DI({\countCycle_reg_n_0_[4] ,\countCycle_reg_n_0_[3] ,\countCycle_reg_n_0_[2] ,\countCycle_reg_n_0_[1] }),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1__5_n_0,nextCountCycle0_carry_i_2__5_n_0,nextCountCycle0_carry_i_3__5_n_0,nextCountCycle0_carry_i_4__5_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[8] ,\countCycle_reg_n_0_[7] ,\countCycle_reg_n_0_[6] ,\countCycle_reg_n_0_[5] }),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1__5_n_0,nextCountCycle0_carry__0_i_2__5_n_0,nextCountCycle0_carry__0_i_3__5_n_0,nextCountCycle0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1__5
       (.I0(\countCycle_reg_n_0_[8] ),
        .O(nextCountCycle0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2__5
       (.I0(\countCycle_reg_n_0_[7] ),
        .O(nextCountCycle0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3__5
       (.I0(\countCycle_reg_n_0_[6] ),
        .O(nextCountCycle0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4__5
       (.I0(\countCycle_reg_n_0_[5] ),
        .O(nextCountCycle0_carry__0_i_4__5_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[12] ,\countCycle_reg_n_0_[11] ,\countCycle_reg_n_0_[10] ,\countCycle_reg_n_0_[9] }),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1__5_n_0,nextCountCycle0_carry__1_i_2__5_n_0,nextCountCycle0_carry__1_i_3__5_n_0,nextCountCycle0_carry__1_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1__5
       (.I0(\countCycle_reg_n_0_[12] ),
        .O(nextCountCycle0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2__5
       (.I0(\countCycle_reg_n_0_[11] ),
        .O(nextCountCycle0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3__5
       (.I0(\countCycle_reg_n_0_[10] ),
        .O(nextCountCycle0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4__5
       (.I0(\countCycle_reg_n_0_[9] ),
        .O(nextCountCycle0_carry__1_i_4__5_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[16] ,\countCycle_reg_n_0_[15] ,\countCycle_reg_n_0_[14] ,\countCycle_reg_n_0_[13] }),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1__5_n_0,nextCountCycle0_carry__2_i_2__5_n_0,nextCountCycle0_carry__2_i_3__5_n_0,nextCountCycle0_carry__2_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1__5
       (.I0(\countCycle_reg_n_0_[16] ),
        .O(nextCountCycle0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2__5
       (.I0(\countCycle_reg_n_0_[15] ),
        .O(nextCountCycle0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3__5
       (.I0(\countCycle_reg_n_0_[14] ),
        .O(nextCountCycle0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4__5
       (.I0(\countCycle_reg_n_0_[13] ),
        .O(nextCountCycle0_carry__2_i_4__5_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[20] ,\countCycle_reg_n_0_[19] ,\countCycle_reg_n_0_[18] ,\countCycle_reg_n_0_[17] }),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1__5_n_0,nextCountCycle0_carry__3_i_2__5_n_0,nextCountCycle0_carry__3_i_3__5_n_0,nextCountCycle0_carry__3_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1__5
       (.I0(\countCycle_reg_n_0_[20] ),
        .O(nextCountCycle0_carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2__5
       (.I0(\countCycle_reg_n_0_[19] ),
        .O(nextCountCycle0_carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3__5
       (.I0(\countCycle_reg_n_0_[18] ),
        .O(nextCountCycle0_carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4__5
       (.I0(\countCycle_reg_n_0_[17] ),
        .O(nextCountCycle0_carry__3_i_4__5_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[24] ,\countCycle_reg_n_0_[23] ,\countCycle_reg_n_0_[22] ,\countCycle_reg_n_0_[21] }),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1__5_n_0,nextCountCycle0_carry__4_i_2__5_n_0,nextCountCycle0_carry__4_i_3__5_n_0,nextCountCycle0_carry__4_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1__5
       (.I0(\countCycle_reg_n_0_[24] ),
        .O(nextCountCycle0_carry__4_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2__5
       (.I0(\countCycle_reg_n_0_[23] ),
        .O(nextCountCycle0_carry__4_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3__5
       (.I0(\countCycle_reg_n_0_[22] ),
        .O(nextCountCycle0_carry__4_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4__5
       (.I0(\countCycle_reg_n_0_[21] ),
        .O(nextCountCycle0_carry__4_i_4__5_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[28] ,\countCycle_reg_n_0_[27] ,\countCycle_reg_n_0_[26] ,\countCycle_reg_n_0_[25] }),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1__5_n_0,nextCountCycle0_carry__5_i_2__5_n_0,nextCountCycle0_carry__5_i_3__5_n_0,nextCountCycle0_carry__5_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1__5
       (.I0(\countCycle_reg_n_0_[28] ),
        .O(nextCountCycle0_carry__5_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2__5
       (.I0(\countCycle_reg_n_0_[27] ),
        .O(nextCountCycle0_carry__5_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3__5
       (.I0(\countCycle_reg_n_0_[26] ),
        .O(nextCountCycle0_carry__5_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4__5
       (.I0(\countCycle_reg_n_0_[25] ),
        .O(nextCountCycle0_carry__5_i_4__5_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\countCycle_reg_n_0_[30] ,\countCycle_reg_n_0_[29] }),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1__5_n_0,nextCountCycle0_carry__6_i_2__5_n_0,nextCountCycle0_carry__6_i_3__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1__5
       (.I0(\countCycle_reg_n_0_[31] ),
        .O(nextCountCycle0_carry__6_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2__5
       (.I0(\countCycle_reg_n_0_[30] ),
        .O(nextCountCycle0_carry__6_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3__5
       (.I0(\countCycle_reg_n_0_[29] ),
        .O(nextCountCycle0_carry__6_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1__5
       (.I0(\countCycle_reg_n_0_[4] ),
        .O(nextCountCycle0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2__5
       (.I0(\countCycle_reg_n_0_[3] ),
        .O(nextCountCycle0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3__5
       (.I0(\countCycle_reg_n_0_[2] ),
        .O(nextCountCycle0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4__5
       (.I0(\countCycle_reg_n_0_[1] ),
        .O(nextCountCycle0_carry_i_4__5_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1__0_n_0,nextPWMCount0_carry_i_2__0_n_0,nextPWMCount0_carry_i_3__0_n_0,nextPWMCount0_carry_i_4__0_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1__0_n_0,nextPWMCount0_carry__0_i_2__0_n_0,nextPWMCount0_carry__0_i_3__0_n_0,nextPWMCount0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1__0
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2__0
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3__0
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4__0
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4__0_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1__0_n_0,nextPWMCount0_carry__1_i_2__0_n_0,nextPWMCount0_carry__1_i_3__0_n_0,nextPWMCount0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1__0
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2__0
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3__0
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4__0
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4__0_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1__0_n_0,nextPWMCount0_carry__2_i_2__0_n_0,nextPWMCount0_carry__2_i_3__0_n_0,nextPWMCount0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1__0
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2__0
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3__0
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4__0
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4__0_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1__0_n_0,nextPWMCount0_carry__3_i_2__0_n_0,nextPWMCount0_carry__3_i_3__0_n_0,nextPWMCount0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1__0
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2__0
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3__0
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4__0
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4__0_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1__0_n_0,nextPWMCount0_carry__4_i_2__0_n_0,nextPWMCount0_carry__4_i_3__0_n_0,nextPWMCount0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1__0
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2__0
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3__0
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4__0
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4__0_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1__0_n_0,nextPWMCount0_carry__5_i_2__0_n_0,nextPWMCount0_carry__5_i_3__0_n_0,nextPWMCount0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1__0
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2__0
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3__0
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4__0
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4__0_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1__5_n_0,nextPWMCount0_carry__6_i_2__0_n_0,nextPWMCount0_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1__5
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2__0
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3__0
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1__0
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2__0
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3__0
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4__0
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4__0_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(\secCount_reg_n_0_[0] ),
        .DI({\secCount_reg_n_0_[4] ,\secCount_reg_n_0_[3] ,\secCount_reg_n_0_[2] ,\secCount_reg_n_0_[1] }),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1__5_n_0,nextSecCount0_carry_i_2__5_n_0,nextSecCount0_carry_i_3__5_n_0,nextSecCount0_carry_i_4__5_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\secCount_reg_n_0_[8] ,\secCount_reg_n_0_[7] ,\secCount_reg_n_0_[6] ,\secCount_reg_n_0_[5] }),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1__5_n_0,nextSecCount0_carry__0_i_2__5_n_0,nextSecCount0_carry__0_i_3__5_n_0,nextSecCount0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1__5
       (.I0(\secCount_reg_n_0_[8] ),
        .O(nextSecCount0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2__5
       (.I0(\secCount_reg_n_0_[7] ),
        .O(nextSecCount0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3__5
       (.I0(\secCount_reg_n_0_[6] ),
        .O(nextSecCount0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4__5
       (.I0(\secCount_reg_n_0_[5] ),
        .O(nextSecCount0_carry__0_i_4__5_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\secCount_reg_n_0_[10] ,\secCount_reg_n_0_[9] }),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1__5_n_0,nextSecCount0_carry__1_i_2__5_n_0,nextSecCount0_carry__1_i_3__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1__5
       (.I0(\secCount_reg_n_0_[11] ),
        .O(nextSecCount0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2__5
       (.I0(\secCount_reg_n_0_[10] ),
        .O(nextSecCount0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3__5
       (.I0(\secCount_reg_n_0_[9] ),
        .O(nextSecCount0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1__5
       (.I0(\secCount_reg_n_0_[4] ),
        .O(nextSecCount0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2__5
       (.I0(\secCount_reg_n_0_[3] ),
        .O(nextSecCount0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3__5
       (.I0(\secCount_reg_n_0_[2] ),
        .O(nextSecCount0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4__5
       (.I0(\secCount_reg_n_0_[1] ),
        .O(nextSecCount0_carry_i_4__5_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_7 pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_34),
        .\FSM_sequential_state_reg[1] (pwm__n_33),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2__5_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3__5_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_32),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3__5_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2__5_n_0 ),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5__5_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3__5_n_0 ),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[6] (\slv_reg0_reg[6] ),
        .\slv_reg2_reg[11] ({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .\slv_reg2_reg[15] ({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .\slv_reg2_reg[19] ({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .\slv_reg2_reg[23] ({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .\slv_reg2_reg[27] ({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .\slv_reg2_reg[3] ({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .\slv_reg2_reg[7] ({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1__5 
       (.I0(\secCount_reg_n_0_[0] ),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1__5 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1__5 
       (.I0(\secCount[11]_i_3__5_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2__5 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3__5 
       (.I0(\secCount[11]_i_4__5_n_0 ),
        .I1(\secCount[11]_i_5__5_n_0 ),
        .I2(\secCount[11]_i_6__5_n_0 ),
        .I3(\secCount[11]_i_7__5_n_0 ),
        .I4(\secCount[11]_i_8__5_n_0 ),
        .I5(\secCount[11]_i_9__5_n_0 ),
        .O(\secCount[11]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4__5 
       (.I0(\countCycle_reg_n_0_[0] ),
        .I1(\countCycle_reg_n_0_[1] ),
        .O(\secCount[11]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5__5 
       (.I0(\countCycle_reg_n_0_[4] ),
        .I1(\countCycle_reg_n_0_[5] ),
        .I2(\countCycle_reg_n_0_[2] ),
        .I3(\countCycle_reg_n_0_[3] ),
        .I4(\countCycle_reg_n_0_[7] ),
        .I5(\countCycle_reg_n_0_[6] ),
        .O(\secCount[11]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6__5 
       (.I0(\countCycle_reg_n_0_[10] ),
        .I1(\countCycle_reg_n_0_[11] ),
        .I2(\countCycle_reg_n_0_[8] ),
        .I3(\countCycle_reg_n_0_[9] ),
        .I4(\countCycle_reg_n_0_[13] ),
        .I5(\countCycle_reg_n_0_[12] ),
        .O(\secCount[11]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7__5 
       (.I0(\countCycle_reg_n_0_[16] ),
        .I1(\countCycle_reg_n_0_[17] ),
        .I2(\countCycle_reg_n_0_[14] ),
        .I3(\countCycle_reg_n_0_[15] ),
        .I4(\countCycle_reg_n_0_[19] ),
        .I5(\countCycle_reg_n_0_[18] ),
        .O(\secCount[11]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8__5 
       (.I0(\countCycle_reg_n_0_[22] ),
        .I1(\countCycle_reg_n_0_[23] ),
        .I2(\countCycle_reg_n_0_[20] ),
        .I3(\countCycle_reg_n_0_[21] ),
        .I4(\countCycle_reg_n_0_[25] ),
        .I5(\countCycle_reg_n_0_[24] ),
        .O(\secCount[11]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9__5 
       (.I0(\countCycle_reg_n_0_[28] ),
        .I1(\countCycle_reg_n_0_[29] ),
        .I2(\countCycle_reg_n_0_[26] ),
        .I3(\countCycle_reg_n_0_[27] ),
        .I4(\countCycle_reg_n_0_[31] ),
        .I5(\countCycle_reg_n_0_[30] ),
        .O(\secCount[11]_i_9__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1__5 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1__5 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1__5 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1__5 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1__5 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1__5 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1__5 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1__5 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1__5 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1__5_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2__5_n_0 ),
        .Q(\secCount_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1__5_n_0 ),
        .Q(\secCount_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__5_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwmTop" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwmTop_6
   (SR,
    pwm,
    Q,
    \slv_reg0_reg[7] ,
    s00_axi_aresetn,
    s00_axi_aclk,
    \slv_reg1_reg[11] );
  output [0:0]SR;
  output [0:0]pwm;
  input [31:0]Q;
  input [0:0]\slv_reg0_reg[7] ;
  input s00_axi_aresetn;
  input s00_axi_aclk;
  input [11:0]\slv_reg1_reg[11] ;

  wire \FSM_sequential_state[0]_i_2__6_n_0 ;
  wire \FSM_sequential_state[1]_i_2__6_n_0 ;
  wire \FSM_sequential_state[1]_i_3__6_n_0 ;
  wire \FSM_sequential_state[1]_i_4__6_n_0 ;
  wire \FSM_sequential_state[2]_i_10_n_0 ;
  wire \FSM_sequential_state[2]_i_11_n_0 ;
  wire \FSM_sequential_state[2]_i_3__6_n_0 ;
  wire \FSM_sequential_state[2]_i_5__6_n_0 ;
  wire \FSM_sequential_state[2]_i_6__6_n_0 ;
  wire \FSM_sequential_state[2]_i_7_n_0 ;
  wire \FSM_sequential_state[2]_i_8_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire [31:0]PWMCount;
  wire \PWMCount[0]_i_1__6_n_0 ;
  wire \PWMCount[10]_i_1__6_n_0 ;
  wire \PWMCount[11]_i_1__6_n_0 ;
  wire \PWMCount[12]_i_1__6_n_0 ;
  wire \PWMCount[13]_i_1__6_n_0 ;
  wire \PWMCount[14]_i_1__6_n_0 ;
  wire \PWMCount[15]_i_1__6_n_0 ;
  wire \PWMCount[16]_i_1__6_n_0 ;
  wire \PWMCount[17]_i_1__6_n_0 ;
  wire \PWMCount[18]_i_1__6_n_0 ;
  wire \PWMCount[19]_i_1__6_n_0 ;
  wire \PWMCount[1]_i_1__6_n_0 ;
  wire \PWMCount[20]_i_1__6_n_0 ;
  wire \PWMCount[21]_i_1__6_n_0 ;
  wire \PWMCount[22]_i_1__6_n_0 ;
  wire \PWMCount[23]_i_1__6_n_0 ;
  wire \PWMCount[24]_i_1__6_n_0 ;
  wire \PWMCount[25]_i_1__6_n_0 ;
  wire \PWMCount[26]_i_1__6_n_0 ;
  wire \PWMCount[27]_i_1__6_n_0 ;
  wire \PWMCount[28]_i_1__6_n_0 ;
  wire \PWMCount[29]_i_1__6_n_0 ;
  wire \PWMCount[2]_i_1__6_n_0 ;
  wire \PWMCount[30]_i_1__6_n_0 ;
  wire \PWMCount[31]_i_1__6_n_0 ;
  wire \PWMCount[31]_i_3__6_n_0 ;
  wire \PWMCount[3]_i_1__6_n_0 ;
  wire \PWMCount[4]_i_1__6_n_0 ;
  wire \PWMCount[5]_i_1__6_n_0 ;
  wire \PWMCount[6]_i_1__6_n_0 ;
  wire \PWMCount[7]_i_1__6_n_0 ;
  wire \PWMCount[8]_i_1__6_n_0 ;
  wire \PWMCount[9]_i_1__6_n_0 ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \countCycle[0]_i_1__6_n_0 ;
  wire \countCycle[10]_i_1__6_n_0 ;
  wire \countCycle[11]_i_1__6_n_0 ;
  wire \countCycle[12]_i_1__6_n_0 ;
  wire \countCycle[13]_i_1__6_n_0 ;
  wire \countCycle[14]_i_1__6_n_0 ;
  wire \countCycle[15]_i_1__6_n_0 ;
  wire \countCycle[16]_i_1__6_n_0 ;
  wire \countCycle[17]_i_1__6_n_0 ;
  wire \countCycle[18]_i_1__6_n_0 ;
  wire \countCycle[19]_i_1__6_n_0 ;
  wire \countCycle[1]_i_1__6_n_0 ;
  wire \countCycle[20]_i_1__6_n_0 ;
  wire \countCycle[21]_i_1__6_n_0 ;
  wire \countCycle[22]_i_1__6_n_0 ;
  wire \countCycle[23]_i_1__6_n_0 ;
  wire \countCycle[24]_i_1__6_n_0 ;
  wire \countCycle[25]_i_1__6_n_0 ;
  wire \countCycle[26]_i_1__6_n_0 ;
  wire \countCycle[27]_i_1__6_n_0 ;
  wire \countCycle[28]_i_1__6_n_0 ;
  wire \countCycle[29]_i_1__6_n_0 ;
  wire \countCycle[2]_i_1__6_n_0 ;
  wire \countCycle[30]_i_1__6_n_0 ;
  wire \countCycle[31]_i_2__6_n_0 ;
  wire \countCycle[31]_i_3__6_n_0 ;
  wire \countCycle[31]_i_4__6_n_0 ;
  wire \countCycle[31]_i_5__6_n_0 ;
  wire \countCycle[3]_i_1__6_n_0 ;
  wire \countCycle[4]_i_1__6_n_0 ;
  wire \countCycle[5]_i_1__6_n_0 ;
  wire \countCycle[6]_i_1__6_n_0 ;
  wire \countCycle[7]_i_1__6_n_0 ;
  wire \countCycle[8]_i_1__6_n_0 ;
  wire \countCycle[9]_i_1__6_n_0 ;
  wire \countCycle_reg_n_0_[0] ;
  wire \countCycle_reg_n_0_[10] ;
  wire \countCycle_reg_n_0_[11] ;
  wire \countCycle_reg_n_0_[12] ;
  wire \countCycle_reg_n_0_[13] ;
  wire \countCycle_reg_n_0_[14] ;
  wire \countCycle_reg_n_0_[15] ;
  wire \countCycle_reg_n_0_[16] ;
  wire \countCycle_reg_n_0_[17] ;
  wire \countCycle_reg_n_0_[18] ;
  wire \countCycle_reg_n_0_[19] ;
  wire \countCycle_reg_n_0_[1] ;
  wire \countCycle_reg_n_0_[20] ;
  wire \countCycle_reg_n_0_[21] ;
  wire \countCycle_reg_n_0_[22] ;
  wire \countCycle_reg_n_0_[23] ;
  wire \countCycle_reg_n_0_[24] ;
  wire \countCycle_reg_n_0_[25] ;
  wire \countCycle_reg_n_0_[26] ;
  wire \countCycle_reg_n_0_[27] ;
  wire \countCycle_reg_n_0_[28] ;
  wire \countCycle_reg_n_0_[29] ;
  wire \countCycle_reg_n_0_[2] ;
  wire \countCycle_reg_n_0_[30] ;
  wire \countCycle_reg_n_0_[31] ;
  wire \countCycle_reg_n_0_[3] ;
  wire \countCycle_reg_n_0_[4] ;
  wire \countCycle_reg_n_0_[5] ;
  wire \countCycle_reg_n_0_[6] ;
  wire \countCycle_reg_n_0_[7] ;
  wire \countCycle_reg_n_0_[8] ;
  wire \countCycle_reg_n_0_[9] ;
  wire highCount_carry__0_n_0;
  wire highCount_carry__0_n_1;
  wire highCount_carry__0_n_2;
  wire highCount_carry__0_n_3;
  wire highCount_carry__0_n_4;
  wire highCount_carry__0_n_5;
  wire highCount_carry__0_n_6;
  wire highCount_carry__0_n_7;
  wire highCount_carry__1_n_0;
  wire highCount_carry__1_n_1;
  wire highCount_carry__1_n_2;
  wire highCount_carry__1_n_3;
  wire highCount_carry__1_n_4;
  wire highCount_carry__1_n_5;
  wire highCount_carry__1_n_6;
  wire highCount_carry__1_n_7;
  wire highCount_carry__2_n_0;
  wire highCount_carry__2_n_1;
  wire highCount_carry__2_n_2;
  wire highCount_carry__2_n_3;
  wire highCount_carry__2_n_4;
  wire highCount_carry__2_n_5;
  wire highCount_carry__2_n_6;
  wire highCount_carry__2_n_7;
  wire highCount_carry__3_n_0;
  wire highCount_carry__3_n_1;
  wire highCount_carry__3_n_2;
  wire highCount_carry__3_n_3;
  wire highCount_carry__3_n_4;
  wire highCount_carry__3_n_5;
  wire highCount_carry__3_n_6;
  wire highCount_carry__3_n_7;
  wire highCount_carry__4_n_0;
  wire highCount_carry__4_n_1;
  wire highCount_carry__4_n_2;
  wire highCount_carry__4_n_3;
  wire highCount_carry__4_n_4;
  wire highCount_carry__4_n_5;
  wire highCount_carry__4_n_6;
  wire highCount_carry__4_n_7;
  wire highCount_carry__5_n_0;
  wire highCount_carry__5_n_1;
  wire highCount_carry__5_n_2;
  wire highCount_carry__5_n_3;
  wire highCount_carry__5_n_4;
  wire highCount_carry__5_n_5;
  wire highCount_carry__5_n_6;
  wire highCount_carry__5_n_7;
  wire highCount_carry__6_n_1;
  wire highCount_carry__6_n_2;
  wire highCount_carry__6_n_3;
  wire highCount_carry__6_n_4;
  wire highCount_carry__6_n_5;
  wire highCount_carry__6_n_6;
  wire highCount_carry__6_n_7;
  wire highCount_carry_n_0;
  wire highCount_carry_n_1;
  wire highCount_carry_n_2;
  wire highCount_carry_n_3;
  wire highCount_carry_n_4;
  wire highCount_carry_n_5;
  wire highCount_carry_n_6;
  wire highCount_carry_n_7;
  wire nextCountCycle;
  wire nextCountCycle0_carry__0_i_1__6_n_0;
  wire nextCountCycle0_carry__0_i_2__6_n_0;
  wire nextCountCycle0_carry__0_i_3__6_n_0;
  wire nextCountCycle0_carry__0_i_4__6_n_0;
  wire nextCountCycle0_carry__0_n_0;
  wire nextCountCycle0_carry__0_n_1;
  wire nextCountCycle0_carry__0_n_2;
  wire nextCountCycle0_carry__0_n_3;
  wire nextCountCycle0_carry__0_n_4;
  wire nextCountCycle0_carry__0_n_5;
  wire nextCountCycle0_carry__0_n_6;
  wire nextCountCycle0_carry__0_n_7;
  wire nextCountCycle0_carry__1_i_1__6_n_0;
  wire nextCountCycle0_carry__1_i_2__6_n_0;
  wire nextCountCycle0_carry__1_i_3__6_n_0;
  wire nextCountCycle0_carry__1_i_4__6_n_0;
  wire nextCountCycle0_carry__1_n_0;
  wire nextCountCycle0_carry__1_n_1;
  wire nextCountCycle0_carry__1_n_2;
  wire nextCountCycle0_carry__1_n_3;
  wire nextCountCycle0_carry__1_n_4;
  wire nextCountCycle0_carry__1_n_5;
  wire nextCountCycle0_carry__1_n_6;
  wire nextCountCycle0_carry__1_n_7;
  wire nextCountCycle0_carry__2_i_1__6_n_0;
  wire nextCountCycle0_carry__2_i_2__6_n_0;
  wire nextCountCycle0_carry__2_i_3__6_n_0;
  wire nextCountCycle0_carry__2_i_4__6_n_0;
  wire nextCountCycle0_carry__2_n_0;
  wire nextCountCycle0_carry__2_n_1;
  wire nextCountCycle0_carry__2_n_2;
  wire nextCountCycle0_carry__2_n_3;
  wire nextCountCycle0_carry__2_n_4;
  wire nextCountCycle0_carry__2_n_5;
  wire nextCountCycle0_carry__2_n_6;
  wire nextCountCycle0_carry__2_n_7;
  wire nextCountCycle0_carry__3_i_1__6_n_0;
  wire nextCountCycle0_carry__3_i_2__6_n_0;
  wire nextCountCycle0_carry__3_i_3__6_n_0;
  wire nextCountCycle0_carry__3_i_4__6_n_0;
  wire nextCountCycle0_carry__3_n_0;
  wire nextCountCycle0_carry__3_n_1;
  wire nextCountCycle0_carry__3_n_2;
  wire nextCountCycle0_carry__3_n_3;
  wire nextCountCycle0_carry__3_n_4;
  wire nextCountCycle0_carry__3_n_5;
  wire nextCountCycle0_carry__3_n_6;
  wire nextCountCycle0_carry__3_n_7;
  wire nextCountCycle0_carry__4_i_1__6_n_0;
  wire nextCountCycle0_carry__4_i_2__6_n_0;
  wire nextCountCycle0_carry__4_i_3__6_n_0;
  wire nextCountCycle0_carry__4_i_4__6_n_0;
  wire nextCountCycle0_carry__4_n_0;
  wire nextCountCycle0_carry__4_n_1;
  wire nextCountCycle0_carry__4_n_2;
  wire nextCountCycle0_carry__4_n_3;
  wire nextCountCycle0_carry__4_n_4;
  wire nextCountCycle0_carry__4_n_5;
  wire nextCountCycle0_carry__4_n_6;
  wire nextCountCycle0_carry__4_n_7;
  wire nextCountCycle0_carry__5_i_1__6_n_0;
  wire nextCountCycle0_carry__5_i_2__6_n_0;
  wire nextCountCycle0_carry__5_i_3__6_n_0;
  wire nextCountCycle0_carry__5_i_4__6_n_0;
  wire nextCountCycle0_carry__5_n_0;
  wire nextCountCycle0_carry__5_n_1;
  wire nextCountCycle0_carry__5_n_2;
  wire nextCountCycle0_carry__5_n_3;
  wire nextCountCycle0_carry__5_n_4;
  wire nextCountCycle0_carry__5_n_5;
  wire nextCountCycle0_carry__5_n_6;
  wire nextCountCycle0_carry__5_n_7;
  wire nextCountCycle0_carry__6_i_1__6_n_0;
  wire nextCountCycle0_carry__6_i_2__6_n_0;
  wire nextCountCycle0_carry__6_i_3__6_n_0;
  wire nextCountCycle0_carry__6_n_2;
  wire nextCountCycle0_carry__6_n_3;
  wire nextCountCycle0_carry__6_n_5;
  wire nextCountCycle0_carry__6_n_6;
  wire nextCountCycle0_carry__6_n_7;
  wire nextCountCycle0_carry_i_1__6_n_0;
  wire nextCountCycle0_carry_i_2__6_n_0;
  wire nextCountCycle0_carry_i_3__6_n_0;
  wire nextCountCycle0_carry_i_4__6_n_0;
  wire nextCountCycle0_carry_n_0;
  wire nextCountCycle0_carry_n_1;
  wire nextCountCycle0_carry_n_2;
  wire nextCountCycle0_carry_n_3;
  wire nextCountCycle0_carry_n_4;
  wire nextCountCycle0_carry_n_5;
  wire nextCountCycle0_carry_n_6;
  wire nextCountCycle0_carry_n_7;
  wire nextPWMCount;
  wire nextPWMCount0_carry__0_i_1_n_0;
  wire nextPWMCount0_carry__0_i_2_n_0;
  wire nextPWMCount0_carry__0_i_3_n_0;
  wire nextPWMCount0_carry__0_i_4_n_0;
  wire nextPWMCount0_carry__0_n_0;
  wire nextPWMCount0_carry__0_n_1;
  wire nextPWMCount0_carry__0_n_2;
  wire nextPWMCount0_carry__0_n_3;
  wire nextPWMCount0_carry__0_n_4;
  wire nextPWMCount0_carry__0_n_5;
  wire nextPWMCount0_carry__0_n_6;
  wire nextPWMCount0_carry__0_n_7;
  wire nextPWMCount0_carry__1_i_1_n_0;
  wire nextPWMCount0_carry__1_i_2_n_0;
  wire nextPWMCount0_carry__1_i_3_n_0;
  wire nextPWMCount0_carry__1_i_4_n_0;
  wire nextPWMCount0_carry__1_n_0;
  wire nextPWMCount0_carry__1_n_1;
  wire nextPWMCount0_carry__1_n_2;
  wire nextPWMCount0_carry__1_n_3;
  wire nextPWMCount0_carry__1_n_4;
  wire nextPWMCount0_carry__1_n_5;
  wire nextPWMCount0_carry__1_n_6;
  wire nextPWMCount0_carry__1_n_7;
  wire nextPWMCount0_carry__2_i_1_n_0;
  wire nextPWMCount0_carry__2_i_2_n_0;
  wire nextPWMCount0_carry__2_i_3_n_0;
  wire nextPWMCount0_carry__2_i_4_n_0;
  wire nextPWMCount0_carry__2_n_0;
  wire nextPWMCount0_carry__2_n_1;
  wire nextPWMCount0_carry__2_n_2;
  wire nextPWMCount0_carry__2_n_3;
  wire nextPWMCount0_carry__2_n_4;
  wire nextPWMCount0_carry__2_n_5;
  wire nextPWMCount0_carry__2_n_6;
  wire nextPWMCount0_carry__2_n_7;
  wire nextPWMCount0_carry__3_i_1_n_0;
  wire nextPWMCount0_carry__3_i_2_n_0;
  wire nextPWMCount0_carry__3_i_3_n_0;
  wire nextPWMCount0_carry__3_i_4_n_0;
  wire nextPWMCount0_carry__3_n_0;
  wire nextPWMCount0_carry__3_n_1;
  wire nextPWMCount0_carry__3_n_2;
  wire nextPWMCount0_carry__3_n_3;
  wire nextPWMCount0_carry__3_n_4;
  wire nextPWMCount0_carry__3_n_5;
  wire nextPWMCount0_carry__3_n_6;
  wire nextPWMCount0_carry__3_n_7;
  wire nextPWMCount0_carry__4_i_1_n_0;
  wire nextPWMCount0_carry__4_i_2_n_0;
  wire nextPWMCount0_carry__4_i_3_n_0;
  wire nextPWMCount0_carry__4_i_4_n_0;
  wire nextPWMCount0_carry__4_n_0;
  wire nextPWMCount0_carry__4_n_1;
  wire nextPWMCount0_carry__4_n_2;
  wire nextPWMCount0_carry__4_n_3;
  wire nextPWMCount0_carry__4_n_4;
  wire nextPWMCount0_carry__4_n_5;
  wire nextPWMCount0_carry__4_n_6;
  wire nextPWMCount0_carry__4_n_7;
  wire nextPWMCount0_carry__5_i_1_n_0;
  wire nextPWMCount0_carry__5_i_2_n_0;
  wire nextPWMCount0_carry__5_i_3_n_0;
  wire nextPWMCount0_carry__5_i_4_n_0;
  wire nextPWMCount0_carry__5_n_0;
  wire nextPWMCount0_carry__5_n_1;
  wire nextPWMCount0_carry__5_n_2;
  wire nextPWMCount0_carry__5_n_3;
  wire nextPWMCount0_carry__5_n_4;
  wire nextPWMCount0_carry__5_n_5;
  wire nextPWMCount0_carry__5_n_6;
  wire nextPWMCount0_carry__5_n_7;
  wire nextPWMCount0_carry__6_i_1__6_n_0;
  wire nextPWMCount0_carry__6_i_2_n_0;
  wire nextPWMCount0_carry__6_i_3_n_0;
  wire nextPWMCount0_carry__6_n_2;
  wire nextPWMCount0_carry__6_n_3;
  wire nextPWMCount0_carry__6_n_5;
  wire nextPWMCount0_carry__6_n_6;
  wire nextPWMCount0_carry__6_n_7;
  wire nextPWMCount0_carry_i_1_n_0;
  wire nextPWMCount0_carry_i_2_n_0;
  wire nextPWMCount0_carry_i_3_n_0;
  wire nextPWMCount0_carry_i_4_n_0;
  wire nextPWMCount0_carry_n_0;
  wire nextPWMCount0_carry_n_1;
  wire nextPWMCount0_carry_n_2;
  wire nextPWMCount0_carry_n_3;
  wire nextPWMCount0_carry_n_4;
  wire nextPWMCount0_carry_n_5;
  wire nextPWMCount0_carry_n_6;
  wire nextPWMCount0_carry_n_7;
  wire nextSecCount;
  wire nextSecCount0_carry__0_i_1__6_n_0;
  wire nextSecCount0_carry__0_i_2__6_n_0;
  wire nextSecCount0_carry__0_i_3__6_n_0;
  wire nextSecCount0_carry__0_i_4__6_n_0;
  wire nextSecCount0_carry__0_n_0;
  wire nextSecCount0_carry__0_n_1;
  wire nextSecCount0_carry__0_n_2;
  wire nextSecCount0_carry__0_n_3;
  wire nextSecCount0_carry__0_n_4;
  wire nextSecCount0_carry__0_n_5;
  wire nextSecCount0_carry__0_n_6;
  wire nextSecCount0_carry__0_n_7;
  wire nextSecCount0_carry__1_i_1__6_n_0;
  wire nextSecCount0_carry__1_i_2__6_n_0;
  wire nextSecCount0_carry__1_i_3__6_n_0;
  wire nextSecCount0_carry__1_n_2;
  wire nextSecCount0_carry__1_n_3;
  wire nextSecCount0_carry__1_n_5;
  wire nextSecCount0_carry__1_n_6;
  wire nextSecCount0_carry__1_n_7;
  wire nextSecCount0_carry_i_1__6_n_0;
  wire nextSecCount0_carry_i_2__6_n_0;
  wire nextSecCount0_carry_i_3__6_n_0;
  wire nextSecCount0_carry_i_4__6_n_0;
  wire nextSecCount0_carry_n_0;
  wire nextSecCount0_carry_n_1;
  wire nextSecCount0_carry_n_2;
  wire nextSecCount0_carry_n_3;
  wire nextSecCount0_carry_n_4;
  wire nextSecCount0_carry_n_5;
  wire nextSecCount0_carry_n_6;
  wire nextSecCount0_carry_n_7;
  wire [0:0]pwm;
  wire pwm__n_0;
  wire pwm__n_1;
  wire pwm__n_10;
  wire pwm__n_11;
  wire pwm__n_12;
  wire pwm__n_13;
  wire pwm__n_14;
  wire pwm__n_15;
  wire pwm__n_16;
  wire pwm__n_17;
  wire pwm__n_18;
  wire pwm__n_19;
  wire pwm__n_2;
  wire pwm__n_20;
  wire pwm__n_21;
  wire pwm__n_22;
  wire pwm__n_23;
  wire pwm__n_24;
  wire pwm__n_25;
  wire pwm__n_26;
  wire pwm__n_27;
  wire pwm__n_28;
  wire pwm__n_29;
  wire pwm__n_3;
  wire pwm__n_30;
  wire pwm__n_31;
  wire pwm__n_33;
  wire pwm__n_34;
  wire pwm__n_35;
  wire pwm__n_4;
  wire pwm__n_5;
  wire pwm__n_6;
  wire pwm__n_7;
  wire pwm__n_8;
  wire pwm__n_9;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire \secCount[0]_i_1__6_n_0 ;
  wire \secCount[10]_i_1__6_n_0 ;
  wire \secCount[11]_i_2__6_n_0 ;
  wire \secCount[11]_i_3__6_n_0 ;
  wire \secCount[11]_i_4__6_n_0 ;
  wire \secCount[11]_i_5__6_n_0 ;
  wire \secCount[11]_i_6__6_n_0 ;
  wire \secCount[11]_i_7__6_n_0 ;
  wire \secCount[11]_i_8__6_n_0 ;
  wire \secCount[11]_i_9__6_n_0 ;
  wire \secCount[1]_i_1__6_n_0 ;
  wire \secCount[2]_i_1__6_n_0 ;
  wire \secCount[3]_i_1__6_n_0 ;
  wire \secCount[4]_i_1__6_n_0 ;
  wire \secCount[5]_i_1__6_n_0 ;
  wire \secCount[6]_i_1__6_n_0 ;
  wire \secCount[7]_i_1__6_n_0 ;
  wire \secCount[8]_i_1__6_n_0 ;
  wire \secCount[9]_i_1__6_n_0 ;
  wire \secCount_reg_n_0_[0] ;
  wire \secCount_reg_n_0_[10] ;
  wire \secCount_reg_n_0_[11] ;
  wire \secCount_reg_n_0_[1] ;
  wire \secCount_reg_n_0_[2] ;
  wire \secCount_reg_n_0_[3] ;
  wire \secCount_reg_n_0_[4] ;
  wire \secCount_reg_n_0_[5] ;
  wire \secCount_reg_n_0_[6] ;
  wire \secCount_reg_n_0_[7] ;
  wire \secCount_reg_n_0_[8] ;
  wire \secCount_reg_n_0_[9] ;
  wire [0:0]\slv_reg0_reg[7] ;
  wire [11:0]\slv_reg1_reg[11] ;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:3]NLW_highCount_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_nextCountCycle0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextCountCycle0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMCount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMCount0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextSecCount0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_nextSecCount0_carry__1_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_2__6 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'hAABE)) 
    \FSM_sequential_state[1]_i_2__6 
       (.I0(\FSM_sequential_state[1]_i_3__6_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\FSM_sequential_state[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3__6 
       (.I0(\FSM_sequential_state[2]_i_10_n_0 ),
        .I1(\FSM_sequential_state[2]_i_11_n_0 ),
        .I2(\FSM_sequential_state[2]_i_9_n_0 ),
        .I3(\FSM_sequential_state[2]_i_8_n_0 ),
        .I4(\FSM_sequential_state[1]_i_4__6_n_0 ),
        .I5(\FSM_sequential_state[2]_i_7_n_0 ),
        .O(\FSM_sequential_state[1]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_state[1]_i_4__6 
       (.I0(PWMCount[0]),
        .I1(state[1]),
        .I2(PWMCount[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_10 
       (.I0(PWMCount[22]),
        .I1(PWMCount[23]),
        .I2(PWMCount[20]),
        .I3(PWMCount[21]),
        .I4(PWMCount[25]),
        .I5(PWMCount[24]),
        .O(\FSM_sequential_state[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_11 
       (.I0(PWMCount[28]),
        .I1(PWMCount[29]),
        .I2(PWMCount[26]),
        .I3(PWMCount[27]),
        .I4(PWMCount[31]),
        .I5(PWMCount[30]),
        .O(\FSM_sequential_state[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_state[2]_i_3__6 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(\FSM_sequential_state[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_5__6 
       (.I0(\FSM_sequential_state[2]_i_6__6_n_0 ),
        .I1(\FSM_sequential_state[2]_i_7_n_0 ),
        .I2(\FSM_sequential_state[2]_i_8_n_0 ),
        .I3(\FSM_sequential_state[2]_i_9_n_0 ),
        .I4(\FSM_sequential_state[2]_i_10_n_0 ),
        .I5(\FSM_sequential_state[2]_i_11_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_6__6 
       (.I0(PWMCount[0]),
        .I1(PWMCount[1]),
        .O(\FSM_sequential_state[2]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_7 
       (.I0(PWMCount[4]),
        .I1(PWMCount[5]),
        .I2(PWMCount[2]),
        .I3(PWMCount[3]),
        .I4(PWMCount[7]),
        .I5(PWMCount[6]),
        .O(\FSM_sequential_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_8 
       (.I0(PWMCount[10]),
        .I1(PWMCount[11]),
        .I2(PWMCount[8]),
        .I3(PWMCount[9]),
        .I4(PWMCount[13]),
        .I5(PWMCount[12]),
        .O(\FSM_sequential_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(PWMCount[16]),
        .I1(PWMCount[17]),
        .I2(PWMCount[14]),
        .I3(PWMCount[15]),
        .I4(PWMCount[19]),
        .I5(PWMCount[18]),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_35),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_34),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(pwm__n_33),
        .Q(state[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h005C)) 
    \PWMCount[0]_i_1__6 
       (.I0(PWMCount[0]),
        .I1(Q[0]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[10]_i_1__6 
       (.I0(nextPWMCount0_carry__1_n_6),
        .I1(Q[10]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[10]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[11]_i_1__6 
       (.I0(nextPWMCount0_carry__1_n_5),
        .I1(Q[11]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[11]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[12]_i_1__6 
       (.I0(nextPWMCount0_carry__1_n_4),
        .I1(Q[12]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[12]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[13]_i_1__6 
       (.I0(nextPWMCount0_carry__2_n_7),
        .I1(Q[13]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[13]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[14]_i_1__6 
       (.I0(nextPWMCount0_carry__2_n_6),
        .I1(Q[14]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[14]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[15]_i_1__6 
       (.I0(nextPWMCount0_carry__2_n_5),
        .I1(Q[15]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[15]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[16]_i_1__6 
       (.I0(nextPWMCount0_carry__2_n_4),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[16]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[17]_i_1__6 
       (.I0(nextPWMCount0_carry__3_n_7),
        .I1(Q[17]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[17]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[18]_i_1__6 
       (.I0(nextPWMCount0_carry__3_n_6),
        .I1(Q[18]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[18]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[19]_i_1__6 
       (.I0(nextPWMCount0_carry__3_n_5),
        .I1(Q[19]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[19]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[1]_i_1__6 
       (.I0(nextPWMCount0_carry_n_7),
        .I1(Q[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[1]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[20]_i_1__6 
       (.I0(nextPWMCount0_carry__3_n_4),
        .I1(Q[20]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[20]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[21]_i_1__6 
       (.I0(nextPWMCount0_carry__4_n_7),
        .I1(Q[21]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[21]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[22]_i_1__6 
       (.I0(nextPWMCount0_carry__4_n_6),
        .I1(Q[22]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[22]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[23]_i_1__6 
       (.I0(nextPWMCount0_carry__4_n_5),
        .I1(Q[23]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[23]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[24]_i_1__6 
       (.I0(nextPWMCount0_carry__4_n_4),
        .I1(Q[24]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[24]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[25]_i_1__6 
       (.I0(nextPWMCount0_carry__5_n_7),
        .I1(Q[25]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[25]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[26]_i_1__6 
       (.I0(nextPWMCount0_carry__5_n_6),
        .I1(Q[26]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[26]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[27]_i_1__6 
       (.I0(nextPWMCount0_carry__5_n_5),
        .I1(Q[27]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[27]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[28]_i_1__6 
       (.I0(nextPWMCount0_carry__5_n_4),
        .I1(Q[28]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[28]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[29]_i_1__6 
       (.I0(nextPWMCount0_carry__6_n_7),
        .I1(Q[29]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[29]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[2]_i_1__6 
       (.I0(nextPWMCount0_carry_n_6),
        .I1(Q[2]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[30]_i_1__6 
       (.I0(nextPWMCount0_carry__6_n_6),
        .I1(Q[30]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[30]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \PWMCount[31]_i_1__6 
       (.I0(\slv_reg0_reg[7] ),
        .I1(s00_axi_aresetn),
        .O(\PWMCount[31]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \PWMCount[31]_i_2__6 
       (.I0(state[1]),
        .I1(state[2]),
        .O(nextPWMCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[31]_i_3__6 
       (.I0(nextPWMCount0_carry__6_n_5),
        .I1(Q[31]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[31]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[3]_i_1__6 
       (.I0(nextPWMCount0_carry_n_5),
        .I1(Q[3]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[3]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[4]_i_1__6 
       (.I0(nextPWMCount0_carry_n_4),
        .I1(Q[4]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[4]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[5]_i_1__6 
       (.I0(nextPWMCount0_carry__0_n_7),
        .I1(Q[5]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[5]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[6]_i_1__6 
       (.I0(nextPWMCount0_carry__0_n_6),
        .I1(Q[6]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[6]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[7]_i_1__6 
       (.I0(nextPWMCount0_carry__0_n_5),
        .I1(Q[7]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[7]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[8]_i_1__6 
       (.I0(nextPWMCount0_carry__0_n_4),
        .I1(Q[8]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[8]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \PWMCount[9]_i_1__6 
       (.I0(nextPWMCount0_carry__1_n_7),
        .I1(Q[9]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\PWMCount[9]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[0]_i_1__6_n_0 ),
        .Q(PWMCount[0]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[10]_i_1__6_n_0 ),
        .Q(PWMCount[10]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[11]_i_1__6_n_0 ),
        .Q(PWMCount[11]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[12]_i_1__6_n_0 ),
        .Q(PWMCount[12]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[13]_i_1__6_n_0 ),
        .Q(PWMCount[13]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[14]_i_1__6_n_0 ),
        .Q(PWMCount[14]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[15]_i_1__6_n_0 ),
        .Q(PWMCount[15]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[16]_i_1__6_n_0 ),
        .Q(PWMCount[16]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[17]_i_1__6_n_0 ),
        .Q(PWMCount[17]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[18]_i_1__6_n_0 ),
        .Q(PWMCount[18]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[19]_i_1__6_n_0 ),
        .Q(PWMCount[19]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[1]_i_1__6_n_0 ),
        .Q(PWMCount[1]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[20]_i_1__6_n_0 ),
        .Q(PWMCount[20]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[21]_i_1__6_n_0 ),
        .Q(PWMCount[21]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[22]_i_1__6_n_0 ),
        .Q(PWMCount[22]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[23]_i_1__6_n_0 ),
        .Q(PWMCount[23]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[24]_i_1__6_n_0 ),
        .Q(PWMCount[24]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[25]_i_1__6_n_0 ),
        .Q(PWMCount[25]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[26]_i_1__6_n_0 ),
        .Q(PWMCount[26]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[27]_i_1__6_n_0 ),
        .Q(PWMCount[27]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[28]_i_1__6_n_0 ),
        .Q(PWMCount[28]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[29]_i_1__6_n_0 ),
        .Q(PWMCount[29]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[2]_i_1__6_n_0 ),
        .Q(PWMCount[2]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[30]_i_1__6_n_0 ),
        .Q(PWMCount[30]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[31]_i_3__6_n_0 ),
        .Q(PWMCount[31]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[3]_i_1__6_n_0 ),
        .Q(PWMCount[3]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[4]_i_1__6_n_0 ),
        .Q(PWMCount[4]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[5]_i_1__6_n_0 ),
        .Q(PWMCount[5]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[6]_i_1__6_n_0 ),
        .Q(PWMCount[6]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[7]_i_1__6_n_0 ),
        .Q(PWMCount[7]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[8]_i_1__6_n_0 ),
        .Q(PWMCount[8]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \PWMCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextPWMCount),
        .D(\PWMCount[9]_i_1__6_n_0 ),
        .Q(PWMCount[9]),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h111F)) 
    \countCycle[0]_i_1__6 
       (.I0(state[2]),
        .I1(\countCycle_reg_n_0_[0] ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[10]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_6),
        .O(\countCycle[10]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[11]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_5),
        .O(\countCycle[11]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[12]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__1_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[12]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[13]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_7),
        .O(\countCycle[13]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[14]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__2_n_6),
        .O(\countCycle[14]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[15]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[15]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[16]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__2_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[16]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[17]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[17]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[18]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[18]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[19]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__3_n_5),
        .O(\countCycle[19]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[1]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_7),
        .O(\countCycle[1]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[20]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__3_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[20]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[21]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_7),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[21]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[22]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[22]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[23]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__4_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[23]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[24]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__4_n_4),
        .O(\countCycle[24]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[25]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_7),
        .O(\countCycle[25]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[26]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__5_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[26]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[27]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_5),
        .O(\countCycle[27]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[28]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__5_n_4),
        .O(\countCycle[28]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[29]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_7),
        .O(\countCycle[29]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[2]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[2]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[30]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_6),
        .O(\countCycle[30]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hFF41)) 
    \countCycle[31]_i_1__6 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\countCycle[31]_i_3__6_n_0 ),
        .O(nextCountCycle));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[31]_i_2__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__6_n_5),
        .O(\countCycle[31]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h0111)) 
    \countCycle[31]_i_3__6 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(\countCycle[31]_i_4__6_n_0 ),
        .I3(\countCycle[31]_i_5__6_n_0 ),
        .O(\countCycle[31]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_4__6 
       (.I0(\secCount_reg_n_0_[10] ),
        .I1(\secCount_reg_n_0_[9] ),
        .I2(\secCount_reg_n_0_[11] ),
        .I3(\secCount_reg_n_0_[6] ),
        .I4(\secCount_reg_n_0_[7] ),
        .I5(\secCount_reg_n_0_[8] ),
        .O(\countCycle[31]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \countCycle[31]_i_5__6 
       (.I0(\secCount_reg_n_0_[5] ),
        .I1(\secCount_reg_n_0_[3] ),
        .I2(\secCount_reg_n_0_[4] ),
        .I3(\secCount_reg_n_0_[0] ),
        .I4(\secCount_reg_n_0_[1] ),
        .I5(\secCount_reg_n_0_[2] ),
        .O(\countCycle[31]_i_5__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[3]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry_n_5),
        .O(\countCycle[3]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[4]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry_n_4),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[4]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[5]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_7),
        .O(\countCycle[5]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[6]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_6),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[6]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \countCycle[7]_i_1__6 
       (.I0(state[2]),
        .I1(nextCountCycle0_carry__0_n_5),
        .I2(state[1]),
        .I3(state[0]),
        .O(\countCycle[7]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[8]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__0_n_4),
        .O(\countCycle[8]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \countCycle[9]_i_1__6 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(nextCountCycle0_carry__1_n_7),
        .O(\countCycle[9]_i_1__6_n_0 ));
  FDRE \countCycle_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[0]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[10]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[11]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[12] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[12]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[12] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[13] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[13]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[13] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[14] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[14]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[14] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[15] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[15]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[15] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[16] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[16]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[16] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[17] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[17]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[17] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[18] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[18]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[18] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[19] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[19]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[19] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[1]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[20] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[20]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[20] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[21] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[21]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[21] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[22] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[22]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[22] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[23] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[23]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[23] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[24] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[24]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[24] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[25] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[25]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[25] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[26] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[26]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[26] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[27] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[27]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[27] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[28] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[28]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[28] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[29] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[29]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[29] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[2]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[30] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[30]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[30] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[31] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[31]_i_2__6_n_0 ),
        .Q(\countCycle_reg_n_0_[31] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[3]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[4]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[5]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[6]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[7]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[8]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \countCycle_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextCountCycle),
        .D(\countCycle[9]_i_1__6_n_0 ),
        .Q(\countCycle_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  CARRY4 highCount_carry
       (.CI(1'b0),
        .CO({highCount_carry_n_0,highCount_carry_n_1,highCount_carry_n_2,highCount_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .S({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}));
  CARRY4 highCount_carry__0
       (.CI(highCount_carry_n_0),
        .CO({highCount_carry__0_n_0,highCount_carry__0_n_1,highCount_carry__0_n_2,highCount_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}),
        .S({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}));
  CARRY4 highCount_carry__1
       (.CI(highCount_carry__0_n_0),
        .CO({highCount_carry__1_n_0,highCount_carry__1_n_1,highCount_carry__1_n_2,highCount_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .S({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}));
  CARRY4 highCount_carry__2
       (.CI(highCount_carry__1_n_0),
        .CO({highCount_carry__2_n_0,highCount_carry__2_n_1,highCount_carry__2_n_2,highCount_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .S({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}));
  CARRY4 highCount_carry__3
       (.CI(highCount_carry__2_n_0),
        .CO({highCount_carry__3_n_0,highCount_carry__3_n_1,highCount_carry__3_n_2,highCount_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .S({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}));
  CARRY4 highCount_carry__4
       (.CI(highCount_carry__3_n_0),
        .CO({highCount_carry__4_n_0,highCount_carry__4_n_1,highCount_carry__4_n_2,highCount_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .S({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}));
  CARRY4 highCount_carry__5
       (.CI(highCount_carry__4_n_0),
        .CO({highCount_carry__5_n_0,highCount_carry__5_n_1,highCount_carry__5_n_2,highCount_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .S({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}));
  CARRY4 highCount_carry__6
       (.CI(highCount_carry__5_n_0),
        .CO({NLW_highCount_carry__6_CO_UNCONNECTED[3],highCount_carry__6_n_1,highCount_carry__6_n_2,highCount_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[30:28]}),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}));
  CARRY4 nextCountCycle0_carry
       (.CI(1'b0),
        .CO({nextCountCycle0_carry_n_0,nextCountCycle0_carry_n_1,nextCountCycle0_carry_n_2,nextCountCycle0_carry_n_3}),
        .CYINIT(\countCycle_reg_n_0_[0] ),
        .DI({\countCycle_reg_n_0_[4] ,\countCycle_reg_n_0_[3] ,\countCycle_reg_n_0_[2] ,\countCycle_reg_n_0_[1] }),
        .O({nextCountCycle0_carry_n_4,nextCountCycle0_carry_n_5,nextCountCycle0_carry_n_6,nextCountCycle0_carry_n_7}),
        .S({nextCountCycle0_carry_i_1__6_n_0,nextCountCycle0_carry_i_2__6_n_0,nextCountCycle0_carry_i_3__6_n_0,nextCountCycle0_carry_i_4__6_n_0}));
  CARRY4 nextCountCycle0_carry__0
       (.CI(nextCountCycle0_carry_n_0),
        .CO({nextCountCycle0_carry__0_n_0,nextCountCycle0_carry__0_n_1,nextCountCycle0_carry__0_n_2,nextCountCycle0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[8] ,\countCycle_reg_n_0_[7] ,\countCycle_reg_n_0_[6] ,\countCycle_reg_n_0_[5] }),
        .O({nextCountCycle0_carry__0_n_4,nextCountCycle0_carry__0_n_5,nextCountCycle0_carry__0_n_6,nextCountCycle0_carry__0_n_7}),
        .S({nextCountCycle0_carry__0_i_1__6_n_0,nextCountCycle0_carry__0_i_2__6_n_0,nextCountCycle0_carry__0_i_3__6_n_0,nextCountCycle0_carry__0_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_1__6
       (.I0(\countCycle_reg_n_0_[8] ),
        .O(nextCountCycle0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_2__6
       (.I0(\countCycle_reg_n_0_[7] ),
        .O(nextCountCycle0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_3__6
       (.I0(\countCycle_reg_n_0_[6] ),
        .O(nextCountCycle0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__0_i_4__6
       (.I0(\countCycle_reg_n_0_[5] ),
        .O(nextCountCycle0_carry__0_i_4__6_n_0));
  CARRY4 nextCountCycle0_carry__1
       (.CI(nextCountCycle0_carry__0_n_0),
        .CO({nextCountCycle0_carry__1_n_0,nextCountCycle0_carry__1_n_1,nextCountCycle0_carry__1_n_2,nextCountCycle0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[12] ,\countCycle_reg_n_0_[11] ,\countCycle_reg_n_0_[10] ,\countCycle_reg_n_0_[9] }),
        .O({nextCountCycle0_carry__1_n_4,nextCountCycle0_carry__1_n_5,nextCountCycle0_carry__1_n_6,nextCountCycle0_carry__1_n_7}),
        .S({nextCountCycle0_carry__1_i_1__6_n_0,nextCountCycle0_carry__1_i_2__6_n_0,nextCountCycle0_carry__1_i_3__6_n_0,nextCountCycle0_carry__1_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_1__6
       (.I0(\countCycle_reg_n_0_[12] ),
        .O(nextCountCycle0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_2__6
       (.I0(\countCycle_reg_n_0_[11] ),
        .O(nextCountCycle0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_3__6
       (.I0(\countCycle_reg_n_0_[10] ),
        .O(nextCountCycle0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__1_i_4__6
       (.I0(\countCycle_reg_n_0_[9] ),
        .O(nextCountCycle0_carry__1_i_4__6_n_0));
  CARRY4 nextCountCycle0_carry__2
       (.CI(nextCountCycle0_carry__1_n_0),
        .CO({nextCountCycle0_carry__2_n_0,nextCountCycle0_carry__2_n_1,nextCountCycle0_carry__2_n_2,nextCountCycle0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[16] ,\countCycle_reg_n_0_[15] ,\countCycle_reg_n_0_[14] ,\countCycle_reg_n_0_[13] }),
        .O({nextCountCycle0_carry__2_n_4,nextCountCycle0_carry__2_n_5,nextCountCycle0_carry__2_n_6,nextCountCycle0_carry__2_n_7}),
        .S({nextCountCycle0_carry__2_i_1__6_n_0,nextCountCycle0_carry__2_i_2__6_n_0,nextCountCycle0_carry__2_i_3__6_n_0,nextCountCycle0_carry__2_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_1__6
       (.I0(\countCycle_reg_n_0_[16] ),
        .O(nextCountCycle0_carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_2__6
       (.I0(\countCycle_reg_n_0_[15] ),
        .O(nextCountCycle0_carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_3__6
       (.I0(\countCycle_reg_n_0_[14] ),
        .O(nextCountCycle0_carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__2_i_4__6
       (.I0(\countCycle_reg_n_0_[13] ),
        .O(nextCountCycle0_carry__2_i_4__6_n_0));
  CARRY4 nextCountCycle0_carry__3
       (.CI(nextCountCycle0_carry__2_n_0),
        .CO({nextCountCycle0_carry__3_n_0,nextCountCycle0_carry__3_n_1,nextCountCycle0_carry__3_n_2,nextCountCycle0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[20] ,\countCycle_reg_n_0_[19] ,\countCycle_reg_n_0_[18] ,\countCycle_reg_n_0_[17] }),
        .O({nextCountCycle0_carry__3_n_4,nextCountCycle0_carry__3_n_5,nextCountCycle0_carry__3_n_6,nextCountCycle0_carry__3_n_7}),
        .S({nextCountCycle0_carry__3_i_1__6_n_0,nextCountCycle0_carry__3_i_2__6_n_0,nextCountCycle0_carry__3_i_3__6_n_0,nextCountCycle0_carry__3_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_1__6
       (.I0(\countCycle_reg_n_0_[20] ),
        .O(nextCountCycle0_carry__3_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_2__6
       (.I0(\countCycle_reg_n_0_[19] ),
        .O(nextCountCycle0_carry__3_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_3__6
       (.I0(\countCycle_reg_n_0_[18] ),
        .O(nextCountCycle0_carry__3_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__3_i_4__6
       (.I0(\countCycle_reg_n_0_[17] ),
        .O(nextCountCycle0_carry__3_i_4__6_n_0));
  CARRY4 nextCountCycle0_carry__4
       (.CI(nextCountCycle0_carry__3_n_0),
        .CO({nextCountCycle0_carry__4_n_0,nextCountCycle0_carry__4_n_1,nextCountCycle0_carry__4_n_2,nextCountCycle0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[24] ,\countCycle_reg_n_0_[23] ,\countCycle_reg_n_0_[22] ,\countCycle_reg_n_0_[21] }),
        .O({nextCountCycle0_carry__4_n_4,nextCountCycle0_carry__4_n_5,nextCountCycle0_carry__4_n_6,nextCountCycle0_carry__4_n_7}),
        .S({nextCountCycle0_carry__4_i_1__6_n_0,nextCountCycle0_carry__4_i_2__6_n_0,nextCountCycle0_carry__4_i_3__6_n_0,nextCountCycle0_carry__4_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_1__6
       (.I0(\countCycle_reg_n_0_[24] ),
        .O(nextCountCycle0_carry__4_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_2__6
       (.I0(\countCycle_reg_n_0_[23] ),
        .O(nextCountCycle0_carry__4_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_3__6
       (.I0(\countCycle_reg_n_0_[22] ),
        .O(nextCountCycle0_carry__4_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__4_i_4__6
       (.I0(\countCycle_reg_n_0_[21] ),
        .O(nextCountCycle0_carry__4_i_4__6_n_0));
  CARRY4 nextCountCycle0_carry__5
       (.CI(nextCountCycle0_carry__4_n_0),
        .CO({nextCountCycle0_carry__5_n_0,nextCountCycle0_carry__5_n_1,nextCountCycle0_carry__5_n_2,nextCountCycle0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\countCycle_reg_n_0_[28] ,\countCycle_reg_n_0_[27] ,\countCycle_reg_n_0_[26] ,\countCycle_reg_n_0_[25] }),
        .O({nextCountCycle0_carry__5_n_4,nextCountCycle0_carry__5_n_5,nextCountCycle0_carry__5_n_6,nextCountCycle0_carry__5_n_7}),
        .S({nextCountCycle0_carry__5_i_1__6_n_0,nextCountCycle0_carry__5_i_2__6_n_0,nextCountCycle0_carry__5_i_3__6_n_0,nextCountCycle0_carry__5_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_1__6
       (.I0(\countCycle_reg_n_0_[28] ),
        .O(nextCountCycle0_carry__5_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_2__6
       (.I0(\countCycle_reg_n_0_[27] ),
        .O(nextCountCycle0_carry__5_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_3__6
       (.I0(\countCycle_reg_n_0_[26] ),
        .O(nextCountCycle0_carry__5_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__5_i_4__6
       (.I0(\countCycle_reg_n_0_[25] ),
        .O(nextCountCycle0_carry__5_i_4__6_n_0));
  CARRY4 nextCountCycle0_carry__6
       (.CI(nextCountCycle0_carry__5_n_0),
        .CO({NLW_nextCountCycle0_carry__6_CO_UNCONNECTED[3:2],nextCountCycle0_carry__6_n_2,nextCountCycle0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\countCycle_reg_n_0_[30] ,\countCycle_reg_n_0_[29] }),
        .O({NLW_nextCountCycle0_carry__6_O_UNCONNECTED[3],nextCountCycle0_carry__6_n_5,nextCountCycle0_carry__6_n_6,nextCountCycle0_carry__6_n_7}),
        .S({1'b0,nextCountCycle0_carry__6_i_1__6_n_0,nextCountCycle0_carry__6_i_2__6_n_0,nextCountCycle0_carry__6_i_3__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_1__6
       (.I0(\countCycle_reg_n_0_[31] ),
        .O(nextCountCycle0_carry__6_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_2__6
       (.I0(\countCycle_reg_n_0_[30] ),
        .O(nextCountCycle0_carry__6_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry__6_i_3__6
       (.I0(\countCycle_reg_n_0_[29] ),
        .O(nextCountCycle0_carry__6_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_1__6
       (.I0(\countCycle_reg_n_0_[4] ),
        .O(nextCountCycle0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_2__6
       (.I0(\countCycle_reg_n_0_[3] ),
        .O(nextCountCycle0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_3__6
       (.I0(\countCycle_reg_n_0_[2] ),
        .O(nextCountCycle0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextCountCycle0_carry_i_4__6
       (.I0(\countCycle_reg_n_0_[1] ),
        .O(nextCountCycle0_carry_i_4__6_n_0));
  CARRY4 nextPWMCount0_carry
       (.CI(1'b0),
        .CO({nextPWMCount0_carry_n_0,nextPWMCount0_carry_n_1,nextPWMCount0_carry_n_2,nextPWMCount0_carry_n_3}),
        .CYINIT(PWMCount[0]),
        .DI(PWMCount[4:1]),
        .O({nextPWMCount0_carry_n_4,nextPWMCount0_carry_n_5,nextPWMCount0_carry_n_6,nextPWMCount0_carry_n_7}),
        .S({nextPWMCount0_carry_i_1_n_0,nextPWMCount0_carry_i_2_n_0,nextPWMCount0_carry_i_3_n_0,nextPWMCount0_carry_i_4_n_0}));
  CARRY4 nextPWMCount0_carry__0
       (.CI(nextPWMCount0_carry_n_0),
        .CO({nextPWMCount0_carry__0_n_0,nextPWMCount0_carry__0_n_1,nextPWMCount0_carry__0_n_2,nextPWMCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[8:5]),
        .O({nextPWMCount0_carry__0_n_4,nextPWMCount0_carry__0_n_5,nextPWMCount0_carry__0_n_6,nextPWMCount0_carry__0_n_7}),
        .S({nextPWMCount0_carry__0_i_1_n_0,nextPWMCount0_carry__0_i_2_n_0,nextPWMCount0_carry__0_i_3_n_0,nextPWMCount0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_1
       (.I0(PWMCount[8]),
        .O(nextPWMCount0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_2
       (.I0(PWMCount[7]),
        .O(nextPWMCount0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_3
       (.I0(PWMCount[6]),
        .O(nextPWMCount0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__0_i_4
       (.I0(PWMCount[5]),
        .O(nextPWMCount0_carry__0_i_4_n_0));
  CARRY4 nextPWMCount0_carry__1
       (.CI(nextPWMCount0_carry__0_n_0),
        .CO({nextPWMCount0_carry__1_n_0,nextPWMCount0_carry__1_n_1,nextPWMCount0_carry__1_n_2,nextPWMCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[12:9]),
        .O({nextPWMCount0_carry__1_n_4,nextPWMCount0_carry__1_n_5,nextPWMCount0_carry__1_n_6,nextPWMCount0_carry__1_n_7}),
        .S({nextPWMCount0_carry__1_i_1_n_0,nextPWMCount0_carry__1_i_2_n_0,nextPWMCount0_carry__1_i_3_n_0,nextPWMCount0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_1
       (.I0(PWMCount[12]),
        .O(nextPWMCount0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_2
       (.I0(PWMCount[11]),
        .O(nextPWMCount0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_3
       (.I0(PWMCount[10]),
        .O(nextPWMCount0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__1_i_4
       (.I0(PWMCount[9]),
        .O(nextPWMCount0_carry__1_i_4_n_0));
  CARRY4 nextPWMCount0_carry__2
       (.CI(nextPWMCount0_carry__1_n_0),
        .CO({nextPWMCount0_carry__2_n_0,nextPWMCount0_carry__2_n_1,nextPWMCount0_carry__2_n_2,nextPWMCount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[16:13]),
        .O({nextPWMCount0_carry__2_n_4,nextPWMCount0_carry__2_n_5,nextPWMCount0_carry__2_n_6,nextPWMCount0_carry__2_n_7}),
        .S({nextPWMCount0_carry__2_i_1_n_0,nextPWMCount0_carry__2_i_2_n_0,nextPWMCount0_carry__2_i_3_n_0,nextPWMCount0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_1
       (.I0(PWMCount[16]),
        .O(nextPWMCount0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_2
       (.I0(PWMCount[15]),
        .O(nextPWMCount0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_3
       (.I0(PWMCount[14]),
        .O(nextPWMCount0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__2_i_4
       (.I0(PWMCount[13]),
        .O(nextPWMCount0_carry__2_i_4_n_0));
  CARRY4 nextPWMCount0_carry__3
       (.CI(nextPWMCount0_carry__2_n_0),
        .CO({nextPWMCount0_carry__3_n_0,nextPWMCount0_carry__3_n_1,nextPWMCount0_carry__3_n_2,nextPWMCount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[20:17]),
        .O({nextPWMCount0_carry__3_n_4,nextPWMCount0_carry__3_n_5,nextPWMCount0_carry__3_n_6,nextPWMCount0_carry__3_n_7}),
        .S({nextPWMCount0_carry__3_i_1_n_0,nextPWMCount0_carry__3_i_2_n_0,nextPWMCount0_carry__3_i_3_n_0,nextPWMCount0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_1
       (.I0(PWMCount[20]),
        .O(nextPWMCount0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_2
       (.I0(PWMCount[19]),
        .O(nextPWMCount0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_3
       (.I0(PWMCount[18]),
        .O(nextPWMCount0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__3_i_4
       (.I0(PWMCount[17]),
        .O(nextPWMCount0_carry__3_i_4_n_0));
  CARRY4 nextPWMCount0_carry__4
       (.CI(nextPWMCount0_carry__3_n_0),
        .CO({nextPWMCount0_carry__4_n_0,nextPWMCount0_carry__4_n_1,nextPWMCount0_carry__4_n_2,nextPWMCount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[24:21]),
        .O({nextPWMCount0_carry__4_n_4,nextPWMCount0_carry__4_n_5,nextPWMCount0_carry__4_n_6,nextPWMCount0_carry__4_n_7}),
        .S({nextPWMCount0_carry__4_i_1_n_0,nextPWMCount0_carry__4_i_2_n_0,nextPWMCount0_carry__4_i_3_n_0,nextPWMCount0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_1
       (.I0(PWMCount[24]),
        .O(nextPWMCount0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_2
       (.I0(PWMCount[23]),
        .O(nextPWMCount0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_3
       (.I0(PWMCount[22]),
        .O(nextPWMCount0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__4_i_4
       (.I0(PWMCount[21]),
        .O(nextPWMCount0_carry__4_i_4_n_0));
  CARRY4 nextPWMCount0_carry__5
       (.CI(nextPWMCount0_carry__4_n_0),
        .CO({nextPWMCount0_carry__5_n_0,nextPWMCount0_carry__5_n_1,nextPWMCount0_carry__5_n_2,nextPWMCount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMCount[28:25]),
        .O({nextPWMCount0_carry__5_n_4,nextPWMCount0_carry__5_n_5,nextPWMCount0_carry__5_n_6,nextPWMCount0_carry__5_n_7}),
        .S({nextPWMCount0_carry__5_i_1_n_0,nextPWMCount0_carry__5_i_2_n_0,nextPWMCount0_carry__5_i_3_n_0,nextPWMCount0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_1
       (.I0(PWMCount[28]),
        .O(nextPWMCount0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_2
       (.I0(PWMCount[27]),
        .O(nextPWMCount0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_3
       (.I0(PWMCount[26]),
        .O(nextPWMCount0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__5_i_4
       (.I0(PWMCount[25]),
        .O(nextPWMCount0_carry__5_i_4_n_0));
  CARRY4 nextPWMCount0_carry__6
       (.CI(nextPWMCount0_carry__5_n_0),
        .CO({NLW_nextPWMCount0_carry__6_CO_UNCONNECTED[3:2],nextPWMCount0_carry__6_n_2,nextPWMCount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMCount[30:29]}),
        .O({NLW_nextPWMCount0_carry__6_O_UNCONNECTED[3],nextPWMCount0_carry__6_n_5,nextPWMCount0_carry__6_n_6,nextPWMCount0_carry__6_n_7}),
        .S({1'b0,nextPWMCount0_carry__6_i_1__6_n_0,nextPWMCount0_carry__6_i_2_n_0,nextPWMCount0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_1__6
       (.I0(PWMCount[31]),
        .O(nextPWMCount0_carry__6_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_2
       (.I0(PWMCount[30]),
        .O(nextPWMCount0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry__6_i_3
       (.I0(PWMCount[29]),
        .O(nextPWMCount0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_1
       (.I0(PWMCount[4]),
        .O(nextPWMCount0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_2
       (.I0(PWMCount[3]),
        .O(nextPWMCount0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_3
       (.I0(PWMCount[2]),
        .O(nextPWMCount0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMCount0_carry_i_4
       (.I0(PWMCount[1]),
        .O(nextPWMCount0_carry_i_4_n_0));
  CARRY4 nextSecCount0_carry
       (.CI(1'b0),
        .CO({nextSecCount0_carry_n_0,nextSecCount0_carry_n_1,nextSecCount0_carry_n_2,nextSecCount0_carry_n_3}),
        .CYINIT(\secCount_reg_n_0_[0] ),
        .DI({\secCount_reg_n_0_[4] ,\secCount_reg_n_0_[3] ,\secCount_reg_n_0_[2] ,\secCount_reg_n_0_[1] }),
        .O({nextSecCount0_carry_n_4,nextSecCount0_carry_n_5,nextSecCount0_carry_n_6,nextSecCount0_carry_n_7}),
        .S({nextSecCount0_carry_i_1__6_n_0,nextSecCount0_carry_i_2__6_n_0,nextSecCount0_carry_i_3__6_n_0,nextSecCount0_carry_i_4__6_n_0}));
  CARRY4 nextSecCount0_carry__0
       (.CI(nextSecCount0_carry_n_0),
        .CO({nextSecCount0_carry__0_n_0,nextSecCount0_carry__0_n_1,nextSecCount0_carry__0_n_2,nextSecCount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\secCount_reg_n_0_[8] ,\secCount_reg_n_0_[7] ,\secCount_reg_n_0_[6] ,\secCount_reg_n_0_[5] }),
        .O({nextSecCount0_carry__0_n_4,nextSecCount0_carry__0_n_5,nextSecCount0_carry__0_n_6,nextSecCount0_carry__0_n_7}),
        .S({nextSecCount0_carry__0_i_1__6_n_0,nextSecCount0_carry__0_i_2__6_n_0,nextSecCount0_carry__0_i_3__6_n_0,nextSecCount0_carry__0_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_1__6
       (.I0(\secCount_reg_n_0_[8] ),
        .O(nextSecCount0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_2__6
       (.I0(\secCount_reg_n_0_[7] ),
        .O(nextSecCount0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_3__6
       (.I0(\secCount_reg_n_0_[6] ),
        .O(nextSecCount0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__0_i_4__6
       (.I0(\secCount_reg_n_0_[5] ),
        .O(nextSecCount0_carry__0_i_4__6_n_0));
  CARRY4 nextSecCount0_carry__1
       (.CI(nextSecCount0_carry__0_n_0),
        .CO({NLW_nextSecCount0_carry__1_CO_UNCONNECTED[3:2],nextSecCount0_carry__1_n_2,nextSecCount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\secCount_reg_n_0_[10] ,\secCount_reg_n_0_[9] }),
        .O({NLW_nextSecCount0_carry__1_O_UNCONNECTED[3],nextSecCount0_carry__1_n_5,nextSecCount0_carry__1_n_6,nextSecCount0_carry__1_n_7}),
        .S({1'b0,nextSecCount0_carry__1_i_1__6_n_0,nextSecCount0_carry__1_i_2__6_n_0,nextSecCount0_carry__1_i_3__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_1__6
       (.I0(\secCount_reg_n_0_[11] ),
        .O(nextSecCount0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_2__6
       (.I0(\secCount_reg_n_0_[10] ),
        .O(nextSecCount0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry__1_i_3__6
       (.I0(\secCount_reg_n_0_[9] ),
        .O(nextSecCount0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_1__6
       (.I0(\secCount_reg_n_0_[4] ),
        .O(nextSecCount0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_2__6
       (.I0(\secCount_reg_n_0_[3] ),
        .O(nextSecCount0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_3__6
       (.I0(\secCount_reg_n_0_[2] ),
        .O(nextSecCount0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextSecCount0_carry_i_4__6
       (.I0(\secCount_reg_n_0_[1] ),
        .O(nextSecCount0_carry_i_4__6_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm pwm_
       (.\FSM_sequential_state_reg[0] (pwm__n_35),
        .\FSM_sequential_state_reg[1] (pwm__n_34),
        .\FSM_sequential_state_reg[1]_0 (\FSM_sequential_state[0]_i_2__6_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\countCycle[31]_i_3__6_n_0 ),
        .\FSM_sequential_state_reg[2] (pwm__n_33),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state[2]_i_3__6_n_0 ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state[1]_i_2__6_n_0 ),
        .O({highCount_carry__6_n_4,highCount_carry__6_n_5,highCount_carry__6_n_6,highCount_carry__6_n_7}),
        .\PWMCount_reg[0] (\FSM_sequential_state[2]_i_5__6_n_0 ),
        .\PWMCount_reg[31] (PWMCount),
        .\PWMHigh_reg[11]_0 ({pwm__n_12,pwm__n_13,pwm__n_14,pwm__n_15}),
        .\PWMHigh_reg[15]_0 ({pwm__n_16,pwm__n_17,pwm__n_18,pwm__n_19}),
        .\PWMHigh_reg[19]_0 ({pwm__n_20,pwm__n_21,pwm__n_22,pwm__n_23}),
        .\PWMHigh_reg[23]_0 ({pwm__n_24,pwm__n_25,pwm__n_26,pwm__n_27}),
        .\PWMHigh_reg[27]_0 ({pwm__n_28,pwm__n_29,pwm__n_30,pwm__n_31}),
        .\PWMHigh_reg[3]_0 ({pwm__n_4,pwm__n_5,pwm__n_6,pwm__n_7}),
        .\PWMHigh_reg[7]_0 ({pwm__n_8,pwm__n_9,pwm__n_10,pwm__n_11}),
        .Q(Q),
        .S({pwm__n_0,pwm__n_1,pwm__n_2,pwm__n_3}),
        .SR(SR),
        .\countCycle_reg[0] (\secCount[11]_i_3__6_n_0 ),
        .in0(state),
        .nextPWMCount(nextPWMCount),
        .out(state),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\slv_reg0_reg[7] (\slv_reg0_reg[7] ),
        .\slv_reg2_reg[11] ({highCount_carry__1_n_4,highCount_carry__1_n_5,highCount_carry__1_n_6,highCount_carry__1_n_7}),
        .\slv_reg2_reg[15] ({highCount_carry__2_n_4,highCount_carry__2_n_5,highCount_carry__2_n_6,highCount_carry__2_n_7}),
        .\slv_reg2_reg[19] ({highCount_carry__3_n_4,highCount_carry__3_n_5,highCount_carry__3_n_6,highCount_carry__3_n_7}),
        .\slv_reg2_reg[23] ({highCount_carry__4_n_4,highCount_carry__4_n_5,highCount_carry__4_n_6,highCount_carry__4_n_7}),
        .\slv_reg2_reg[27] ({highCount_carry__5_n_4,highCount_carry__5_n_5,highCount_carry__5_n_6,highCount_carry__5_n_7}),
        .\slv_reg2_reg[3] ({highCount_carry_n_4,highCount_carry_n_5,highCount_carry_n_6,highCount_carry_n_7}),
        .\slv_reg2_reg[7] ({highCount_carry__0_n_4,highCount_carry__0_n_5,highCount_carry__0_n_6,highCount_carry__0_n_7}));
  LUT4 #(
    .INIT(16'h005C)) 
    \secCount[0]_i_1__6 
       (.I0(\secCount_reg_n_0_[0] ),
        .I1(\slv_reg1_reg[11] [0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[0]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[10]_i_1__6 
       (.I0(nextSecCount0_carry__1_n_6),
        .I1(\slv_reg1_reg[11] [10]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[10]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h0083)) 
    \secCount[11]_i_1__6 
       (.I0(\secCount[11]_i_3__6_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(nextSecCount));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[11]_i_2__6 
       (.I0(nextSecCount0_carry__1_n_5),
        .I1(\slv_reg1_reg[11] [11]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[11]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \secCount[11]_i_3__6 
       (.I0(\secCount[11]_i_4__6_n_0 ),
        .I1(\secCount[11]_i_5__6_n_0 ),
        .I2(\secCount[11]_i_6__6_n_0 ),
        .I3(\secCount[11]_i_7__6_n_0 ),
        .I4(\secCount[11]_i_8__6_n_0 ),
        .I5(\secCount[11]_i_9__6_n_0 ),
        .O(\secCount[11]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \secCount[11]_i_4__6 
       (.I0(\countCycle_reg_n_0_[0] ),
        .I1(\countCycle_reg_n_0_[1] ),
        .O(\secCount[11]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_5__6 
       (.I0(\countCycle_reg_n_0_[4] ),
        .I1(\countCycle_reg_n_0_[5] ),
        .I2(\countCycle_reg_n_0_[2] ),
        .I3(\countCycle_reg_n_0_[3] ),
        .I4(\countCycle_reg_n_0_[7] ),
        .I5(\countCycle_reg_n_0_[6] ),
        .O(\secCount[11]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_6__6 
       (.I0(\countCycle_reg_n_0_[10] ),
        .I1(\countCycle_reg_n_0_[11] ),
        .I2(\countCycle_reg_n_0_[8] ),
        .I3(\countCycle_reg_n_0_[9] ),
        .I4(\countCycle_reg_n_0_[13] ),
        .I5(\countCycle_reg_n_0_[12] ),
        .O(\secCount[11]_i_6__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_7__6 
       (.I0(\countCycle_reg_n_0_[16] ),
        .I1(\countCycle_reg_n_0_[17] ),
        .I2(\countCycle_reg_n_0_[14] ),
        .I3(\countCycle_reg_n_0_[15] ),
        .I4(\countCycle_reg_n_0_[19] ),
        .I5(\countCycle_reg_n_0_[18] ),
        .O(\secCount[11]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_8__6 
       (.I0(\countCycle_reg_n_0_[22] ),
        .I1(\countCycle_reg_n_0_[23] ),
        .I2(\countCycle_reg_n_0_[20] ),
        .I3(\countCycle_reg_n_0_[21] ),
        .I4(\countCycle_reg_n_0_[25] ),
        .I5(\countCycle_reg_n_0_[24] ),
        .O(\secCount[11]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \secCount[11]_i_9__6 
       (.I0(\countCycle_reg_n_0_[28] ),
        .I1(\countCycle_reg_n_0_[29] ),
        .I2(\countCycle_reg_n_0_[26] ),
        .I3(\countCycle_reg_n_0_[27] ),
        .I4(\countCycle_reg_n_0_[31] ),
        .I5(\countCycle_reg_n_0_[30] ),
        .O(\secCount[11]_i_9__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[1]_i_1__6 
       (.I0(nextSecCount0_carry_n_7),
        .I1(\slv_reg1_reg[11] [1]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[1]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[2]_i_1__6 
       (.I0(nextSecCount0_carry_n_6),
        .I1(\slv_reg1_reg[11] [2]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[3]_i_1__6 
       (.I0(nextSecCount0_carry_n_5),
        .I1(\slv_reg1_reg[11] [3]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[3]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[4]_i_1__6 
       (.I0(nextSecCount0_carry_n_4),
        .I1(\slv_reg1_reg[11] [4]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[4]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[5]_i_1__6 
       (.I0(nextSecCount0_carry__0_n_7),
        .I1(\slv_reg1_reg[11] [5]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[5]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[6]_i_1__6 
       (.I0(nextSecCount0_carry__0_n_6),
        .I1(\slv_reg1_reg[11] [6]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[6]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[7]_i_1__6 
       (.I0(nextSecCount0_carry__0_n_5),
        .I1(\slv_reg1_reg[11] [7]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[7]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[8]_i_1__6 
       (.I0(nextSecCount0_carry__0_n_4),
        .I1(\slv_reg1_reg[11] [8]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[8]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \secCount[9]_i_1__6 
       (.I0(nextSecCount0_carry__1_n_7),
        .I1(\slv_reg1_reg[11] [9]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\secCount[9]_i_1__6_n_0 ));
  FDRE \secCount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[0]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[0] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[10]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[10] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[11]_i_2__6_n_0 ),
        .Q(\secCount_reg_n_0_[11] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[1]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[1] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[2]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[2] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[3]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[3] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[4]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[4] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[5]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[5] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[6]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[6] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[7]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[7] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[8]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[8] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
  FDRE \secCount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(nextSecCount),
        .D(\secCount[9]_i_1__6_n_0 ),
        .Q(\secCount_reg_n_0_[9] ),
        .R(\PWMCount[31]_i_1__6_n_0 ));
endmodule

(* ORIG_REF_NAME = "pwm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_10
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    O,
    \slv_reg2_reg[27] ,
    \slv_reg2_reg[23] ,
    \slv_reg2_reg[19] ,
    \slv_reg2_reg[15] ,
    \slv_reg2_reg[11] ,
    \slv_reg2_reg[7] ,
    \slv_reg2_reg[3] ,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[3] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    SR,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [3:0]O;
  input [3:0]\slv_reg2_reg[27] ;
  input [3:0]\slv_reg2_reg[23] ;
  input [3:0]\slv_reg2_reg[19] ;
  input [3:0]\slv_reg2_reg[15] ;
  input [3:0]\slv_reg2_reg[11] ;
  input [3:0]\slv_reg2_reg[7] ;
  input [3:0]\slv_reg2_reg[3] ;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[3] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]SR;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2__2_n_0 ;
  wire \FSM_sequential_state[2]_i_4__2_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire \PWMHigh[0]_i_1__2_n_0 ;
  wire \PWMHigh[10]_i_1__2_n_0 ;
  wire \PWMHigh[11]_i_1__2_n_0 ;
  wire \PWMHigh[12]_i_1__2_n_0 ;
  wire \PWMHigh[13]_i_1__2_n_0 ;
  wire \PWMHigh[14]_i_1__2_n_0 ;
  wire \PWMHigh[15]_i_1__2_n_0 ;
  wire \PWMHigh[16]_i_1__2_n_0 ;
  wire \PWMHigh[17]_i_1__2_n_0 ;
  wire \PWMHigh[18]_i_1__2_n_0 ;
  wire \PWMHigh[19]_i_1__2_n_0 ;
  wire \PWMHigh[1]_i_1__2_n_0 ;
  wire \PWMHigh[20]_i_1__2_n_0 ;
  wire \PWMHigh[21]_i_1__2_n_0 ;
  wire \PWMHigh[22]_i_1__2_n_0 ;
  wire \PWMHigh[23]_i_1__2_n_0 ;
  wire \PWMHigh[24]_i_1__2_n_0 ;
  wire \PWMHigh[25]_i_1__2_n_0 ;
  wire \PWMHigh[26]_i_1__2_n_0 ;
  wire \PWMHigh[27]_i_1__2_n_0 ;
  wire \PWMHigh[28]_i_1__2_n_0 ;
  wire \PWMHigh[29]_i_1__2_n_0 ;
  wire \PWMHigh[2]_i_1__2_n_0 ;
  wire \PWMHigh[30]_i_1__2_n_0 ;
  wire \PWMHigh[31]_i_1__2_n_0 ;
  wire \PWMHigh[31]_i_2__2_n_0 ;
  wire \PWMHigh[3]_i_1__2_n_0 ;
  wire \PWMHigh[4]_i_1__2_n_0 ;
  wire \PWMHigh[5]_i_1__2_n_0 ;
  wire \PWMHigh[6]_i_1__2_n_0 ;
  wire \PWMHigh[7]_i_1__2_n_0 ;
  wire \PWMHigh[8]_i_1__2_n_0 ;
  wire \PWMHigh[9]_i_1__2_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire \PWMHigh_reg_n_0_[0] ;
  wire \PWMHigh_reg_n_0_[10] ;
  wire \PWMHigh_reg_n_0_[11] ;
  wire \PWMHigh_reg_n_0_[12] ;
  wire \PWMHigh_reg_n_0_[13] ;
  wire \PWMHigh_reg_n_0_[14] ;
  wire \PWMHigh_reg_n_0_[15] ;
  wire \PWMHigh_reg_n_0_[16] ;
  wire \PWMHigh_reg_n_0_[17] ;
  wire \PWMHigh_reg_n_0_[18] ;
  wire \PWMHigh_reg_n_0_[19] ;
  wire \PWMHigh_reg_n_0_[1] ;
  wire \PWMHigh_reg_n_0_[20] ;
  wire \PWMHigh_reg_n_0_[21] ;
  wire \PWMHigh_reg_n_0_[22] ;
  wire \PWMHigh_reg_n_0_[23] ;
  wire \PWMHigh_reg_n_0_[24] ;
  wire \PWMHigh_reg_n_0_[25] ;
  wire \PWMHigh_reg_n_0_[26] ;
  wire \PWMHigh_reg_n_0_[27] ;
  wire \PWMHigh_reg_n_0_[28] ;
  wire \PWMHigh_reg_n_0_[29] ;
  wire \PWMHigh_reg_n_0_[2] ;
  wire \PWMHigh_reg_n_0_[30] ;
  wire \PWMHigh_reg_n_0_[31] ;
  wire \PWMHigh_reg_n_0_[3] ;
  wire \PWMHigh_reg_n_0_[4] ;
  wire \PWMHigh_reg_n_0_[5] ;
  wire \PWMHigh_reg_n_0_[6] ;
  wire \PWMHigh_reg_n_0_[7] ;
  wire \PWMHigh_reg_n_0_[8] ;
  wire \PWMHigh_reg_n_0_[9] ;
  wire \PWMLow[0]_i_1__2_n_0 ;
  wire \PWMLow[10]_i_1__2_n_0 ;
  wire \PWMLow[11]_i_1__2_n_0 ;
  wire \PWMLow[12]_i_1__2_n_0 ;
  wire \PWMLow[13]_i_1__2_n_0 ;
  wire \PWMLow[14]_i_1__2_n_0 ;
  wire \PWMLow[15]_i_1__2_n_0 ;
  wire \PWMLow[16]_i_1__2_n_0 ;
  wire \PWMLow[17]_i_1__2_n_0 ;
  wire \PWMLow[18]_i_1__2_n_0 ;
  wire \PWMLow[19]_i_1__2_n_0 ;
  wire \PWMLow[1]_i_1__2_n_0 ;
  wire \PWMLow[20]_i_1__2_n_0 ;
  wire \PWMLow[21]_i_1__2_n_0 ;
  wire \PWMLow[22]_i_1__2_n_0 ;
  wire \PWMLow[23]_i_1__2_n_0 ;
  wire \PWMLow[24]_i_1__2_n_0 ;
  wire \PWMLow[25]_i_1__2_n_0 ;
  wire \PWMLow[26]_i_1__2_n_0 ;
  wire \PWMLow[27]_i_1__2_n_0 ;
  wire \PWMLow[28]_i_1__2_n_0 ;
  wire \PWMLow[29]_i_1__2_n_0 ;
  wire \PWMLow[2]_i_1__2_n_0 ;
  wire \PWMLow[30]_i_1__2_n_0 ;
  wire \PWMLow[31]_i_1__2_n_0 ;
  wire \PWMLow[31]_i_2__2_n_0 ;
  wire \PWMLow[3]_i_1__2_n_0 ;
  wire \PWMLow[4]_i_1__2_n_0 ;
  wire \PWMLow[5]_i_1__2_n_0 ;
  wire \PWMLow[6]_i_1__2_n_0 ;
  wire \PWMLow[7]_i_1__2_n_0 ;
  wire \PWMLow[8]_i_1__2_n_0 ;
  wire \PWMLow[9]_i_1__2_n_0 ;
  wire \PWMLow_reg_n_0_[0] ;
  wire \PWMLow_reg_n_0_[10] ;
  wire \PWMLow_reg_n_0_[11] ;
  wire \PWMLow_reg_n_0_[12] ;
  wire \PWMLow_reg_n_0_[13] ;
  wire \PWMLow_reg_n_0_[14] ;
  wire \PWMLow_reg_n_0_[15] ;
  wire \PWMLow_reg_n_0_[16] ;
  wire \PWMLow_reg_n_0_[17] ;
  wire \PWMLow_reg_n_0_[18] ;
  wire \PWMLow_reg_n_0_[19] ;
  wire \PWMLow_reg_n_0_[1] ;
  wire \PWMLow_reg_n_0_[20] ;
  wire \PWMLow_reg_n_0_[21] ;
  wire \PWMLow_reg_n_0_[22] ;
  wire \PWMLow_reg_n_0_[23] ;
  wire \PWMLow_reg_n_0_[24] ;
  wire \PWMLow_reg_n_0_[25] ;
  wire \PWMLow_reg_n_0_[26] ;
  wire \PWMLow_reg_n_0_[27] ;
  wire \PWMLow_reg_n_0_[28] ;
  wire \PWMLow_reg_n_0_[29] ;
  wire \PWMLow_reg_n_0_[2] ;
  wire \PWMLow_reg_n_0_[30] ;
  wire \PWMLow_reg_n_0_[31] ;
  wire \PWMLow_reg_n_0_[3] ;
  wire \PWMLow_reg_n_0_[4] ;
  wire \PWMLow_reg_n_0_[5] ;
  wire \PWMLow_reg_n_0_[6] ;
  wire \PWMLow_reg_n_0_[7] ;
  wire \PWMLow_reg_n_0_[8] ;
  wire \PWMLow_reg_n_0_[9] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [2:0]in0;
  wire nextPWMCount;
  wire nextPWMHigh0_carry__0_i_1__2_n_0;
  wire nextPWMHigh0_carry__0_i_2__2_n_0;
  wire nextPWMHigh0_carry__0_i_3__2_n_0;
  wire nextPWMHigh0_carry__0_i_4__2_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__0_n_4;
  wire nextPWMHigh0_carry__0_n_5;
  wire nextPWMHigh0_carry__0_n_6;
  wire nextPWMHigh0_carry__0_n_7;
  wire nextPWMHigh0_carry__1_i_1__2_n_0;
  wire nextPWMHigh0_carry__1_i_2__2_n_0;
  wire nextPWMHigh0_carry__1_i_3__2_n_0;
  wire nextPWMHigh0_carry__1_i_4__2_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__1_n_4;
  wire nextPWMHigh0_carry__1_n_5;
  wire nextPWMHigh0_carry__1_n_6;
  wire nextPWMHigh0_carry__1_n_7;
  wire nextPWMHigh0_carry__2_i_1__2_n_0;
  wire nextPWMHigh0_carry__2_i_2__2_n_0;
  wire nextPWMHigh0_carry__2_i_3__2_n_0;
  wire nextPWMHigh0_carry__2_i_4__2_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__2_n_4;
  wire nextPWMHigh0_carry__2_n_5;
  wire nextPWMHigh0_carry__2_n_6;
  wire nextPWMHigh0_carry__2_n_7;
  wire nextPWMHigh0_carry__3_i_1__2_n_0;
  wire nextPWMHigh0_carry__3_i_2__2_n_0;
  wire nextPWMHigh0_carry__3_i_3__2_n_0;
  wire nextPWMHigh0_carry__3_i_4__2_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__3_n_4;
  wire nextPWMHigh0_carry__3_n_5;
  wire nextPWMHigh0_carry__3_n_6;
  wire nextPWMHigh0_carry__3_n_7;
  wire nextPWMHigh0_carry__4_i_1__2_n_0;
  wire nextPWMHigh0_carry__4_i_2__2_n_0;
  wire nextPWMHigh0_carry__4_i_3__2_n_0;
  wire nextPWMHigh0_carry__4_i_4__2_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__4_n_4;
  wire nextPWMHigh0_carry__4_n_5;
  wire nextPWMHigh0_carry__4_n_6;
  wire nextPWMHigh0_carry__4_n_7;
  wire nextPWMHigh0_carry__5_i_1__2_n_0;
  wire nextPWMHigh0_carry__5_i_2__2_n_0;
  wire nextPWMHigh0_carry__5_i_3__2_n_0;
  wire nextPWMHigh0_carry__5_i_4__2_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__5_n_4;
  wire nextPWMHigh0_carry__5_n_5;
  wire nextPWMHigh0_carry__5_n_6;
  wire nextPWMHigh0_carry__5_n_7;
  wire nextPWMHigh0_carry__6_i_1__2_n_0;
  wire nextPWMHigh0_carry__6_i_2__2_n_0;
  wire nextPWMHigh0_carry__6_i_3__2_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry__6_n_5;
  wire nextPWMHigh0_carry__6_n_6;
  wire nextPWMHigh0_carry__6_n_7;
  wire nextPWMHigh0_carry_i_1__2_n_0;
  wire nextPWMHigh0_carry_i_2__2_n_0;
  wire nextPWMHigh0_carry_i_3__2_n_0;
  wire nextPWMHigh0_carry_i_4__2_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire nextPWMHigh0_carry_n_4;
  wire nextPWMHigh0_carry_n_5;
  wire nextPWMHigh0_carry_n_6;
  wire nextPWMHigh0_carry_n_7;
  wire nextPWMLow0_carry__0_i_1__2_n_0;
  wire nextPWMLow0_carry__0_i_2__2_n_0;
  wire nextPWMLow0_carry__0_i_3__2_n_0;
  wire nextPWMLow0_carry__0_i_4__2_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__0_n_4;
  wire nextPWMLow0_carry__0_n_5;
  wire nextPWMLow0_carry__0_n_6;
  wire nextPWMLow0_carry__0_n_7;
  wire nextPWMLow0_carry__1_i_1__2_n_0;
  wire nextPWMLow0_carry__1_i_2__2_n_0;
  wire nextPWMLow0_carry__1_i_3__2_n_0;
  wire nextPWMLow0_carry__1_i_4__2_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__1_n_4;
  wire nextPWMLow0_carry__1_n_5;
  wire nextPWMLow0_carry__1_n_6;
  wire nextPWMLow0_carry__1_n_7;
  wire nextPWMLow0_carry__2_i_1__2_n_0;
  wire nextPWMLow0_carry__2_i_2__2_n_0;
  wire nextPWMLow0_carry__2_i_3__2_n_0;
  wire nextPWMLow0_carry__2_i_4__2_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__2_n_4;
  wire nextPWMLow0_carry__2_n_5;
  wire nextPWMLow0_carry__2_n_6;
  wire nextPWMLow0_carry__2_n_7;
  wire nextPWMLow0_carry__3_i_1__2_n_0;
  wire nextPWMLow0_carry__3_i_2__2_n_0;
  wire nextPWMLow0_carry__3_i_3__2_n_0;
  wire nextPWMLow0_carry__3_i_4__2_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__3_n_4;
  wire nextPWMLow0_carry__3_n_5;
  wire nextPWMLow0_carry__3_n_6;
  wire nextPWMLow0_carry__3_n_7;
  wire nextPWMLow0_carry__4_i_1__2_n_0;
  wire nextPWMLow0_carry__4_i_2__2_n_0;
  wire nextPWMLow0_carry__4_i_3__2_n_0;
  wire nextPWMLow0_carry__4_i_4__2_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__4_n_4;
  wire nextPWMLow0_carry__4_n_5;
  wire nextPWMLow0_carry__4_n_6;
  wire nextPWMLow0_carry__4_n_7;
  wire nextPWMLow0_carry__5_i_1__2_n_0;
  wire nextPWMLow0_carry__5_i_2__2_n_0;
  wire nextPWMLow0_carry__5_i_3__2_n_0;
  wire nextPWMLow0_carry__5_i_4__2_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__5_n_4;
  wire nextPWMLow0_carry__5_n_5;
  wire nextPWMLow0_carry__5_n_6;
  wire nextPWMLow0_carry__5_n_7;
  wire nextPWMLow0_carry__6_i_1__2_n_0;
  wire nextPWMLow0_carry__6_i_2__2_n_0;
  wire nextPWMLow0_carry__6_i_3__2_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry__6_n_5;
  wire nextPWMLow0_carry__6_n_6;
  wire nextPWMLow0_carry__6_n_7;
  wire nextPWMLow0_carry_i_1__2_n_0;
  wire nextPWMLow0_carry_i_2__2_n_0;
  wire nextPWMLow0_carry_i_3__2_n_0;
  wire nextPWMLow0_carry_i_4__2_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire nextPWMLow0_carry_n_4;
  wire nextPWMLow0_carry_n_5;
  wire nextPWMLow0_carry_n_6;
  wire nextPWMLow0_carry_n_7;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[3] ;
  wire [3:0]\slv_reg2_reg[11] ;
  wire [3:0]\slv_reg2_reg[15] ;
  wire [3:0]\slv_reg2_reg[19] ;
  wire [3:0]\slv_reg2_reg[23] ;
  wire [3:0]\slv_reg2_reg[27] ;
  wire [3:0]\slv_reg2_reg[3] ;
  wire [3:0]\slv_reg2_reg[7] ;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[0]_i_2__2_n_0 ;
  wire \state[1]_i_10__2_n_0 ;
  wire \state[1]_i_11__2_n_0 ;
  wire \state[1]_i_12__2_n_0 ;
  wire \state[1]_i_13__2_n_0 ;
  wire \state[1]_i_14__2_n_0 ;
  wire \state[1]_i_15__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire \state[1]_i_2__2_n_0 ;
  wire \state[1]_i_3__2_n_0 ;
  wire \state[1]_i_4__2_n_0 ;
  wire \state[1]_i_5__2_n_0 ;
  wire \state[1]_i_6__2_n_0 ;
  wire \state[1]_i_7__2_n_0 ;
  wire \state[1]_i_8__2_n_0 ;
  wire \state[1]_i_9__2_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__2_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[3] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__2_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[3] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1__2 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__2_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[3] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4__2_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4__2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1__2 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [0]),
        .O(\PWMHigh[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1__2 
       (.I0(nextPWMHigh0_carry__1_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [2]),
        .O(\PWMHigh[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1__2 
       (.I0(nextPWMHigh0_carry__1_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [3]),
        .O(\PWMHigh[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1__2 
       (.I0(nextPWMHigh0_carry__1_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [0]),
        .O(\PWMHigh[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1__2 
       (.I0(nextPWMHigh0_carry__2_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [1]),
        .O(\PWMHigh[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1__2 
       (.I0(nextPWMHigh0_carry__2_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [2]),
        .O(\PWMHigh[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1__2 
       (.I0(nextPWMHigh0_carry__2_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [3]),
        .O(\PWMHigh[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1__2 
       (.I0(nextPWMHigh0_carry__2_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [0]),
        .O(\PWMHigh[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1__2 
       (.I0(nextPWMHigh0_carry__3_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [1]),
        .O(\PWMHigh[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1__2 
       (.I0(nextPWMHigh0_carry__3_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [2]),
        .O(\PWMHigh[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1__2 
       (.I0(nextPWMHigh0_carry__3_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [3]),
        .O(\PWMHigh[19]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1__2 
       (.I0(nextPWMHigh0_carry_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [1]),
        .O(\PWMHigh[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1__2 
       (.I0(nextPWMHigh0_carry__3_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [0]),
        .O(\PWMHigh[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1__2 
       (.I0(nextPWMHigh0_carry__4_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [1]),
        .O(\PWMHigh[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1__2 
       (.I0(nextPWMHigh0_carry__4_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [2]),
        .O(\PWMHigh[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1__2 
       (.I0(nextPWMHigh0_carry__4_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [3]),
        .O(\PWMHigh[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1__2 
       (.I0(nextPWMHigh0_carry__4_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [0]),
        .O(\PWMHigh[24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1__2 
       (.I0(nextPWMHigh0_carry__5_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [1]),
        .O(\PWMHigh[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1__2 
       (.I0(nextPWMHigh0_carry__5_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [2]),
        .O(\PWMHigh[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1__2 
       (.I0(nextPWMHigh0_carry__5_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [3]),
        .O(\PWMHigh[27]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1__2 
       (.I0(nextPWMHigh0_carry__5_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[0]),
        .O(\PWMHigh[28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1__2 
       (.I0(nextPWMHigh0_carry__6_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[1]),
        .O(\PWMHigh[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1__2 
       (.I0(nextPWMHigh0_carry_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [2]),
        .O(\PWMHigh[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1__2 
       (.I0(nextPWMHigh0_carry__6_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[2]),
        .O(\PWMHigh[30]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2__2 
       (.I0(nextPWMHigh0_carry__6_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[3]),
        .O(\PWMHigh[31]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1__2 
       (.I0(nextPWMHigh0_carry_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [3]),
        .O(\PWMHigh[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1__2 
       (.I0(nextPWMHigh0_carry_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [0]),
        .O(\PWMHigh[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1__2 
       (.I0(nextPWMHigh0_carry__0_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [1]),
        .O(\PWMHigh[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1__2 
       (.I0(nextPWMHigh0_carry__0_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [2]),
        .O(\PWMHigh[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1__2 
       (.I0(nextPWMHigh0_carry__0_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [3]),
        .O(\PWMHigh[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1__2 
       (.I0(nextPWMHigh0_carry__0_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [0]),
        .O(\PWMHigh[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1__2 
       (.I0(nextPWMHigh0_carry__1_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [1]),
        .O(\PWMHigh[9]_i_1__2_n_0 ));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[0]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[10]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[11]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[12]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[13]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[14]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[15]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[16]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[17]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[18]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[19]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[1]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[20]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[21]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[22]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[23]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[24]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[25]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[26]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[27]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[28]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[29]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[2]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[30]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[31]_i_2__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[3]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[4]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[5]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[6]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[7]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[8]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__2_n_0 ),
        .D(\PWMHigh[9]_i_1__2_n_0 ),
        .Q(\PWMHigh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1__2 
       (.I0(\PWMLow_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(\PWMLow[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1__2 
       (.I0(nextPWMLow0_carry__1_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(\PWMLow[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1__2 
       (.I0(nextPWMLow0_carry__1_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(\PWMLow[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1__2 
       (.I0(nextPWMLow0_carry__1_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(\PWMLow[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1__2 
       (.I0(nextPWMLow0_carry__2_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(\PWMLow[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1__2 
       (.I0(nextPWMLow0_carry__2_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(\PWMLow[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1__2 
       (.I0(nextPWMLow0_carry__2_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(\PWMLow[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1__2 
       (.I0(nextPWMLow0_carry__2_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(\PWMLow[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1__2 
       (.I0(nextPWMLow0_carry__3_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(\PWMLow[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1__2 
       (.I0(nextPWMLow0_carry__3_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(\PWMLow[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1__2 
       (.I0(nextPWMLow0_carry__3_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(\PWMLow[19]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1__2 
       (.I0(nextPWMLow0_carry_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(\PWMLow[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1__2 
       (.I0(nextPWMLow0_carry__3_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(\PWMLow[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1__2 
       (.I0(nextPWMLow0_carry__4_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(\PWMLow[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1__2 
       (.I0(nextPWMLow0_carry__4_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(\PWMLow[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1__2 
       (.I0(nextPWMLow0_carry__4_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(\PWMLow[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1__2 
       (.I0(nextPWMLow0_carry__4_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(\PWMLow[24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1__2 
       (.I0(nextPWMLow0_carry__5_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(\PWMLow[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1__2 
       (.I0(nextPWMLow0_carry__5_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(\PWMLow[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1__2 
       (.I0(nextPWMLow0_carry__5_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(\PWMLow[27]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1__2 
       (.I0(nextPWMLow0_carry__5_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(\PWMLow[28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1__2 
       (.I0(nextPWMLow0_carry__6_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(\PWMLow[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1__2 
       (.I0(nextPWMLow0_carry_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(\PWMLow[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1__2 
       (.I0(nextPWMLow0_carry__6_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(\PWMLow[30]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2__2 
       (.I0(nextPWMLow0_carry__6_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(\PWMLow[31]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1__2 
       (.I0(nextPWMLow0_carry_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(\PWMLow[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1__2 
       (.I0(nextPWMLow0_carry_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(\PWMLow[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1__2 
       (.I0(nextPWMLow0_carry__0_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(\PWMLow[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1__2 
       (.I0(nextPWMLow0_carry__0_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(\PWMLow[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1__2 
       (.I0(nextPWMLow0_carry__0_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(\PWMLow[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1__2 
       (.I0(nextPWMLow0_carry__0_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(\PWMLow[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1__2 
       (.I0(nextPWMLow0_carry__1_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(\PWMLow[9]_i_1__2_n_0 ));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[0]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[10]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[11]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[12]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[13]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[14]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[15]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[16]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[17]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[18]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[19]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[1]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[20]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[21]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[22]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[23]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[24]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[25]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[26]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[27]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[28]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[29]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[2]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[30]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[31]_i_2__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[3]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[4]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[5]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[6]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[7]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[8]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__2_n_0 ),
        .D(\PWMLow[9]_i_1__2_n_0 ),
        .Q(\PWMLow_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1__3
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2__3
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3__3
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4__3
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1__3
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2__3
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3__3
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4__3
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1__3
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2__3
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3__3
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4__3
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1__3
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2__3
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3__3
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4__3
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1__3
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2__3
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3__3
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4__3
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1__3
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2__3
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3__3
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4__3
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1__2
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2__3
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3__3
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4__3
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1__3
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2__3
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3__3
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4__2
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(\PWMHigh_reg_n_0_[0] ),
        .DI({\PWMHigh_reg_n_0_[4] ,\PWMHigh_reg_n_0_[3] ,\PWMHigh_reg_n_0_[2] ,\PWMHigh_reg_n_0_[1] }),
        .O({nextPWMHigh0_carry_n_4,nextPWMHigh0_carry_n_5,nextPWMHigh0_carry_n_6,nextPWMHigh0_carry_n_7}),
        .S({nextPWMHigh0_carry_i_1__2_n_0,nextPWMHigh0_carry_i_2__2_n_0,nextPWMHigh0_carry_i_3__2_n_0,nextPWMHigh0_carry_i_4__2_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[8] ,\PWMHigh_reg_n_0_[7] ,\PWMHigh_reg_n_0_[6] ,\PWMHigh_reg_n_0_[5] }),
        .O({nextPWMHigh0_carry__0_n_4,nextPWMHigh0_carry__0_n_5,nextPWMHigh0_carry__0_n_6,nextPWMHigh0_carry__0_n_7}),
        .S({nextPWMHigh0_carry__0_i_1__2_n_0,nextPWMHigh0_carry__0_i_2__2_n_0,nextPWMHigh0_carry__0_i_3__2_n_0,nextPWMHigh0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1__2
       (.I0(\PWMHigh_reg_n_0_[8] ),
        .O(nextPWMHigh0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2__2
       (.I0(\PWMHigh_reg_n_0_[7] ),
        .O(nextPWMHigh0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3__2
       (.I0(\PWMHigh_reg_n_0_[6] ),
        .O(nextPWMHigh0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4__2
       (.I0(\PWMHigh_reg_n_0_[5] ),
        .O(nextPWMHigh0_carry__0_i_4__2_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[12] ,\PWMHigh_reg_n_0_[11] ,\PWMHigh_reg_n_0_[10] ,\PWMHigh_reg_n_0_[9] }),
        .O({nextPWMHigh0_carry__1_n_4,nextPWMHigh0_carry__1_n_5,nextPWMHigh0_carry__1_n_6,nextPWMHigh0_carry__1_n_7}),
        .S({nextPWMHigh0_carry__1_i_1__2_n_0,nextPWMHigh0_carry__1_i_2__2_n_0,nextPWMHigh0_carry__1_i_3__2_n_0,nextPWMHigh0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1__2
       (.I0(\PWMHigh_reg_n_0_[12] ),
        .O(nextPWMHigh0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2__2
       (.I0(\PWMHigh_reg_n_0_[11] ),
        .O(nextPWMHigh0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3__2
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .O(nextPWMHigh0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4__2
       (.I0(\PWMHigh_reg_n_0_[9] ),
        .O(nextPWMHigh0_carry__1_i_4__2_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[16] ,\PWMHigh_reg_n_0_[15] ,\PWMHigh_reg_n_0_[14] ,\PWMHigh_reg_n_0_[13] }),
        .O({nextPWMHigh0_carry__2_n_4,nextPWMHigh0_carry__2_n_5,nextPWMHigh0_carry__2_n_6,nextPWMHigh0_carry__2_n_7}),
        .S({nextPWMHigh0_carry__2_i_1__2_n_0,nextPWMHigh0_carry__2_i_2__2_n_0,nextPWMHigh0_carry__2_i_3__2_n_0,nextPWMHigh0_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1__2
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .O(nextPWMHigh0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2__2
       (.I0(\PWMHigh_reg_n_0_[15] ),
        .O(nextPWMHigh0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3__2
       (.I0(\PWMHigh_reg_n_0_[14] ),
        .O(nextPWMHigh0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4__2
       (.I0(\PWMHigh_reg_n_0_[13] ),
        .O(nextPWMHigh0_carry__2_i_4__2_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[20] ,\PWMHigh_reg_n_0_[19] ,\PWMHigh_reg_n_0_[18] ,\PWMHigh_reg_n_0_[17] }),
        .O({nextPWMHigh0_carry__3_n_4,nextPWMHigh0_carry__3_n_5,nextPWMHigh0_carry__3_n_6,nextPWMHigh0_carry__3_n_7}),
        .S({nextPWMHigh0_carry__3_i_1__2_n_0,nextPWMHigh0_carry__3_i_2__2_n_0,nextPWMHigh0_carry__3_i_3__2_n_0,nextPWMHigh0_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1__2
       (.I0(\PWMHigh_reg_n_0_[20] ),
        .O(nextPWMHigh0_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2__2
       (.I0(\PWMHigh_reg_n_0_[19] ),
        .O(nextPWMHigh0_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3__2
       (.I0(\PWMHigh_reg_n_0_[18] ),
        .O(nextPWMHigh0_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4__2
       (.I0(\PWMHigh_reg_n_0_[17] ),
        .O(nextPWMHigh0_carry__3_i_4__2_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[24] ,\PWMHigh_reg_n_0_[23] ,\PWMHigh_reg_n_0_[22] ,\PWMHigh_reg_n_0_[21] }),
        .O({nextPWMHigh0_carry__4_n_4,nextPWMHigh0_carry__4_n_5,nextPWMHigh0_carry__4_n_6,nextPWMHigh0_carry__4_n_7}),
        .S({nextPWMHigh0_carry__4_i_1__2_n_0,nextPWMHigh0_carry__4_i_2__2_n_0,nextPWMHigh0_carry__4_i_3__2_n_0,nextPWMHigh0_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1__2
       (.I0(\PWMHigh_reg_n_0_[24] ),
        .O(nextPWMHigh0_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2__2
       (.I0(\PWMHigh_reg_n_0_[23] ),
        .O(nextPWMHigh0_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3__2
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .O(nextPWMHigh0_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4__2
       (.I0(\PWMHigh_reg_n_0_[21] ),
        .O(nextPWMHigh0_carry__4_i_4__2_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[28] ,\PWMHigh_reg_n_0_[27] ,\PWMHigh_reg_n_0_[26] ,\PWMHigh_reg_n_0_[25] }),
        .O({nextPWMHigh0_carry__5_n_4,nextPWMHigh0_carry__5_n_5,nextPWMHigh0_carry__5_n_6,nextPWMHigh0_carry__5_n_7}),
        .S({nextPWMHigh0_carry__5_i_1__2_n_0,nextPWMHigh0_carry__5_i_2__2_n_0,nextPWMHigh0_carry__5_i_3__2_n_0,nextPWMHigh0_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1__2
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .O(nextPWMHigh0_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2__2
       (.I0(\PWMHigh_reg_n_0_[27] ),
        .O(nextPWMHigh0_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3__2
       (.I0(\PWMHigh_reg_n_0_[26] ),
        .O(nextPWMHigh0_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4__2
       (.I0(\PWMHigh_reg_n_0_[25] ),
        .O(nextPWMHigh0_carry__5_i_4__2_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMHigh_reg_n_0_[30] ,\PWMHigh_reg_n_0_[29] }),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0_carry__6_n_5,nextPWMHigh0_carry__6_n_6,nextPWMHigh0_carry__6_n_7}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1__2_n_0,nextPWMHigh0_carry__6_i_2__2_n_0,nextPWMHigh0_carry__6_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1__2
       (.I0(\PWMHigh_reg_n_0_[31] ),
        .O(nextPWMHigh0_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2__2
       (.I0(\PWMHigh_reg_n_0_[30] ),
        .O(nextPWMHigh0_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3__2
       (.I0(\PWMHigh_reg_n_0_[29] ),
        .O(nextPWMHigh0_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1__2
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .O(nextPWMHigh0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2__2
       (.I0(\PWMHigh_reg_n_0_[3] ),
        .O(nextPWMHigh0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3__2
       (.I0(\PWMHigh_reg_n_0_[2] ),
        .O(nextPWMHigh0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4__2
       (.I0(\PWMHigh_reg_n_0_[1] ),
        .O(nextPWMHigh0_carry_i_4__2_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(\PWMLow_reg_n_0_[0] ),
        .DI({\PWMLow_reg_n_0_[4] ,\PWMLow_reg_n_0_[3] ,\PWMLow_reg_n_0_[2] ,\PWMLow_reg_n_0_[1] }),
        .O({nextPWMLow0_carry_n_4,nextPWMLow0_carry_n_5,nextPWMLow0_carry_n_6,nextPWMLow0_carry_n_7}),
        .S({nextPWMLow0_carry_i_1__2_n_0,nextPWMLow0_carry_i_2__2_n_0,nextPWMLow0_carry_i_3__2_n_0,nextPWMLow0_carry_i_4__2_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[8] ,\PWMLow_reg_n_0_[7] ,\PWMLow_reg_n_0_[6] ,\PWMLow_reg_n_0_[5] }),
        .O({nextPWMLow0_carry__0_n_4,nextPWMLow0_carry__0_n_5,nextPWMLow0_carry__0_n_6,nextPWMLow0_carry__0_n_7}),
        .S({nextPWMLow0_carry__0_i_1__2_n_0,nextPWMLow0_carry__0_i_2__2_n_0,nextPWMLow0_carry__0_i_3__2_n_0,nextPWMLow0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1__2
       (.I0(\PWMLow_reg_n_0_[8] ),
        .O(nextPWMLow0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2__2
       (.I0(\PWMLow_reg_n_0_[7] ),
        .O(nextPWMLow0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3__2
       (.I0(\PWMLow_reg_n_0_[6] ),
        .O(nextPWMLow0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4__2
       (.I0(\PWMLow_reg_n_0_[5] ),
        .O(nextPWMLow0_carry__0_i_4__2_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[12] ,\PWMLow_reg_n_0_[11] ,\PWMLow_reg_n_0_[10] ,\PWMLow_reg_n_0_[9] }),
        .O({nextPWMLow0_carry__1_n_4,nextPWMLow0_carry__1_n_5,nextPWMLow0_carry__1_n_6,nextPWMLow0_carry__1_n_7}),
        .S({nextPWMLow0_carry__1_i_1__2_n_0,nextPWMLow0_carry__1_i_2__2_n_0,nextPWMLow0_carry__1_i_3__2_n_0,nextPWMLow0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1__2
       (.I0(\PWMLow_reg_n_0_[12] ),
        .O(nextPWMLow0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2__2
       (.I0(\PWMLow_reg_n_0_[11] ),
        .O(nextPWMLow0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3__2
       (.I0(\PWMLow_reg_n_0_[10] ),
        .O(nextPWMLow0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4__2
       (.I0(\PWMLow_reg_n_0_[9] ),
        .O(nextPWMLow0_carry__1_i_4__2_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[16] ,\PWMLow_reg_n_0_[15] ,\PWMLow_reg_n_0_[14] ,\PWMLow_reg_n_0_[13] }),
        .O({nextPWMLow0_carry__2_n_4,nextPWMLow0_carry__2_n_5,nextPWMLow0_carry__2_n_6,nextPWMLow0_carry__2_n_7}),
        .S({nextPWMLow0_carry__2_i_1__2_n_0,nextPWMLow0_carry__2_i_2__2_n_0,nextPWMLow0_carry__2_i_3__2_n_0,nextPWMLow0_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1__2
       (.I0(\PWMLow_reg_n_0_[16] ),
        .O(nextPWMLow0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2__2
       (.I0(\PWMLow_reg_n_0_[15] ),
        .O(nextPWMLow0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3__2
       (.I0(\PWMLow_reg_n_0_[14] ),
        .O(nextPWMLow0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4__2
       (.I0(\PWMLow_reg_n_0_[13] ),
        .O(nextPWMLow0_carry__2_i_4__2_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[20] ,\PWMLow_reg_n_0_[19] ,\PWMLow_reg_n_0_[18] ,\PWMLow_reg_n_0_[17] }),
        .O({nextPWMLow0_carry__3_n_4,nextPWMLow0_carry__3_n_5,nextPWMLow0_carry__3_n_6,nextPWMLow0_carry__3_n_7}),
        .S({nextPWMLow0_carry__3_i_1__2_n_0,nextPWMLow0_carry__3_i_2__2_n_0,nextPWMLow0_carry__3_i_3__2_n_0,nextPWMLow0_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1__2
       (.I0(\PWMLow_reg_n_0_[20] ),
        .O(nextPWMLow0_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2__2
       (.I0(\PWMLow_reg_n_0_[19] ),
        .O(nextPWMLow0_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3__2
       (.I0(\PWMLow_reg_n_0_[18] ),
        .O(nextPWMLow0_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4__2
       (.I0(\PWMLow_reg_n_0_[17] ),
        .O(nextPWMLow0_carry__3_i_4__2_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[24] ,\PWMLow_reg_n_0_[23] ,\PWMLow_reg_n_0_[22] ,\PWMLow_reg_n_0_[21] }),
        .O({nextPWMLow0_carry__4_n_4,nextPWMLow0_carry__4_n_5,nextPWMLow0_carry__4_n_6,nextPWMLow0_carry__4_n_7}),
        .S({nextPWMLow0_carry__4_i_1__2_n_0,nextPWMLow0_carry__4_i_2__2_n_0,nextPWMLow0_carry__4_i_3__2_n_0,nextPWMLow0_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1__2
       (.I0(\PWMLow_reg_n_0_[24] ),
        .O(nextPWMLow0_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2__2
       (.I0(\PWMLow_reg_n_0_[23] ),
        .O(nextPWMLow0_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3__2
       (.I0(\PWMLow_reg_n_0_[22] ),
        .O(nextPWMLow0_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4__2
       (.I0(\PWMLow_reg_n_0_[21] ),
        .O(nextPWMLow0_carry__4_i_4__2_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[28] ,\PWMLow_reg_n_0_[27] ,\PWMLow_reg_n_0_[26] ,\PWMLow_reg_n_0_[25] }),
        .O({nextPWMLow0_carry__5_n_4,nextPWMLow0_carry__5_n_5,nextPWMLow0_carry__5_n_6,nextPWMLow0_carry__5_n_7}),
        .S({nextPWMLow0_carry__5_i_1__2_n_0,nextPWMLow0_carry__5_i_2__2_n_0,nextPWMLow0_carry__5_i_3__2_n_0,nextPWMLow0_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1__2
       (.I0(\PWMLow_reg_n_0_[28] ),
        .O(nextPWMLow0_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2__2
       (.I0(\PWMLow_reg_n_0_[27] ),
        .O(nextPWMLow0_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3__2
       (.I0(\PWMLow_reg_n_0_[26] ),
        .O(nextPWMLow0_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4__2
       (.I0(\PWMLow_reg_n_0_[25] ),
        .O(nextPWMLow0_carry__5_i_4__2_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMLow_reg_n_0_[30] ,\PWMLow_reg_n_0_[29] }),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0_carry__6_n_5,nextPWMLow0_carry__6_n_6,nextPWMLow0_carry__6_n_7}),
        .S({1'b0,nextPWMLow0_carry__6_i_1__2_n_0,nextPWMLow0_carry__6_i_2__2_n_0,nextPWMLow0_carry__6_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1__2
       (.I0(\PWMLow_reg_n_0_[31] ),
        .O(nextPWMLow0_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2__2
       (.I0(\PWMLow_reg_n_0_[30] ),
        .O(nextPWMLow0_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3__2
       (.I0(\PWMLow_reg_n_0_[29] ),
        .O(nextPWMLow0_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1__2
       (.I0(\PWMLow_reg_n_0_[4] ),
        .O(nextPWMLow0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2__2
       (.I0(\PWMLow_reg_n_0_[3] ),
        .O(nextPWMLow0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3__2
       (.I0(\PWMLow_reg_n_0_[2] ),
        .O(nextPWMLow0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4__2
       (.I0(\PWMLow_reg_n_0_[1] ),
        .O(nextPWMLow0_carry_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[3]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1__2 
       (.I0(\state[1]_i_2__2_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2__2_n_0 ),
        .I5(\state[1]_i_3__2_n_0 ),
        .O(\state[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2__2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__2 
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .I1(\PWMHigh_reg_n_0_[23] ),
        .I2(\PWMHigh_reg_n_0_[20] ),
        .I3(\PWMHigh_reg_n_0_[21] ),
        .I4(\PWMHigh_reg_n_0_[25] ),
        .I5(\PWMHigh_reg_n_0_[24] ),
        .O(\state[1]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11__2 
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .I1(\PWMHigh_reg_n_0_[29] ),
        .I2(\PWMHigh_reg_n_0_[26] ),
        .I3(\PWMHigh_reg_n_0_[27] ),
        .I4(\PWMHigh_reg_n_0_[31] ),
        .I5(\PWMHigh_reg_n_0_[30] ),
        .O(\state[1]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12__2 
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .I1(\PWMHigh_reg_n_0_[17] ),
        .I2(\PWMHigh_reg_n_0_[14] ),
        .I3(\PWMHigh_reg_n_0_[15] ),
        .I4(\PWMHigh_reg_n_0_[19] ),
        .I5(\PWMHigh_reg_n_0_[18] ),
        .O(\state[1]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13__2 
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .I1(\PWMHigh_reg_n_0_[11] ),
        .I2(\PWMHigh_reg_n_0_[8] ),
        .I3(\PWMHigh_reg_n_0_[9] ),
        .I4(\PWMHigh_reg_n_0_[13] ),
        .I5(\PWMHigh_reg_n_0_[12] ),
        .O(\state[1]_i_13__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14__2 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\PWMHigh_reg_n_0_[1] ),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15__2 
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .I1(\PWMHigh_reg_n_0_[5] ),
        .I2(\PWMHigh_reg_n_0_[2] ),
        .I3(\PWMHigh_reg_n_0_[3] ),
        .I4(\PWMHigh_reg_n_0_[7] ),
        .I5(\PWMHigh_reg_n_0_[6] ),
        .O(\state[1]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1__2 
       (.I0(\state[1]_i_2__2_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3__2_n_0 ),
        .O(\state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2__2 
       (.I0(\state[1]_i_4__2_n_0 ),
        .I1(\state[1]_i_5__2_n_0 ),
        .I2(\state[1]_i_6__2_n_0 ),
        .I3(\state[1]_i_7__2_n_0 ),
        .I4(\state[1]_i_8__2_n_0 ),
        .I5(\state[1]_i_9__2_n_0 ),
        .O(\state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3__2 
       (.I0(\state[1]_i_10__2_n_0 ),
        .I1(\state[1]_i_11__2_n_0 ),
        .I2(\state[1]_i_12__2_n_0 ),
        .I3(\state[1]_i_13__2_n_0 ),
        .I4(\state[1]_i_14__2_n_0 ),
        .I5(\state[1]_i_15__2_n_0 ),
        .O(\state[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4__2 
       (.I0(\PWMLow_reg_n_0_[22] ),
        .I1(\PWMLow_reg_n_0_[23] ),
        .I2(\PWMLow_reg_n_0_[20] ),
        .I3(\PWMLow_reg_n_0_[21] ),
        .I4(\PWMLow_reg_n_0_[25] ),
        .I5(\PWMLow_reg_n_0_[24] ),
        .O(\state[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5__2 
       (.I0(\PWMLow_reg_n_0_[28] ),
        .I1(\PWMLow_reg_n_0_[29] ),
        .I2(\PWMLow_reg_n_0_[26] ),
        .I3(\PWMLow_reg_n_0_[27] ),
        .I4(\PWMLow_reg_n_0_[31] ),
        .I5(\PWMLow_reg_n_0_[30] ),
        .O(\state[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6__2 
       (.I0(\PWMLow_reg_n_0_[16] ),
        .I1(\PWMLow_reg_n_0_[17] ),
        .I2(\PWMLow_reg_n_0_[14] ),
        .I3(\PWMLow_reg_n_0_[15] ),
        .I4(\PWMLow_reg_n_0_[19] ),
        .I5(\PWMLow_reg_n_0_[18] ),
        .O(\state[1]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7__2 
       (.I0(\PWMLow_reg_n_0_[10] ),
        .I1(\PWMLow_reg_n_0_[11] ),
        .I2(\PWMLow_reg_n_0_[8] ),
        .I3(\PWMLow_reg_n_0_[9] ),
        .I4(\PWMLow_reg_n_0_[13] ),
        .I5(\PWMLow_reg_n_0_[12] ),
        .O(\state[1]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8__2 
       (.I0(\PWMLow_reg_n_0_[1] ),
        .I1(\PWMLow_reg_n_0_[0] ),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9__2 
       (.I0(\PWMLow_reg_n_0_[4] ),
        .I1(\PWMLow_reg_n_0_[5] ),
        .I2(\PWMLow_reg_n_0_[2] ),
        .I3(\PWMLow_reg_n_0_[3] ),
        .I4(\PWMLow_reg_n_0_[7] ),
        .I5(\PWMLow_reg_n_0_[6] ),
        .O(\state[1]_i_9__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pwm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_11
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    O,
    \slv_reg2_reg[27] ,
    \slv_reg2_reg[23] ,
    \slv_reg2_reg[19] ,
    \slv_reg2_reg[15] ,
    \slv_reg2_reg[11] ,
    \slv_reg2_reg[7] ,
    \slv_reg2_reg[3] ,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[2] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    SR,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [3:0]O;
  input [3:0]\slv_reg2_reg[27] ;
  input [3:0]\slv_reg2_reg[23] ;
  input [3:0]\slv_reg2_reg[19] ;
  input [3:0]\slv_reg2_reg[15] ;
  input [3:0]\slv_reg2_reg[11] ;
  input [3:0]\slv_reg2_reg[7] ;
  input [3:0]\slv_reg2_reg[3] ;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[2] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]SR;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2__1_n_0 ;
  wire \FSM_sequential_state[2]_i_4__1_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire \PWMHigh[0]_i_1__1_n_0 ;
  wire \PWMHigh[10]_i_1__1_n_0 ;
  wire \PWMHigh[11]_i_1__1_n_0 ;
  wire \PWMHigh[12]_i_1__1_n_0 ;
  wire \PWMHigh[13]_i_1__1_n_0 ;
  wire \PWMHigh[14]_i_1__1_n_0 ;
  wire \PWMHigh[15]_i_1__1_n_0 ;
  wire \PWMHigh[16]_i_1__1_n_0 ;
  wire \PWMHigh[17]_i_1__1_n_0 ;
  wire \PWMHigh[18]_i_1__1_n_0 ;
  wire \PWMHigh[19]_i_1__1_n_0 ;
  wire \PWMHigh[1]_i_1__1_n_0 ;
  wire \PWMHigh[20]_i_1__1_n_0 ;
  wire \PWMHigh[21]_i_1__1_n_0 ;
  wire \PWMHigh[22]_i_1__1_n_0 ;
  wire \PWMHigh[23]_i_1__1_n_0 ;
  wire \PWMHigh[24]_i_1__1_n_0 ;
  wire \PWMHigh[25]_i_1__1_n_0 ;
  wire \PWMHigh[26]_i_1__1_n_0 ;
  wire \PWMHigh[27]_i_1__1_n_0 ;
  wire \PWMHigh[28]_i_1__1_n_0 ;
  wire \PWMHigh[29]_i_1__1_n_0 ;
  wire \PWMHigh[2]_i_1__1_n_0 ;
  wire \PWMHigh[30]_i_1__1_n_0 ;
  wire \PWMHigh[31]_i_1__1_n_0 ;
  wire \PWMHigh[31]_i_2__1_n_0 ;
  wire \PWMHigh[3]_i_1__1_n_0 ;
  wire \PWMHigh[4]_i_1__1_n_0 ;
  wire \PWMHigh[5]_i_1__1_n_0 ;
  wire \PWMHigh[6]_i_1__1_n_0 ;
  wire \PWMHigh[7]_i_1__1_n_0 ;
  wire \PWMHigh[8]_i_1__1_n_0 ;
  wire \PWMHigh[9]_i_1__1_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire \PWMHigh_reg_n_0_[0] ;
  wire \PWMHigh_reg_n_0_[10] ;
  wire \PWMHigh_reg_n_0_[11] ;
  wire \PWMHigh_reg_n_0_[12] ;
  wire \PWMHigh_reg_n_0_[13] ;
  wire \PWMHigh_reg_n_0_[14] ;
  wire \PWMHigh_reg_n_0_[15] ;
  wire \PWMHigh_reg_n_0_[16] ;
  wire \PWMHigh_reg_n_0_[17] ;
  wire \PWMHigh_reg_n_0_[18] ;
  wire \PWMHigh_reg_n_0_[19] ;
  wire \PWMHigh_reg_n_0_[1] ;
  wire \PWMHigh_reg_n_0_[20] ;
  wire \PWMHigh_reg_n_0_[21] ;
  wire \PWMHigh_reg_n_0_[22] ;
  wire \PWMHigh_reg_n_0_[23] ;
  wire \PWMHigh_reg_n_0_[24] ;
  wire \PWMHigh_reg_n_0_[25] ;
  wire \PWMHigh_reg_n_0_[26] ;
  wire \PWMHigh_reg_n_0_[27] ;
  wire \PWMHigh_reg_n_0_[28] ;
  wire \PWMHigh_reg_n_0_[29] ;
  wire \PWMHigh_reg_n_0_[2] ;
  wire \PWMHigh_reg_n_0_[30] ;
  wire \PWMHigh_reg_n_0_[31] ;
  wire \PWMHigh_reg_n_0_[3] ;
  wire \PWMHigh_reg_n_0_[4] ;
  wire \PWMHigh_reg_n_0_[5] ;
  wire \PWMHigh_reg_n_0_[6] ;
  wire \PWMHigh_reg_n_0_[7] ;
  wire \PWMHigh_reg_n_0_[8] ;
  wire \PWMHigh_reg_n_0_[9] ;
  wire \PWMLow[0]_i_1__1_n_0 ;
  wire \PWMLow[10]_i_1__1_n_0 ;
  wire \PWMLow[11]_i_1__1_n_0 ;
  wire \PWMLow[12]_i_1__1_n_0 ;
  wire \PWMLow[13]_i_1__1_n_0 ;
  wire \PWMLow[14]_i_1__1_n_0 ;
  wire \PWMLow[15]_i_1__1_n_0 ;
  wire \PWMLow[16]_i_1__1_n_0 ;
  wire \PWMLow[17]_i_1__1_n_0 ;
  wire \PWMLow[18]_i_1__1_n_0 ;
  wire \PWMLow[19]_i_1__1_n_0 ;
  wire \PWMLow[1]_i_1__1_n_0 ;
  wire \PWMLow[20]_i_1__1_n_0 ;
  wire \PWMLow[21]_i_1__1_n_0 ;
  wire \PWMLow[22]_i_1__1_n_0 ;
  wire \PWMLow[23]_i_1__1_n_0 ;
  wire \PWMLow[24]_i_1__1_n_0 ;
  wire \PWMLow[25]_i_1__1_n_0 ;
  wire \PWMLow[26]_i_1__1_n_0 ;
  wire \PWMLow[27]_i_1__1_n_0 ;
  wire \PWMLow[28]_i_1__1_n_0 ;
  wire \PWMLow[29]_i_1__1_n_0 ;
  wire \PWMLow[2]_i_1__1_n_0 ;
  wire \PWMLow[30]_i_1__1_n_0 ;
  wire \PWMLow[31]_i_1__1_n_0 ;
  wire \PWMLow[31]_i_2__1_n_0 ;
  wire \PWMLow[3]_i_1__1_n_0 ;
  wire \PWMLow[4]_i_1__1_n_0 ;
  wire \PWMLow[5]_i_1__1_n_0 ;
  wire \PWMLow[6]_i_1__1_n_0 ;
  wire \PWMLow[7]_i_1__1_n_0 ;
  wire \PWMLow[8]_i_1__1_n_0 ;
  wire \PWMLow[9]_i_1__1_n_0 ;
  wire \PWMLow_reg_n_0_[0] ;
  wire \PWMLow_reg_n_0_[10] ;
  wire \PWMLow_reg_n_0_[11] ;
  wire \PWMLow_reg_n_0_[12] ;
  wire \PWMLow_reg_n_0_[13] ;
  wire \PWMLow_reg_n_0_[14] ;
  wire \PWMLow_reg_n_0_[15] ;
  wire \PWMLow_reg_n_0_[16] ;
  wire \PWMLow_reg_n_0_[17] ;
  wire \PWMLow_reg_n_0_[18] ;
  wire \PWMLow_reg_n_0_[19] ;
  wire \PWMLow_reg_n_0_[1] ;
  wire \PWMLow_reg_n_0_[20] ;
  wire \PWMLow_reg_n_0_[21] ;
  wire \PWMLow_reg_n_0_[22] ;
  wire \PWMLow_reg_n_0_[23] ;
  wire \PWMLow_reg_n_0_[24] ;
  wire \PWMLow_reg_n_0_[25] ;
  wire \PWMLow_reg_n_0_[26] ;
  wire \PWMLow_reg_n_0_[27] ;
  wire \PWMLow_reg_n_0_[28] ;
  wire \PWMLow_reg_n_0_[29] ;
  wire \PWMLow_reg_n_0_[2] ;
  wire \PWMLow_reg_n_0_[30] ;
  wire \PWMLow_reg_n_0_[31] ;
  wire \PWMLow_reg_n_0_[3] ;
  wire \PWMLow_reg_n_0_[4] ;
  wire \PWMLow_reg_n_0_[5] ;
  wire \PWMLow_reg_n_0_[6] ;
  wire \PWMLow_reg_n_0_[7] ;
  wire \PWMLow_reg_n_0_[8] ;
  wire \PWMLow_reg_n_0_[9] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [2:0]in0;
  wire nextPWMCount;
  wire nextPWMHigh0_carry__0_i_1__1_n_0;
  wire nextPWMHigh0_carry__0_i_2__1_n_0;
  wire nextPWMHigh0_carry__0_i_3__1_n_0;
  wire nextPWMHigh0_carry__0_i_4__1_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__0_n_4;
  wire nextPWMHigh0_carry__0_n_5;
  wire nextPWMHigh0_carry__0_n_6;
  wire nextPWMHigh0_carry__0_n_7;
  wire nextPWMHigh0_carry__1_i_1__1_n_0;
  wire nextPWMHigh0_carry__1_i_2__1_n_0;
  wire nextPWMHigh0_carry__1_i_3__1_n_0;
  wire nextPWMHigh0_carry__1_i_4__1_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__1_n_4;
  wire nextPWMHigh0_carry__1_n_5;
  wire nextPWMHigh0_carry__1_n_6;
  wire nextPWMHigh0_carry__1_n_7;
  wire nextPWMHigh0_carry__2_i_1__1_n_0;
  wire nextPWMHigh0_carry__2_i_2__1_n_0;
  wire nextPWMHigh0_carry__2_i_3__1_n_0;
  wire nextPWMHigh0_carry__2_i_4__1_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__2_n_4;
  wire nextPWMHigh0_carry__2_n_5;
  wire nextPWMHigh0_carry__2_n_6;
  wire nextPWMHigh0_carry__2_n_7;
  wire nextPWMHigh0_carry__3_i_1__1_n_0;
  wire nextPWMHigh0_carry__3_i_2__1_n_0;
  wire nextPWMHigh0_carry__3_i_3__1_n_0;
  wire nextPWMHigh0_carry__3_i_4__1_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__3_n_4;
  wire nextPWMHigh0_carry__3_n_5;
  wire nextPWMHigh0_carry__3_n_6;
  wire nextPWMHigh0_carry__3_n_7;
  wire nextPWMHigh0_carry__4_i_1__1_n_0;
  wire nextPWMHigh0_carry__4_i_2__1_n_0;
  wire nextPWMHigh0_carry__4_i_3__1_n_0;
  wire nextPWMHigh0_carry__4_i_4__1_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__4_n_4;
  wire nextPWMHigh0_carry__4_n_5;
  wire nextPWMHigh0_carry__4_n_6;
  wire nextPWMHigh0_carry__4_n_7;
  wire nextPWMHigh0_carry__5_i_1__1_n_0;
  wire nextPWMHigh0_carry__5_i_2__1_n_0;
  wire nextPWMHigh0_carry__5_i_3__1_n_0;
  wire nextPWMHigh0_carry__5_i_4__1_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__5_n_4;
  wire nextPWMHigh0_carry__5_n_5;
  wire nextPWMHigh0_carry__5_n_6;
  wire nextPWMHigh0_carry__5_n_7;
  wire nextPWMHigh0_carry__6_i_1__1_n_0;
  wire nextPWMHigh0_carry__6_i_2__1_n_0;
  wire nextPWMHigh0_carry__6_i_3__1_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry__6_n_5;
  wire nextPWMHigh0_carry__6_n_6;
  wire nextPWMHigh0_carry__6_n_7;
  wire nextPWMHigh0_carry_i_1__1_n_0;
  wire nextPWMHigh0_carry_i_2__1_n_0;
  wire nextPWMHigh0_carry_i_3__1_n_0;
  wire nextPWMHigh0_carry_i_4__1_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire nextPWMHigh0_carry_n_4;
  wire nextPWMHigh0_carry_n_5;
  wire nextPWMHigh0_carry_n_6;
  wire nextPWMHigh0_carry_n_7;
  wire nextPWMLow0_carry__0_i_1__1_n_0;
  wire nextPWMLow0_carry__0_i_2__1_n_0;
  wire nextPWMLow0_carry__0_i_3__1_n_0;
  wire nextPWMLow0_carry__0_i_4__1_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__0_n_4;
  wire nextPWMLow0_carry__0_n_5;
  wire nextPWMLow0_carry__0_n_6;
  wire nextPWMLow0_carry__0_n_7;
  wire nextPWMLow0_carry__1_i_1__1_n_0;
  wire nextPWMLow0_carry__1_i_2__1_n_0;
  wire nextPWMLow0_carry__1_i_3__1_n_0;
  wire nextPWMLow0_carry__1_i_4__1_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__1_n_4;
  wire nextPWMLow0_carry__1_n_5;
  wire nextPWMLow0_carry__1_n_6;
  wire nextPWMLow0_carry__1_n_7;
  wire nextPWMLow0_carry__2_i_1__1_n_0;
  wire nextPWMLow0_carry__2_i_2__1_n_0;
  wire nextPWMLow0_carry__2_i_3__1_n_0;
  wire nextPWMLow0_carry__2_i_4__1_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__2_n_4;
  wire nextPWMLow0_carry__2_n_5;
  wire nextPWMLow0_carry__2_n_6;
  wire nextPWMLow0_carry__2_n_7;
  wire nextPWMLow0_carry__3_i_1__1_n_0;
  wire nextPWMLow0_carry__3_i_2__1_n_0;
  wire nextPWMLow0_carry__3_i_3__1_n_0;
  wire nextPWMLow0_carry__3_i_4__1_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__3_n_4;
  wire nextPWMLow0_carry__3_n_5;
  wire nextPWMLow0_carry__3_n_6;
  wire nextPWMLow0_carry__3_n_7;
  wire nextPWMLow0_carry__4_i_1__1_n_0;
  wire nextPWMLow0_carry__4_i_2__1_n_0;
  wire nextPWMLow0_carry__4_i_3__1_n_0;
  wire nextPWMLow0_carry__4_i_4__1_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__4_n_4;
  wire nextPWMLow0_carry__4_n_5;
  wire nextPWMLow0_carry__4_n_6;
  wire nextPWMLow0_carry__4_n_7;
  wire nextPWMLow0_carry__5_i_1__1_n_0;
  wire nextPWMLow0_carry__5_i_2__1_n_0;
  wire nextPWMLow0_carry__5_i_3__1_n_0;
  wire nextPWMLow0_carry__5_i_4__1_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__5_n_4;
  wire nextPWMLow0_carry__5_n_5;
  wire nextPWMLow0_carry__5_n_6;
  wire nextPWMLow0_carry__5_n_7;
  wire nextPWMLow0_carry__6_i_1__1_n_0;
  wire nextPWMLow0_carry__6_i_2__1_n_0;
  wire nextPWMLow0_carry__6_i_3__1_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry__6_n_5;
  wire nextPWMLow0_carry__6_n_6;
  wire nextPWMLow0_carry__6_n_7;
  wire nextPWMLow0_carry_i_1__1_n_0;
  wire nextPWMLow0_carry_i_2__1_n_0;
  wire nextPWMLow0_carry_i_3__1_n_0;
  wire nextPWMLow0_carry_i_4__1_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire nextPWMLow0_carry_n_4;
  wire nextPWMLow0_carry_n_5;
  wire nextPWMLow0_carry_n_6;
  wire nextPWMLow0_carry_n_7;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[2] ;
  wire [3:0]\slv_reg2_reg[11] ;
  wire [3:0]\slv_reg2_reg[15] ;
  wire [3:0]\slv_reg2_reg[19] ;
  wire [3:0]\slv_reg2_reg[23] ;
  wire [3:0]\slv_reg2_reg[27] ;
  wire [3:0]\slv_reg2_reg[3] ;
  wire [3:0]\slv_reg2_reg[7] ;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[0]_i_2__1_n_0 ;
  wire \state[1]_i_10__1_n_0 ;
  wire \state[1]_i_11__1_n_0 ;
  wire \state[1]_i_12__1_n_0 ;
  wire \state[1]_i_13__1_n_0 ;
  wire \state[1]_i_14__1_n_0 ;
  wire \state[1]_i_15__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[1]_i_3__1_n_0 ;
  wire \state[1]_i_4__1_n_0 ;
  wire \state[1]_i_5__1_n_0 ;
  wire \state[1]_i_6__1_n_0 ;
  wire \state[1]_i_7__1_n_0 ;
  wire \state[1]_i_8__1_n_0 ;
  wire \state[1]_i_9__1_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__1_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[2] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__1_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[2] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1__1 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__1_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[2] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4__1_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4__1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1__1 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [0]),
        .O(\PWMHigh[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1__1 
       (.I0(nextPWMHigh0_carry__1_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [2]),
        .O(\PWMHigh[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1__1 
       (.I0(nextPWMHigh0_carry__1_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [3]),
        .O(\PWMHigh[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1__1 
       (.I0(nextPWMHigh0_carry__1_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [0]),
        .O(\PWMHigh[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1__1 
       (.I0(nextPWMHigh0_carry__2_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [1]),
        .O(\PWMHigh[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1__1 
       (.I0(nextPWMHigh0_carry__2_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [2]),
        .O(\PWMHigh[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1__1 
       (.I0(nextPWMHigh0_carry__2_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [3]),
        .O(\PWMHigh[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1__1 
       (.I0(nextPWMHigh0_carry__2_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [0]),
        .O(\PWMHigh[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1__1 
       (.I0(nextPWMHigh0_carry__3_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [1]),
        .O(\PWMHigh[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1__1 
       (.I0(nextPWMHigh0_carry__3_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [2]),
        .O(\PWMHigh[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1__1 
       (.I0(nextPWMHigh0_carry__3_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [3]),
        .O(\PWMHigh[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1__1 
       (.I0(nextPWMHigh0_carry_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [1]),
        .O(\PWMHigh[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1__1 
       (.I0(nextPWMHigh0_carry__3_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [0]),
        .O(\PWMHigh[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1__1 
       (.I0(nextPWMHigh0_carry__4_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [1]),
        .O(\PWMHigh[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1__1 
       (.I0(nextPWMHigh0_carry__4_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [2]),
        .O(\PWMHigh[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1__1 
       (.I0(nextPWMHigh0_carry__4_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [3]),
        .O(\PWMHigh[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1__1 
       (.I0(nextPWMHigh0_carry__4_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [0]),
        .O(\PWMHigh[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1__1 
       (.I0(nextPWMHigh0_carry__5_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [1]),
        .O(\PWMHigh[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1__1 
       (.I0(nextPWMHigh0_carry__5_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [2]),
        .O(\PWMHigh[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1__1 
       (.I0(nextPWMHigh0_carry__5_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [3]),
        .O(\PWMHigh[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1__1 
       (.I0(nextPWMHigh0_carry__5_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[0]),
        .O(\PWMHigh[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1__1 
       (.I0(nextPWMHigh0_carry__6_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[1]),
        .O(\PWMHigh[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1__1 
       (.I0(nextPWMHigh0_carry_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [2]),
        .O(\PWMHigh[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1__1 
       (.I0(nextPWMHigh0_carry__6_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[2]),
        .O(\PWMHigh[30]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2__1 
       (.I0(nextPWMHigh0_carry__6_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[3]),
        .O(\PWMHigh[31]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1__1 
       (.I0(nextPWMHigh0_carry_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [3]),
        .O(\PWMHigh[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1__1 
       (.I0(nextPWMHigh0_carry_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [0]),
        .O(\PWMHigh[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1__1 
       (.I0(nextPWMHigh0_carry__0_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [1]),
        .O(\PWMHigh[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1__1 
       (.I0(nextPWMHigh0_carry__0_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [2]),
        .O(\PWMHigh[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1__1 
       (.I0(nextPWMHigh0_carry__0_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [3]),
        .O(\PWMHigh[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1__1 
       (.I0(nextPWMHigh0_carry__0_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [0]),
        .O(\PWMHigh[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1__1 
       (.I0(nextPWMHigh0_carry__1_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [1]),
        .O(\PWMHigh[9]_i_1__1_n_0 ));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[0]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[10]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[11]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[12]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[13]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[14]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[15]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[16]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[17]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[18]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[19]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[1]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[20]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[21]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[22]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[23]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[24]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[25]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[26]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[27]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[28]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[29]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[2]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[30]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[31]_i_2__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[3]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[4]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[5]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[6]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[7]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[8]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__1_n_0 ),
        .D(\PWMHigh[9]_i_1__1_n_0 ),
        .Q(\PWMHigh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1__1 
       (.I0(\PWMLow_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(\PWMLow[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1__1 
       (.I0(nextPWMLow0_carry__1_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(\PWMLow[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1__1 
       (.I0(nextPWMLow0_carry__1_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(\PWMLow[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1__1 
       (.I0(nextPWMLow0_carry__1_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(\PWMLow[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1__1 
       (.I0(nextPWMLow0_carry__2_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(\PWMLow[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1__1 
       (.I0(nextPWMLow0_carry__2_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(\PWMLow[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1__1 
       (.I0(nextPWMLow0_carry__2_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(\PWMLow[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1__1 
       (.I0(nextPWMLow0_carry__2_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(\PWMLow[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1__1 
       (.I0(nextPWMLow0_carry__3_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(\PWMLow[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1__1 
       (.I0(nextPWMLow0_carry__3_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(\PWMLow[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1__1 
       (.I0(nextPWMLow0_carry__3_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(\PWMLow[19]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1__1 
       (.I0(nextPWMLow0_carry_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(\PWMLow[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1__1 
       (.I0(nextPWMLow0_carry__3_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(\PWMLow[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1__1 
       (.I0(nextPWMLow0_carry__4_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(\PWMLow[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1__1 
       (.I0(nextPWMLow0_carry__4_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(\PWMLow[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1__1 
       (.I0(nextPWMLow0_carry__4_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(\PWMLow[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1__1 
       (.I0(nextPWMLow0_carry__4_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(\PWMLow[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1__1 
       (.I0(nextPWMLow0_carry__5_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(\PWMLow[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1__1 
       (.I0(nextPWMLow0_carry__5_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(\PWMLow[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1__1 
       (.I0(nextPWMLow0_carry__5_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(\PWMLow[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1__1 
       (.I0(nextPWMLow0_carry__5_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(\PWMLow[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1__1 
       (.I0(nextPWMLow0_carry__6_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(\PWMLow[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1__1 
       (.I0(nextPWMLow0_carry_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(\PWMLow[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1__1 
       (.I0(nextPWMLow0_carry__6_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(\PWMLow[30]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2__1 
       (.I0(nextPWMLow0_carry__6_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(\PWMLow[31]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1__1 
       (.I0(nextPWMLow0_carry_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(\PWMLow[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1__1 
       (.I0(nextPWMLow0_carry_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(\PWMLow[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1__1 
       (.I0(nextPWMLow0_carry__0_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(\PWMLow[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1__1 
       (.I0(nextPWMLow0_carry__0_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(\PWMLow[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1__1 
       (.I0(nextPWMLow0_carry__0_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(\PWMLow[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1__1 
       (.I0(nextPWMLow0_carry__0_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(\PWMLow[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1__1 
       (.I0(nextPWMLow0_carry__1_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(\PWMLow[9]_i_1__1_n_0 ));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[0]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[10]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[11]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[12]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[13]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[14]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[15]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[16]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[17]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[18]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[19]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[1]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[20]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[21]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[22]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[23]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[24]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[25]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[26]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[27]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[28]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[29]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[2]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[30]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[31]_i_2__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[3]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[4]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[5]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[6]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[7]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[8]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__1_n_0 ),
        .D(\PWMLow[9]_i_1__1_n_0 ),
        .Q(\PWMLow_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1__4
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2__4
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3__4
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4__4
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1__4
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2__4
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3__4
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4__4
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1__4
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2__4
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3__4
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4__4
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1__4
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2__4
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3__4
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4__4
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1__4
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2__4
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3__4
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4__4
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1__4
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2__4
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3__4
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4__4
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1__1
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2__4
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3__4
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4__4
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1__4
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2__4
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3__4
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4__1
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(\PWMHigh_reg_n_0_[0] ),
        .DI({\PWMHigh_reg_n_0_[4] ,\PWMHigh_reg_n_0_[3] ,\PWMHigh_reg_n_0_[2] ,\PWMHigh_reg_n_0_[1] }),
        .O({nextPWMHigh0_carry_n_4,nextPWMHigh0_carry_n_5,nextPWMHigh0_carry_n_6,nextPWMHigh0_carry_n_7}),
        .S({nextPWMHigh0_carry_i_1__1_n_0,nextPWMHigh0_carry_i_2__1_n_0,nextPWMHigh0_carry_i_3__1_n_0,nextPWMHigh0_carry_i_4__1_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[8] ,\PWMHigh_reg_n_0_[7] ,\PWMHigh_reg_n_0_[6] ,\PWMHigh_reg_n_0_[5] }),
        .O({nextPWMHigh0_carry__0_n_4,nextPWMHigh0_carry__0_n_5,nextPWMHigh0_carry__0_n_6,nextPWMHigh0_carry__0_n_7}),
        .S({nextPWMHigh0_carry__0_i_1__1_n_0,nextPWMHigh0_carry__0_i_2__1_n_0,nextPWMHigh0_carry__0_i_3__1_n_0,nextPWMHigh0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1__1
       (.I0(\PWMHigh_reg_n_0_[8] ),
        .O(nextPWMHigh0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2__1
       (.I0(\PWMHigh_reg_n_0_[7] ),
        .O(nextPWMHigh0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3__1
       (.I0(\PWMHigh_reg_n_0_[6] ),
        .O(nextPWMHigh0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4__1
       (.I0(\PWMHigh_reg_n_0_[5] ),
        .O(nextPWMHigh0_carry__0_i_4__1_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[12] ,\PWMHigh_reg_n_0_[11] ,\PWMHigh_reg_n_0_[10] ,\PWMHigh_reg_n_0_[9] }),
        .O({nextPWMHigh0_carry__1_n_4,nextPWMHigh0_carry__1_n_5,nextPWMHigh0_carry__1_n_6,nextPWMHigh0_carry__1_n_7}),
        .S({nextPWMHigh0_carry__1_i_1__1_n_0,nextPWMHigh0_carry__1_i_2__1_n_0,nextPWMHigh0_carry__1_i_3__1_n_0,nextPWMHigh0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1__1
       (.I0(\PWMHigh_reg_n_0_[12] ),
        .O(nextPWMHigh0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2__1
       (.I0(\PWMHigh_reg_n_0_[11] ),
        .O(nextPWMHigh0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3__1
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .O(nextPWMHigh0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4__1
       (.I0(\PWMHigh_reg_n_0_[9] ),
        .O(nextPWMHigh0_carry__1_i_4__1_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[16] ,\PWMHigh_reg_n_0_[15] ,\PWMHigh_reg_n_0_[14] ,\PWMHigh_reg_n_0_[13] }),
        .O({nextPWMHigh0_carry__2_n_4,nextPWMHigh0_carry__2_n_5,nextPWMHigh0_carry__2_n_6,nextPWMHigh0_carry__2_n_7}),
        .S({nextPWMHigh0_carry__2_i_1__1_n_0,nextPWMHigh0_carry__2_i_2__1_n_0,nextPWMHigh0_carry__2_i_3__1_n_0,nextPWMHigh0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1__1
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .O(nextPWMHigh0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2__1
       (.I0(\PWMHigh_reg_n_0_[15] ),
        .O(nextPWMHigh0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3__1
       (.I0(\PWMHigh_reg_n_0_[14] ),
        .O(nextPWMHigh0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4__1
       (.I0(\PWMHigh_reg_n_0_[13] ),
        .O(nextPWMHigh0_carry__2_i_4__1_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[20] ,\PWMHigh_reg_n_0_[19] ,\PWMHigh_reg_n_0_[18] ,\PWMHigh_reg_n_0_[17] }),
        .O({nextPWMHigh0_carry__3_n_4,nextPWMHigh0_carry__3_n_5,nextPWMHigh0_carry__3_n_6,nextPWMHigh0_carry__3_n_7}),
        .S({nextPWMHigh0_carry__3_i_1__1_n_0,nextPWMHigh0_carry__3_i_2__1_n_0,nextPWMHigh0_carry__3_i_3__1_n_0,nextPWMHigh0_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1__1
       (.I0(\PWMHigh_reg_n_0_[20] ),
        .O(nextPWMHigh0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2__1
       (.I0(\PWMHigh_reg_n_0_[19] ),
        .O(nextPWMHigh0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3__1
       (.I0(\PWMHigh_reg_n_0_[18] ),
        .O(nextPWMHigh0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4__1
       (.I0(\PWMHigh_reg_n_0_[17] ),
        .O(nextPWMHigh0_carry__3_i_4__1_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[24] ,\PWMHigh_reg_n_0_[23] ,\PWMHigh_reg_n_0_[22] ,\PWMHigh_reg_n_0_[21] }),
        .O({nextPWMHigh0_carry__4_n_4,nextPWMHigh0_carry__4_n_5,nextPWMHigh0_carry__4_n_6,nextPWMHigh0_carry__4_n_7}),
        .S({nextPWMHigh0_carry__4_i_1__1_n_0,nextPWMHigh0_carry__4_i_2__1_n_0,nextPWMHigh0_carry__4_i_3__1_n_0,nextPWMHigh0_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1__1
       (.I0(\PWMHigh_reg_n_0_[24] ),
        .O(nextPWMHigh0_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2__1
       (.I0(\PWMHigh_reg_n_0_[23] ),
        .O(nextPWMHigh0_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3__1
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .O(nextPWMHigh0_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4__1
       (.I0(\PWMHigh_reg_n_0_[21] ),
        .O(nextPWMHigh0_carry__4_i_4__1_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[28] ,\PWMHigh_reg_n_0_[27] ,\PWMHigh_reg_n_0_[26] ,\PWMHigh_reg_n_0_[25] }),
        .O({nextPWMHigh0_carry__5_n_4,nextPWMHigh0_carry__5_n_5,nextPWMHigh0_carry__5_n_6,nextPWMHigh0_carry__5_n_7}),
        .S({nextPWMHigh0_carry__5_i_1__1_n_0,nextPWMHigh0_carry__5_i_2__1_n_0,nextPWMHigh0_carry__5_i_3__1_n_0,nextPWMHigh0_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1__1
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .O(nextPWMHigh0_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2__1
       (.I0(\PWMHigh_reg_n_0_[27] ),
        .O(nextPWMHigh0_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3__1
       (.I0(\PWMHigh_reg_n_0_[26] ),
        .O(nextPWMHigh0_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4__1
       (.I0(\PWMHigh_reg_n_0_[25] ),
        .O(nextPWMHigh0_carry__5_i_4__1_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMHigh_reg_n_0_[30] ,\PWMHigh_reg_n_0_[29] }),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0_carry__6_n_5,nextPWMHigh0_carry__6_n_6,nextPWMHigh0_carry__6_n_7}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1__1_n_0,nextPWMHigh0_carry__6_i_2__1_n_0,nextPWMHigh0_carry__6_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1__1
       (.I0(\PWMHigh_reg_n_0_[31] ),
        .O(nextPWMHigh0_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2__1
       (.I0(\PWMHigh_reg_n_0_[30] ),
        .O(nextPWMHigh0_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3__1
       (.I0(\PWMHigh_reg_n_0_[29] ),
        .O(nextPWMHigh0_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1__1
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .O(nextPWMHigh0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2__1
       (.I0(\PWMHigh_reg_n_0_[3] ),
        .O(nextPWMHigh0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3__1
       (.I0(\PWMHigh_reg_n_0_[2] ),
        .O(nextPWMHigh0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4__1
       (.I0(\PWMHigh_reg_n_0_[1] ),
        .O(nextPWMHigh0_carry_i_4__1_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(\PWMLow_reg_n_0_[0] ),
        .DI({\PWMLow_reg_n_0_[4] ,\PWMLow_reg_n_0_[3] ,\PWMLow_reg_n_0_[2] ,\PWMLow_reg_n_0_[1] }),
        .O({nextPWMLow0_carry_n_4,nextPWMLow0_carry_n_5,nextPWMLow0_carry_n_6,nextPWMLow0_carry_n_7}),
        .S({nextPWMLow0_carry_i_1__1_n_0,nextPWMLow0_carry_i_2__1_n_0,nextPWMLow0_carry_i_3__1_n_0,nextPWMLow0_carry_i_4__1_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[8] ,\PWMLow_reg_n_0_[7] ,\PWMLow_reg_n_0_[6] ,\PWMLow_reg_n_0_[5] }),
        .O({nextPWMLow0_carry__0_n_4,nextPWMLow0_carry__0_n_5,nextPWMLow0_carry__0_n_6,nextPWMLow0_carry__0_n_7}),
        .S({nextPWMLow0_carry__0_i_1__1_n_0,nextPWMLow0_carry__0_i_2__1_n_0,nextPWMLow0_carry__0_i_3__1_n_0,nextPWMLow0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1__1
       (.I0(\PWMLow_reg_n_0_[8] ),
        .O(nextPWMLow0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2__1
       (.I0(\PWMLow_reg_n_0_[7] ),
        .O(nextPWMLow0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3__1
       (.I0(\PWMLow_reg_n_0_[6] ),
        .O(nextPWMLow0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4__1
       (.I0(\PWMLow_reg_n_0_[5] ),
        .O(nextPWMLow0_carry__0_i_4__1_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[12] ,\PWMLow_reg_n_0_[11] ,\PWMLow_reg_n_0_[10] ,\PWMLow_reg_n_0_[9] }),
        .O({nextPWMLow0_carry__1_n_4,nextPWMLow0_carry__1_n_5,nextPWMLow0_carry__1_n_6,nextPWMLow0_carry__1_n_7}),
        .S({nextPWMLow0_carry__1_i_1__1_n_0,nextPWMLow0_carry__1_i_2__1_n_0,nextPWMLow0_carry__1_i_3__1_n_0,nextPWMLow0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1__1
       (.I0(\PWMLow_reg_n_0_[12] ),
        .O(nextPWMLow0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2__1
       (.I0(\PWMLow_reg_n_0_[11] ),
        .O(nextPWMLow0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3__1
       (.I0(\PWMLow_reg_n_0_[10] ),
        .O(nextPWMLow0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4__1
       (.I0(\PWMLow_reg_n_0_[9] ),
        .O(nextPWMLow0_carry__1_i_4__1_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[16] ,\PWMLow_reg_n_0_[15] ,\PWMLow_reg_n_0_[14] ,\PWMLow_reg_n_0_[13] }),
        .O({nextPWMLow0_carry__2_n_4,nextPWMLow0_carry__2_n_5,nextPWMLow0_carry__2_n_6,nextPWMLow0_carry__2_n_7}),
        .S({nextPWMLow0_carry__2_i_1__1_n_0,nextPWMLow0_carry__2_i_2__1_n_0,nextPWMLow0_carry__2_i_3__1_n_0,nextPWMLow0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1__1
       (.I0(\PWMLow_reg_n_0_[16] ),
        .O(nextPWMLow0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2__1
       (.I0(\PWMLow_reg_n_0_[15] ),
        .O(nextPWMLow0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3__1
       (.I0(\PWMLow_reg_n_0_[14] ),
        .O(nextPWMLow0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4__1
       (.I0(\PWMLow_reg_n_0_[13] ),
        .O(nextPWMLow0_carry__2_i_4__1_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[20] ,\PWMLow_reg_n_0_[19] ,\PWMLow_reg_n_0_[18] ,\PWMLow_reg_n_0_[17] }),
        .O({nextPWMLow0_carry__3_n_4,nextPWMLow0_carry__3_n_5,nextPWMLow0_carry__3_n_6,nextPWMLow0_carry__3_n_7}),
        .S({nextPWMLow0_carry__3_i_1__1_n_0,nextPWMLow0_carry__3_i_2__1_n_0,nextPWMLow0_carry__3_i_3__1_n_0,nextPWMLow0_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1__1
       (.I0(\PWMLow_reg_n_0_[20] ),
        .O(nextPWMLow0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2__1
       (.I0(\PWMLow_reg_n_0_[19] ),
        .O(nextPWMLow0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3__1
       (.I0(\PWMLow_reg_n_0_[18] ),
        .O(nextPWMLow0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4__1
       (.I0(\PWMLow_reg_n_0_[17] ),
        .O(nextPWMLow0_carry__3_i_4__1_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[24] ,\PWMLow_reg_n_0_[23] ,\PWMLow_reg_n_0_[22] ,\PWMLow_reg_n_0_[21] }),
        .O({nextPWMLow0_carry__4_n_4,nextPWMLow0_carry__4_n_5,nextPWMLow0_carry__4_n_6,nextPWMLow0_carry__4_n_7}),
        .S({nextPWMLow0_carry__4_i_1__1_n_0,nextPWMLow0_carry__4_i_2__1_n_0,nextPWMLow0_carry__4_i_3__1_n_0,nextPWMLow0_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1__1
       (.I0(\PWMLow_reg_n_0_[24] ),
        .O(nextPWMLow0_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2__1
       (.I0(\PWMLow_reg_n_0_[23] ),
        .O(nextPWMLow0_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3__1
       (.I0(\PWMLow_reg_n_0_[22] ),
        .O(nextPWMLow0_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4__1
       (.I0(\PWMLow_reg_n_0_[21] ),
        .O(nextPWMLow0_carry__4_i_4__1_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[28] ,\PWMLow_reg_n_0_[27] ,\PWMLow_reg_n_0_[26] ,\PWMLow_reg_n_0_[25] }),
        .O({nextPWMLow0_carry__5_n_4,nextPWMLow0_carry__5_n_5,nextPWMLow0_carry__5_n_6,nextPWMLow0_carry__5_n_7}),
        .S({nextPWMLow0_carry__5_i_1__1_n_0,nextPWMLow0_carry__5_i_2__1_n_0,nextPWMLow0_carry__5_i_3__1_n_0,nextPWMLow0_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1__1
       (.I0(\PWMLow_reg_n_0_[28] ),
        .O(nextPWMLow0_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2__1
       (.I0(\PWMLow_reg_n_0_[27] ),
        .O(nextPWMLow0_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3__1
       (.I0(\PWMLow_reg_n_0_[26] ),
        .O(nextPWMLow0_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4__1
       (.I0(\PWMLow_reg_n_0_[25] ),
        .O(nextPWMLow0_carry__5_i_4__1_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMLow_reg_n_0_[30] ,\PWMLow_reg_n_0_[29] }),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0_carry__6_n_5,nextPWMLow0_carry__6_n_6,nextPWMLow0_carry__6_n_7}),
        .S({1'b0,nextPWMLow0_carry__6_i_1__1_n_0,nextPWMLow0_carry__6_i_2__1_n_0,nextPWMLow0_carry__6_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1__1
       (.I0(\PWMLow_reg_n_0_[31] ),
        .O(nextPWMLow0_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2__1
       (.I0(\PWMLow_reg_n_0_[30] ),
        .O(nextPWMLow0_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3__1
       (.I0(\PWMLow_reg_n_0_[29] ),
        .O(nextPWMLow0_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1__1
       (.I0(\PWMLow_reg_n_0_[4] ),
        .O(nextPWMLow0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2__1
       (.I0(\PWMLow_reg_n_0_[3] ),
        .O(nextPWMLow0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3__1
       (.I0(\PWMLow_reg_n_0_[2] ),
        .O(nextPWMLow0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4__1
       (.I0(\PWMLow_reg_n_0_[1] ),
        .O(nextPWMLow0_carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[2]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1__1 
       (.I0(\state[1]_i_2__1_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2__1_n_0 ),
        .I5(\state[1]_i_3__1_n_0 ),
        .O(\state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2__1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__1 
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .I1(\PWMHigh_reg_n_0_[23] ),
        .I2(\PWMHigh_reg_n_0_[20] ),
        .I3(\PWMHigh_reg_n_0_[21] ),
        .I4(\PWMHigh_reg_n_0_[25] ),
        .I5(\PWMHigh_reg_n_0_[24] ),
        .O(\state[1]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11__1 
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .I1(\PWMHigh_reg_n_0_[29] ),
        .I2(\PWMHigh_reg_n_0_[26] ),
        .I3(\PWMHigh_reg_n_0_[27] ),
        .I4(\PWMHigh_reg_n_0_[31] ),
        .I5(\PWMHigh_reg_n_0_[30] ),
        .O(\state[1]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12__1 
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .I1(\PWMHigh_reg_n_0_[17] ),
        .I2(\PWMHigh_reg_n_0_[14] ),
        .I3(\PWMHigh_reg_n_0_[15] ),
        .I4(\PWMHigh_reg_n_0_[19] ),
        .I5(\PWMHigh_reg_n_0_[18] ),
        .O(\state[1]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13__1 
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .I1(\PWMHigh_reg_n_0_[11] ),
        .I2(\PWMHigh_reg_n_0_[8] ),
        .I3(\PWMHigh_reg_n_0_[9] ),
        .I4(\PWMHigh_reg_n_0_[13] ),
        .I5(\PWMHigh_reg_n_0_[12] ),
        .O(\state[1]_i_13__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14__1 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\PWMHigh_reg_n_0_[1] ),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15__1 
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .I1(\PWMHigh_reg_n_0_[5] ),
        .I2(\PWMHigh_reg_n_0_[2] ),
        .I3(\PWMHigh_reg_n_0_[3] ),
        .I4(\PWMHigh_reg_n_0_[7] ),
        .I5(\PWMHigh_reg_n_0_[6] ),
        .O(\state[1]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1__1 
       (.I0(\state[1]_i_2__1_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3__1_n_0 ),
        .O(\state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2__1 
       (.I0(\state[1]_i_4__1_n_0 ),
        .I1(\state[1]_i_5__1_n_0 ),
        .I2(\state[1]_i_6__1_n_0 ),
        .I3(\state[1]_i_7__1_n_0 ),
        .I4(\state[1]_i_8__1_n_0 ),
        .I5(\state[1]_i_9__1_n_0 ),
        .O(\state[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3__1 
       (.I0(\state[1]_i_10__1_n_0 ),
        .I1(\state[1]_i_11__1_n_0 ),
        .I2(\state[1]_i_12__1_n_0 ),
        .I3(\state[1]_i_13__1_n_0 ),
        .I4(\state[1]_i_14__1_n_0 ),
        .I5(\state[1]_i_15__1_n_0 ),
        .O(\state[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4__1 
       (.I0(\PWMLow_reg_n_0_[22] ),
        .I1(\PWMLow_reg_n_0_[23] ),
        .I2(\PWMLow_reg_n_0_[20] ),
        .I3(\PWMLow_reg_n_0_[21] ),
        .I4(\PWMLow_reg_n_0_[25] ),
        .I5(\PWMLow_reg_n_0_[24] ),
        .O(\state[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5__1 
       (.I0(\PWMLow_reg_n_0_[28] ),
        .I1(\PWMLow_reg_n_0_[29] ),
        .I2(\PWMLow_reg_n_0_[26] ),
        .I3(\PWMLow_reg_n_0_[27] ),
        .I4(\PWMLow_reg_n_0_[31] ),
        .I5(\PWMLow_reg_n_0_[30] ),
        .O(\state[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6__1 
       (.I0(\PWMLow_reg_n_0_[16] ),
        .I1(\PWMLow_reg_n_0_[17] ),
        .I2(\PWMLow_reg_n_0_[14] ),
        .I3(\PWMLow_reg_n_0_[15] ),
        .I4(\PWMLow_reg_n_0_[19] ),
        .I5(\PWMLow_reg_n_0_[18] ),
        .O(\state[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7__1 
       (.I0(\PWMLow_reg_n_0_[10] ),
        .I1(\PWMLow_reg_n_0_[11] ),
        .I2(\PWMLow_reg_n_0_[8] ),
        .I3(\PWMLow_reg_n_0_[9] ),
        .I4(\PWMLow_reg_n_0_[13] ),
        .I5(\PWMLow_reg_n_0_[12] ),
        .O(\state[1]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8__1 
       (.I0(\PWMLow_reg_n_0_[1] ),
        .I1(\PWMLow_reg_n_0_[0] ),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9__1 
       (.I0(\PWMLow_reg_n_0_[4] ),
        .I1(\PWMLow_reg_n_0_[5] ),
        .I2(\PWMLow_reg_n_0_[2] ),
        .I3(\PWMLow_reg_n_0_[3] ),
        .I4(\PWMLow_reg_n_0_[7] ),
        .I5(\PWMLow_reg_n_0_[6] ),
        .O(\state[1]_i_9__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pwm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_12
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    O,
    \slv_reg2_reg[27] ,
    \slv_reg2_reg[23] ,
    \slv_reg2_reg[19] ,
    \slv_reg2_reg[15] ,
    \slv_reg2_reg[11] ,
    \slv_reg2_reg[7] ,
    \slv_reg2_reg[3] ,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[1] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    SR,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [3:0]O;
  input [3:0]\slv_reg2_reg[27] ;
  input [3:0]\slv_reg2_reg[23] ;
  input [3:0]\slv_reg2_reg[19] ;
  input [3:0]\slv_reg2_reg[15] ;
  input [3:0]\slv_reg2_reg[11] ;
  input [3:0]\slv_reg2_reg[7] ;
  input [3:0]\slv_reg2_reg[3] ;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[1] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]SR;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_state[2]_i_4__0_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire \PWMHigh[0]_i_1__0_n_0 ;
  wire \PWMHigh[10]_i_1__0_n_0 ;
  wire \PWMHigh[11]_i_1__0_n_0 ;
  wire \PWMHigh[12]_i_1__0_n_0 ;
  wire \PWMHigh[13]_i_1__0_n_0 ;
  wire \PWMHigh[14]_i_1__0_n_0 ;
  wire \PWMHigh[15]_i_1__0_n_0 ;
  wire \PWMHigh[16]_i_1__0_n_0 ;
  wire \PWMHigh[17]_i_1__0_n_0 ;
  wire \PWMHigh[18]_i_1__0_n_0 ;
  wire \PWMHigh[19]_i_1__0_n_0 ;
  wire \PWMHigh[1]_i_1__0_n_0 ;
  wire \PWMHigh[20]_i_1__0_n_0 ;
  wire \PWMHigh[21]_i_1__0_n_0 ;
  wire \PWMHigh[22]_i_1__0_n_0 ;
  wire \PWMHigh[23]_i_1__0_n_0 ;
  wire \PWMHigh[24]_i_1__0_n_0 ;
  wire \PWMHigh[25]_i_1__0_n_0 ;
  wire \PWMHigh[26]_i_1__0_n_0 ;
  wire \PWMHigh[27]_i_1__0_n_0 ;
  wire \PWMHigh[28]_i_1__0_n_0 ;
  wire \PWMHigh[29]_i_1__0_n_0 ;
  wire \PWMHigh[2]_i_1__0_n_0 ;
  wire \PWMHigh[30]_i_1__0_n_0 ;
  wire \PWMHigh[31]_i_1__0_n_0 ;
  wire \PWMHigh[31]_i_2__0_n_0 ;
  wire \PWMHigh[3]_i_1__0_n_0 ;
  wire \PWMHigh[4]_i_1__0_n_0 ;
  wire \PWMHigh[5]_i_1__0_n_0 ;
  wire \PWMHigh[6]_i_1__0_n_0 ;
  wire \PWMHigh[7]_i_1__0_n_0 ;
  wire \PWMHigh[8]_i_1__0_n_0 ;
  wire \PWMHigh[9]_i_1__0_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire \PWMHigh_reg_n_0_[0] ;
  wire \PWMHigh_reg_n_0_[10] ;
  wire \PWMHigh_reg_n_0_[11] ;
  wire \PWMHigh_reg_n_0_[12] ;
  wire \PWMHigh_reg_n_0_[13] ;
  wire \PWMHigh_reg_n_0_[14] ;
  wire \PWMHigh_reg_n_0_[15] ;
  wire \PWMHigh_reg_n_0_[16] ;
  wire \PWMHigh_reg_n_0_[17] ;
  wire \PWMHigh_reg_n_0_[18] ;
  wire \PWMHigh_reg_n_0_[19] ;
  wire \PWMHigh_reg_n_0_[1] ;
  wire \PWMHigh_reg_n_0_[20] ;
  wire \PWMHigh_reg_n_0_[21] ;
  wire \PWMHigh_reg_n_0_[22] ;
  wire \PWMHigh_reg_n_0_[23] ;
  wire \PWMHigh_reg_n_0_[24] ;
  wire \PWMHigh_reg_n_0_[25] ;
  wire \PWMHigh_reg_n_0_[26] ;
  wire \PWMHigh_reg_n_0_[27] ;
  wire \PWMHigh_reg_n_0_[28] ;
  wire \PWMHigh_reg_n_0_[29] ;
  wire \PWMHigh_reg_n_0_[2] ;
  wire \PWMHigh_reg_n_0_[30] ;
  wire \PWMHigh_reg_n_0_[31] ;
  wire \PWMHigh_reg_n_0_[3] ;
  wire \PWMHigh_reg_n_0_[4] ;
  wire \PWMHigh_reg_n_0_[5] ;
  wire \PWMHigh_reg_n_0_[6] ;
  wire \PWMHigh_reg_n_0_[7] ;
  wire \PWMHigh_reg_n_0_[8] ;
  wire \PWMHigh_reg_n_0_[9] ;
  wire \PWMLow[0]_i_1__0_n_0 ;
  wire \PWMLow[10]_i_1__0_n_0 ;
  wire \PWMLow[11]_i_1__0_n_0 ;
  wire \PWMLow[12]_i_1__0_n_0 ;
  wire \PWMLow[13]_i_1__0_n_0 ;
  wire \PWMLow[14]_i_1__0_n_0 ;
  wire \PWMLow[15]_i_1__0_n_0 ;
  wire \PWMLow[16]_i_1__0_n_0 ;
  wire \PWMLow[17]_i_1__0_n_0 ;
  wire \PWMLow[18]_i_1__0_n_0 ;
  wire \PWMLow[19]_i_1__0_n_0 ;
  wire \PWMLow[1]_i_1__0_n_0 ;
  wire \PWMLow[20]_i_1__0_n_0 ;
  wire \PWMLow[21]_i_1__0_n_0 ;
  wire \PWMLow[22]_i_1__0_n_0 ;
  wire \PWMLow[23]_i_1__0_n_0 ;
  wire \PWMLow[24]_i_1__0_n_0 ;
  wire \PWMLow[25]_i_1__0_n_0 ;
  wire \PWMLow[26]_i_1__0_n_0 ;
  wire \PWMLow[27]_i_1__0_n_0 ;
  wire \PWMLow[28]_i_1__0_n_0 ;
  wire \PWMLow[29]_i_1__0_n_0 ;
  wire \PWMLow[2]_i_1__0_n_0 ;
  wire \PWMLow[30]_i_1__0_n_0 ;
  wire \PWMLow[31]_i_1__0_n_0 ;
  wire \PWMLow[31]_i_2__0_n_0 ;
  wire \PWMLow[3]_i_1__0_n_0 ;
  wire \PWMLow[4]_i_1__0_n_0 ;
  wire \PWMLow[5]_i_1__0_n_0 ;
  wire \PWMLow[6]_i_1__0_n_0 ;
  wire \PWMLow[7]_i_1__0_n_0 ;
  wire \PWMLow[8]_i_1__0_n_0 ;
  wire \PWMLow[9]_i_1__0_n_0 ;
  wire \PWMLow_reg_n_0_[0] ;
  wire \PWMLow_reg_n_0_[10] ;
  wire \PWMLow_reg_n_0_[11] ;
  wire \PWMLow_reg_n_0_[12] ;
  wire \PWMLow_reg_n_0_[13] ;
  wire \PWMLow_reg_n_0_[14] ;
  wire \PWMLow_reg_n_0_[15] ;
  wire \PWMLow_reg_n_0_[16] ;
  wire \PWMLow_reg_n_0_[17] ;
  wire \PWMLow_reg_n_0_[18] ;
  wire \PWMLow_reg_n_0_[19] ;
  wire \PWMLow_reg_n_0_[1] ;
  wire \PWMLow_reg_n_0_[20] ;
  wire \PWMLow_reg_n_0_[21] ;
  wire \PWMLow_reg_n_0_[22] ;
  wire \PWMLow_reg_n_0_[23] ;
  wire \PWMLow_reg_n_0_[24] ;
  wire \PWMLow_reg_n_0_[25] ;
  wire \PWMLow_reg_n_0_[26] ;
  wire \PWMLow_reg_n_0_[27] ;
  wire \PWMLow_reg_n_0_[28] ;
  wire \PWMLow_reg_n_0_[29] ;
  wire \PWMLow_reg_n_0_[2] ;
  wire \PWMLow_reg_n_0_[30] ;
  wire \PWMLow_reg_n_0_[31] ;
  wire \PWMLow_reg_n_0_[3] ;
  wire \PWMLow_reg_n_0_[4] ;
  wire \PWMLow_reg_n_0_[5] ;
  wire \PWMLow_reg_n_0_[6] ;
  wire \PWMLow_reg_n_0_[7] ;
  wire \PWMLow_reg_n_0_[8] ;
  wire \PWMLow_reg_n_0_[9] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [2:0]in0;
  wire nextPWMCount;
  wire nextPWMHigh0_carry__0_i_1__0_n_0;
  wire nextPWMHigh0_carry__0_i_2__0_n_0;
  wire nextPWMHigh0_carry__0_i_3__0_n_0;
  wire nextPWMHigh0_carry__0_i_4__0_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__0_n_4;
  wire nextPWMHigh0_carry__0_n_5;
  wire nextPWMHigh0_carry__0_n_6;
  wire nextPWMHigh0_carry__0_n_7;
  wire nextPWMHigh0_carry__1_i_1__0_n_0;
  wire nextPWMHigh0_carry__1_i_2__0_n_0;
  wire nextPWMHigh0_carry__1_i_3__0_n_0;
  wire nextPWMHigh0_carry__1_i_4__0_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__1_n_4;
  wire nextPWMHigh0_carry__1_n_5;
  wire nextPWMHigh0_carry__1_n_6;
  wire nextPWMHigh0_carry__1_n_7;
  wire nextPWMHigh0_carry__2_i_1__0_n_0;
  wire nextPWMHigh0_carry__2_i_2__0_n_0;
  wire nextPWMHigh0_carry__2_i_3__0_n_0;
  wire nextPWMHigh0_carry__2_i_4__0_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__2_n_4;
  wire nextPWMHigh0_carry__2_n_5;
  wire nextPWMHigh0_carry__2_n_6;
  wire nextPWMHigh0_carry__2_n_7;
  wire nextPWMHigh0_carry__3_i_1__0_n_0;
  wire nextPWMHigh0_carry__3_i_2__0_n_0;
  wire nextPWMHigh0_carry__3_i_3__0_n_0;
  wire nextPWMHigh0_carry__3_i_4__0_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__3_n_4;
  wire nextPWMHigh0_carry__3_n_5;
  wire nextPWMHigh0_carry__3_n_6;
  wire nextPWMHigh0_carry__3_n_7;
  wire nextPWMHigh0_carry__4_i_1__0_n_0;
  wire nextPWMHigh0_carry__4_i_2__0_n_0;
  wire nextPWMHigh0_carry__4_i_3__0_n_0;
  wire nextPWMHigh0_carry__4_i_4__0_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__4_n_4;
  wire nextPWMHigh0_carry__4_n_5;
  wire nextPWMHigh0_carry__4_n_6;
  wire nextPWMHigh0_carry__4_n_7;
  wire nextPWMHigh0_carry__5_i_1__0_n_0;
  wire nextPWMHigh0_carry__5_i_2__0_n_0;
  wire nextPWMHigh0_carry__5_i_3__0_n_0;
  wire nextPWMHigh0_carry__5_i_4__0_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__5_n_4;
  wire nextPWMHigh0_carry__5_n_5;
  wire nextPWMHigh0_carry__5_n_6;
  wire nextPWMHigh0_carry__5_n_7;
  wire nextPWMHigh0_carry__6_i_1__0_n_0;
  wire nextPWMHigh0_carry__6_i_2__0_n_0;
  wire nextPWMHigh0_carry__6_i_3__0_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry__6_n_5;
  wire nextPWMHigh0_carry__6_n_6;
  wire nextPWMHigh0_carry__6_n_7;
  wire nextPWMHigh0_carry_i_1__0_n_0;
  wire nextPWMHigh0_carry_i_2__0_n_0;
  wire nextPWMHigh0_carry_i_3__0_n_0;
  wire nextPWMHigh0_carry_i_4__0_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire nextPWMHigh0_carry_n_4;
  wire nextPWMHigh0_carry_n_5;
  wire nextPWMHigh0_carry_n_6;
  wire nextPWMHigh0_carry_n_7;
  wire nextPWMLow0_carry__0_i_1__0_n_0;
  wire nextPWMLow0_carry__0_i_2__0_n_0;
  wire nextPWMLow0_carry__0_i_3__0_n_0;
  wire nextPWMLow0_carry__0_i_4__0_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__0_n_4;
  wire nextPWMLow0_carry__0_n_5;
  wire nextPWMLow0_carry__0_n_6;
  wire nextPWMLow0_carry__0_n_7;
  wire nextPWMLow0_carry__1_i_1__0_n_0;
  wire nextPWMLow0_carry__1_i_2__0_n_0;
  wire nextPWMLow0_carry__1_i_3__0_n_0;
  wire nextPWMLow0_carry__1_i_4__0_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__1_n_4;
  wire nextPWMLow0_carry__1_n_5;
  wire nextPWMLow0_carry__1_n_6;
  wire nextPWMLow0_carry__1_n_7;
  wire nextPWMLow0_carry__2_i_1__0_n_0;
  wire nextPWMLow0_carry__2_i_2__0_n_0;
  wire nextPWMLow0_carry__2_i_3__0_n_0;
  wire nextPWMLow0_carry__2_i_4__0_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__2_n_4;
  wire nextPWMLow0_carry__2_n_5;
  wire nextPWMLow0_carry__2_n_6;
  wire nextPWMLow0_carry__2_n_7;
  wire nextPWMLow0_carry__3_i_1__0_n_0;
  wire nextPWMLow0_carry__3_i_2__0_n_0;
  wire nextPWMLow0_carry__3_i_3__0_n_0;
  wire nextPWMLow0_carry__3_i_4__0_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__3_n_4;
  wire nextPWMLow0_carry__3_n_5;
  wire nextPWMLow0_carry__3_n_6;
  wire nextPWMLow0_carry__3_n_7;
  wire nextPWMLow0_carry__4_i_1__0_n_0;
  wire nextPWMLow0_carry__4_i_2__0_n_0;
  wire nextPWMLow0_carry__4_i_3__0_n_0;
  wire nextPWMLow0_carry__4_i_4__0_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__4_n_4;
  wire nextPWMLow0_carry__4_n_5;
  wire nextPWMLow0_carry__4_n_6;
  wire nextPWMLow0_carry__4_n_7;
  wire nextPWMLow0_carry__5_i_1__0_n_0;
  wire nextPWMLow0_carry__5_i_2__0_n_0;
  wire nextPWMLow0_carry__5_i_3__0_n_0;
  wire nextPWMLow0_carry__5_i_4__0_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__5_n_4;
  wire nextPWMLow0_carry__5_n_5;
  wire nextPWMLow0_carry__5_n_6;
  wire nextPWMLow0_carry__5_n_7;
  wire nextPWMLow0_carry__6_i_1__0_n_0;
  wire nextPWMLow0_carry__6_i_2__0_n_0;
  wire nextPWMLow0_carry__6_i_3__0_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry__6_n_5;
  wire nextPWMLow0_carry__6_n_6;
  wire nextPWMLow0_carry__6_n_7;
  wire nextPWMLow0_carry_i_1__0_n_0;
  wire nextPWMLow0_carry_i_2__0_n_0;
  wire nextPWMLow0_carry_i_3__0_n_0;
  wire nextPWMLow0_carry_i_4__0_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire nextPWMLow0_carry_n_4;
  wire nextPWMLow0_carry_n_5;
  wire nextPWMLow0_carry_n_6;
  wire nextPWMLow0_carry_n_7;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[1] ;
  wire [3:0]\slv_reg2_reg[11] ;
  wire [3:0]\slv_reg2_reg[15] ;
  wire [3:0]\slv_reg2_reg[19] ;
  wire [3:0]\slv_reg2_reg[23] ;
  wire [3:0]\slv_reg2_reg[27] ;
  wire [3:0]\slv_reg2_reg[3] ;
  wire [3:0]\slv_reg2_reg[7] ;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[1]_i_10__0_n_0 ;
  wire \state[1]_i_11__0_n_0 ;
  wire \state[1]_i_12__0_n_0 ;
  wire \state[1]_i_13__0_n_0 ;
  wire \state[1]_i_14__0_n_0 ;
  wire \state[1]_i_15__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[1]_i_3__0_n_0 ;
  wire \state[1]_i_4__0_n_0 ;
  wire \state[1]_i_5__0_n_0 ;
  wire \state[1]_i_6__0_n_0 ;
  wire \state[1]_i_7__0_n_0 ;
  wire \state[1]_i_8__0_n_0 ;
  wire \state[1]_i_9__0_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[1] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[1] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1__0 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[1] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4__0_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4__0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1__0 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [0]),
        .O(\PWMHigh[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1__0 
       (.I0(nextPWMHigh0_carry__1_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [2]),
        .O(\PWMHigh[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1__0 
       (.I0(nextPWMHigh0_carry__1_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [3]),
        .O(\PWMHigh[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1__0 
       (.I0(nextPWMHigh0_carry__1_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [0]),
        .O(\PWMHigh[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1__0 
       (.I0(nextPWMHigh0_carry__2_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [1]),
        .O(\PWMHigh[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1__0 
       (.I0(nextPWMHigh0_carry__2_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [2]),
        .O(\PWMHigh[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1__0 
       (.I0(nextPWMHigh0_carry__2_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [3]),
        .O(\PWMHigh[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1__0 
       (.I0(nextPWMHigh0_carry__2_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [0]),
        .O(\PWMHigh[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1__0 
       (.I0(nextPWMHigh0_carry__3_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [1]),
        .O(\PWMHigh[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1__0 
       (.I0(nextPWMHigh0_carry__3_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [2]),
        .O(\PWMHigh[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1__0 
       (.I0(nextPWMHigh0_carry__3_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [3]),
        .O(\PWMHigh[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1__0 
       (.I0(nextPWMHigh0_carry_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [1]),
        .O(\PWMHigh[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1__0 
       (.I0(nextPWMHigh0_carry__3_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [0]),
        .O(\PWMHigh[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1__0 
       (.I0(nextPWMHigh0_carry__4_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [1]),
        .O(\PWMHigh[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1__0 
       (.I0(nextPWMHigh0_carry__4_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [2]),
        .O(\PWMHigh[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1__0 
       (.I0(nextPWMHigh0_carry__4_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [3]),
        .O(\PWMHigh[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1__0 
       (.I0(nextPWMHigh0_carry__4_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [0]),
        .O(\PWMHigh[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1__0 
       (.I0(nextPWMHigh0_carry__5_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [1]),
        .O(\PWMHigh[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1__0 
       (.I0(nextPWMHigh0_carry__5_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [2]),
        .O(\PWMHigh[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1__0 
       (.I0(nextPWMHigh0_carry__5_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [3]),
        .O(\PWMHigh[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1__0 
       (.I0(nextPWMHigh0_carry__5_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[0]),
        .O(\PWMHigh[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1__0 
       (.I0(nextPWMHigh0_carry__6_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[1]),
        .O(\PWMHigh[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1__0 
       (.I0(nextPWMHigh0_carry_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [2]),
        .O(\PWMHigh[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1__0 
       (.I0(nextPWMHigh0_carry__6_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[2]),
        .O(\PWMHigh[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2__0 
       (.I0(nextPWMHigh0_carry__6_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[3]),
        .O(\PWMHigh[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1__0 
       (.I0(nextPWMHigh0_carry_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [3]),
        .O(\PWMHigh[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1__0 
       (.I0(nextPWMHigh0_carry_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [0]),
        .O(\PWMHigh[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1__0 
       (.I0(nextPWMHigh0_carry__0_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [1]),
        .O(\PWMHigh[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1__0 
       (.I0(nextPWMHigh0_carry__0_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [2]),
        .O(\PWMHigh[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1__0 
       (.I0(nextPWMHigh0_carry__0_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [3]),
        .O(\PWMHigh[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1__0 
       (.I0(nextPWMHigh0_carry__0_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [0]),
        .O(\PWMHigh[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1__0 
       (.I0(nextPWMHigh0_carry__1_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [1]),
        .O(\PWMHigh[9]_i_1__0_n_0 ));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[0]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[10]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[11]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[12]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[13]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[14]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[15]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[16]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[17]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[18]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[19]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[1]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[20]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[21]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[22]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[23]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[24]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[25]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[26]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[27]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[28]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[29]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[2]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[30]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[31]_i_2__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[3]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[4]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[5]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[6]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[7]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[8]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__0_n_0 ),
        .D(\PWMHigh[9]_i_1__0_n_0 ),
        .Q(\PWMHigh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1__0 
       (.I0(\PWMLow_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(\PWMLow[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1__0 
       (.I0(nextPWMLow0_carry__1_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(\PWMLow[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1__0 
       (.I0(nextPWMLow0_carry__1_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(\PWMLow[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1__0 
       (.I0(nextPWMLow0_carry__1_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(\PWMLow[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1__0 
       (.I0(nextPWMLow0_carry__2_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(\PWMLow[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1__0 
       (.I0(nextPWMLow0_carry__2_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(\PWMLow[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1__0 
       (.I0(nextPWMLow0_carry__2_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(\PWMLow[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1__0 
       (.I0(nextPWMLow0_carry__2_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(\PWMLow[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1__0 
       (.I0(nextPWMLow0_carry__3_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(\PWMLow[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1__0 
       (.I0(nextPWMLow0_carry__3_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(\PWMLow[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1__0 
       (.I0(nextPWMLow0_carry__3_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(\PWMLow[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1__0 
       (.I0(nextPWMLow0_carry_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(\PWMLow[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1__0 
       (.I0(nextPWMLow0_carry__3_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(\PWMLow[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1__0 
       (.I0(nextPWMLow0_carry__4_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(\PWMLow[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1__0 
       (.I0(nextPWMLow0_carry__4_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(\PWMLow[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1__0 
       (.I0(nextPWMLow0_carry__4_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(\PWMLow[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1__0 
       (.I0(nextPWMLow0_carry__4_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(\PWMLow[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1__0 
       (.I0(nextPWMLow0_carry__5_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(\PWMLow[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1__0 
       (.I0(nextPWMLow0_carry__5_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(\PWMLow[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1__0 
       (.I0(nextPWMLow0_carry__5_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(\PWMLow[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1__0 
       (.I0(nextPWMLow0_carry__5_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(\PWMLow[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1__0 
       (.I0(nextPWMLow0_carry__6_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(\PWMLow[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1__0 
       (.I0(nextPWMLow0_carry_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(\PWMLow[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1__0 
       (.I0(nextPWMLow0_carry__6_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(\PWMLow[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2__0 
       (.I0(nextPWMLow0_carry__6_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(\PWMLow[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1__0 
       (.I0(nextPWMLow0_carry_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(\PWMLow[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1__0 
       (.I0(nextPWMLow0_carry_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(\PWMLow[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1__0 
       (.I0(nextPWMLow0_carry__0_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(\PWMLow[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1__0 
       (.I0(nextPWMLow0_carry__0_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(\PWMLow[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1__0 
       (.I0(nextPWMLow0_carry__0_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(\PWMLow[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1__0 
       (.I0(nextPWMLow0_carry__0_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(\PWMLow[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1__0 
       (.I0(nextPWMLow0_carry__1_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(\PWMLow[9]_i_1__0_n_0 ));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[0]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[10]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[11]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[12]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[13]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[14]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[15]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[16]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[17]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[18]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[19]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[1]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[20]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[21]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[22]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[23]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[24]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[25]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[26]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[27]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[28]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[29]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[2]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[30]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[31]_i_2__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[3]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[4]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[5]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[6]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[7]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[8]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__0_n_0 ),
        .D(\PWMLow[9]_i_1__0_n_0 ),
        .Q(\PWMLow_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1__5
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2__5
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3__5
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4__5
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1__5
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2__5
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3__5
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4__5
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1__5
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2__5
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3__5
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4__5
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1__5
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2__5
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3__5
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4__5
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1__5
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2__5
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3__5
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4__5
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1__5
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2__5
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3__5
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4__5
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1__0
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2__5
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3__5
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4__5
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1__5
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2__5
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3__5
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4__0
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(\PWMHigh_reg_n_0_[0] ),
        .DI({\PWMHigh_reg_n_0_[4] ,\PWMHigh_reg_n_0_[3] ,\PWMHigh_reg_n_0_[2] ,\PWMHigh_reg_n_0_[1] }),
        .O({nextPWMHigh0_carry_n_4,nextPWMHigh0_carry_n_5,nextPWMHigh0_carry_n_6,nextPWMHigh0_carry_n_7}),
        .S({nextPWMHigh0_carry_i_1__0_n_0,nextPWMHigh0_carry_i_2__0_n_0,nextPWMHigh0_carry_i_3__0_n_0,nextPWMHigh0_carry_i_4__0_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[8] ,\PWMHigh_reg_n_0_[7] ,\PWMHigh_reg_n_0_[6] ,\PWMHigh_reg_n_0_[5] }),
        .O({nextPWMHigh0_carry__0_n_4,nextPWMHigh0_carry__0_n_5,nextPWMHigh0_carry__0_n_6,nextPWMHigh0_carry__0_n_7}),
        .S({nextPWMHigh0_carry__0_i_1__0_n_0,nextPWMHigh0_carry__0_i_2__0_n_0,nextPWMHigh0_carry__0_i_3__0_n_0,nextPWMHigh0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1__0
       (.I0(\PWMHigh_reg_n_0_[8] ),
        .O(nextPWMHigh0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2__0
       (.I0(\PWMHigh_reg_n_0_[7] ),
        .O(nextPWMHigh0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3__0
       (.I0(\PWMHigh_reg_n_0_[6] ),
        .O(nextPWMHigh0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4__0
       (.I0(\PWMHigh_reg_n_0_[5] ),
        .O(nextPWMHigh0_carry__0_i_4__0_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[12] ,\PWMHigh_reg_n_0_[11] ,\PWMHigh_reg_n_0_[10] ,\PWMHigh_reg_n_0_[9] }),
        .O({nextPWMHigh0_carry__1_n_4,nextPWMHigh0_carry__1_n_5,nextPWMHigh0_carry__1_n_6,nextPWMHigh0_carry__1_n_7}),
        .S({nextPWMHigh0_carry__1_i_1__0_n_0,nextPWMHigh0_carry__1_i_2__0_n_0,nextPWMHigh0_carry__1_i_3__0_n_0,nextPWMHigh0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1__0
       (.I0(\PWMHigh_reg_n_0_[12] ),
        .O(nextPWMHigh0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2__0
       (.I0(\PWMHigh_reg_n_0_[11] ),
        .O(nextPWMHigh0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3__0
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .O(nextPWMHigh0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4__0
       (.I0(\PWMHigh_reg_n_0_[9] ),
        .O(nextPWMHigh0_carry__1_i_4__0_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[16] ,\PWMHigh_reg_n_0_[15] ,\PWMHigh_reg_n_0_[14] ,\PWMHigh_reg_n_0_[13] }),
        .O({nextPWMHigh0_carry__2_n_4,nextPWMHigh0_carry__2_n_5,nextPWMHigh0_carry__2_n_6,nextPWMHigh0_carry__2_n_7}),
        .S({nextPWMHigh0_carry__2_i_1__0_n_0,nextPWMHigh0_carry__2_i_2__0_n_0,nextPWMHigh0_carry__2_i_3__0_n_0,nextPWMHigh0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1__0
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .O(nextPWMHigh0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2__0
       (.I0(\PWMHigh_reg_n_0_[15] ),
        .O(nextPWMHigh0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3__0
       (.I0(\PWMHigh_reg_n_0_[14] ),
        .O(nextPWMHigh0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4__0
       (.I0(\PWMHigh_reg_n_0_[13] ),
        .O(nextPWMHigh0_carry__2_i_4__0_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[20] ,\PWMHigh_reg_n_0_[19] ,\PWMHigh_reg_n_0_[18] ,\PWMHigh_reg_n_0_[17] }),
        .O({nextPWMHigh0_carry__3_n_4,nextPWMHigh0_carry__3_n_5,nextPWMHigh0_carry__3_n_6,nextPWMHigh0_carry__3_n_7}),
        .S({nextPWMHigh0_carry__3_i_1__0_n_0,nextPWMHigh0_carry__3_i_2__0_n_0,nextPWMHigh0_carry__3_i_3__0_n_0,nextPWMHigh0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1__0
       (.I0(\PWMHigh_reg_n_0_[20] ),
        .O(nextPWMHigh0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2__0
       (.I0(\PWMHigh_reg_n_0_[19] ),
        .O(nextPWMHigh0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3__0
       (.I0(\PWMHigh_reg_n_0_[18] ),
        .O(nextPWMHigh0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4__0
       (.I0(\PWMHigh_reg_n_0_[17] ),
        .O(nextPWMHigh0_carry__3_i_4__0_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[24] ,\PWMHigh_reg_n_0_[23] ,\PWMHigh_reg_n_0_[22] ,\PWMHigh_reg_n_0_[21] }),
        .O({nextPWMHigh0_carry__4_n_4,nextPWMHigh0_carry__4_n_5,nextPWMHigh0_carry__4_n_6,nextPWMHigh0_carry__4_n_7}),
        .S({nextPWMHigh0_carry__4_i_1__0_n_0,nextPWMHigh0_carry__4_i_2__0_n_0,nextPWMHigh0_carry__4_i_3__0_n_0,nextPWMHigh0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1__0
       (.I0(\PWMHigh_reg_n_0_[24] ),
        .O(nextPWMHigh0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2__0
       (.I0(\PWMHigh_reg_n_0_[23] ),
        .O(nextPWMHigh0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3__0
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .O(nextPWMHigh0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4__0
       (.I0(\PWMHigh_reg_n_0_[21] ),
        .O(nextPWMHigh0_carry__4_i_4__0_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[28] ,\PWMHigh_reg_n_0_[27] ,\PWMHigh_reg_n_0_[26] ,\PWMHigh_reg_n_0_[25] }),
        .O({nextPWMHigh0_carry__5_n_4,nextPWMHigh0_carry__5_n_5,nextPWMHigh0_carry__5_n_6,nextPWMHigh0_carry__5_n_7}),
        .S({nextPWMHigh0_carry__5_i_1__0_n_0,nextPWMHigh0_carry__5_i_2__0_n_0,nextPWMHigh0_carry__5_i_3__0_n_0,nextPWMHigh0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1__0
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .O(nextPWMHigh0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2__0
       (.I0(\PWMHigh_reg_n_0_[27] ),
        .O(nextPWMHigh0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3__0
       (.I0(\PWMHigh_reg_n_0_[26] ),
        .O(nextPWMHigh0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4__0
       (.I0(\PWMHigh_reg_n_0_[25] ),
        .O(nextPWMHigh0_carry__5_i_4__0_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMHigh_reg_n_0_[30] ,\PWMHigh_reg_n_0_[29] }),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0_carry__6_n_5,nextPWMHigh0_carry__6_n_6,nextPWMHigh0_carry__6_n_7}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1__0_n_0,nextPWMHigh0_carry__6_i_2__0_n_0,nextPWMHigh0_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1__0
       (.I0(\PWMHigh_reg_n_0_[31] ),
        .O(nextPWMHigh0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2__0
       (.I0(\PWMHigh_reg_n_0_[30] ),
        .O(nextPWMHigh0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3__0
       (.I0(\PWMHigh_reg_n_0_[29] ),
        .O(nextPWMHigh0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1__0
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .O(nextPWMHigh0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2__0
       (.I0(\PWMHigh_reg_n_0_[3] ),
        .O(nextPWMHigh0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3__0
       (.I0(\PWMHigh_reg_n_0_[2] ),
        .O(nextPWMHigh0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4__0
       (.I0(\PWMHigh_reg_n_0_[1] ),
        .O(nextPWMHigh0_carry_i_4__0_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(\PWMLow_reg_n_0_[0] ),
        .DI({\PWMLow_reg_n_0_[4] ,\PWMLow_reg_n_0_[3] ,\PWMLow_reg_n_0_[2] ,\PWMLow_reg_n_0_[1] }),
        .O({nextPWMLow0_carry_n_4,nextPWMLow0_carry_n_5,nextPWMLow0_carry_n_6,nextPWMLow0_carry_n_7}),
        .S({nextPWMLow0_carry_i_1__0_n_0,nextPWMLow0_carry_i_2__0_n_0,nextPWMLow0_carry_i_3__0_n_0,nextPWMLow0_carry_i_4__0_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[8] ,\PWMLow_reg_n_0_[7] ,\PWMLow_reg_n_0_[6] ,\PWMLow_reg_n_0_[5] }),
        .O({nextPWMLow0_carry__0_n_4,nextPWMLow0_carry__0_n_5,nextPWMLow0_carry__0_n_6,nextPWMLow0_carry__0_n_7}),
        .S({nextPWMLow0_carry__0_i_1__0_n_0,nextPWMLow0_carry__0_i_2__0_n_0,nextPWMLow0_carry__0_i_3__0_n_0,nextPWMLow0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1__0
       (.I0(\PWMLow_reg_n_0_[8] ),
        .O(nextPWMLow0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2__0
       (.I0(\PWMLow_reg_n_0_[7] ),
        .O(nextPWMLow0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3__0
       (.I0(\PWMLow_reg_n_0_[6] ),
        .O(nextPWMLow0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4__0
       (.I0(\PWMLow_reg_n_0_[5] ),
        .O(nextPWMLow0_carry__0_i_4__0_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[12] ,\PWMLow_reg_n_0_[11] ,\PWMLow_reg_n_0_[10] ,\PWMLow_reg_n_0_[9] }),
        .O({nextPWMLow0_carry__1_n_4,nextPWMLow0_carry__1_n_5,nextPWMLow0_carry__1_n_6,nextPWMLow0_carry__1_n_7}),
        .S({nextPWMLow0_carry__1_i_1__0_n_0,nextPWMLow0_carry__1_i_2__0_n_0,nextPWMLow0_carry__1_i_3__0_n_0,nextPWMLow0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1__0
       (.I0(\PWMLow_reg_n_0_[12] ),
        .O(nextPWMLow0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2__0
       (.I0(\PWMLow_reg_n_0_[11] ),
        .O(nextPWMLow0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3__0
       (.I0(\PWMLow_reg_n_0_[10] ),
        .O(nextPWMLow0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4__0
       (.I0(\PWMLow_reg_n_0_[9] ),
        .O(nextPWMLow0_carry__1_i_4__0_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[16] ,\PWMLow_reg_n_0_[15] ,\PWMLow_reg_n_0_[14] ,\PWMLow_reg_n_0_[13] }),
        .O({nextPWMLow0_carry__2_n_4,nextPWMLow0_carry__2_n_5,nextPWMLow0_carry__2_n_6,nextPWMLow0_carry__2_n_7}),
        .S({nextPWMLow0_carry__2_i_1__0_n_0,nextPWMLow0_carry__2_i_2__0_n_0,nextPWMLow0_carry__2_i_3__0_n_0,nextPWMLow0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1__0
       (.I0(\PWMLow_reg_n_0_[16] ),
        .O(nextPWMLow0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2__0
       (.I0(\PWMLow_reg_n_0_[15] ),
        .O(nextPWMLow0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3__0
       (.I0(\PWMLow_reg_n_0_[14] ),
        .O(nextPWMLow0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4__0
       (.I0(\PWMLow_reg_n_0_[13] ),
        .O(nextPWMLow0_carry__2_i_4__0_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[20] ,\PWMLow_reg_n_0_[19] ,\PWMLow_reg_n_0_[18] ,\PWMLow_reg_n_0_[17] }),
        .O({nextPWMLow0_carry__3_n_4,nextPWMLow0_carry__3_n_5,nextPWMLow0_carry__3_n_6,nextPWMLow0_carry__3_n_7}),
        .S({nextPWMLow0_carry__3_i_1__0_n_0,nextPWMLow0_carry__3_i_2__0_n_0,nextPWMLow0_carry__3_i_3__0_n_0,nextPWMLow0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1__0
       (.I0(\PWMLow_reg_n_0_[20] ),
        .O(nextPWMLow0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2__0
       (.I0(\PWMLow_reg_n_0_[19] ),
        .O(nextPWMLow0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3__0
       (.I0(\PWMLow_reg_n_0_[18] ),
        .O(nextPWMLow0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4__0
       (.I0(\PWMLow_reg_n_0_[17] ),
        .O(nextPWMLow0_carry__3_i_4__0_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[24] ,\PWMLow_reg_n_0_[23] ,\PWMLow_reg_n_0_[22] ,\PWMLow_reg_n_0_[21] }),
        .O({nextPWMLow0_carry__4_n_4,nextPWMLow0_carry__4_n_5,nextPWMLow0_carry__4_n_6,nextPWMLow0_carry__4_n_7}),
        .S({nextPWMLow0_carry__4_i_1__0_n_0,nextPWMLow0_carry__4_i_2__0_n_0,nextPWMLow0_carry__4_i_3__0_n_0,nextPWMLow0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1__0
       (.I0(\PWMLow_reg_n_0_[24] ),
        .O(nextPWMLow0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2__0
       (.I0(\PWMLow_reg_n_0_[23] ),
        .O(nextPWMLow0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3__0
       (.I0(\PWMLow_reg_n_0_[22] ),
        .O(nextPWMLow0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4__0
       (.I0(\PWMLow_reg_n_0_[21] ),
        .O(nextPWMLow0_carry__4_i_4__0_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[28] ,\PWMLow_reg_n_0_[27] ,\PWMLow_reg_n_0_[26] ,\PWMLow_reg_n_0_[25] }),
        .O({nextPWMLow0_carry__5_n_4,nextPWMLow0_carry__5_n_5,nextPWMLow0_carry__5_n_6,nextPWMLow0_carry__5_n_7}),
        .S({nextPWMLow0_carry__5_i_1__0_n_0,nextPWMLow0_carry__5_i_2__0_n_0,nextPWMLow0_carry__5_i_3__0_n_0,nextPWMLow0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1__0
       (.I0(\PWMLow_reg_n_0_[28] ),
        .O(nextPWMLow0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2__0
       (.I0(\PWMLow_reg_n_0_[27] ),
        .O(nextPWMLow0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3__0
       (.I0(\PWMLow_reg_n_0_[26] ),
        .O(nextPWMLow0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4__0
       (.I0(\PWMLow_reg_n_0_[25] ),
        .O(nextPWMLow0_carry__5_i_4__0_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMLow_reg_n_0_[30] ,\PWMLow_reg_n_0_[29] }),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0_carry__6_n_5,nextPWMLow0_carry__6_n_6,nextPWMLow0_carry__6_n_7}),
        .S({1'b0,nextPWMLow0_carry__6_i_1__0_n_0,nextPWMLow0_carry__6_i_2__0_n_0,nextPWMLow0_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1__0
       (.I0(\PWMLow_reg_n_0_[31] ),
        .O(nextPWMLow0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2__0
       (.I0(\PWMLow_reg_n_0_[30] ),
        .O(nextPWMLow0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3__0
       (.I0(\PWMLow_reg_n_0_[29] ),
        .O(nextPWMLow0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1__0
       (.I0(\PWMLow_reg_n_0_[4] ),
        .O(nextPWMLow0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2__0
       (.I0(\PWMLow_reg_n_0_[3] ),
        .O(nextPWMLow0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3__0
       (.I0(\PWMLow_reg_n_0_[2] ),
        .O(nextPWMLow0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4__0
       (.I0(\PWMLow_reg_n_0_[1] ),
        .O(nextPWMLow0_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[1]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1__0 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2__0_n_0 ),
        .I5(\state[1]_i_3__0_n_0 ),
        .O(\state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2__0 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__0 
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .I1(\PWMHigh_reg_n_0_[23] ),
        .I2(\PWMHigh_reg_n_0_[20] ),
        .I3(\PWMHigh_reg_n_0_[21] ),
        .I4(\PWMHigh_reg_n_0_[25] ),
        .I5(\PWMHigh_reg_n_0_[24] ),
        .O(\state[1]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11__0 
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .I1(\PWMHigh_reg_n_0_[29] ),
        .I2(\PWMHigh_reg_n_0_[26] ),
        .I3(\PWMHigh_reg_n_0_[27] ),
        .I4(\PWMHigh_reg_n_0_[31] ),
        .I5(\PWMHigh_reg_n_0_[30] ),
        .O(\state[1]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12__0 
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .I1(\PWMHigh_reg_n_0_[17] ),
        .I2(\PWMHigh_reg_n_0_[14] ),
        .I3(\PWMHigh_reg_n_0_[15] ),
        .I4(\PWMHigh_reg_n_0_[19] ),
        .I5(\PWMHigh_reg_n_0_[18] ),
        .O(\state[1]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13__0 
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .I1(\PWMHigh_reg_n_0_[11] ),
        .I2(\PWMHigh_reg_n_0_[8] ),
        .I3(\PWMHigh_reg_n_0_[9] ),
        .I4(\PWMHigh_reg_n_0_[13] ),
        .I5(\PWMHigh_reg_n_0_[12] ),
        .O(\state[1]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14__0 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\PWMHigh_reg_n_0_[1] ),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15__0 
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .I1(\PWMHigh_reg_n_0_[5] ),
        .I2(\PWMHigh_reg_n_0_[2] ),
        .I3(\PWMHigh_reg_n_0_[3] ),
        .I4(\PWMHigh_reg_n_0_[7] ),
        .I5(\PWMHigh_reg_n_0_[6] ),
        .O(\state[1]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1__0 
       (.I0(\state[1]_i_2__0_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3__0_n_0 ),
        .O(\state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2__0 
       (.I0(\state[1]_i_4__0_n_0 ),
        .I1(\state[1]_i_5__0_n_0 ),
        .I2(\state[1]_i_6__0_n_0 ),
        .I3(\state[1]_i_7__0_n_0 ),
        .I4(\state[1]_i_8__0_n_0 ),
        .I5(\state[1]_i_9__0_n_0 ),
        .O(\state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3__0 
       (.I0(\state[1]_i_10__0_n_0 ),
        .I1(\state[1]_i_11__0_n_0 ),
        .I2(\state[1]_i_12__0_n_0 ),
        .I3(\state[1]_i_13__0_n_0 ),
        .I4(\state[1]_i_14__0_n_0 ),
        .I5(\state[1]_i_15__0_n_0 ),
        .O(\state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4__0 
       (.I0(\PWMLow_reg_n_0_[22] ),
        .I1(\PWMLow_reg_n_0_[23] ),
        .I2(\PWMLow_reg_n_0_[20] ),
        .I3(\PWMLow_reg_n_0_[21] ),
        .I4(\PWMLow_reg_n_0_[25] ),
        .I5(\PWMLow_reg_n_0_[24] ),
        .O(\state[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5__0 
       (.I0(\PWMLow_reg_n_0_[28] ),
        .I1(\PWMLow_reg_n_0_[29] ),
        .I2(\PWMLow_reg_n_0_[26] ),
        .I3(\PWMLow_reg_n_0_[27] ),
        .I4(\PWMLow_reg_n_0_[31] ),
        .I5(\PWMLow_reg_n_0_[30] ),
        .O(\state[1]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6__0 
       (.I0(\PWMLow_reg_n_0_[16] ),
        .I1(\PWMLow_reg_n_0_[17] ),
        .I2(\PWMLow_reg_n_0_[14] ),
        .I3(\PWMLow_reg_n_0_[15] ),
        .I4(\PWMLow_reg_n_0_[19] ),
        .I5(\PWMLow_reg_n_0_[18] ),
        .O(\state[1]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7__0 
       (.I0(\PWMLow_reg_n_0_[10] ),
        .I1(\PWMLow_reg_n_0_[11] ),
        .I2(\PWMLow_reg_n_0_[8] ),
        .I3(\PWMLow_reg_n_0_[9] ),
        .I4(\PWMLow_reg_n_0_[13] ),
        .I5(\PWMLow_reg_n_0_[12] ),
        .O(\state[1]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8__0 
       (.I0(\PWMLow_reg_n_0_[1] ),
        .I1(\PWMLow_reg_n_0_[0] ),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9__0 
       (.I0(\PWMLow_reg_n_0_[4] ),
        .I1(\PWMLow_reg_n_0_[5] ),
        .I2(\PWMLow_reg_n_0_[2] ),
        .I3(\PWMLow_reg_n_0_[3] ),
        .I4(\PWMLow_reg_n_0_[7] ),
        .I5(\PWMLow_reg_n_0_[6] ),
        .O(\state[1]_i_9__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pwm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_13
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    highCount,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[0] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    SR,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [31:0]highCount;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[0] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]SR;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire [31:0]PWMHigh;
  wire \PWMHigh[31]_i_1_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire [31:0]PWMLow;
  wire \PWMLow[31]_i_1_n_0 ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [31:0]highCount;
  wire [2:0]in0;
  wire nextPWMCount;
  wire [31:0]nextPWMHigh;
  wire [31:1]nextPWMHigh0;
  wire nextPWMHigh0_carry__0_i_1_n_0;
  wire nextPWMHigh0_carry__0_i_2_n_0;
  wire nextPWMHigh0_carry__0_i_3_n_0;
  wire nextPWMHigh0_carry__0_i_4_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__1_i_1_n_0;
  wire nextPWMHigh0_carry__1_i_2_n_0;
  wire nextPWMHigh0_carry__1_i_3_n_0;
  wire nextPWMHigh0_carry__1_i_4_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__2_i_1_n_0;
  wire nextPWMHigh0_carry__2_i_2_n_0;
  wire nextPWMHigh0_carry__2_i_3_n_0;
  wire nextPWMHigh0_carry__2_i_4_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__3_i_1_n_0;
  wire nextPWMHigh0_carry__3_i_2_n_0;
  wire nextPWMHigh0_carry__3_i_3_n_0;
  wire nextPWMHigh0_carry__3_i_4_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__4_i_1_n_0;
  wire nextPWMHigh0_carry__4_i_2_n_0;
  wire nextPWMHigh0_carry__4_i_3_n_0;
  wire nextPWMHigh0_carry__4_i_4_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__5_i_1_n_0;
  wire nextPWMHigh0_carry__5_i_2_n_0;
  wire nextPWMHigh0_carry__5_i_3_n_0;
  wire nextPWMHigh0_carry__5_i_4_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__6_i_1_n_0;
  wire nextPWMHigh0_carry__6_i_2_n_0;
  wire nextPWMHigh0_carry__6_i_3_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry_i_1_n_0;
  wire nextPWMHigh0_carry_i_2_n_0;
  wire nextPWMHigh0_carry_i_3_n_0;
  wire nextPWMHigh0_carry_i_4_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire [31:0]nextPWMLow;
  wire [31:1]nextPWMLow0;
  wire nextPWMLow0_carry__0_i_1_n_0;
  wire nextPWMLow0_carry__0_i_2_n_0;
  wire nextPWMLow0_carry__0_i_3_n_0;
  wire nextPWMLow0_carry__0_i_4_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__1_i_1_n_0;
  wire nextPWMLow0_carry__1_i_2_n_0;
  wire nextPWMLow0_carry__1_i_3_n_0;
  wire nextPWMLow0_carry__1_i_4_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__2_i_1_n_0;
  wire nextPWMLow0_carry__2_i_2_n_0;
  wire nextPWMLow0_carry__2_i_3_n_0;
  wire nextPWMLow0_carry__2_i_4_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__3_i_1_n_0;
  wire nextPWMLow0_carry__3_i_2_n_0;
  wire nextPWMLow0_carry__3_i_3_n_0;
  wire nextPWMLow0_carry__3_i_4_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__4_i_1_n_0;
  wire nextPWMLow0_carry__4_i_2_n_0;
  wire nextPWMLow0_carry__4_i_3_n_0;
  wire nextPWMLow0_carry__4_i_4_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__5_i_1_n_0;
  wire nextPWMLow0_carry__5_i_2_n_0;
  wire nextPWMLow0_carry__5_i_3_n_0;
  wire nextPWMLow0_carry__5_i_4_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__6_i_1_n_0;
  wire nextPWMLow0_carry__6_i_2_n_0;
  wire nextPWMLow0_carry__6_i_3_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry_i_1_n_0;
  wire nextPWMLow0_carry_i_2_n_0;
  wire nextPWMLow0_carry_i_3_n_0;
  wire nextPWMLow0_carry_i_4_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[0] ;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_10_n_0 ;
  wire \state[1]_i_11_n_0 ;
  wire \state[1]_i_12_n_0 ;
  wire \state[1]_i_13_n_0 ;
  wire \state[1]_i_14_n_0 ;
  wire \state[1]_i_15_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[1]_i_3_n_0 ;
  wire \state[1]_i_4_n_0 ;
  wire \state[1]_i_5_n_0 ;
  wire \state[1]_i_6_n_0 ;
  wire \state[1]_i_7_n_0 ;
  wire \state[1]_i_8_n_0 ;
  wire \state[1]_i_9_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[0] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[0] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[0] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1 
       (.I0(PWMHigh[0]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[0]),
        .O(nextPWMHigh[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1 
       (.I0(nextPWMHigh0[10]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[10]),
        .O(nextPWMHigh[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1 
       (.I0(nextPWMHigh0[11]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[11]),
        .O(nextPWMHigh[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1 
       (.I0(nextPWMHigh0[12]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[12]),
        .O(nextPWMHigh[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1 
       (.I0(nextPWMHigh0[13]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[13]),
        .O(nextPWMHigh[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1 
       (.I0(nextPWMHigh0[14]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[14]),
        .O(nextPWMHigh[14]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1 
       (.I0(nextPWMHigh0[15]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[15]),
        .O(nextPWMHigh[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1 
       (.I0(nextPWMHigh0[16]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[16]),
        .O(nextPWMHigh[16]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1 
       (.I0(nextPWMHigh0[17]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[17]),
        .O(nextPWMHigh[17]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1 
       (.I0(nextPWMHigh0[18]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[18]),
        .O(nextPWMHigh[18]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1 
       (.I0(nextPWMHigh0[19]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[19]),
        .O(nextPWMHigh[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1 
       (.I0(nextPWMHigh0[1]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[1]),
        .O(nextPWMHigh[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1 
       (.I0(nextPWMHigh0[20]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[20]),
        .O(nextPWMHigh[20]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1 
       (.I0(nextPWMHigh0[21]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[21]),
        .O(nextPWMHigh[21]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1 
       (.I0(nextPWMHigh0[22]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[22]),
        .O(nextPWMHigh[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1 
       (.I0(nextPWMHigh0[23]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[23]),
        .O(nextPWMHigh[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1 
       (.I0(nextPWMHigh0[24]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[24]),
        .O(nextPWMHigh[24]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1 
       (.I0(nextPWMHigh0[25]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[25]),
        .O(nextPWMHigh[25]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1 
       (.I0(nextPWMHigh0[26]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[26]),
        .O(nextPWMHigh[26]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1 
       (.I0(nextPWMHigh0[27]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[27]),
        .O(nextPWMHigh[27]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1 
       (.I0(nextPWMHigh0[28]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[28]),
        .O(nextPWMHigh[28]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1 
       (.I0(nextPWMHigh0[29]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[29]),
        .O(nextPWMHigh[29]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1 
       (.I0(nextPWMHigh0[2]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[2]),
        .O(nextPWMHigh[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1 
       (.I0(nextPWMHigh0[30]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[30]),
        .O(nextPWMHigh[30]));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2 
       (.I0(nextPWMHigh0[31]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[31]),
        .O(nextPWMHigh[31]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1 
       (.I0(nextPWMHigh0[3]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[3]),
        .O(nextPWMHigh[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1 
       (.I0(nextPWMHigh0[4]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[4]),
        .O(nextPWMHigh[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1 
       (.I0(nextPWMHigh0[5]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[5]),
        .O(nextPWMHigh[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1 
       (.I0(nextPWMHigh0[6]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[6]),
        .O(nextPWMHigh[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1 
       (.I0(nextPWMHigh0[7]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[7]),
        .O(nextPWMHigh[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1 
       (.I0(nextPWMHigh0[8]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[8]),
        .O(nextPWMHigh[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1 
       (.I0(nextPWMHigh0[9]),
        .I1(\state_reg_n_0_[0] ),
        .I2(highCount[9]),
        .O(nextPWMHigh[9]));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[0]),
        .Q(PWMHigh[0]),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[10]),
        .Q(PWMHigh[10]),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[11]),
        .Q(PWMHigh[11]),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[12]),
        .Q(PWMHigh[12]),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[13]),
        .Q(PWMHigh[13]),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[14]),
        .Q(PWMHigh[14]),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[15]),
        .Q(PWMHigh[15]),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[16]),
        .Q(PWMHigh[16]),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[17]),
        .Q(PWMHigh[17]),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[18]),
        .Q(PWMHigh[18]),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[19]),
        .Q(PWMHigh[19]),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[1]),
        .Q(PWMHigh[1]),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[20]),
        .Q(PWMHigh[20]),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[21]),
        .Q(PWMHigh[21]),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[22]),
        .Q(PWMHigh[22]),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[23]),
        .Q(PWMHigh[23]),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[24]),
        .Q(PWMHigh[24]),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[25]),
        .Q(PWMHigh[25]),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[26]),
        .Q(PWMHigh[26]),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[27]),
        .Q(PWMHigh[27]),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[28]),
        .Q(PWMHigh[28]),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[29]),
        .Q(PWMHigh[29]),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[2]),
        .Q(PWMHigh[2]),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[30]),
        .Q(PWMHigh[30]),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[31]),
        .Q(PWMHigh[31]),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[3]),
        .Q(PWMHigh[3]),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[4]),
        .Q(PWMHigh[4]),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[5]),
        .Q(PWMHigh[5]),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[6]),
        .Q(PWMHigh[6]),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[7]),
        .Q(PWMHigh[7]),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[8]),
        .Q(PWMHigh[8]),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1_n_0 ),
        .D(nextPWMHigh[9]),
        .Q(PWMHigh[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1 
       (.I0(PWMLow[0]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(nextPWMLow[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1 
       (.I0(nextPWMLow0[10]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(nextPWMLow[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1 
       (.I0(nextPWMLow0[11]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(nextPWMLow[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1 
       (.I0(nextPWMLow0[12]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(nextPWMLow[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1 
       (.I0(nextPWMLow0[13]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(nextPWMLow[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1 
       (.I0(nextPWMLow0[14]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(nextPWMLow[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1 
       (.I0(nextPWMLow0[15]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(nextPWMLow[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1 
       (.I0(nextPWMLow0[16]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(nextPWMLow[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1 
       (.I0(nextPWMLow0[17]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(nextPWMLow[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1 
       (.I0(nextPWMLow0[18]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(nextPWMLow[18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1 
       (.I0(nextPWMLow0[19]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(nextPWMLow[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1 
       (.I0(nextPWMLow0[1]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(nextPWMLow[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1 
       (.I0(nextPWMLow0[20]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(nextPWMLow[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1 
       (.I0(nextPWMLow0[21]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(nextPWMLow[21]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1 
       (.I0(nextPWMLow0[22]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(nextPWMLow[22]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1 
       (.I0(nextPWMLow0[23]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(nextPWMLow[23]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1 
       (.I0(nextPWMLow0[24]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(nextPWMLow[24]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1 
       (.I0(nextPWMLow0[25]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(nextPWMLow[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1 
       (.I0(nextPWMLow0[26]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(nextPWMLow[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1 
       (.I0(nextPWMLow0[27]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(nextPWMLow[27]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1 
       (.I0(nextPWMLow0[28]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(nextPWMLow[28]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1 
       (.I0(nextPWMLow0[29]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(nextPWMLow[29]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1 
       (.I0(nextPWMLow0[2]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(nextPWMLow[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1 
       (.I0(nextPWMLow0[30]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(nextPWMLow[30]));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2 
       (.I0(nextPWMLow0[31]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(nextPWMLow[31]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1 
       (.I0(nextPWMLow0[3]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(nextPWMLow[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1 
       (.I0(nextPWMLow0[4]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(nextPWMLow[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1 
       (.I0(nextPWMLow0[5]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(nextPWMLow[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1 
       (.I0(nextPWMLow0[6]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(nextPWMLow[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1 
       (.I0(nextPWMLow0[7]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(nextPWMLow[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1 
       (.I0(nextPWMLow0[8]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(nextPWMLow[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1 
       (.I0(nextPWMLow0[9]),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(nextPWMLow[9]));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[0]),
        .Q(PWMLow[0]),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[10]),
        .Q(PWMLow[10]),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[11]),
        .Q(PWMLow[11]),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[12]),
        .Q(PWMLow[12]),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[13]),
        .Q(PWMLow[13]),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[14]),
        .Q(PWMLow[14]),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[15]),
        .Q(PWMLow[15]),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[16]),
        .Q(PWMLow[16]),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[17]),
        .Q(PWMLow[17]),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[18]),
        .Q(PWMLow[18]),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[19]),
        .Q(PWMLow[19]),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[1]),
        .Q(PWMLow[1]),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[20]),
        .Q(PWMLow[20]),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[21]),
        .Q(PWMLow[21]),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[22]),
        .Q(PWMLow[22]),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[23]),
        .Q(PWMLow[23]),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[24]),
        .Q(PWMLow[24]),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[25]),
        .Q(PWMLow[25]),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[26]),
        .Q(PWMLow[26]),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[27]),
        .Q(PWMLow[27]),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[28]),
        .Q(PWMLow[28]),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[29]),
        .Q(PWMLow[29]),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[2]),
        .Q(PWMLow[2]),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[30]),
        .Q(PWMLow[30]),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[31]),
        .Q(PWMLow[31]),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[3]),
        .Q(PWMLow[3]),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[4]),
        .Q(PWMLow[4]),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[5]),
        .Q(PWMLow[5]),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[6]),
        .Q(PWMLow[6]),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[7]),
        .Q(PWMLow[7]),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[8]),
        .Q(PWMLow[8]),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1_n_0 ),
        .D(nextPWMLow[9]),
        .Q(PWMLow[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1__6
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2__6
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3__6
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4__6
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1__6
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2__6
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3__6
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4__6
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1__6
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2__6
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3__6
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4__6
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1__6
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2__6
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3__6
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4__6
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1__6
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2__6
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3__6
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4__6
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1__6
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2__6
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3__6
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4__6
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2__6
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3__6
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4__6
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1__6
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2__6
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3__6
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(PWMHigh[0]),
        .DI(PWMHigh[4:1]),
        .O(nextPWMHigh0[4:1]),
        .S({nextPWMHigh0_carry_i_1_n_0,nextPWMHigh0_carry_i_2_n_0,nextPWMHigh0_carry_i_3_n_0,nextPWMHigh0_carry_i_4_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMHigh[8:5]),
        .O(nextPWMHigh0[8:5]),
        .S({nextPWMHigh0_carry__0_i_1_n_0,nextPWMHigh0_carry__0_i_2_n_0,nextPWMHigh0_carry__0_i_3_n_0,nextPWMHigh0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1
       (.I0(PWMHigh[8]),
        .O(nextPWMHigh0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2
       (.I0(PWMHigh[7]),
        .O(nextPWMHigh0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3
       (.I0(PWMHigh[6]),
        .O(nextPWMHigh0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4
       (.I0(PWMHigh[5]),
        .O(nextPWMHigh0_carry__0_i_4_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMHigh[12:9]),
        .O(nextPWMHigh0[12:9]),
        .S({nextPWMHigh0_carry__1_i_1_n_0,nextPWMHigh0_carry__1_i_2_n_0,nextPWMHigh0_carry__1_i_3_n_0,nextPWMHigh0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1
       (.I0(PWMHigh[12]),
        .O(nextPWMHigh0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2
       (.I0(PWMHigh[11]),
        .O(nextPWMHigh0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3
       (.I0(PWMHigh[10]),
        .O(nextPWMHigh0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4
       (.I0(PWMHigh[9]),
        .O(nextPWMHigh0_carry__1_i_4_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMHigh[16:13]),
        .O(nextPWMHigh0[16:13]),
        .S({nextPWMHigh0_carry__2_i_1_n_0,nextPWMHigh0_carry__2_i_2_n_0,nextPWMHigh0_carry__2_i_3_n_0,nextPWMHigh0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1
       (.I0(PWMHigh[16]),
        .O(nextPWMHigh0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2
       (.I0(PWMHigh[15]),
        .O(nextPWMHigh0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3
       (.I0(PWMHigh[14]),
        .O(nextPWMHigh0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4
       (.I0(PWMHigh[13]),
        .O(nextPWMHigh0_carry__2_i_4_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMHigh[20:17]),
        .O(nextPWMHigh0[20:17]),
        .S({nextPWMHigh0_carry__3_i_1_n_0,nextPWMHigh0_carry__3_i_2_n_0,nextPWMHigh0_carry__3_i_3_n_0,nextPWMHigh0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1
       (.I0(PWMHigh[20]),
        .O(nextPWMHigh0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2
       (.I0(PWMHigh[19]),
        .O(nextPWMHigh0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3
       (.I0(PWMHigh[18]),
        .O(nextPWMHigh0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4
       (.I0(PWMHigh[17]),
        .O(nextPWMHigh0_carry__3_i_4_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMHigh[24:21]),
        .O(nextPWMHigh0[24:21]),
        .S({nextPWMHigh0_carry__4_i_1_n_0,nextPWMHigh0_carry__4_i_2_n_0,nextPWMHigh0_carry__4_i_3_n_0,nextPWMHigh0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1
       (.I0(PWMHigh[24]),
        .O(nextPWMHigh0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2
       (.I0(PWMHigh[23]),
        .O(nextPWMHigh0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3
       (.I0(PWMHigh[22]),
        .O(nextPWMHigh0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4
       (.I0(PWMHigh[21]),
        .O(nextPWMHigh0_carry__4_i_4_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMHigh[28:25]),
        .O(nextPWMHigh0[28:25]),
        .S({nextPWMHigh0_carry__5_i_1_n_0,nextPWMHigh0_carry__5_i_2_n_0,nextPWMHigh0_carry__5_i_3_n_0,nextPWMHigh0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1
       (.I0(PWMHigh[28]),
        .O(nextPWMHigh0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2
       (.I0(PWMHigh[27]),
        .O(nextPWMHigh0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3
       (.I0(PWMHigh[26]),
        .O(nextPWMHigh0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4
       (.I0(PWMHigh[25]),
        .O(nextPWMHigh0_carry__5_i_4_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMHigh[30:29]}),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0[31:29]}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1_n_0,nextPWMHigh0_carry__6_i_2_n_0,nextPWMHigh0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1
       (.I0(PWMHigh[31]),
        .O(nextPWMHigh0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2
       (.I0(PWMHigh[30]),
        .O(nextPWMHigh0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3
       (.I0(PWMHigh[29]),
        .O(nextPWMHigh0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1
       (.I0(PWMHigh[4]),
        .O(nextPWMHigh0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2
       (.I0(PWMHigh[3]),
        .O(nextPWMHigh0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3
       (.I0(PWMHigh[2]),
        .O(nextPWMHigh0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4
       (.I0(PWMHigh[1]),
        .O(nextPWMHigh0_carry_i_4_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(PWMLow[0]),
        .DI(PWMLow[4:1]),
        .O(nextPWMLow0[4:1]),
        .S({nextPWMLow0_carry_i_1_n_0,nextPWMLow0_carry_i_2_n_0,nextPWMLow0_carry_i_3_n_0,nextPWMLow0_carry_i_4_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PWMLow[8:5]),
        .O(nextPWMLow0[8:5]),
        .S({nextPWMLow0_carry__0_i_1_n_0,nextPWMLow0_carry__0_i_2_n_0,nextPWMLow0_carry__0_i_3_n_0,nextPWMLow0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1
       (.I0(PWMLow[8]),
        .O(nextPWMLow0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2
       (.I0(PWMLow[7]),
        .O(nextPWMLow0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3
       (.I0(PWMLow[6]),
        .O(nextPWMLow0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4
       (.I0(PWMLow[5]),
        .O(nextPWMLow0_carry__0_i_4_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PWMLow[12:9]),
        .O(nextPWMLow0[12:9]),
        .S({nextPWMLow0_carry__1_i_1_n_0,nextPWMLow0_carry__1_i_2_n_0,nextPWMLow0_carry__1_i_3_n_0,nextPWMLow0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1
       (.I0(PWMLow[12]),
        .O(nextPWMLow0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2
       (.I0(PWMLow[11]),
        .O(nextPWMLow0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3
       (.I0(PWMLow[10]),
        .O(nextPWMLow0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4
       (.I0(PWMLow[9]),
        .O(nextPWMLow0_carry__1_i_4_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PWMLow[16:13]),
        .O(nextPWMLow0[16:13]),
        .S({nextPWMLow0_carry__2_i_1_n_0,nextPWMLow0_carry__2_i_2_n_0,nextPWMLow0_carry__2_i_3_n_0,nextPWMLow0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1
       (.I0(PWMLow[16]),
        .O(nextPWMLow0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2
       (.I0(PWMLow[15]),
        .O(nextPWMLow0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3
       (.I0(PWMLow[14]),
        .O(nextPWMLow0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4
       (.I0(PWMLow[13]),
        .O(nextPWMLow0_carry__2_i_4_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PWMLow[20:17]),
        .O(nextPWMLow0[20:17]),
        .S({nextPWMLow0_carry__3_i_1_n_0,nextPWMLow0_carry__3_i_2_n_0,nextPWMLow0_carry__3_i_3_n_0,nextPWMLow0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1
       (.I0(PWMLow[20]),
        .O(nextPWMLow0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2
       (.I0(PWMLow[19]),
        .O(nextPWMLow0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3
       (.I0(PWMLow[18]),
        .O(nextPWMLow0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4
       (.I0(PWMLow[17]),
        .O(nextPWMLow0_carry__3_i_4_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PWMLow[24:21]),
        .O(nextPWMLow0[24:21]),
        .S({nextPWMLow0_carry__4_i_1_n_0,nextPWMLow0_carry__4_i_2_n_0,nextPWMLow0_carry__4_i_3_n_0,nextPWMLow0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1
       (.I0(PWMLow[24]),
        .O(nextPWMLow0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2
       (.I0(PWMLow[23]),
        .O(nextPWMLow0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3
       (.I0(PWMLow[22]),
        .O(nextPWMLow0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4
       (.I0(PWMLow[21]),
        .O(nextPWMLow0_carry__4_i_4_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PWMLow[28:25]),
        .O(nextPWMLow0[28:25]),
        .S({nextPWMLow0_carry__5_i_1_n_0,nextPWMLow0_carry__5_i_2_n_0,nextPWMLow0_carry__5_i_3_n_0,nextPWMLow0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1
       (.I0(PWMLow[28]),
        .O(nextPWMLow0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2
       (.I0(PWMLow[27]),
        .O(nextPWMLow0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3
       (.I0(PWMLow[26]),
        .O(nextPWMLow0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4
       (.I0(PWMLow[25]),
        .O(nextPWMLow0_carry__5_i_4_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,PWMLow[30:29]}),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0[31:29]}),
        .S({1'b0,nextPWMLow0_carry__6_i_1_n_0,nextPWMLow0_carry__6_i_2_n_0,nextPWMLow0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1
       (.I0(PWMLow[31]),
        .O(nextPWMLow0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2
       (.I0(PWMLow[30]),
        .O(nextPWMLow0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3
       (.I0(PWMLow[29]),
        .O(nextPWMLow0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1
       (.I0(PWMLow[4]),
        .O(nextPWMLow0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2
       (.I0(PWMLow[3]),
        .O(nextPWMLow0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3
       (.I0(PWMLow[2]),
        .O(nextPWMLow0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4
       (.I0(PWMLow[1]),
        .O(nextPWMLow0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[0]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2_n_0 ),
        .I5(\state[1]_i_3_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10 
       (.I0(PWMHigh[22]),
        .I1(PWMHigh[23]),
        .I2(PWMHigh[20]),
        .I3(PWMHigh[21]),
        .I4(PWMHigh[25]),
        .I5(PWMHigh[24]),
        .O(\state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11 
       (.I0(PWMHigh[28]),
        .I1(PWMHigh[29]),
        .I2(PWMHigh[26]),
        .I3(PWMHigh[27]),
        .I4(PWMHigh[31]),
        .I5(PWMHigh[30]),
        .O(\state[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12 
       (.I0(PWMHigh[16]),
        .I1(PWMHigh[17]),
        .I2(PWMHigh[14]),
        .I3(PWMHigh[15]),
        .I4(PWMHigh[19]),
        .I5(PWMHigh[18]),
        .O(\state[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13 
       (.I0(PWMHigh[10]),
        .I1(PWMHigh[11]),
        .I2(PWMHigh[8]),
        .I3(PWMHigh[9]),
        .I4(PWMHigh[13]),
        .I5(PWMHigh[12]),
        .O(\state[1]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14 
       (.I0(PWMHigh[0]),
        .I1(\state_reg_n_0_[0] ),
        .I2(PWMHigh[1]),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15 
       (.I0(PWMHigh[4]),
        .I1(PWMHigh[5]),
        .I2(PWMHigh[2]),
        .I3(PWMHigh[3]),
        .I4(PWMHigh[7]),
        .I5(PWMHigh[6]),
        .O(\state[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2 
       (.I0(\state[1]_i_4_n_0 ),
        .I1(\state[1]_i_5_n_0 ),
        .I2(\state[1]_i_6_n_0 ),
        .I3(\state[1]_i_7_n_0 ),
        .I4(\state[1]_i_8_n_0 ),
        .I5(\state[1]_i_9_n_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3 
       (.I0(\state[1]_i_10_n_0 ),
        .I1(\state[1]_i_11_n_0 ),
        .I2(\state[1]_i_12_n_0 ),
        .I3(\state[1]_i_13_n_0 ),
        .I4(\state[1]_i_14_n_0 ),
        .I5(\state[1]_i_15_n_0 ),
        .O(\state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4 
       (.I0(PWMLow[22]),
        .I1(PWMLow[23]),
        .I2(PWMLow[20]),
        .I3(PWMLow[21]),
        .I4(PWMLow[25]),
        .I5(PWMLow[24]),
        .O(\state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5 
       (.I0(PWMLow[28]),
        .I1(PWMLow[29]),
        .I2(PWMLow[26]),
        .I3(PWMLow[27]),
        .I4(PWMLow[31]),
        .I5(PWMLow[30]),
        .O(\state[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6 
       (.I0(PWMLow[16]),
        .I1(PWMLow[17]),
        .I2(PWMLow[14]),
        .I3(PWMLow[15]),
        .I4(PWMLow[19]),
        .I5(PWMLow[18]),
        .O(\state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7 
       (.I0(PWMLow[10]),
        .I1(PWMLow[11]),
        .I2(PWMLow[8]),
        .I3(PWMLow[9]),
        .I4(PWMLow[13]),
        .I5(PWMLow[12]),
        .O(\state[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8 
       (.I0(PWMLow[1]),
        .I1(PWMLow[0]),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9 
       (.I0(PWMLow[4]),
        .I1(PWMLow[5]),
        .I2(PWMLow[2]),
        .I3(PWMLow[3]),
        .I4(PWMLow[7]),
        .I5(PWMLow[6]),
        .O(\state[1]_i_9_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pwm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_7
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    O,
    \slv_reg2_reg[27] ,
    \slv_reg2_reg[23] ,
    \slv_reg2_reg[19] ,
    \slv_reg2_reg[15] ,
    \slv_reg2_reg[11] ,
    \slv_reg2_reg[7] ,
    \slv_reg2_reg[3] ,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[6] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    SR,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [3:0]O;
  input [3:0]\slv_reg2_reg[27] ;
  input [3:0]\slv_reg2_reg[23] ;
  input [3:0]\slv_reg2_reg[19] ;
  input [3:0]\slv_reg2_reg[15] ;
  input [3:0]\slv_reg2_reg[11] ;
  input [3:0]\slv_reg2_reg[7] ;
  input [3:0]\slv_reg2_reg[3] ;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[6] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]SR;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2__5_n_0 ;
  wire \FSM_sequential_state[2]_i_4__5_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire \PWMHigh[0]_i_1__5_n_0 ;
  wire \PWMHigh[10]_i_1__5_n_0 ;
  wire \PWMHigh[11]_i_1__5_n_0 ;
  wire \PWMHigh[12]_i_1__5_n_0 ;
  wire \PWMHigh[13]_i_1__5_n_0 ;
  wire \PWMHigh[14]_i_1__5_n_0 ;
  wire \PWMHigh[15]_i_1__5_n_0 ;
  wire \PWMHigh[16]_i_1__5_n_0 ;
  wire \PWMHigh[17]_i_1__5_n_0 ;
  wire \PWMHigh[18]_i_1__5_n_0 ;
  wire \PWMHigh[19]_i_1__5_n_0 ;
  wire \PWMHigh[1]_i_1__5_n_0 ;
  wire \PWMHigh[20]_i_1__5_n_0 ;
  wire \PWMHigh[21]_i_1__5_n_0 ;
  wire \PWMHigh[22]_i_1__5_n_0 ;
  wire \PWMHigh[23]_i_1__5_n_0 ;
  wire \PWMHigh[24]_i_1__5_n_0 ;
  wire \PWMHigh[25]_i_1__5_n_0 ;
  wire \PWMHigh[26]_i_1__5_n_0 ;
  wire \PWMHigh[27]_i_1__5_n_0 ;
  wire \PWMHigh[28]_i_1__5_n_0 ;
  wire \PWMHigh[29]_i_1__5_n_0 ;
  wire \PWMHigh[2]_i_1__5_n_0 ;
  wire \PWMHigh[30]_i_1__5_n_0 ;
  wire \PWMHigh[31]_i_1__5_n_0 ;
  wire \PWMHigh[31]_i_2__5_n_0 ;
  wire \PWMHigh[3]_i_1__5_n_0 ;
  wire \PWMHigh[4]_i_1__5_n_0 ;
  wire \PWMHigh[5]_i_1__5_n_0 ;
  wire \PWMHigh[6]_i_1__5_n_0 ;
  wire \PWMHigh[7]_i_1__5_n_0 ;
  wire \PWMHigh[8]_i_1__5_n_0 ;
  wire \PWMHigh[9]_i_1__5_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire \PWMHigh_reg_n_0_[0] ;
  wire \PWMHigh_reg_n_0_[10] ;
  wire \PWMHigh_reg_n_0_[11] ;
  wire \PWMHigh_reg_n_0_[12] ;
  wire \PWMHigh_reg_n_0_[13] ;
  wire \PWMHigh_reg_n_0_[14] ;
  wire \PWMHigh_reg_n_0_[15] ;
  wire \PWMHigh_reg_n_0_[16] ;
  wire \PWMHigh_reg_n_0_[17] ;
  wire \PWMHigh_reg_n_0_[18] ;
  wire \PWMHigh_reg_n_0_[19] ;
  wire \PWMHigh_reg_n_0_[1] ;
  wire \PWMHigh_reg_n_0_[20] ;
  wire \PWMHigh_reg_n_0_[21] ;
  wire \PWMHigh_reg_n_0_[22] ;
  wire \PWMHigh_reg_n_0_[23] ;
  wire \PWMHigh_reg_n_0_[24] ;
  wire \PWMHigh_reg_n_0_[25] ;
  wire \PWMHigh_reg_n_0_[26] ;
  wire \PWMHigh_reg_n_0_[27] ;
  wire \PWMHigh_reg_n_0_[28] ;
  wire \PWMHigh_reg_n_0_[29] ;
  wire \PWMHigh_reg_n_0_[2] ;
  wire \PWMHigh_reg_n_0_[30] ;
  wire \PWMHigh_reg_n_0_[31] ;
  wire \PWMHigh_reg_n_0_[3] ;
  wire \PWMHigh_reg_n_0_[4] ;
  wire \PWMHigh_reg_n_0_[5] ;
  wire \PWMHigh_reg_n_0_[6] ;
  wire \PWMHigh_reg_n_0_[7] ;
  wire \PWMHigh_reg_n_0_[8] ;
  wire \PWMHigh_reg_n_0_[9] ;
  wire \PWMLow[0]_i_1__5_n_0 ;
  wire \PWMLow[10]_i_1__5_n_0 ;
  wire \PWMLow[11]_i_1__5_n_0 ;
  wire \PWMLow[12]_i_1__5_n_0 ;
  wire \PWMLow[13]_i_1__5_n_0 ;
  wire \PWMLow[14]_i_1__5_n_0 ;
  wire \PWMLow[15]_i_1__5_n_0 ;
  wire \PWMLow[16]_i_1__5_n_0 ;
  wire \PWMLow[17]_i_1__5_n_0 ;
  wire \PWMLow[18]_i_1__5_n_0 ;
  wire \PWMLow[19]_i_1__5_n_0 ;
  wire \PWMLow[1]_i_1__5_n_0 ;
  wire \PWMLow[20]_i_1__5_n_0 ;
  wire \PWMLow[21]_i_1__5_n_0 ;
  wire \PWMLow[22]_i_1__5_n_0 ;
  wire \PWMLow[23]_i_1__5_n_0 ;
  wire \PWMLow[24]_i_1__5_n_0 ;
  wire \PWMLow[25]_i_1__5_n_0 ;
  wire \PWMLow[26]_i_1__5_n_0 ;
  wire \PWMLow[27]_i_1__5_n_0 ;
  wire \PWMLow[28]_i_1__5_n_0 ;
  wire \PWMLow[29]_i_1__5_n_0 ;
  wire \PWMLow[2]_i_1__5_n_0 ;
  wire \PWMLow[30]_i_1__5_n_0 ;
  wire \PWMLow[31]_i_1__5_n_0 ;
  wire \PWMLow[31]_i_2__5_n_0 ;
  wire \PWMLow[3]_i_1__5_n_0 ;
  wire \PWMLow[4]_i_1__5_n_0 ;
  wire \PWMLow[5]_i_1__5_n_0 ;
  wire \PWMLow[6]_i_1__5_n_0 ;
  wire \PWMLow[7]_i_1__5_n_0 ;
  wire \PWMLow[8]_i_1__5_n_0 ;
  wire \PWMLow[9]_i_1__5_n_0 ;
  wire \PWMLow_reg_n_0_[0] ;
  wire \PWMLow_reg_n_0_[10] ;
  wire \PWMLow_reg_n_0_[11] ;
  wire \PWMLow_reg_n_0_[12] ;
  wire \PWMLow_reg_n_0_[13] ;
  wire \PWMLow_reg_n_0_[14] ;
  wire \PWMLow_reg_n_0_[15] ;
  wire \PWMLow_reg_n_0_[16] ;
  wire \PWMLow_reg_n_0_[17] ;
  wire \PWMLow_reg_n_0_[18] ;
  wire \PWMLow_reg_n_0_[19] ;
  wire \PWMLow_reg_n_0_[1] ;
  wire \PWMLow_reg_n_0_[20] ;
  wire \PWMLow_reg_n_0_[21] ;
  wire \PWMLow_reg_n_0_[22] ;
  wire \PWMLow_reg_n_0_[23] ;
  wire \PWMLow_reg_n_0_[24] ;
  wire \PWMLow_reg_n_0_[25] ;
  wire \PWMLow_reg_n_0_[26] ;
  wire \PWMLow_reg_n_0_[27] ;
  wire \PWMLow_reg_n_0_[28] ;
  wire \PWMLow_reg_n_0_[29] ;
  wire \PWMLow_reg_n_0_[2] ;
  wire \PWMLow_reg_n_0_[30] ;
  wire \PWMLow_reg_n_0_[31] ;
  wire \PWMLow_reg_n_0_[3] ;
  wire \PWMLow_reg_n_0_[4] ;
  wire \PWMLow_reg_n_0_[5] ;
  wire \PWMLow_reg_n_0_[6] ;
  wire \PWMLow_reg_n_0_[7] ;
  wire \PWMLow_reg_n_0_[8] ;
  wire \PWMLow_reg_n_0_[9] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [2:0]in0;
  wire nextPWMCount;
  wire nextPWMHigh0_carry__0_i_1__5_n_0;
  wire nextPWMHigh0_carry__0_i_2__5_n_0;
  wire nextPWMHigh0_carry__0_i_3__5_n_0;
  wire nextPWMHigh0_carry__0_i_4__5_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__0_n_4;
  wire nextPWMHigh0_carry__0_n_5;
  wire nextPWMHigh0_carry__0_n_6;
  wire nextPWMHigh0_carry__0_n_7;
  wire nextPWMHigh0_carry__1_i_1__5_n_0;
  wire nextPWMHigh0_carry__1_i_2__5_n_0;
  wire nextPWMHigh0_carry__1_i_3__5_n_0;
  wire nextPWMHigh0_carry__1_i_4__5_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__1_n_4;
  wire nextPWMHigh0_carry__1_n_5;
  wire nextPWMHigh0_carry__1_n_6;
  wire nextPWMHigh0_carry__1_n_7;
  wire nextPWMHigh0_carry__2_i_1__5_n_0;
  wire nextPWMHigh0_carry__2_i_2__5_n_0;
  wire nextPWMHigh0_carry__2_i_3__5_n_0;
  wire nextPWMHigh0_carry__2_i_4__5_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__2_n_4;
  wire nextPWMHigh0_carry__2_n_5;
  wire nextPWMHigh0_carry__2_n_6;
  wire nextPWMHigh0_carry__2_n_7;
  wire nextPWMHigh0_carry__3_i_1__5_n_0;
  wire nextPWMHigh0_carry__3_i_2__5_n_0;
  wire nextPWMHigh0_carry__3_i_3__5_n_0;
  wire nextPWMHigh0_carry__3_i_4__5_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__3_n_4;
  wire nextPWMHigh0_carry__3_n_5;
  wire nextPWMHigh0_carry__3_n_6;
  wire nextPWMHigh0_carry__3_n_7;
  wire nextPWMHigh0_carry__4_i_1__5_n_0;
  wire nextPWMHigh0_carry__4_i_2__5_n_0;
  wire nextPWMHigh0_carry__4_i_3__5_n_0;
  wire nextPWMHigh0_carry__4_i_4__5_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__4_n_4;
  wire nextPWMHigh0_carry__4_n_5;
  wire nextPWMHigh0_carry__4_n_6;
  wire nextPWMHigh0_carry__4_n_7;
  wire nextPWMHigh0_carry__5_i_1__5_n_0;
  wire nextPWMHigh0_carry__5_i_2__5_n_0;
  wire nextPWMHigh0_carry__5_i_3__5_n_0;
  wire nextPWMHigh0_carry__5_i_4__5_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__5_n_4;
  wire nextPWMHigh0_carry__5_n_5;
  wire nextPWMHigh0_carry__5_n_6;
  wire nextPWMHigh0_carry__5_n_7;
  wire nextPWMHigh0_carry__6_i_1__5_n_0;
  wire nextPWMHigh0_carry__6_i_2__5_n_0;
  wire nextPWMHigh0_carry__6_i_3__5_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry__6_n_5;
  wire nextPWMHigh0_carry__6_n_6;
  wire nextPWMHigh0_carry__6_n_7;
  wire nextPWMHigh0_carry_i_1__5_n_0;
  wire nextPWMHigh0_carry_i_2__5_n_0;
  wire nextPWMHigh0_carry_i_3__5_n_0;
  wire nextPWMHigh0_carry_i_4__5_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire nextPWMHigh0_carry_n_4;
  wire nextPWMHigh0_carry_n_5;
  wire nextPWMHigh0_carry_n_6;
  wire nextPWMHigh0_carry_n_7;
  wire nextPWMLow0_carry__0_i_1__5_n_0;
  wire nextPWMLow0_carry__0_i_2__5_n_0;
  wire nextPWMLow0_carry__0_i_3__5_n_0;
  wire nextPWMLow0_carry__0_i_4__5_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__0_n_4;
  wire nextPWMLow0_carry__0_n_5;
  wire nextPWMLow0_carry__0_n_6;
  wire nextPWMLow0_carry__0_n_7;
  wire nextPWMLow0_carry__1_i_1__5_n_0;
  wire nextPWMLow0_carry__1_i_2__5_n_0;
  wire nextPWMLow0_carry__1_i_3__5_n_0;
  wire nextPWMLow0_carry__1_i_4__5_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__1_n_4;
  wire nextPWMLow0_carry__1_n_5;
  wire nextPWMLow0_carry__1_n_6;
  wire nextPWMLow0_carry__1_n_7;
  wire nextPWMLow0_carry__2_i_1__5_n_0;
  wire nextPWMLow0_carry__2_i_2__5_n_0;
  wire nextPWMLow0_carry__2_i_3__5_n_0;
  wire nextPWMLow0_carry__2_i_4__5_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__2_n_4;
  wire nextPWMLow0_carry__2_n_5;
  wire nextPWMLow0_carry__2_n_6;
  wire nextPWMLow0_carry__2_n_7;
  wire nextPWMLow0_carry__3_i_1__5_n_0;
  wire nextPWMLow0_carry__3_i_2__5_n_0;
  wire nextPWMLow0_carry__3_i_3__5_n_0;
  wire nextPWMLow0_carry__3_i_4__5_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__3_n_4;
  wire nextPWMLow0_carry__3_n_5;
  wire nextPWMLow0_carry__3_n_6;
  wire nextPWMLow0_carry__3_n_7;
  wire nextPWMLow0_carry__4_i_1__5_n_0;
  wire nextPWMLow0_carry__4_i_2__5_n_0;
  wire nextPWMLow0_carry__4_i_3__5_n_0;
  wire nextPWMLow0_carry__4_i_4__5_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__4_n_4;
  wire nextPWMLow0_carry__4_n_5;
  wire nextPWMLow0_carry__4_n_6;
  wire nextPWMLow0_carry__4_n_7;
  wire nextPWMLow0_carry__5_i_1__5_n_0;
  wire nextPWMLow0_carry__5_i_2__5_n_0;
  wire nextPWMLow0_carry__5_i_3__5_n_0;
  wire nextPWMLow0_carry__5_i_4__5_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__5_n_4;
  wire nextPWMLow0_carry__5_n_5;
  wire nextPWMLow0_carry__5_n_6;
  wire nextPWMLow0_carry__5_n_7;
  wire nextPWMLow0_carry__6_i_1__5_n_0;
  wire nextPWMLow0_carry__6_i_2__5_n_0;
  wire nextPWMLow0_carry__6_i_3__5_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry__6_n_5;
  wire nextPWMLow0_carry__6_n_6;
  wire nextPWMLow0_carry__6_n_7;
  wire nextPWMLow0_carry_i_1__5_n_0;
  wire nextPWMLow0_carry_i_2__5_n_0;
  wire nextPWMLow0_carry_i_3__5_n_0;
  wire nextPWMLow0_carry_i_4__5_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire nextPWMLow0_carry_n_4;
  wire nextPWMLow0_carry_n_5;
  wire nextPWMLow0_carry_n_6;
  wire nextPWMLow0_carry_n_7;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[6] ;
  wire [3:0]\slv_reg2_reg[11] ;
  wire [3:0]\slv_reg2_reg[15] ;
  wire [3:0]\slv_reg2_reg[19] ;
  wire [3:0]\slv_reg2_reg[23] ;
  wire [3:0]\slv_reg2_reg[27] ;
  wire [3:0]\slv_reg2_reg[3] ;
  wire [3:0]\slv_reg2_reg[7] ;
  wire \state[0]_i_1__5_n_0 ;
  wire \state[0]_i_2__5_n_0 ;
  wire \state[1]_i_10__5_n_0 ;
  wire \state[1]_i_11__5_n_0 ;
  wire \state[1]_i_12__5_n_0 ;
  wire \state[1]_i_13__5_n_0 ;
  wire \state[1]_i_14__5_n_0 ;
  wire \state[1]_i_15__5_n_0 ;
  wire \state[1]_i_1__5_n_0 ;
  wire \state[1]_i_2__5_n_0 ;
  wire \state[1]_i_3__5_n_0 ;
  wire \state[1]_i_4__5_n_0 ;
  wire \state[1]_i_5__5_n_0 ;
  wire \state[1]_i_6__5_n_0 ;
  wire \state[1]_i_7__5_n_0 ;
  wire \state[1]_i_8__5_n_0 ;
  wire \state[1]_i_9__5_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__5_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[6] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__5_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[6] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1__5 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__5_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[6] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2__5 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4__5_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4__5 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1__5 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [0]),
        .O(\PWMHigh[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1__5 
       (.I0(nextPWMHigh0_carry__1_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [2]),
        .O(\PWMHigh[10]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1__5 
       (.I0(nextPWMHigh0_carry__1_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [3]),
        .O(\PWMHigh[11]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1__5 
       (.I0(nextPWMHigh0_carry__1_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [0]),
        .O(\PWMHigh[12]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1__5 
       (.I0(nextPWMHigh0_carry__2_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [1]),
        .O(\PWMHigh[13]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1__5 
       (.I0(nextPWMHigh0_carry__2_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [2]),
        .O(\PWMHigh[14]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1__5 
       (.I0(nextPWMHigh0_carry__2_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [3]),
        .O(\PWMHigh[15]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1__5 
       (.I0(nextPWMHigh0_carry__2_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [0]),
        .O(\PWMHigh[16]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1__5 
       (.I0(nextPWMHigh0_carry__3_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [1]),
        .O(\PWMHigh[17]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1__5 
       (.I0(nextPWMHigh0_carry__3_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [2]),
        .O(\PWMHigh[18]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1__5 
       (.I0(nextPWMHigh0_carry__3_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [3]),
        .O(\PWMHigh[19]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1__5 
       (.I0(nextPWMHigh0_carry_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [1]),
        .O(\PWMHigh[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1__5 
       (.I0(nextPWMHigh0_carry__3_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [0]),
        .O(\PWMHigh[20]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1__5 
       (.I0(nextPWMHigh0_carry__4_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [1]),
        .O(\PWMHigh[21]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1__5 
       (.I0(nextPWMHigh0_carry__4_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [2]),
        .O(\PWMHigh[22]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1__5 
       (.I0(nextPWMHigh0_carry__4_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [3]),
        .O(\PWMHigh[23]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1__5 
       (.I0(nextPWMHigh0_carry__4_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [0]),
        .O(\PWMHigh[24]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1__5 
       (.I0(nextPWMHigh0_carry__5_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [1]),
        .O(\PWMHigh[25]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1__5 
       (.I0(nextPWMHigh0_carry__5_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [2]),
        .O(\PWMHigh[26]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1__5 
       (.I0(nextPWMHigh0_carry__5_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [3]),
        .O(\PWMHigh[27]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1__5 
       (.I0(nextPWMHigh0_carry__5_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[0]),
        .O(\PWMHigh[28]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1__5 
       (.I0(nextPWMHigh0_carry__6_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[1]),
        .O(\PWMHigh[29]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1__5 
       (.I0(nextPWMHigh0_carry_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [2]),
        .O(\PWMHigh[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1__5 
       (.I0(nextPWMHigh0_carry__6_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[2]),
        .O(\PWMHigh[30]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1__5 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2__5 
       (.I0(nextPWMHigh0_carry__6_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[3]),
        .O(\PWMHigh[31]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1__5 
       (.I0(nextPWMHigh0_carry_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [3]),
        .O(\PWMHigh[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1__5 
       (.I0(nextPWMHigh0_carry_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [0]),
        .O(\PWMHigh[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1__5 
       (.I0(nextPWMHigh0_carry__0_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [1]),
        .O(\PWMHigh[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1__5 
       (.I0(nextPWMHigh0_carry__0_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [2]),
        .O(\PWMHigh[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1__5 
       (.I0(nextPWMHigh0_carry__0_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [3]),
        .O(\PWMHigh[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1__5 
       (.I0(nextPWMHigh0_carry__0_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [0]),
        .O(\PWMHigh[8]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1__5 
       (.I0(nextPWMHigh0_carry__1_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [1]),
        .O(\PWMHigh[9]_i_1__5_n_0 ));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[0]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[10]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[11]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[12]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[13]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[14]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[15]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[16]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[17]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[18]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[19]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[1]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[20]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[21]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[22]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[23]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[24]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[25]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[26]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[27]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[28]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[29]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[2]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[30]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[31]_i_2__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[3]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[4]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[5]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[6]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[7]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[8]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__5_n_0 ),
        .D(\PWMHigh[9]_i_1__5_n_0 ),
        .Q(\PWMHigh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1__5 
       (.I0(\PWMLow_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(\PWMLow[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1__5 
       (.I0(nextPWMLow0_carry__1_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(\PWMLow[10]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1__5 
       (.I0(nextPWMLow0_carry__1_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(\PWMLow[11]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1__5 
       (.I0(nextPWMLow0_carry__1_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(\PWMLow[12]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1__5 
       (.I0(nextPWMLow0_carry__2_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(\PWMLow[13]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1__5 
       (.I0(nextPWMLow0_carry__2_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(\PWMLow[14]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1__5 
       (.I0(nextPWMLow0_carry__2_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(\PWMLow[15]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1__5 
       (.I0(nextPWMLow0_carry__2_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(\PWMLow[16]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1__5 
       (.I0(nextPWMLow0_carry__3_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(\PWMLow[17]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1__5 
       (.I0(nextPWMLow0_carry__3_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(\PWMLow[18]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1__5 
       (.I0(nextPWMLow0_carry__3_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(\PWMLow[19]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1__5 
       (.I0(nextPWMLow0_carry_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(\PWMLow[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1__5 
       (.I0(nextPWMLow0_carry__3_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(\PWMLow[20]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1__5 
       (.I0(nextPWMLow0_carry__4_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(\PWMLow[21]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1__5 
       (.I0(nextPWMLow0_carry__4_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(\PWMLow[22]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1__5 
       (.I0(nextPWMLow0_carry__4_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(\PWMLow[23]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1__5 
       (.I0(nextPWMLow0_carry__4_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(\PWMLow[24]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1__5 
       (.I0(nextPWMLow0_carry__5_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(\PWMLow[25]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1__5 
       (.I0(nextPWMLow0_carry__5_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(\PWMLow[26]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1__5 
       (.I0(nextPWMLow0_carry__5_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(\PWMLow[27]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1__5 
       (.I0(nextPWMLow0_carry__5_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(\PWMLow[28]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1__5 
       (.I0(nextPWMLow0_carry__6_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(\PWMLow[29]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1__5 
       (.I0(nextPWMLow0_carry_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(\PWMLow[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1__5 
       (.I0(nextPWMLow0_carry__6_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(\PWMLow[30]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1__5 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2__5 
       (.I0(nextPWMLow0_carry__6_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(\PWMLow[31]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1__5 
       (.I0(nextPWMLow0_carry_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(\PWMLow[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1__5 
       (.I0(nextPWMLow0_carry_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(\PWMLow[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1__5 
       (.I0(nextPWMLow0_carry__0_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(\PWMLow[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1__5 
       (.I0(nextPWMLow0_carry__0_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(\PWMLow[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1__5 
       (.I0(nextPWMLow0_carry__0_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(\PWMLow[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1__5 
       (.I0(nextPWMLow0_carry__0_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(\PWMLow[8]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1__5 
       (.I0(nextPWMLow0_carry__1_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(\PWMLow[9]_i_1__5_n_0 ));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[0]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[10]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[11]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[12]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[13]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[14]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[15]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[16]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[17]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[18]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[19]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[1]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[20]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[21]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[22]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[23]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[24]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[25]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[26]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[27]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[28]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[29]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[2]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[30]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[31]_i_2__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[3]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[4]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[5]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[6]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[7]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[8]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__5_n_0 ),
        .D(\PWMLow[9]_i_1__5_n_0 ),
        .Q(\PWMLow_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1__0
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2__0
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3__0
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1__0
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2__0
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3__0
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4__0
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1__0
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2__0
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3__0
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4__0
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1__0
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2__0
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3__0
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4__0
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1__0
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2__0
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3__0
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4__0
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1__0
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2__0
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3__0
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4__0
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1__5
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2__0
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3__0
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4__0
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1__0
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2__0
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3__0
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4__5
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(\PWMHigh_reg_n_0_[0] ),
        .DI({\PWMHigh_reg_n_0_[4] ,\PWMHigh_reg_n_0_[3] ,\PWMHigh_reg_n_0_[2] ,\PWMHigh_reg_n_0_[1] }),
        .O({nextPWMHigh0_carry_n_4,nextPWMHigh0_carry_n_5,nextPWMHigh0_carry_n_6,nextPWMHigh0_carry_n_7}),
        .S({nextPWMHigh0_carry_i_1__5_n_0,nextPWMHigh0_carry_i_2__5_n_0,nextPWMHigh0_carry_i_3__5_n_0,nextPWMHigh0_carry_i_4__5_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[8] ,\PWMHigh_reg_n_0_[7] ,\PWMHigh_reg_n_0_[6] ,\PWMHigh_reg_n_0_[5] }),
        .O({nextPWMHigh0_carry__0_n_4,nextPWMHigh0_carry__0_n_5,nextPWMHigh0_carry__0_n_6,nextPWMHigh0_carry__0_n_7}),
        .S({nextPWMHigh0_carry__0_i_1__5_n_0,nextPWMHigh0_carry__0_i_2__5_n_0,nextPWMHigh0_carry__0_i_3__5_n_0,nextPWMHigh0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1__5
       (.I0(\PWMHigh_reg_n_0_[8] ),
        .O(nextPWMHigh0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2__5
       (.I0(\PWMHigh_reg_n_0_[7] ),
        .O(nextPWMHigh0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3__5
       (.I0(\PWMHigh_reg_n_0_[6] ),
        .O(nextPWMHigh0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4__5
       (.I0(\PWMHigh_reg_n_0_[5] ),
        .O(nextPWMHigh0_carry__0_i_4__5_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[12] ,\PWMHigh_reg_n_0_[11] ,\PWMHigh_reg_n_0_[10] ,\PWMHigh_reg_n_0_[9] }),
        .O({nextPWMHigh0_carry__1_n_4,nextPWMHigh0_carry__1_n_5,nextPWMHigh0_carry__1_n_6,nextPWMHigh0_carry__1_n_7}),
        .S({nextPWMHigh0_carry__1_i_1__5_n_0,nextPWMHigh0_carry__1_i_2__5_n_0,nextPWMHigh0_carry__1_i_3__5_n_0,nextPWMHigh0_carry__1_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1__5
       (.I0(\PWMHigh_reg_n_0_[12] ),
        .O(nextPWMHigh0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2__5
       (.I0(\PWMHigh_reg_n_0_[11] ),
        .O(nextPWMHigh0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3__5
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .O(nextPWMHigh0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4__5
       (.I0(\PWMHigh_reg_n_0_[9] ),
        .O(nextPWMHigh0_carry__1_i_4__5_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[16] ,\PWMHigh_reg_n_0_[15] ,\PWMHigh_reg_n_0_[14] ,\PWMHigh_reg_n_0_[13] }),
        .O({nextPWMHigh0_carry__2_n_4,nextPWMHigh0_carry__2_n_5,nextPWMHigh0_carry__2_n_6,nextPWMHigh0_carry__2_n_7}),
        .S({nextPWMHigh0_carry__2_i_1__5_n_0,nextPWMHigh0_carry__2_i_2__5_n_0,nextPWMHigh0_carry__2_i_3__5_n_0,nextPWMHigh0_carry__2_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1__5
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .O(nextPWMHigh0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2__5
       (.I0(\PWMHigh_reg_n_0_[15] ),
        .O(nextPWMHigh0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3__5
       (.I0(\PWMHigh_reg_n_0_[14] ),
        .O(nextPWMHigh0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4__5
       (.I0(\PWMHigh_reg_n_0_[13] ),
        .O(nextPWMHigh0_carry__2_i_4__5_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[20] ,\PWMHigh_reg_n_0_[19] ,\PWMHigh_reg_n_0_[18] ,\PWMHigh_reg_n_0_[17] }),
        .O({nextPWMHigh0_carry__3_n_4,nextPWMHigh0_carry__3_n_5,nextPWMHigh0_carry__3_n_6,nextPWMHigh0_carry__3_n_7}),
        .S({nextPWMHigh0_carry__3_i_1__5_n_0,nextPWMHigh0_carry__3_i_2__5_n_0,nextPWMHigh0_carry__3_i_3__5_n_0,nextPWMHigh0_carry__3_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1__5
       (.I0(\PWMHigh_reg_n_0_[20] ),
        .O(nextPWMHigh0_carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2__5
       (.I0(\PWMHigh_reg_n_0_[19] ),
        .O(nextPWMHigh0_carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3__5
       (.I0(\PWMHigh_reg_n_0_[18] ),
        .O(nextPWMHigh0_carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4__5
       (.I0(\PWMHigh_reg_n_0_[17] ),
        .O(nextPWMHigh0_carry__3_i_4__5_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[24] ,\PWMHigh_reg_n_0_[23] ,\PWMHigh_reg_n_0_[22] ,\PWMHigh_reg_n_0_[21] }),
        .O({nextPWMHigh0_carry__4_n_4,nextPWMHigh0_carry__4_n_5,nextPWMHigh0_carry__4_n_6,nextPWMHigh0_carry__4_n_7}),
        .S({nextPWMHigh0_carry__4_i_1__5_n_0,nextPWMHigh0_carry__4_i_2__5_n_0,nextPWMHigh0_carry__4_i_3__5_n_0,nextPWMHigh0_carry__4_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1__5
       (.I0(\PWMHigh_reg_n_0_[24] ),
        .O(nextPWMHigh0_carry__4_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2__5
       (.I0(\PWMHigh_reg_n_0_[23] ),
        .O(nextPWMHigh0_carry__4_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3__5
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .O(nextPWMHigh0_carry__4_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4__5
       (.I0(\PWMHigh_reg_n_0_[21] ),
        .O(nextPWMHigh0_carry__4_i_4__5_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[28] ,\PWMHigh_reg_n_0_[27] ,\PWMHigh_reg_n_0_[26] ,\PWMHigh_reg_n_0_[25] }),
        .O({nextPWMHigh0_carry__5_n_4,nextPWMHigh0_carry__5_n_5,nextPWMHigh0_carry__5_n_6,nextPWMHigh0_carry__5_n_7}),
        .S({nextPWMHigh0_carry__5_i_1__5_n_0,nextPWMHigh0_carry__5_i_2__5_n_0,nextPWMHigh0_carry__5_i_3__5_n_0,nextPWMHigh0_carry__5_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1__5
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .O(nextPWMHigh0_carry__5_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2__5
       (.I0(\PWMHigh_reg_n_0_[27] ),
        .O(nextPWMHigh0_carry__5_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3__5
       (.I0(\PWMHigh_reg_n_0_[26] ),
        .O(nextPWMHigh0_carry__5_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4__5
       (.I0(\PWMHigh_reg_n_0_[25] ),
        .O(nextPWMHigh0_carry__5_i_4__5_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMHigh_reg_n_0_[30] ,\PWMHigh_reg_n_0_[29] }),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0_carry__6_n_5,nextPWMHigh0_carry__6_n_6,nextPWMHigh0_carry__6_n_7}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1__5_n_0,nextPWMHigh0_carry__6_i_2__5_n_0,nextPWMHigh0_carry__6_i_3__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1__5
       (.I0(\PWMHigh_reg_n_0_[31] ),
        .O(nextPWMHigh0_carry__6_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2__5
       (.I0(\PWMHigh_reg_n_0_[30] ),
        .O(nextPWMHigh0_carry__6_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3__5
       (.I0(\PWMHigh_reg_n_0_[29] ),
        .O(nextPWMHigh0_carry__6_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1__5
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .O(nextPWMHigh0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2__5
       (.I0(\PWMHigh_reg_n_0_[3] ),
        .O(nextPWMHigh0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3__5
       (.I0(\PWMHigh_reg_n_0_[2] ),
        .O(nextPWMHigh0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4__5
       (.I0(\PWMHigh_reg_n_0_[1] ),
        .O(nextPWMHigh0_carry_i_4__5_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(\PWMLow_reg_n_0_[0] ),
        .DI({\PWMLow_reg_n_0_[4] ,\PWMLow_reg_n_0_[3] ,\PWMLow_reg_n_0_[2] ,\PWMLow_reg_n_0_[1] }),
        .O({nextPWMLow0_carry_n_4,nextPWMLow0_carry_n_5,nextPWMLow0_carry_n_6,nextPWMLow0_carry_n_7}),
        .S({nextPWMLow0_carry_i_1__5_n_0,nextPWMLow0_carry_i_2__5_n_0,nextPWMLow0_carry_i_3__5_n_0,nextPWMLow0_carry_i_4__5_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[8] ,\PWMLow_reg_n_0_[7] ,\PWMLow_reg_n_0_[6] ,\PWMLow_reg_n_0_[5] }),
        .O({nextPWMLow0_carry__0_n_4,nextPWMLow0_carry__0_n_5,nextPWMLow0_carry__0_n_6,nextPWMLow0_carry__0_n_7}),
        .S({nextPWMLow0_carry__0_i_1__5_n_0,nextPWMLow0_carry__0_i_2__5_n_0,nextPWMLow0_carry__0_i_3__5_n_0,nextPWMLow0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1__5
       (.I0(\PWMLow_reg_n_0_[8] ),
        .O(nextPWMLow0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2__5
       (.I0(\PWMLow_reg_n_0_[7] ),
        .O(nextPWMLow0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3__5
       (.I0(\PWMLow_reg_n_0_[6] ),
        .O(nextPWMLow0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4__5
       (.I0(\PWMLow_reg_n_0_[5] ),
        .O(nextPWMLow0_carry__0_i_4__5_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[12] ,\PWMLow_reg_n_0_[11] ,\PWMLow_reg_n_0_[10] ,\PWMLow_reg_n_0_[9] }),
        .O({nextPWMLow0_carry__1_n_4,nextPWMLow0_carry__1_n_5,nextPWMLow0_carry__1_n_6,nextPWMLow0_carry__1_n_7}),
        .S({nextPWMLow0_carry__1_i_1__5_n_0,nextPWMLow0_carry__1_i_2__5_n_0,nextPWMLow0_carry__1_i_3__5_n_0,nextPWMLow0_carry__1_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1__5
       (.I0(\PWMLow_reg_n_0_[12] ),
        .O(nextPWMLow0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2__5
       (.I0(\PWMLow_reg_n_0_[11] ),
        .O(nextPWMLow0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3__5
       (.I0(\PWMLow_reg_n_0_[10] ),
        .O(nextPWMLow0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4__5
       (.I0(\PWMLow_reg_n_0_[9] ),
        .O(nextPWMLow0_carry__1_i_4__5_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[16] ,\PWMLow_reg_n_0_[15] ,\PWMLow_reg_n_0_[14] ,\PWMLow_reg_n_0_[13] }),
        .O({nextPWMLow0_carry__2_n_4,nextPWMLow0_carry__2_n_5,nextPWMLow0_carry__2_n_6,nextPWMLow0_carry__2_n_7}),
        .S({nextPWMLow0_carry__2_i_1__5_n_0,nextPWMLow0_carry__2_i_2__5_n_0,nextPWMLow0_carry__2_i_3__5_n_0,nextPWMLow0_carry__2_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1__5
       (.I0(\PWMLow_reg_n_0_[16] ),
        .O(nextPWMLow0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2__5
       (.I0(\PWMLow_reg_n_0_[15] ),
        .O(nextPWMLow0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3__5
       (.I0(\PWMLow_reg_n_0_[14] ),
        .O(nextPWMLow0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4__5
       (.I0(\PWMLow_reg_n_0_[13] ),
        .O(nextPWMLow0_carry__2_i_4__5_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[20] ,\PWMLow_reg_n_0_[19] ,\PWMLow_reg_n_0_[18] ,\PWMLow_reg_n_0_[17] }),
        .O({nextPWMLow0_carry__3_n_4,nextPWMLow0_carry__3_n_5,nextPWMLow0_carry__3_n_6,nextPWMLow0_carry__3_n_7}),
        .S({nextPWMLow0_carry__3_i_1__5_n_0,nextPWMLow0_carry__3_i_2__5_n_0,nextPWMLow0_carry__3_i_3__5_n_0,nextPWMLow0_carry__3_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1__5
       (.I0(\PWMLow_reg_n_0_[20] ),
        .O(nextPWMLow0_carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2__5
       (.I0(\PWMLow_reg_n_0_[19] ),
        .O(nextPWMLow0_carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3__5
       (.I0(\PWMLow_reg_n_0_[18] ),
        .O(nextPWMLow0_carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4__5
       (.I0(\PWMLow_reg_n_0_[17] ),
        .O(nextPWMLow0_carry__3_i_4__5_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[24] ,\PWMLow_reg_n_0_[23] ,\PWMLow_reg_n_0_[22] ,\PWMLow_reg_n_0_[21] }),
        .O({nextPWMLow0_carry__4_n_4,nextPWMLow0_carry__4_n_5,nextPWMLow0_carry__4_n_6,nextPWMLow0_carry__4_n_7}),
        .S({nextPWMLow0_carry__4_i_1__5_n_0,nextPWMLow0_carry__4_i_2__5_n_0,nextPWMLow0_carry__4_i_3__5_n_0,nextPWMLow0_carry__4_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1__5
       (.I0(\PWMLow_reg_n_0_[24] ),
        .O(nextPWMLow0_carry__4_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2__5
       (.I0(\PWMLow_reg_n_0_[23] ),
        .O(nextPWMLow0_carry__4_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3__5
       (.I0(\PWMLow_reg_n_0_[22] ),
        .O(nextPWMLow0_carry__4_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4__5
       (.I0(\PWMLow_reg_n_0_[21] ),
        .O(nextPWMLow0_carry__4_i_4__5_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[28] ,\PWMLow_reg_n_0_[27] ,\PWMLow_reg_n_0_[26] ,\PWMLow_reg_n_0_[25] }),
        .O({nextPWMLow0_carry__5_n_4,nextPWMLow0_carry__5_n_5,nextPWMLow0_carry__5_n_6,nextPWMLow0_carry__5_n_7}),
        .S({nextPWMLow0_carry__5_i_1__5_n_0,nextPWMLow0_carry__5_i_2__5_n_0,nextPWMLow0_carry__5_i_3__5_n_0,nextPWMLow0_carry__5_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1__5
       (.I0(\PWMLow_reg_n_0_[28] ),
        .O(nextPWMLow0_carry__5_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2__5
       (.I0(\PWMLow_reg_n_0_[27] ),
        .O(nextPWMLow0_carry__5_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3__5
       (.I0(\PWMLow_reg_n_0_[26] ),
        .O(nextPWMLow0_carry__5_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4__5
       (.I0(\PWMLow_reg_n_0_[25] ),
        .O(nextPWMLow0_carry__5_i_4__5_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMLow_reg_n_0_[30] ,\PWMLow_reg_n_0_[29] }),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0_carry__6_n_5,nextPWMLow0_carry__6_n_6,nextPWMLow0_carry__6_n_7}),
        .S({1'b0,nextPWMLow0_carry__6_i_1__5_n_0,nextPWMLow0_carry__6_i_2__5_n_0,nextPWMLow0_carry__6_i_3__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1__5
       (.I0(\PWMLow_reg_n_0_[31] ),
        .O(nextPWMLow0_carry__6_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2__5
       (.I0(\PWMLow_reg_n_0_[30] ),
        .O(nextPWMLow0_carry__6_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3__5
       (.I0(\PWMLow_reg_n_0_[29] ),
        .O(nextPWMLow0_carry__6_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1__5
       (.I0(\PWMLow_reg_n_0_[4] ),
        .O(nextPWMLow0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2__5
       (.I0(\PWMLow_reg_n_0_[3] ),
        .O(nextPWMLow0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3__5
       (.I0(\PWMLow_reg_n_0_[2] ),
        .O(nextPWMLow0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4__5
       (.I0(\PWMLow_reg_n_0_[1] ),
        .O(nextPWMLow0_carry_i_4__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[6]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1__5 
       (.I0(\state[1]_i_2__5_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2__5_n_0 ),
        .I5(\state[1]_i_3__5_n_0 ),
        .O(\state[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2__5 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__5 
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .I1(\PWMHigh_reg_n_0_[23] ),
        .I2(\PWMHigh_reg_n_0_[20] ),
        .I3(\PWMHigh_reg_n_0_[21] ),
        .I4(\PWMHigh_reg_n_0_[25] ),
        .I5(\PWMHigh_reg_n_0_[24] ),
        .O(\state[1]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11__5 
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .I1(\PWMHigh_reg_n_0_[29] ),
        .I2(\PWMHigh_reg_n_0_[26] ),
        .I3(\PWMHigh_reg_n_0_[27] ),
        .I4(\PWMHigh_reg_n_0_[31] ),
        .I5(\PWMHigh_reg_n_0_[30] ),
        .O(\state[1]_i_11__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12__5 
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .I1(\PWMHigh_reg_n_0_[17] ),
        .I2(\PWMHigh_reg_n_0_[14] ),
        .I3(\PWMHigh_reg_n_0_[15] ),
        .I4(\PWMHigh_reg_n_0_[19] ),
        .I5(\PWMHigh_reg_n_0_[18] ),
        .O(\state[1]_i_12__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13__5 
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .I1(\PWMHigh_reg_n_0_[11] ),
        .I2(\PWMHigh_reg_n_0_[8] ),
        .I3(\PWMHigh_reg_n_0_[9] ),
        .I4(\PWMHigh_reg_n_0_[13] ),
        .I5(\PWMHigh_reg_n_0_[12] ),
        .O(\state[1]_i_13__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14__5 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\PWMHigh_reg_n_0_[1] ),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15__5 
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .I1(\PWMHigh_reg_n_0_[5] ),
        .I2(\PWMHigh_reg_n_0_[2] ),
        .I3(\PWMHigh_reg_n_0_[3] ),
        .I4(\PWMHigh_reg_n_0_[7] ),
        .I5(\PWMHigh_reg_n_0_[6] ),
        .O(\state[1]_i_15__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1__5 
       (.I0(\state[1]_i_2__5_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3__5_n_0 ),
        .O(\state[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2__5 
       (.I0(\state[1]_i_4__5_n_0 ),
        .I1(\state[1]_i_5__5_n_0 ),
        .I2(\state[1]_i_6__5_n_0 ),
        .I3(\state[1]_i_7__5_n_0 ),
        .I4(\state[1]_i_8__5_n_0 ),
        .I5(\state[1]_i_9__5_n_0 ),
        .O(\state[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3__5 
       (.I0(\state[1]_i_10__5_n_0 ),
        .I1(\state[1]_i_11__5_n_0 ),
        .I2(\state[1]_i_12__5_n_0 ),
        .I3(\state[1]_i_13__5_n_0 ),
        .I4(\state[1]_i_14__5_n_0 ),
        .I5(\state[1]_i_15__5_n_0 ),
        .O(\state[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4__5 
       (.I0(\PWMLow_reg_n_0_[22] ),
        .I1(\PWMLow_reg_n_0_[23] ),
        .I2(\PWMLow_reg_n_0_[20] ),
        .I3(\PWMLow_reg_n_0_[21] ),
        .I4(\PWMLow_reg_n_0_[25] ),
        .I5(\PWMLow_reg_n_0_[24] ),
        .O(\state[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5__5 
       (.I0(\PWMLow_reg_n_0_[28] ),
        .I1(\PWMLow_reg_n_0_[29] ),
        .I2(\PWMLow_reg_n_0_[26] ),
        .I3(\PWMLow_reg_n_0_[27] ),
        .I4(\PWMLow_reg_n_0_[31] ),
        .I5(\PWMLow_reg_n_0_[30] ),
        .O(\state[1]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6__5 
       (.I0(\PWMLow_reg_n_0_[16] ),
        .I1(\PWMLow_reg_n_0_[17] ),
        .I2(\PWMLow_reg_n_0_[14] ),
        .I3(\PWMLow_reg_n_0_[15] ),
        .I4(\PWMLow_reg_n_0_[19] ),
        .I5(\PWMLow_reg_n_0_[18] ),
        .O(\state[1]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7__5 
       (.I0(\PWMLow_reg_n_0_[10] ),
        .I1(\PWMLow_reg_n_0_[11] ),
        .I2(\PWMLow_reg_n_0_[8] ),
        .I3(\PWMLow_reg_n_0_[9] ),
        .I4(\PWMLow_reg_n_0_[13] ),
        .I5(\PWMLow_reg_n_0_[12] ),
        .O(\state[1]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8__5 
       (.I0(\PWMLow_reg_n_0_[1] ),
        .I1(\PWMLow_reg_n_0_[0] ),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9__5 
       (.I0(\PWMLow_reg_n_0_[4] ),
        .I1(\PWMLow_reg_n_0_[5] ),
        .I2(\PWMLow_reg_n_0_[2] ),
        .I3(\PWMLow_reg_n_0_[3] ),
        .I4(\PWMLow_reg_n_0_[7] ),
        .I5(\PWMLow_reg_n_0_[6] ),
        .O(\state[1]_i_9__5_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__5_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__5_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pwm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_8
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    O,
    \slv_reg2_reg[27] ,
    \slv_reg2_reg[23] ,
    \slv_reg2_reg[19] ,
    \slv_reg2_reg[15] ,
    \slv_reg2_reg[11] ,
    \slv_reg2_reg[7] ,
    \slv_reg2_reg[3] ,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[5] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    SR,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [3:0]O;
  input [3:0]\slv_reg2_reg[27] ;
  input [3:0]\slv_reg2_reg[23] ;
  input [3:0]\slv_reg2_reg[19] ;
  input [3:0]\slv_reg2_reg[15] ;
  input [3:0]\slv_reg2_reg[11] ;
  input [3:0]\slv_reg2_reg[7] ;
  input [3:0]\slv_reg2_reg[3] ;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[5] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]SR;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2__4_n_0 ;
  wire \FSM_sequential_state[2]_i_4__4_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire \PWMHigh[0]_i_1__4_n_0 ;
  wire \PWMHigh[10]_i_1__4_n_0 ;
  wire \PWMHigh[11]_i_1__4_n_0 ;
  wire \PWMHigh[12]_i_1__4_n_0 ;
  wire \PWMHigh[13]_i_1__4_n_0 ;
  wire \PWMHigh[14]_i_1__4_n_0 ;
  wire \PWMHigh[15]_i_1__4_n_0 ;
  wire \PWMHigh[16]_i_1__4_n_0 ;
  wire \PWMHigh[17]_i_1__4_n_0 ;
  wire \PWMHigh[18]_i_1__4_n_0 ;
  wire \PWMHigh[19]_i_1__4_n_0 ;
  wire \PWMHigh[1]_i_1__4_n_0 ;
  wire \PWMHigh[20]_i_1__4_n_0 ;
  wire \PWMHigh[21]_i_1__4_n_0 ;
  wire \PWMHigh[22]_i_1__4_n_0 ;
  wire \PWMHigh[23]_i_1__4_n_0 ;
  wire \PWMHigh[24]_i_1__4_n_0 ;
  wire \PWMHigh[25]_i_1__4_n_0 ;
  wire \PWMHigh[26]_i_1__4_n_0 ;
  wire \PWMHigh[27]_i_1__4_n_0 ;
  wire \PWMHigh[28]_i_1__4_n_0 ;
  wire \PWMHigh[29]_i_1__4_n_0 ;
  wire \PWMHigh[2]_i_1__4_n_0 ;
  wire \PWMHigh[30]_i_1__4_n_0 ;
  wire \PWMHigh[31]_i_1__4_n_0 ;
  wire \PWMHigh[31]_i_2__4_n_0 ;
  wire \PWMHigh[3]_i_1__4_n_0 ;
  wire \PWMHigh[4]_i_1__4_n_0 ;
  wire \PWMHigh[5]_i_1__4_n_0 ;
  wire \PWMHigh[6]_i_1__4_n_0 ;
  wire \PWMHigh[7]_i_1__4_n_0 ;
  wire \PWMHigh[8]_i_1__4_n_0 ;
  wire \PWMHigh[9]_i_1__4_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire \PWMHigh_reg_n_0_[0] ;
  wire \PWMHigh_reg_n_0_[10] ;
  wire \PWMHigh_reg_n_0_[11] ;
  wire \PWMHigh_reg_n_0_[12] ;
  wire \PWMHigh_reg_n_0_[13] ;
  wire \PWMHigh_reg_n_0_[14] ;
  wire \PWMHigh_reg_n_0_[15] ;
  wire \PWMHigh_reg_n_0_[16] ;
  wire \PWMHigh_reg_n_0_[17] ;
  wire \PWMHigh_reg_n_0_[18] ;
  wire \PWMHigh_reg_n_0_[19] ;
  wire \PWMHigh_reg_n_0_[1] ;
  wire \PWMHigh_reg_n_0_[20] ;
  wire \PWMHigh_reg_n_0_[21] ;
  wire \PWMHigh_reg_n_0_[22] ;
  wire \PWMHigh_reg_n_0_[23] ;
  wire \PWMHigh_reg_n_0_[24] ;
  wire \PWMHigh_reg_n_0_[25] ;
  wire \PWMHigh_reg_n_0_[26] ;
  wire \PWMHigh_reg_n_0_[27] ;
  wire \PWMHigh_reg_n_0_[28] ;
  wire \PWMHigh_reg_n_0_[29] ;
  wire \PWMHigh_reg_n_0_[2] ;
  wire \PWMHigh_reg_n_0_[30] ;
  wire \PWMHigh_reg_n_0_[31] ;
  wire \PWMHigh_reg_n_0_[3] ;
  wire \PWMHigh_reg_n_0_[4] ;
  wire \PWMHigh_reg_n_0_[5] ;
  wire \PWMHigh_reg_n_0_[6] ;
  wire \PWMHigh_reg_n_0_[7] ;
  wire \PWMHigh_reg_n_0_[8] ;
  wire \PWMHigh_reg_n_0_[9] ;
  wire \PWMLow[0]_i_1__4_n_0 ;
  wire \PWMLow[10]_i_1__4_n_0 ;
  wire \PWMLow[11]_i_1__4_n_0 ;
  wire \PWMLow[12]_i_1__4_n_0 ;
  wire \PWMLow[13]_i_1__4_n_0 ;
  wire \PWMLow[14]_i_1__4_n_0 ;
  wire \PWMLow[15]_i_1__4_n_0 ;
  wire \PWMLow[16]_i_1__4_n_0 ;
  wire \PWMLow[17]_i_1__4_n_0 ;
  wire \PWMLow[18]_i_1__4_n_0 ;
  wire \PWMLow[19]_i_1__4_n_0 ;
  wire \PWMLow[1]_i_1__4_n_0 ;
  wire \PWMLow[20]_i_1__4_n_0 ;
  wire \PWMLow[21]_i_1__4_n_0 ;
  wire \PWMLow[22]_i_1__4_n_0 ;
  wire \PWMLow[23]_i_1__4_n_0 ;
  wire \PWMLow[24]_i_1__4_n_0 ;
  wire \PWMLow[25]_i_1__4_n_0 ;
  wire \PWMLow[26]_i_1__4_n_0 ;
  wire \PWMLow[27]_i_1__4_n_0 ;
  wire \PWMLow[28]_i_1__4_n_0 ;
  wire \PWMLow[29]_i_1__4_n_0 ;
  wire \PWMLow[2]_i_1__4_n_0 ;
  wire \PWMLow[30]_i_1__4_n_0 ;
  wire \PWMLow[31]_i_1__4_n_0 ;
  wire \PWMLow[31]_i_2__4_n_0 ;
  wire \PWMLow[3]_i_1__4_n_0 ;
  wire \PWMLow[4]_i_1__4_n_0 ;
  wire \PWMLow[5]_i_1__4_n_0 ;
  wire \PWMLow[6]_i_1__4_n_0 ;
  wire \PWMLow[7]_i_1__4_n_0 ;
  wire \PWMLow[8]_i_1__4_n_0 ;
  wire \PWMLow[9]_i_1__4_n_0 ;
  wire \PWMLow_reg_n_0_[0] ;
  wire \PWMLow_reg_n_0_[10] ;
  wire \PWMLow_reg_n_0_[11] ;
  wire \PWMLow_reg_n_0_[12] ;
  wire \PWMLow_reg_n_0_[13] ;
  wire \PWMLow_reg_n_0_[14] ;
  wire \PWMLow_reg_n_0_[15] ;
  wire \PWMLow_reg_n_0_[16] ;
  wire \PWMLow_reg_n_0_[17] ;
  wire \PWMLow_reg_n_0_[18] ;
  wire \PWMLow_reg_n_0_[19] ;
  wire \PWMLow_reg_n_0_[1] ;
  wire \PWMLow_reg_n_0_[20] ;
  wire \PWMLow_reg_n_0_[21] ;
  wire \PWMLow_reg_n_0_[22] ;
  wire \PWMLow_reg_n_0_[23] ;
  wire \PWMLow_reg_n_0_[24] ;
  wire \PWMLow_reg_n_0_[25] ;
  wire \PWMLow_reg_n_0_[26] ;
  wire \PWMLow_reg_n_0_[27] ;
  wire \PWMLow_reg_n_0_[28] ;
  wire \PWMLow_reg_n_0_[29] ;
  wire \PWMLow_reg_n_0_[2] ;
  wire \PWMLow_reg_n_0_[30] ;
  wire \PWMLow_reg_n_0_[31] ;
  wire \PWMLow_reg_n_0_[3] ;
  wire \PWMLow_reg_n_0_[4] ;
  wire \PWMLow_reg_n_0_[5] ;
  wire \PWMLow_reg_n_0_[6] ;
  wire \PWMLow_reg_n_0_[7] ;
  wire \PWMLow_reg_n_0_[8] ;
  wire \PWMLow_reg_n_0_[9] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [2:0]in0;
  wire nextPWMCount;
  wire nextPWMHigh0_carry__0_i_1__4_n_0;
  wire nextPWMHigh0_carry__0_i_2__4_n_0;
  wire nextPWMHigh0_carry__0_i_3__4_n_0;
  wire nextPWMHigh0_carry__0_i_4__4_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__0_n_4;
  wire nextPWMHigh0_carry__0_n_5;
  wire nextPWMHigh0_carry__0_n_6;
  wire nextPWMHigh0_carry__0_n_7;
  wire nextPWMHigh0_carry__1_i_1__4_n_0;
  wire nextPWMHigh0_carry__1_i_2__4_n_0;
  wire nextPWMHigh0_carry__1_i_3__4_n_0;
  wire nextPWMHigh0_carry__1_i_4__4_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__1_n_4;
  wire nextPWMHigh0_carry__1_n_5;
  wire nextPWMHigh0_carry__1_n_6;
  wire nextPWMHigh0_carry__1_n_7;
  wire nextPWMHigh0_carry__2_i_1__4_n_0;
  wire nextPWMHigh0_carry__2_i_2__4_n_0;
  wire nextPWMHigh0_carry__2_i_3__4_n_0;
  wire nextPWMHigh0_carry__2_i_4__4_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__2_n_4;
  wire nextPWMHigh0_carry__2_n_5;
  wire nextPWMHigh0_carry__2_n_6;
  wire nextPWMHigh0_carry__2_n_7;
  wire nextPWMHigh0_carry__3_i_1__4_n_0;
  wire nextPWMHigh0_carry__3_i_2__4_n_0;
  wire nextPWMHigh0_carry__3_i_3__4_n_0;
  wire nextPWMHigh0_carry__3_i_4__4_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__3_n_4;
  wire nextPWMHigh0_carry__3_n_5;
  wire nextPWMHigh0_carry__3_n_6;
  wire nextPWMHigh0_carry__3_n_7;
  wire nextPWMHigh0_carry__4_i_1__4_n_0;
  wire nextPWMHigh0_carry__4_i_2__4_n_0;
  wire nextPWMHigh0_carry__4_i_3__4_n_0;
  wire nextPWMHigh0_carry__4_i_4__4_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__4_n_4;
  wire nextPWMHigh0_carry__4_n_5;
  wire nextPWMHigh0_carry__4_n_6;
  wire nextPWMHigh0_carry__4_n_7;
  wire nextPWMHigh0_carry__5_i_1__4_n_0;
  wire nextPWMHigh0_carry__5_i_2__4_n_0;
  wire nextPWMHigh0_carry__5_i_3__4_n_0;
  wire nextPWMHigh0_carry__5_i_4__4_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__5_n_4;
  wire nextPWMHigh0_carry__5_n_5;
  wire nextPWMHigh0_carry__5_n_6;
  wire nextPWMHigh0_carry__5_n_7;
  wire nextPWMHigh0_carry__6_i_1__4_n_0;
  wire nextPWMHigh0_carry__6_i_2__4_n_0;
  wire nextPWMHigh0_carry__6_i_3__4_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry__6_n_5;
  wire nextPWMHigh0_carry__6_n_6;
  wire nextPWMHigh0_carry__6_n_7;
  wire nextPWMHigh0_carry_i_1__4_n_0;
  wire nextPWMHigh0_carry_i_2__4_n_0;
  wire nextPWMHigh0_carry_i_3__4_n_0;
  wire nextPWMHigh0_carry_i_4__4_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire nextPWMHigh0_carry_n_4;
  wire nextPWMHigh0_carry_n_5;
  wire nextPWMHigh0_carry_n_6;
  wire nextPWMHigh0_carry_n_7;
  wire nextPWMLow0_carry__0_i_1__4_n_0;
  wire nextPWMLow0_carry__0_i_2__4_n_0;
  wire nextPWMLow0_carry__0_i_3__4_n_0;
  wire nextPWMLow0_carry__0_i_4__4_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__0_n_4;
  wire nextPWMLow0_carry__0_n_5;
  wire nextPWMLow0_carry__0_n_6;
  wire nextPWMLow0_carry__0_n_7;
  wire nextPWMLow0_carry__1_i_1__4_n_0;
  wire nextPWMLow0_carry__1_i_2__4_n_0;
  wire nextPWMLow0_carry__1_i_3__4_n_0;
  wire nextPWMLow0_carry__1_i_4__4_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__1_n_4;
  wire nextPWMLow0_carry__1_n_5;
  wire nextPWMLow0_carry__1_n_6;
  wire nextPWMLow0_carry__1_n_7;
  wire nextPWMLow0_carry__2_i_1__4_n_0;
  wire nextPWMLow0_carry__2_i_2__4_n_0;
  wire nextPWMLow0_carry__2_i_3__4_n_0;
  wire nextPWMLow0_carry__2_i_4__4_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__2_n_4;
  wire nextPWMLow0_carry__2_n_5;
  wire nextPWMLow0_carry__2_n_6;
  wire nextPWMLow0_carry__2_n_7;
  wire nextPWMLow0_carry__3_i_1__4_n_0;
  wire nextPWMLow0_carry__3_i_2__4_n_0;
  wire nextPWMLow0_carry__3_i_3__4_n_0;
  wire nextPWMLow0_carry__3_i_4__4_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__3_n_4;
  wire nextPWMLow0_carry__3_n_5;
  wire nextPWMLow0_carry__3_n_6;
  wire nextPWMLow0_carry__3_n_7;
  wire nextPWMLow0_carry__4_i_1__4_n_0;
  wire nextPWMLow0_carry__4_i_2__4_n_0;
  wire nextPWMLow0_carry__4_i_3__4_n_0;
  wire nextPWMLow0_carry__4_i_4__4_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__4_n_4;
  wire nextPWMLow0_carry__4_n_5;
  wire nextPWMLow0_carry__4_n_6;
  wire nextPWMLow0_carry__4_n_7;
  wire nextPWMLow0_carry__5_i_1__4_n_0;
  wire nextPWMLow0_carry__5_i_2__4_n_0;
  wire nextPWMLow0_carry__5_i_3__4_n_0;
  wire nextPWMLow0_carry__5_i_4__4_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__5_n_4;
  wire nextPWMLow0_carry__5_n_5;
  wire nextPWMLow0_carry__5_n_6;
  wire nextPWMLow0_carry__5_n_7;
  wire nextPWMLow0_carry__6_i_1__4_n_0;
  wire nextPWMLow0_carry__6_i_2__4_n_0;
  wire nextPWMLow0_carry__6_i_3__4_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry__6_n_5;
  wire nextPWMLow0_carry__6_n_6;
  wire nextPWMLow0_carry__6_n_7;
  wire nextPWMLow0_carry_i_1__4_n_0;
  wire nextPWMLow0_carry_i_2__4_n_0;
  wire nextPWMLow0_carry_i_3__4_n_0;
  wire nextPWMLow0_carry_i_4__4_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire nextPWMLow0_carry_n_4;
  wire nextPWMLow0_carry_n_5;
  wire nextPWMLow0_carry_n_6;
  wire nextPWMLow0_carry_n_7;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[5] ;
  wire [3:0]\slv_reg2_reg[11] ;
  wire [3:0]\slv_reg2_reg[15] ;
  wire [3:0]\slv_reg2_reg[19] ;
  wire [3:0]\slv_reg2_reg[23] ;
  wire [3:0]\slv_reg2_reg[27] ;
  wire [3:0]\slv_reg2_reg[3] ;
  wire [3:0]\slv_reg2_reg[7] ;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[0]_i_2__4_n_0 ;
  wire \state[1]_i_10__4_n_0 ;
  wire \state[1]_i_11__4_n_0 ;
  wire \state[1]_i_12__4_n_0 ;
  wire \state[1]_i_13__4_n_0 ;
  wire \state[1]_i_14__4_n_0 ;
  wire \state[1]_i_15__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire \state[1]_i_2__4_n_0 ;
  wire \state[1]_i_3__4_n_0 ;
  wire \state[1]_i_4__4_n_0 ;
  wire \state[1]_i_5__4_n_0 ;
  wire \state[1]_i_6__4_n_0 ;
  wire \state[1]_i_7__4_n_0 ;
  wire \state[1]_i_8__4_n_0 ;
  wire \state[1]_i_9__4_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[5] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[5] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1__4 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[5] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2__4 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4__4_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4__4 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1__4 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [0]),
        .O(\PWMHigh[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1__4 
       (.I0(nextPWMHigh0_carry__1_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [2]),
        .O(\PWMHigh[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1__4 
       (.I0(nextPWMHigh0_carry__1_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [3]),
        .O(\PWMHigh[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1__4 
       (.I0(nextPWMHigh0_carry__1_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [0]),
        .O(\PWMHigh[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1__4 
       (.I0(nextPWMHigh0_carry__2_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [1]),
        .O(\PWMHigh[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1__4 
       (.I0(nextPWMHigh0_carry__2_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [2]),
        .O(\PWMHigh[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1__4 
       (.I0(nextPWMHigh0_carry__2_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [3]),
        .O(\PWMHigh[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1__4 
       (.I0(nextPWMHigh0_carry__2_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [0]),
        .O(\PWMHigh[16]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1__4 
       (.I0(nextPWMHigh0_carry__3_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [1]),
        .O(\PWMHigh[17]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1__4 
       (.I0(nextPWMHigh0_carry__3_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [2]),
        .O(\PWMHigh[18]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1__4 
       (.I0(nextPWMHigh0_carry__3_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [3]),
        .O(\PWMHigh[19]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1__4 
       (.I0(nextPWMHigh0_carry_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [1]),
        .O(\PWMHigh[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1__4 
       (.I0(nextPWMHigh0_carry__3_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [0]),
        .O(\PWMHigh[20]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1__4 
       (.I0(nextPWMHigh0_carry__4_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [1]),
        .O(\PWMHigh[21]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1__4 
       (.I0(nextPWMHigh0_carry__4_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [2]),
        .O(\PWMHigh[22]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1__4 
       (.I0(nextPWMHigh0_carry__4_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [3]),
        .O(\PWMHigh[23]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1__4 
       (.I0(nextPWMHigh0_carry__4_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [0]),
        .O(\PWMHigh[24]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1__4 
       (.I0(nextPWMHigh0_carry__5_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [1]),
        .O(\PWMHigh[25]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1__4 
       (.I0(nextPWMHigh0_carry__5_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [2]),
        .O(\PWMHigh[26]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1__4 
       (.I0(nextPWMHigh0_carry__5_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [3]),
        .O(\PWMHigh[27]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1__4 
       (.I0(nextPWMHigh0_carry__5_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[0]),
        .O(\PWMHigh[28]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1__4 
       (.I0(nextPWMHigh0_carry__6_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[1]),
        .O(\PWMHigh[29]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1__4 
       (.I0(nextPWMHigh0_carry_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [2]),
        .O(\PWMHigh[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1__4 
       (.I0(nextPWMHigh0_carry__6_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[2]),
        .O(\PWMHigh[30]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1__4 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2__4 
       (.I0(nextPWMHigh0_carry__6_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[3]),
        .O(\PWMHigh[31]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1__4 
       (.I0(nextPWMHigh0_carry_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [3]),
        .O(\PWMHigh[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1__4 
       (.I0(nextPWMHigh0_carry_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [0]),
        .O(\PWMHigh[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1__4 
       (.I0(nextPWMHigh0_carry__0_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [1]),
        .O(\PWMHigh[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1__4 
       (.I0(nextPWMHigh0_carry__0_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [2]),
        .O(\PWMHigh[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1__4 
       (.I0(nextPWMHigh0_carry__0_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [3]),
        .O(\PWMHigh[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1__4 
       (.I0(nextPWMHigh0_carry__0_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [0]),
        .O(\PWMHigh[8]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1__4 
       (.I0(nextPWMHigh0_carry__1_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [1]),
        .O(\PWMHigh[9]_i_1__4_n_0 ));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[0]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[10]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[11]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[12]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[13]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[14]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[15]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[16]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[17]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[18]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[19]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[1]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[20]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[21]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[22]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[23]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[24]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[25]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[26]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[27]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[28]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[29]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[2]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[30]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[31]_i_2__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[3]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[4]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[5]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[6]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[7]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[8]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__4_n_0 ),
        .D(\PWMHigh[9]_i_1__4_n_0 ),
        .Q(\PWMHigh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1__4 
       (.I0(\PWMLow_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(\PWMLow[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1__4 
       (.I0(nextPWMLow0_carry__1_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(\PWMLow[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1__4 
       (.I0(nextPWMLow0_carry__1_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(\PWMLow[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1__4 
       (.I0(nextPWMLow0_carry__1_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(\PWMLow[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1__4 
       (.I0(nextPWMLow0_carry__2_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(\PWMLow[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1__4 
       (.I0(nextPWMLow0_carry__2_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(\PWMLow[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1__4 
       (.I0(nextPWMLow0_carry__2_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(\PWMLow[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1__4 
       (.I0(nextPWMLow0_carry__2_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(\PWMLow[16]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1__4 
       (.I0(nextPWMLow0_carry__3_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(\PWMLow[17]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1__4 
       (.I0(nextPWMLow0_carry__3_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(\PWMLow[18]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1__4 
       (.I0(nextPWMLow0_carry__3_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(\PWMLow[19]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1__4 
       (.I0(nextPWMLow0_carry_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(\PWMLow[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1__4 
       (.I0(nextPWMLow0_carry__3_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(\PWMLow[20]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1__4 
       (.I0(nextPWMLow0_carry__4_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(\PWMLow[21]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1__4 
       (.I0(nextPWMLow0_carry__4_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(\PWMLow[22]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1__4 
       (.I0(nextPWMLow0_carry__4_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(\PWMLow[23]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1__4 
       (.I0(nextPWMLow0_carry__4_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(\PWMLow[24]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1__4 
       (.I0(nextPWMLow0_carry__5_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(\PWMLow[25]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1__4 
       (.I0(nextPWMLow0_carry__5_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(\PWMLow[26]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1__4 
       (.I0(nextPWMLow0_carry__5_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(\PWMLow[27]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1__4 
       (.I0(nextPWMLow0_carry__5_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(\PWMLow[28]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1__4 
       (.I0(nextPWMLow0_carry__6_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(\PWMLow[29]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1__4 
       (.I0(nextPWMLow0_carry_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(\PWMLow[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1__4 
       (.I0(nextPWMLow0_carry__6_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(\PWMLow[30]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1__4 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2__4 
       (.I0(nextPWMLow0_carry__6_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(\PWMLow[31]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1__4 
       (.I0(nextPWMLow0_carry_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(\PWMLow[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1__4 
       (.I0(nextPWMLow0_carry_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(\PWMLow[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1__4 
       (.I0(nextPWMLow0_carry__0_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(\PWMLow[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1__4 
       (.I0(nextPWMLow0_carry__0_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(\PWMLow[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1__4 
       (.I0(nextPWMLow0_carry__0_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(\PWMLow[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1__4 
       (.I0(nextPWMLow0_carry__0_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(\PWMLow[8]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1__4 
       (.I0(nextPWMLow0_carry__1_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(\PWMLow[9]_i_1__4_n_0 ));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[0]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[10]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[11]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[12]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[13]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[14]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[15]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[16]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[17]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[18]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[19]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[1]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[20]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[21]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[22]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[23]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[24]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[25]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[26]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[27]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[28]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[29]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[2]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[30]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[31]_i_2__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[3]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[4]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[5]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[6]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[7]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[8]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__4_n_0 ),
        .D(\PWMLow[9]_i_1__4_n_0 ),
        .Q(\PWMLow_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1__1
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2__1
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3__1
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4__1
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1__1
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2__1
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3__1
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4__1
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1__1
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2__1
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3__1
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4__1
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1__1
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2__1
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3__1
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4__1
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1__1
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2__1
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3__1
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4__1
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1__1
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2__1
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3__1
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4__1
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1__4
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2__1
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3__1
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4__1
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1__1
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2__1
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3__1
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4__4
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(\PWMHigh_reg_n_0_[0] ),
        .DI({\PWMHigh_reg_n_0_[4] ,\PWMHigh_reg_n_0_[3] ,\PWMHigh_reg_n_0_[2] ,\PWMHigh_reg_n_0_[1] }),
        .O({nextPWMHigh0_carry_n_4,nextPWMHigh0_carry_n_5,nextPWMHigh0_carry_n_6,nextPWMHigh0_carry_n_7}),
        .S({nextPWMHigh0_carry_i_1__4_n_0,nextPWMHigh0_carry_i_2__4_n_0,nextPWMHigh0_carry_i_3__4_n_0,nextPWMHigh0_carry_i_4__4_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[8] ,\PWMHigh_reg_n_0_[7] ,\PWMHigh_reg_n_0_[6] ,\PWMHigh_reg_n_0_[5] }),
        .O({nextPWMHigh0_carry__0_n_4,nextPWMHigh0_carry__0_n_5,nextPWMHigh0_carry__0_n_6,nextPWMHigh0_carry__0_n_7}),
        .S({nextPWMHigh0_carry__0_i_1__4_n_0,nextPWMHigh0_carry__0_i_2__4_n_0,nextPWMHigh0_carry__0_i_3__4_n_0,nextPWMHigh0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1__4
       (.I0(\PWMHigh_reg_n_0_[8] ),
        .O(nextPWMHigh0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2__4
       (.I0(\PWMHigh_reg_n_0_[7] ),
        .O(nextPWMHigh0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3__4
       (.I0(\PWMHigh_reg_n_0_[6] ),
        .O(nextPWMHigh0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4__4
       (.I0(\PWMHigh_reg_n_0_[5] ),
        .O(nextPWMHigh0_carry__0_i_4__4_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[12] ,\PWMHigh_reg_n_0_[11] ,\PWMHigh_reg_n_0_[10] ,\PWMHigh_reg_n_0_[9] }),
        .O({nextPWMHigh0_carry__1_n_4,nextPWMHigh0_carry__1_n_5,nextPWMHigh0_carry__1_n_6,nextPWMHigh0_carry__1_n_7}),
        .S({nextPWMHigh0_carry__1_i_1__4_n_0,nextPWMHigh0_carry__1_i_2__4_n_0,nextPWMHigh0_carry__1_i_3__4_n_0,nextPWMHigh0_carry__1_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1__4
       (.I0(\PWMHigh_reg_n_0_[12] ),
        .O(nextPWMHigh0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2__4
       (.I0(\PWMHigh_reg_n_0_[11] ),
        .O(nextPWMHigh0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3__4
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .O(nextPWMHigh0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4__4
       (.I0(\PWMHigh_reg_n_0_[9] ),
        .O(nextPWMHigh0_carry__1_i_4__4_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[16] ,\PWMHigh_reg_n_0_[15] ,\PWMHigh_reg_n_0_[14] ,\PWMHigh_reg_n_0_[13] }),
        .O({nextPWMHigh0_carry__2_n_4,nextPWMHigh0_carry__2_n_5,nextPWMHigh0_carry__2_n_6,nextPWMHigh0_carry__2_n_7}),
        .S({nextPWMHigh0_carry__2_i_1__4_n_0,nextPWMHigh0_carry__2_i_2__4_n_0,nextPWMHigh0_carry__2_i_3__4_n_0,nextPWMHigh0_carry__2_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1__4
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .O(nextPWMHigh0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2__4
       (.I0(\PWMHigh_reg_n_0_[15] ),
        .O(nextPWMHigh0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3__4
       (.I0(\PWMHigh_reg_n_0_[14] ),
        .O(nextPWMHigh0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4__4
       (.I0(\PWMHigh_reg_n_0_[13] ),
        .O(nextPWMHigh0_carry__2_i_4__4_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[20] ,\PWMHigh_reg_n_0_[19] ,\PWMHigh_reg_n_0_[18] ,\PWMHigh_reg_n_0_[17] }),
        .O({nextPWMHigh0_carry__3_n_4,nextPWMHigh0_carry__3_n_5,nextPWMHigh0_carry__3_n_6,nextPWMHigh0_carry__3_n_7}),
        .S({nextPWMHigh0_carry__3_i_1__4_n_0,nextPWMHigh0_carry__3_i_2__4_n_0,nextPWMHigh0_carry__3_i_3__4_n_0,nextPWMHigh0_carry__3_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1__4
       (.I0(\PWMHigh_reg_n_0_[20] ),
        .O(nextPWMHigh0_carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2__4
       (.I0(\PWMHigh_reg_n_0_[19] ),
        .O(nextPWMHigh0_carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3__4
       (.I0(\PWMHigh_reg_n_0_[18] ),
        .O(nextPWMHigh0_carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4__4
       (.I0(\PWMHigh_reg_n_0_[17] ),
        .O(nextPWMHigh0_carry__3_i_4__4_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[24] ,\PWMHigh_reg_n_0_[23] ,\PWMHigh_reg_n_0_[22] ,\PWMHigh_reg_n_0_[21] }),
        .O({nextPWMHigh0_carry__4_n_4,nextPWMHigh0_carry__4_n_5,nextPWMHigh0_carry__4_n_6,nextPWMHigh0_carry__4_n_7}),
        .S({nextPWMHigh0_carry__4_i_1__4_n_0,nextPWMHigh0_carry__4_i_2__4_n_0,nextPWMHigh0_carry__4_i_3__4_n_0,nextPWMHigh0_carry__4_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1__4
       (.I0(\PWMHigh_reg_n_0_[24] ),
        .O(nextPWMHigh0_carry__4_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2__4
       (.I0(\PWMHigh_reg_n_0_[23] ),
        .O(nextPWMHigh0_carry__4_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3__4
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .O(nextPWMHigh0_carry__4_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4__4
       (.I0(\PWMHigh_reg_n_0_[21] ),
        .O(nextPWMHigh0_carry__4_i_4__4_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[28] ,\PWMHigh_reg_n_0_[27] ,\PWMHigh_reg_n_0_[26] ,\PWMHigh_reg_n_0_[25] }),
        .O({nextPWMHigh0_carry__5_n_4,nextPWMHigh0_carry__5_n_5,nextPWMHigh0_carry__5_n_6,nextPWMHigh0_carry__5_n_7}),
        .S({nextPWMHigh0_carry__5_i_1__4_n_0,nextPWMHigh0_carry__5_i_2__4_n_0,nextPWMHigh0_carry__5_i_3__4_n_0,nextPWMHigh0_carry__5_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1__4
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .O(nextPWMHigh0_carry__5_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2__4
       (.I0(\PWMHigh_reg_n_0_[27] ),
        .O(nextPWMHigh0_carry__5_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3__4
       (.I0(\PWMHigh_reg_n_0_[26] ),
        .O(nextPWMHigh0_carry__5_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4__4
       (.I0(\PWMHigh_reg_n_0_[25] ),
        .O(nextPWMHigh0_carry__5_i_4__4_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMHigh_reg_n_0_[30] ,\PWMHigh_reg_n_0_[29] }),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0_carry__6_n_5,nextPWMHigh0_carry__6_n_6,nextPWMHigh0_carry__6_n_7}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1__4_n_0,nextPWMHigh0_carry__6_i_2__4_n_0,nextPWMHigh0_carry__6_i_3__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1__4
       (.I0(\PWMHigh_reg_n_0_[31] ),
        .O(nextPWMHigh0_carry__6_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2__4
       (.I0(\PWMHigh_reg_n_0_[30] ),
        .O(nextPWMHigh0_carry__6_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3__4
       (.I0(\PWMHigh_reg_n_0_[29] ),
        .O(nextPWMHigh0_carry__6_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1__4
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .O(nextPWMHigh0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2__4
       (.I0(\PWMHigh_reg_n_0_[3] ),
        .O(nextPWMHigh0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3__4
       (.I0(\PWMHigh_reg_n_0_[2] ),
        .O(nextPWMHigh0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4__4
       (.I0(\PWMHigh_reg_n_0_[1] ),
        .O(nextPWMHigh0_carry_i_4__4_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(\PWMLow_reg_n_0_[0] ),
        .DI({\PWMLow_reg_n_0_[4] ,\PWMLow_reg_n_0_[3] ,\PWMLow_reg_n_0_[2] ,\PWMLow_reg_n_0_[1] }),
        .O({nextPWMLow0_carry_n_4,nextPWMLow0_carry_n_5,nextPWMLow0_carry_n_6,nextPWMLow0_carry_n_7}),
        .S({nextPWMLow0_carry_i_1__4_n_0,nextPWMLow0_carry_i_2__4_n_0,nextPWMLow0_carry_i_3__4_n_0,nextPWMLow0_carry_i_4__4_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[8] ,\PWMLow_reg_n_0_[7] ,\PWMLow_reg_n_0_[6] ,\PWMLow_reg_n_0_[5] }),
        .O({nextPWMLow0_carry__0_n_4,nextPWMLow0_carry__0_n_5,nextPWMLow0_carry__0_n_6,nextPWMLow0_carry__0_n_7}),
        .S({nextPWMLow0_carry__0_i_1__4_n_0,nextPWMLow0_carry__0_i_2__4_n_0,nextPWMLow0_carry__0_i_3__4_n_0,nextPWMLow0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1__4
       (.I0(\PWMLow_reg_n_0_[8] ),
        .O(nextPWMLow0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2__4
       (.I0(\PWMLow_reg_n_0_[7] ),
        .O(nextPWMLow0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3__4
       (.I0(\PWMLow_reg_n_0_[6] ),
        .O(nextPWMLow0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4__4
       (.I0(\PWMLow_reg_n_0_[5] ),
        .O(nextPWMLow0_carry__0_i_4__4_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[12] ,\PWMLow_reg_n_0_[11] ,\PWMLow_reg_n_0_[10] ,\PWMLow_reg_n_0_[9] }),
        .O({nextPWMLow0_carry__1_n_4,nextPWMLow0_carry__1_n_5,nextPWMLow0_carry__1_n_6,nextPWMLow0_carry__1_n_7}),
        .S({nextPWMLow0_carry__1_i_1__4_n_0,nextPWMLow0_carry__1_i_2__4_n_0,nextPWMLow0_carry__1_i_3__4_n_0,nextPWMLow0_carry__1_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1__4
       (.I0(\PWMLow_reg_n_0_[12] ),
        .O(nextPWMLow0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2__4
       (.I0(\PWMLow_reg_n_0_[11] ),
        .O(nextPWMLow0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3__4
       (.I0(\PWMLow_reg_n_0_[10] ),
        .O(nextPWMLow0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4__4
       (.I0(\PWMLow_reg_n_0_[9] ),
        .O(nextPWMLow0_carry__1_i_4__4_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[16] ,\PWMLow_reg_n_0_[15] ,\PWMLow_reg_n_0_[14] ,\PWMLow_reg_n_0_[13] }),
        .O({nextPWMLow0_carry__2_n_4,nextPWMLow0_carry__2_n_5,nextPWMLow0_carry__2_n_6,nextPWMLow0_carry__2_n_7}),
        .S({nextPWMLow0_carry__2_i_1__4_n_0,nextPWMLow0_carry__2_i_2__4_n_0,nextPWMLow0_carry__2_i_3__4_n_0,nextPWMLow0_carry__2_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1__4
       (.I0(\PWMLow_reg_n_0_[16] ),
        .O(nextPWMLow0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2__4
       (.I0(\PWMLow_reg_n_0_[15] ),
        .O(nextPWMLow0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3__4
       (.I0(\PWMLow_reg_n_0_[14] ),
        .O(nextPWMLow0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4__4
       (.I0(\PWMLow_reg_n_0_[13] ),
        .O(nextPWMLow0_carry__2_i_4__4_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[20] ,\PWMLow_reg_n_0_[19] ,\PWMLow_reg_n_0_[18] ,\PWMLow_reg_n_0_[17] }),
        .O({nextPWMLow0_carry__3_n_4,nextPWMLow0_carry__3_n_5,nextPWMLow0_carry__3_n_6,nextPWMLow0_carry__3_n_7}),
        .S({nextPWMLow0_carry__3_i_1__4_n_0,nextPWMLow0_carry__3_i_2__4_n_0,nextPWMLow0_carry__3_i_3__4_n_0,nextPWMLow0_carry__3_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1__4
       (.I0(\PWMLow_reg_n_0_[20] ),
        .O(nextPWMLow0_carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2__4
       (.I0(\PWMLow_reg_n_0_[19] ),
        .O(nextPWMLow0_carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3__4
       (.I0(\PWMLow_reg_n_0_[18] ),
        .O(nextPWMLow0_carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4__4
       (.I0(\PWMLow_reg_n_0_[17] ),
        .O(nextPWMLow0_carry__3_i_4__4_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[24] ,\PWMLow_reg_n_0_[23] ,\PWMLow_reg_n_0_[22] ,\PWMLow_reg_n_0_[21] }),
        .O({nextPWMLow0_carry__4_n_4,nextPWMLow0_carry__4_n_5,nextPWMLow0_carry__4_n_6,nextPWMLow0_carry__4_n_7}),
        .S({nextPWMLow0_carry__4_i_1__4_n_0,nextPWMLow0_carry__4_i_2__4_n_0,nextPWMLow0_carry__4_i_3__4_n_0,nextPWMLow0_carry__4_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1__4
       (.I0(\PWMLow_reg_n_0_[24] ),
        .O(nextPWMLow0_carry__4_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2__4
       (.I0(\PWMLow_reg_n_0_[23] ),
        .O(nextPWMLow0_carry__4_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3__4
       (.I0(\PWMLow_reg_n_0_[22] ),
        .O(nextPWMLow0_carry__4_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4__4
       (.I0(\PWMLow_reg_n_0_[21] ),
        .O(nextPWMLow0_carry__4_i_4__4_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[28] ,\PWMLow_reg_n_0_[27] ,\PWMLow_reg_n_0_[26] ,\PWMLow_reg_n_0_[25] }),
        .O({nextPWMLow0_carry__5_n_4,nextPWMLow0_carry__5_n_5,nextPWMLow0_carry__5_n_6,nextPWMLow0_carry__5_n_7}),
        .S({nextPWMLow0_carry__5_i_1__4_n_0,nextPWMLow0_carry__5_i_2__4_n_0,nextPWMLow0_carry__5_i_3__4_n_0,nextPWMLow0_carry__5_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1__4
       (.I0(\PWMLow_reg_n_0_[28] ),
        .O(nextPWMLow0_carry__5_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2__4
       (.I0(\PWMLow_reg_n_0_[27] ),
        .O(nextPWMLow0_carry__5_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3__4
       (.I0(\PWMLow_reg_n_0_[26] ),
        .O(nextPWMLow0_carry__5_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4__4
       (.I0(\PWMLow_reg_n_0_[25] ),
        .O(nextPWMLow0_carry__5_i_4__4_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMLow_reg_n_0_[30] ,\PWMLow_reg_n_0_[29] }),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0_carry__6_n_5,nextPWMLow0_carry__6_n_6,nextPWMLow0_carry__6_n_7}),
        .S({1'b0,nextPWMLow0_carry__6_i_1__4_n_0,nextPWMLow0_carry__6_i_2__4_n_0,nextPWMLow0_carry__6_i_3__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1__4
       (.I0(\PWMLow_reg_n_0_[31] ),
        .O(nextPWMLow0_carry__6_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2__4
       (.I0(\PWMLow_reg_n_0_[30] ),
        .O(nextPWMLow0_carry__6_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3__4
       (.I0(\PWMLow_reg_n_0_[29] ),
        .O(nextPWMLow0_carry__6_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1__4
       (.I0(\PWMLow_reg_n_0_[4] ),
        .O(nextPWMLow0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2__4
       (.I0(\PWMLow_reg_n_0_[3] ),
        .O(nextPWMLow0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3__4
       (.I0(\PWMLow_reg_n_0_[2] ),
        .O(nextPWMLow0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4__4
       (.I0(\PWMLow_reg_n_0_[1] ),
        .O(nextPWMLow0_carry_i_4__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[5]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1__4 
       (.I0(\state[1]_i_2__4_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2__4_n_0 ),
        .I5(\state[1]_i_3__4_n_0 ),
        .O(\state[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2__4 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__4 
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .I1(\PWMHigh_reg_n_0_[23] ),
        .I2(\PWMHigh_reg_n_0_[20] ),
        .I3(\PWMHigh_reg_n_0_[21] ),
        .I4(\PWMHigh_reg_n_0_[25] ),
        .I5(\PWMHigh_reg_n_0_[24] ),
        .O(\state[1]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11__4 
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .I1(\PWMHigh_reg_n_0_[29] ),
        .I2(\PWMHigh_reg_n_0_[26] ),
        .I3(\PWMHigh_reg_n_0_[27] ),
        .I4(\PWMHigh_reg_n_0_[31] ),
        .I5(\PWMHigh_reg_n_0_[30] ),
        .O(\state[1]_i_11__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12__4 
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .I1(\PWMHigh_reg_n_0_[17] ),
        .I2(\PWMHigh_reg_n_0_[14] ),
        .I3(\PWMHigh_reg_n_0_[15] ),
        .I4(\PWMHigh_reg_n_0_[19] ),
        .I5(\PWMHigh_reg_n_0_[18] ),
        .O(\state[1]_i_12__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13__4 
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .I1(\PWMHigh_reg_n_0_[11] ),
        .I2(\PWMHigh_reg_n_0_[8] ),
        .I3(\PWMHigh_reg_n_0_[9] ),
        .I4(\PWMHigh_reg_n_0_[13] ),
        .I5(\PWMHigh_reg_n_0_[12] ),
        .O(\state[1]_i_13__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14__4 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\PWMHigh_reg_n_0_[1] ),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15__4 
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .I1(\PWMHigh_reg_n_0_[5] ),
        .I2(\PWMHigh_reg_n_0_[2] ),
        .I3(\PWMHigh_reg_n_0_[3] ),
        .I4(\PWMHigh_reg_n_0_[7] ),
        .I5(\PWMHigh_reg_n_0_[6] ),
        .O(\state[1]_i_15__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1__4 
       (.I0(\state[1]_i_2__4_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3__4_n_0 ),
        .O(\state[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2__4 
       (.I0(\state[1]_i_4__4_n_0 ),
        .I1(\state[1]_i_5__4_n_0 ),
        .I2(\state[1]_i_6__4_n_0 ),
        .I3(\state[1]_i_7__4_n_0 ),
        .I4(\state[1]_i_8__4_n_0 ),
        .I5(\state[1]_i_9__4_n_0 ),
        .O(\state[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3__4 
       (.I0(\state[1]_i_10__4_n_0 ),
        .I1(\state[1]_i_11__4_n_0 ),
        .I2(\state[1]_i_12__4_n_0 ),
        .I3(\state[1]_i_13__4_n_0 ),
        .I4(\state[1]_i_14__4_n_0 ),
        .I5(\state[1]_i_15__4_n_0 ),
        .O(\state[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4__4 
       (.I0(\PWMLow_reg_n_0_[22] ),
        .I1(\PWMLow_reg_n_0_[23] ),
        .I2(\PWMLow_reg_n_0_[20] ),
        .I3(\PWMLow_reg_n_0_[21] ),
        .I4(\PWMLow_reg_n_0_[25] ),
        .I5(\PWMLow_reg_n_0_[24] ),
        .O(\state[1]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5__4 
       (.I0(\PWMLow_reg_n_0_[28] ),
        .I1(\PWMLow_reg_n_0_[29] ),
        .I2(\PWMLow_reg_n_0_[26] ),
        .I3(\PWMLow_reg_n_0_[27] ),
        .I4(\PWMLow_reg_n_0_[31] ),
        .I5(\PWMLow_reg_n_0_[30] ),
        .O(\state[1]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6__4 
       (.I0(\PWMLow_reg_n_0_[16] ),
        .I1(\PWMLow_reg_n_0_[17] ),
        .I2(\PWMLow_reg_n_0_[14] ),
        .I3(\PWMLow_reg_n_0_[15] ),
        .I4(\PWMLow_reg_n_0_[19] ),
        .I5(\PWMLow_reg_n_0_[18] ),
        .O(\state[1]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7__4 
       (.I0(\PWMLow_reg_n_0_[10] ),
        .I1(\PWMLow_reg_n_0_[11] ),
        .I2(\PWMLow_reg_n_0_[8] ),
        .I3(\PWMLow_reg_n_0_[9] ),
        .I4(\PWMLow_reg_n_0_[13] ),
        .I5(\PWMLow_reg_n_0_[12] ),
        .O(\state[1]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8__4 
       (.I0(\PWMLow_reg_n_0_[1] ),
        .I1(\PWMLow_reg_n_0_[0] ),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9__4 
       (.I0(\PWMLow_reg_n_0_[4] ),
        .I1(\PWMLow_reg_n_0_[5] ),
        .I2(\PWMLow_reg_n_0_[2] ),
        .I3(\PWMLow_reg_n_0_[3] ),
        .I4(\PWMLow_reg_n_0_[7] ),
        .I5(\PWMLow_reg_n_0_[6] ),
        .O(\state[1]_i_9__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pwm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pwm_9
   (S,
    \PWMHigh_reg[3]_0 ,
    \PWMHigh_reg[7]_0 ,
    \PWMHigh_reg[11]_0 ,
    \PWMHigh_reg[15]_0 ,
    \PWMHigh_reg[19]_0 ,
    \PWMHigh_reg[23]_0 ,
    \PWMHigh_reg[27]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    pwm,
    Q,
    \PWMCount_reg[31] ,
    s00_axi_aresetn,
    out,
    O,
    \slv_reg2_reg[27] ,
    \slv_reg2_reg[23] ,
    \slv_reg2_reg[19] ,
    \slv_reg2_reg[15] ,
    \slv_reg2_reg[11] ,
    \slv_reg2_reg[7] ,
    \slv_reg2_reg[3] ,
    in0,
    nextPWMCount,
    \FSM_sequential_state_reg[2]_0 ,
    \slv_reg0_reg[4] ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \PWMCount_reg[0] ,
    \countCycle_reg[0] ,
    \FSM_sequential_state_reg[1]_1 ,
    SR,
    s00_axi_aclk);
  output [3:0]S;
  output [3:0]\PWMHigh_reg[3]_0 ;
  output [3:0]\PWMHigh_reg[7]_0 ;
  output [3:0]\PWMHigh_reg[11]_0 ;
  output [3:0]\PWMHigh_reg[15]_0 ;
  output [3:0]\PWMHigh_reg[19]_0 ;
  output [3:0]\PWMHigh_reg[23]_0 ;
  output [3:0]\PWMHigh_reg[27]_0 ;
  output \FSM_sequential_state_reg[2] ;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [0:0]pwm;
  input [31:0]Q;
  input [31:0]\PWMCount_reg[31] ;
  input s00_axi_aresetn;
  input [2:0]out;
  input [3:0]O;
  input [3:0]\slv_reg2_reg[27] ;
  input [3:0]\slv_reg2_reg[23] ;
  input [3:0]\slv_reg2_reg[19] ;
  input [3:0]\slv_reg2_reg[15] ;
  input [3:0]\slv_reg2_reg[11] ;
  input [3:0]\slv_reg2_reg[7] ;
  input [3:0]\slv_reg2_reg[3] ;
  input [2:0]in0;
  input nextPWMCount;
  input \FSM_sequential_state_reg[2]_0 ;
  input [0:0]\slv_reg0_reg[4] ;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \PWMCount_reg[0] ;
  input \countCycle_reg[0] ;
  input \FSM_sequential_state_reg[1]_1 ;
  input [0:0]SR;
  input s00_axi_aclk;

  wire \FSM_sequential_state[2]_i_2__3_n_0 ;
  wire \FSM_sequential_state[2]_i_4__3_n_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [3:0]O;
  wire \PWMCount_reg[0] ;
  wire [31:0]\PWMCount_reg[31] ;
  wire \PWMHigh[0]_i_1__3_n_0 ;
  wire \PWMHigh[10]_i_1__3_n_0 ;
  wire \PWMHigh[11]_i_1__3_n_0 ;
  wire \PWMHigh[12]_i_1__3_n_0 ;
  wire \PWMHigh[13]_i_1__3_n_0 ;
  wire \PWMHigh[14]_i_1__3_n_0 ;
  wire \PWMHigh[15]_i_1__3_n_0 ;
  wire \PWMHigh[16]_i_1__3_n_0 ;
  wire \PWMHigh[17]_i_1__3_n_0 ;
  wire \PWMHigh[18]_i_1__3_n_0 ;
  wire \PWMHigh[19]_i_1__3_n_0 ;
  wire \PWMHigh[1]_i_1__3_n_0 ;
  wire \PWMHigh[20]_i_1__3_n_0 ;
  wire \PWMHigh[21]_i_1__3_n_0 ;
  wire \PWMHigh[22]_i_1__3_n_0 ;
  wire \PWMHigh[23]_i_1__3_n_0 ;
  wire \PWMHigh[24]_i_1__3_n_0 ;
  wire \PWMHigh[25]_i_1__3_n_0 ;
  wire \PWMHigh[26]_i_1__3_n_0 ;
  wire \PWMHigh[27]_i_1__3_n_0 ;
  wire \PWMHigh[28]_i_1__3_n_0 ;
  wire \PWMHigh[29]_i_1__3_n_0 ;
  wire \PWMHigh[2]_i_1__3_n_0 ;
  wire \PWMHigh[30]_i_1__3_n_0 ;
  wire \PWMHigh[31]_i_1__3_n_0 ;
  wire \PWMHigh[31]_i_2__3_n_0 ;
  wire \PWMHigh[3]_i_1__3_n_0 ;
  wire \PWMHigh[4]_i_1__3_n_0 ;
  wire \PWMHigh[5]_i_1__3_n_0 ;
  wire \PWMHigh[6]_i_1__3_n_0 ;
  wire \PWMHigh[7]_i_1__3_n_0 ;
  wire \PWMHigh[8]_i_1__3_n_0 ;
  wire \PWMHigh[9]_i_1__3_n_0 ;
  wire [3:0]\PWMHigh_reg[11]_0 ;
  wire [3:0]\PWMHigh_reg[15]_0 ;
  wire [3:0]\PWMHigh_reg[19]_0 ;
  wire [3:0]\PWMHigh_reg[23]_0 ;
  wire [3:0]\PWMHigh_reg[27]_0 ;
  wire [3:0]\PWMHigh_reg[3]_0 ;
  wire [3:0]\PWMHigh_reg[7]_0 ;
  wire \PWMHigh_reg_n_0_[0] ;
  wire \PWMHigh_reg_n_0_[10] ;
  wire \PWMHigh_reg_n_0_[11] ;
  wire \PWMHigh_reg_n_0_[12] ;
  wire \PWMHigh_reg_n_0_[13] ;
  wire \PWMHigh_reg_n_0_[14] ;
  wire \PWMHigh_reg_n_0_[15] ;
  wire \PWMHigh_reg_n_0_[16] ;
  wire \PWMHigh_reg_n_0_[17] ;
  wire \PWMHigh_reg_n_0_[18] ;
  wire \PWMHigh_reg_n_0_[19] ;
  wire \PWMHigh_reg_n_0_[1] ;
  wire \PWMHigh_reg_n_0_[20] ;
  wire \PWMHigh_reg_n_0_[21] ;
  wire \PWMHigh_reg_n_0_[22] ;
  wire \PWMHigh_reg_n_0_[23] ;
  wire \PWMHigh_reg_n_0_[24] ;
  wire \PWMHigh_reg_n_0_[25] ;
  wire \PWMHigh_reg_n_0_[26] ;
  wire \PWMHigh_reg_n_0_[27] ;
  wire \PWMHigh_reg_n_0_[28] ;
  wire \PWMHigh_reg_n_0_[29] ;
  wire \PWMHigh_reg_n_0_[2] ;
  wire \PWMHigh_reg_n_0_[30] ;
  wire \PWMHigh_reg_n_0_[31] ;
  wire \PWMHigh_reg_n_0_[3] ;
  wire \PWMHigh_reg_n_0_[4] ;
  wire \PWMHigh_reg_n_0_[5] ;
  wire \PWMHigh_reg_n_0_[6] ;
  wire \PWMHigh_reg_n_0_[7] ;
  wire \PWMHigh_reg_n_0_[8] ;
  wire \PWMHigh_reg_n_0_[9] ;
  wire \PWMLow[0]_i_1__3_n_0 ;
  wire \PWMLow[10]_i_1__3_n_0 ;
  wire \PWMLow[11]_i_1__3_n_0 ;
  wire \PWMLow[12]_i_1__3_n_0 ;
  wire \PWMLow[13]_i_1__3_n_0 ;
  wire \PWMLow[14]_i_1__3_n_0 ;
  wire \PWMLow[15]_i_1__3_n_0 ;
  wire \PWMLow[16]_i_1__3_n_0 ;
  wire \PWMLow[17]_i_1__3_n_0 ;
  wire \PWMLow[18]_i_1__3_n_0 ;
  wire \PWMLow[19]_i_1__3_n_0 ;
  wire \PWMLow[1]_i_1__3_n_0 ;
  wire \PWMLow[20]_i_1__3_n_0 ;
  wire \PWMLow[21]_i_1__3_n_0 ;
  wire \PWMLow[22]_i_1__3_n_0 ;
  wire \PWMLow[23]_i_1__3_n_0 ;
  wire \PWMLow[24]_i_1__3_n_0 ;
  wire \PWMLow[25]_i_1__3_n_0 ;
  wire \PWMLow[26]_i_1__3_n_0 ;
  wire \PWMLow[27]_i_1__3_n_0 ;
  wire \PWMLow[28]_i_1__3_n_0 ;
  wire \PWMLow[29]_i_1__3_n_0 ;
  wire \PWMLow[2]_i_1__3_n_0 ;
  wire \PWMLow[30]_i_1__3_n_0 ;
  wire \PWMLow[31]_i_1__3_n_0 ;
  wire \PWMLow[31]_i_2__3_n_0 ;
  wire \PWMLow[3]_i_1__3_n_0 ;
  wire \PWMLow[4]_i_1__3_n_0 ;
  wire \PWMLow[5]_i_1__3_n_0 ;
  wire \PWMLow[6]_i_1__3_n_0 ;
  wire \PWMLow[7]_i_1__3_n_0 ;
  wire \PWMLow[8]_i_1__3_n_0 ;
  wire \PWMLow[9]_i_1__3_n_0 ;
  wire \PWMLow_reg_n_0_[0] ;
  wire \PWMLow_reg_n_0_[10] ;
  wire \PWMLow_reg_n_0_[11] ;
  wire \PWMLow_reg_n_0_[12] ;
  wire \PWMLow_reg_n_0_[13] ;
  wire \PWMLow_reg_n_0_[14] ;
  wire \PWMLow_reg_n_0_[15] ;
  wire \PWMLow_reg_n_0_[16] ;
  wire \PWMLow_reg_n_0_[17] ;
  wire \PWMLow_reg_n_0_[18] ;
  wire \PWMLow_reg_n_0_[19] ;
  wire \PWMLow_reg_n_0_[1] ;
  wire \PWMLow_reg_n_0_[20] ;
  wire \PWMLow_reg_n_0_[21] ;
  wire \PWMLow_reg_n_0_[22] ;
  wire \PWMLow_reg_n_0_[23] ;
  wire \PWMLow_reg_n_0_[24] ;
  wire \PWMLow_reg_n_0_[25] ;
  wire \PWMLow_reg_n_0_[26] ;
  wire \PWMLow_reg_n_0_[27] ;
  wire \PWMLow_reg_n_0_[28] ;
  wire \PWMLow_reg_n_0_[29] ;
  wire \PWMLow_reg_n_0_[2] ;
  wire \PWMLow_reg_n_0_[30] ;
  wire \PWMLow_reg_n_0_[31] ;
  wire \PWMLow_reg_n_0_[3] ;
  wire \PWMLow_reg_n_0_[4] ;
  wire \PWMLow_reg_n_0_[5] ;
  wire \PWMLow_reg_n_0_[6] ;
  wire \PWMLow_reg_n_0_[7] ;
  wire \PWMLow_reg_n_0_[8] ;
  wire \PWMLow_reg_n_0_[9] ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \countCycle_reg[0] ;
  wire [2:0]in0;
  wire nextPWMCount;
  wire nextPWMHigh0_carry__0_i_1__3_n_0;
  wire nextPWMHigh0_carry__0_i_2__3_n_0;
  wire nextPWMHigh0_carry__0_i_3__3_n_0;
  wire nextPWMHigh0_carry__0_i_4__3_n_0;
  wire nextPWMHigh0_carry__0_n_0;
  wire nextPWMHigh0_carry__0_n_1;
  wire nextPWMHigh0_carry__0_n_2;
  wire nextPWMHigh0_carry__0_n_3;
  wire nextPWMHigh0_carry__0_n_4;
  wire nextPWMHigh0_carry__0_n_5;
  wire nextPWMHigh0_carry__0_n_6;
  wire nextPWMHigh0_carry__0_n_7;
  wire nextPWMHigh0_carry__1_i_1__3_n_0;
  wire nextPWMHigh0_carry__1_i_2__3_n_0;
  wire nextPWMHigh0_carry__1_i_3__3_n_0;
  wire nextPWMHigh0_carry__1_i_4__3_n_0;
  wire nextPWMHigh0_carry__1_n_0;
  wire nextPWMHigh0_carry__1_n_1;
  wire nextPWMHigh0_carry__1_n_2;
  wire nextPWMHigh0_carry__1_n_3;
  wire nextPWMHigh0_carry__1_n_4;
  wire nextPWMHigh0_carry__1_n_5;
  wire nextPWMHigh0_carry__1_n_6;
  wire nextPWMHigh0_carry__1_n_7;
  wire nextPWMHigh0_carry__2_i_1__3_n_0;
  wire nextPWMHigh0_carry__2_i_2__3_n_0;
  wire nextPWMHigh0_carry__2_i_3__3_n_0;
  wire nextPWMHigh0_carry__2_i_4__3_n_0;
  wire nextPWMHigh0_carry__2_n_0;
  wire nextPWMHigh0_carry__2_n_1;
  wire nextPWMHigh0_carry__2_n_2;
  wire nextPWMHigh0_carry__2_n_3;
  wire nextPWMHigh0_carry__2_n_4;
  wire nextPWMHigh0_carry__2_n_5;
  wire nextPWMHigh0_carry__2_n_6;
  wire nextPWMHigh0_carry__2_n_7;
  wire nextPWMHigh0_carry__3_i_1__3_n_0;
  wire nextPWMHigh0_carry__3_i_2__3_n_0;
  wire nextPWMHigh0_carry__3_i_3__3_n_0;
  wire nextPWMHigh0_carry__3_i_4__3_n_0;
  wire nextPWMHigh0_carry__3_n_0;
  wire nextPWMHigh0_carry__3_n_1;
  wire nextPWMHigh0_carry__3_n_2;
  wire nextPWMHigh0_carry__3_n_3;
  wire nextPWMHigh0_carry__3_n_4;
  wire nextPWMHigh0_carry__3_n_5;
  wire nextPWMHigh0_carry__3_n_6;
  wire nextPWMHigh0_carry__3_n_7;
  wire nextPWMHigh0_carry__4_i_1__3_n_0;
  wire nextPWMHigh0_carry__4_i_2__3_n_0;
  wire nextPWMHigh0_carry__4_i_3__3_n_0;
  wire nextPWMHigh0_carry__4_i_4__3_n_0;
  wire nextPWMHigh0_carry__4_n_0;
  wire nextPWMHigh0_carry__4_n_1;
  wire nextPWMHigh0_carry__4_n_2;
  wire nextPWMHigh0_carry__4_n_3;
  wire nextPWMHigh0_carry__4_n_4;
  wire nextPWMHigh0_carry__4_n_5;
  wire nextPWMHigh0_carry__4_n_6;
  wire nextPWMHigh0_carry__4_n_7;
  wire nextPWMHigh0_carry__5_i_1__3_n_0;
  wire nextPWMHigh0_carry__5_i_2__3_n_0;
  wire nextPWMHigh0_carry__5_i_3__3_n_0;
  wire nextPWMHigh0_carry__5_i_4__3_n_0;
  wire nextPWMHigh0_carry__5_n_0;
  wire nextPWMHigh0_carry__5_n_1;
  wire nextPWMHigh0_carry__5_n_2;
  wire nextPWMHigh0_carry__5_n_3;
  wire nextPWMHigh0_carry__5_n_4;
  wire nextPWMHigh0_carry__5_n_5;
  wire nextPWMHigh0_carry__5_n_6;
  wire nextPWMHigh0_carry__5_n_7;
  wire nextPWMHigh0_carry__6_i_1__3_n_0;
  wire nextPWMHigh0_carry__6_i_2__3_n_0;
  wire nextPWMHigh0_carry__6_i_3__3_n_0;
  wire nextPWMHigh0_carry__6_n_2;
  wire nextPWMHigh0_carry__6_n_3;
  wire nextPWMHigh0_carry__6_n_5;
  wire nextPWMHigh0_carry__6_n_6;
  wire nextPWMHigh0_carry__6_n_7;
  wire nextPWMHigh0_carry_i_1__3_n_0;
  wire nextPWMHigh0_carry_i_2__3_n_0;
  wire nextPWMHigh0_carry_i_3__3_n_0;
  wire nextPWMHigh0_carry_i_4__3_n_0;
  wire nextPWMHigh0_carry_n_0;
  wire nextPWMHigh0_carry_n_1;
  wire nextPWMHigh0_carry_n_2;
  wire nextPWMHigh0_carry_n_3;
  wire nextPWMHigh0_carry_n_4;
  wire nextPWMHigh0_carry_n_5;
  wire nextPWMHigh0_carry_n_6;
  wire nextPWMHigh0_carry_n_7;
  wire nextPWMLow0_carry__0_i_1__3_n_0;
  wire nextPWMLow0_carry__0_i_2__3_n_0;
  wire nextPWMLow0_carry__0_i_3__3_n_0;
  wire nextPWMLow0_carry__0_i_4__3_n_0;
  wire nextPWMLow0_carry__0_n_0;
  wire nextPWMLow0_carry__0_n_1;
  wire nextPWMLow0_carry__0_n_2;
  wire nextPWMLow0_carry__0_n_3;
  wire nextPWMLow0_carry__0_n_4;
  wire nextPWMLow0_carry__0_n_5;
  wire nextPWMLow0_carry__0_n_6;
  wire nextPWMLow0_carry__0_n_7;
  wire nextPWMLow0_carry__1_i_1__3_n_0;
  wire nextPWMLow0_carry__1_i_2__3_n_0;
  wire nextPWMLow0_carry__1_i_3__3_n_0;
  wire nextPWMLow0_carry__1_i_4__3_n_0;
  wire nextPWMLow0_carry__1_n_0;
  wire nextPWMLow0_carry__1_n_1;
  wire nextPWMLow0_carry__1_n_2;
  wire nextPWMLow0_carry__1_n_3;
  wire nextPWMLow0_carry__1_n_4;
  wire nextPWMLow0_carry__1_n_5;
  wire nextPWMLow0_carry__1_n_6;
  wire nextPWMLow0_carry__1_n_7;
  wire nextPWMLow0_carry__2_i_1__3_n_0;
  wire nextPWMLow0_carry__2_i_2__3_n_0;
  wire nextPWMLow0_carry__2_i_3__3_n_0;
  wire nextPWMLow0_carry__2_i_4__3_n_0;
  wire nextPWMLow0_carry__2_n_0;
  wire nextPWMLow0_carry__2_n_1;
  wire nextPWMLow0_carry__2_n_2;
  wire nextPWMLow0_carry__2_n_3;
  wire nextPWMLow0_carry__2_n_4;
  wire nextPWMLow0_carry__2_n_5;
  wire nextPWMLow0_carry__2_n_6;
  wire nextPWMLow0_carry__2_n_7;
  wire nextPWMLow0_carry__3_i_1__3_n_0;
  wire nextPWMLow0_carry__3_i_2__3_n_0;
  wire nextPWMLow0_carry__3_i_3__3_n_0;
  wire nextPWMLow0_carry__3_i_4__3_n_0;
  wire nextPWMLow0_carry__3_n_0;
  wire nextPWMLow0_carry__3_n_1;
  wire nextPWMLow0_carry__3_n_2;
  wire nextPWMLow0_carry__3_n_3;
  wire nextPWMLow0_carry__3_n_4;
  wire nextPWMLow0_carry__3_n_5;
  wire nextPWMLow0_carry__3_n_6;
  wire nextPWMLow0_carry__3_n_7;
  wire nextPWMLow0_carry__4_i_1__3_n_0;
  wire nextPWMLow0_carry__4_i_2__3_n_0;
  wire nextPWMLow0_carry__4_i_3__3_n_0;
  wire nextPWMLow0_carry__4_i_4__3_n_0;
  wire nextPWMLow0_carry__4_n_0;
  wire nextPWMLow0_carry__4_n_1;
  wire nextPWMLow0_carry__4_n_2;
  wire nextPWMLow0_carry__4_n_3;
  wire nextPWMLow0_carry__4_n_4;
  wire nextPWMLow0_carry__4_n_5;
  wire nextPWMLow0_carry__4_n_6;
  wire nextPWMLow0_carry__4_n_7;
  wire nextPWMLow0_carry__5_i_1__3_n_0;
  wire nextPWMLow0_carry__5_i_2__3_n_0;
  wire nextPWMLow0_carry__5_i_3__3_n_0;
  wire nextPWMLow0_carry__5_i_4__3_n_0;
  wire nextPWMLow0_carry__5_n_0;
  wire nextPWMLow0_carry__5_n_1;
  wire nextPWMLow0_carry__5_n_2;
  wire nextPWMLow0_carry__5_n_3;
  wire nextPWMLow0_carry__5_n_4;
  wire nextPWMLow0_carry__5_n_5;
  wire nextPWMLow0_carry__5_n_6;
  wire nextPWMLow0_carry__5_n_7;
  wire nextPWMLow0_carry__6_i_1__3_n_0;
  wire nextPWMLow0_carry__6_i_2__3_n_0;
  wire nextPWMLow0_carry__6_i_3__3_n_0;
  wire nextPWMLow0_carry__6_n_2;
  wire nextPWMLow0_carry__6_n_3;
  wire nextPWMLow0_carry__6_n_5;
  wire nextPWMLow0_carry__6_n_6;
  wire nextPWMLow0_carry__6_n_7;
  wire nextPWMLow0_carry_i_1__3_n_0;
  wire nextPWMLow0_carry_i_2__3_n_0;
  wire nextPWMLow0_carry_i_3__3_n_0;
  wire nextPWMLow0_carry_i_4__3_n_0;
  wire nextPWMLow0_carry_n_0;
  wire nextPWMLow0_carry_n_1;
  wire nextPWMLow0_carry_n_2;
  wire nextPWMLow0_carry_n_3;
  wire nextPWMLow0_carry_n_4;
  wire nextPWMLow0_carry_n_5;
  wire nextPWMLow0_carry_n_6;
  wire nextPWMLow0_carry_n_7;
  wire [2:0]out;
  wire [0:0]pwm;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [0:0]\slv_reg0_reg[4] ;
  wire [3:0]\slv_reg2_reg[11] ;
  wire [3:0]\slv_reg2_reg[15] ;
  wire [3:0]\slv_reg2_reg[19] ;
  wire [3:0]\slv_reg2_reg[23] ;
  wire [3:0]\slv_reg2_reg[27] ;
  wire [3:0]\slv_reg2_reg[3] ;
  wire [3:0]\slv_reg2_reg[7] ;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[0]_i_2__3_n_0 ;
  wire \state[1]_i_10__3_n_0 ;
  wire \state[1]_i_11__3_n_0 ;
  wire \state[1]_i_12__3_n_0 ;
  wire \state[1]_i_13__3_n_0 ;
  wire \state[1]_i_14__3_n_0 ;
  wire \state[1]_i_15__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire \state[1]_i_2__3_n_0 ;
  wire \state[1]_i_3__3_n_0 ;
  wire \state[1]_i_4__3_n_0 ;
  wire \state[1]_i_5__3_n_0 ;
  wire \state[1]_i_6__3_n_0 ;
  wire \state[1]_i_7__3_n_0 ;
  wire \state[1]_i_8__3_n_0 ;
  wire \state[1]_i_9__3_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire [3:2]NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMHigh0_carry__6_O_UNCONNECTED;
  wire [3:2]NLW_nextPWMLow0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_nextPWMLow0_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(in0[0]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[4] ),
        .O(\FSM_sequential_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(in0[1]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_1 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[4] ),
        .O(\FSM_sequential_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFE02000000000000)) 
    \FSM_sequential_state[2]_i_1__3 
       (.I0(in0[2]),
        .I1(nextPWMCount),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(s00_axi_aresetn),
        .I5(\slv_reg0_reg[4] ),
        .O(\FSM_sequential_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55541110)) 
    \FSM_sequential_state[2]_i_2__3 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state[2]_i_4__3_n_0 ),
        .I3(\PWMCount_reg[0] ),
        .I4(\countCycle_reg[0] ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[2]_i_4__3 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .O(\FSM_sequential_state[2]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMHigh[0]_i_1__3 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [0]),
        .O(\PWMHigh[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[10]_i_1__3 
       (.I0(nextPWMHigh0_carry__1_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [2]),
        .O(\PWMHigh[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[11]_i_1__3 
       (.I0(nextPWMHigh0_carry__1_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [3]),
        .O(\PWMHigh[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[12]_i_1__3 
       (.I0(nextPWMHigh0_carry__1_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [0]),
        .O(\PWMHigh[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[13]_i_1__3 
       (.I0(nextPWMHigh0_carry__2_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [1]),
        .O(\PWMHigh[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[14]_i_1__3 
       (.I0(nextPWMHigh0_carry__2_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [2]),
        .O(\PWMHigh[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[15]_i_1__3 
       (.I0(nextPWMHigh0_carry__2_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[15] [3]),
        .O(\PWMHigh[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[16]_i_1__3 
       (.I0(nextPWMHigh0_carry__2_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [0]),
        .O(\PWMHigh[16]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[17]_i_1__3 
       (.I0(nextPWMHigh0_carry__3_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [1]),
        .O(\PWMHigh[17]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[18]_i_1__3 
       (.I0(nextPWMHigh0_carry__3_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [2]),
        .O(\PWMHigh[18]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[19]_i_1__3 
       (.I0(nextPWMHigh0_carry__3_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[19] [3]),
        .O(\PWMHigh[19]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[1]_i_1__3 
       (.I0(nextPWMHigh0_carry_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [1]),
        .O(\PWMHigh[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[20]_i_1__3 
       (.I0(nextPWMHigh0_carry__3_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [0]),
        .O(\PWMHigh[20]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[21]_i_1__3 
       (.I0(nextPWMHigh0_carry__4_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [1]),
        .O(\PWMHigh[21]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[22]_i_1__3 
       (.I0(nextPWMHigh0_carry__4_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [2]),
        .O(\PWMHigh[22]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[23]_i_1__3 
       (.I0(nextPWMHigh0_carry__4_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[23] [3]),
        .O(\PWMHigh[23]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[24]_i_1__3 
       (.I0(nextPWMHigh0_carry__4_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [0]),
        .O(\PWMHigh[24]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[25]_i_1__3 
       (.I0(nextPWMHigh0_carry__5_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [1]),
        .O(\PWMHigh[25]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[26]_i_1__3 
       (.I0(nextPWMHigh0_carry__5_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [2]),
        .O(\PWMHigh[26]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[27]_i_1__3 
       (.I0(nextPWMHigh0_carry__5_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[27] [3]),
        .O(\PWMHigh[27]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[28]_i_1__3 
       (.I0(nextPWMHigh0_carry__5_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[0]),
        .O(\PWMHigh[28]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[29]_i_1__3 
       (.I0(nextPWMHigh0_carry__6_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[1]),
        .O(\PWMHigh[29]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[2]_i_1__3 
       (.I0(nextPWMHigh0_carry_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [2]),
        .O(\PWMHigh[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[30]_i_1__3 
       (.I0(nextPWMHigh0_carry__6_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[2]),
        .O(\PWMHigh[30]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMHigh[31]_i_1__3 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\PWMHigh[31]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[31]_i_2__3 
       (.I0(nextPWMHigh0_carry__6_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(O[3]),
        .O(\PWMHigh[31]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[3]_i_1__3 
       (.I0(nextPWMHigh0_carry_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[3] [3]),
        .O(\PWMHigh[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[4]_i_1__3 
       (.I0(nextPWMHigh0_carry_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [0]),
        .O(\PWMHigh[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[5]_i_1__3 
       (.I0(nextPWMHigh0_carry__0_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [1]),
        .O(\PWMHigh[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[6]_i_1__3 
       (.I0(nextPWMHigh0_carry__0_n_6),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [2]),
        .O(\PWMHigh[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[7]_i_1__3 
       (.I0(nextPWMHigh0_carry__0_n_5),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[7] [3]),
        .O(\PWMHigh[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[8]_i_1__3 
       (.I0(nextPWMHigh0_carry__0_n_4),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [0]),
        .O(\PWMHigh[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMHigh[9]_i_1__3 
       (.I0(nextPWMHigh0_carry__1_n_7),
        .I1(\state_reg_n_0_[0] ),
        .I2(\slv_reg2_reg[11] [1]),
        .O(\PWMHigh[9]_i_1__3_n_0 ));
  FDRE \PWMHigh_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[0]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMHigh_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[10]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMHigh_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[11]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMHigh_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[12]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMHigh_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[13]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMHigh_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[14]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMHigh_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[15]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMHigh_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[16]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMHigh_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[17]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMHigh_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[18]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMHigh_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[19]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMHigh_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[1]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMHigh_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[20]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMHigh_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[21]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMHigh_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[22]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMHigh_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[23]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMHigh_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[24]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMHigh_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[25]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMHigh_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[26]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMHigh_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[27]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMHigh_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[28]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMHigh_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[29]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMHigh_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[2]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMHigh_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[30]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMHigh_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[31]_i_2__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMHigh_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[3]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMHigh_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[4]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMHigh_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[5]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMHigh_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[6]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMHigh_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[7]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMHigh_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[8]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMHigh_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMHigh[31]_i_1__3_n_0 ),
        .D(\PWMHigh[9]_i_1__3_n_0 ),
        .Q(\PWMHigh_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \PWMLow[0]_i_1__3 
       (.I0(\PWMLow_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [0]),
        .O(\PWMLow[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[10]_i_1__3 
       (.I0(nextPWMLow0_carry__1_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [10]),
        .O(\PWMLow[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[11]_i_1__3 
       (.I0(nextPWMLow0_carry__1_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [11]),
        .O(\PWMLow[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[12]_i_1__3 
       (.I0(nextPWMLow0_carry__1_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [12]),
        .O(\PWMLow[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[13]_i_1__3 
       (.I0(nextPWMLow0_carry__2_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [13]),
        .O(\PWMLow[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[14]_i_1__3 
       (.I0(nextPWMLow0_carry__2_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [14]),
        .O(\PWMLow[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[15]_i_1__3 
       (.I0(nextPWMLow0_carry__2_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [15]),
        .O(\PWMLow[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[16]_i_1__3 
       (.I0(nextPWMLow0_carry__2_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [16]),
        .O(\PWMLow[16]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[17]_i_1__3 
       (.I0(nextPWMLow0_carry__3_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [17]),
        .O(\PWMLow[17]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[18]_i_1__3 
       (.I0(nextPWMLow0_carry__3_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [18]),
        .O(\PWMLow[18]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[19]_i_1__3 
       (.I0(nextPWMLow0_carry__3_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [19]),
        .O(\PWMLow[19]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[1]_i_1__3 
       (.I0(nextPWMLow0_carry_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [1]),
        .O(\PWMLow[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[20]_i_1__3 
       (.I0(nextPWMLow0_carry__3_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [20]),
        .O(\PWMLow[20]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[21]_i_1__3 
       (.I0(nextPWMLow0_carry__4_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [21]),
        .O(\PWMLow[21]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[22]_i_1__3 
       (.I0(nextPWMLow0_carry__4_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [22]),
        .O(\PWMLow[22]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[23]_i_1__3 
       (.I0(nextPWMLow0_carry__4_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [23]),
        .O(\PWMLow[23]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[24]_i_1__3 
       (.I0(nextPWMLow0_carry__4_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [24]),
        .O(\PWMLow[24]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[25]_i_1__3 
       (.I0(nextPWMLow0_carry__5_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [25]),
        .O(\PWMLow[25]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[26]_i_1__3 
       (.I0(nextPWMLow0_carry__5_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [26]),
        .O(\PWMLow[26]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[27]_i_1__3 
       (.I0(nextPWMLow0_carry__5_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [27]),
        .O(\PWMLow[27]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[28]_i_1__3 
       (.I0(nextPWMLow0_carry__5_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [28]),
        .O(\PWMLow[28]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[29]_i_1__3 
       (.I0(nextPWMLow0_carry__6_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [29]),
        .O(\PWMLow[29]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[2]_i_1__3 
       (.I0(nextPWMLow0_carry_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [2]),
        .O(\PWMLow[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[30]_i_1__3 
       (.I0(nextPWMLow0_carry__6_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [30]),
        .O(\PWMLow[30]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00FF0046)) 
    \PWMLow[31]_i_1__3 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .O(\PWMLow[31]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[31]_i_2__3 
       (.I0(nextPWMLow0_carry__6_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [31]),
        .O(\PWMLow[31]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[3]_i_1__3 
       (.I0(nextPWMLow0_carry_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [3]),
        .O(\PWMLow[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[4]_i_1__3 
       (.I0(nextPWMLow0_carry_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [4]),
        .O(\PWMLow[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[5]_i_1__3 
       (.I0(nextPWMLow0_carry__0_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [5]),
        .O(\PWMLow[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[6]_i_1__3 
       (.I0(nextPWMLow0_carry__0_n_6),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [6]),
        .O(\PWMLow[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[7]_i_1__3 
       (.I0(nextPWMLow0_carry__0_n_5),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [7]),
        .O(\PWMLow[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[8]_i_1__3 
       (.I0(nextPWMLow0_carry__0_n_4),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [8]),
        .O(\PWMLow[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PWMLow[9]_i_1__3 
       (.I0(nextPWMLow0_carry__1_n_7),
        .I1(\state_reg_n_0_[1] ),
        .I2(\PWMCount_reg[31] [9]),
        .O(\PWMLow[9]_i_1__3_n_0 ));
  FDRE \PWMLow_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[0]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[0] ),
        .R(SR));
  FDRE \PWMLow_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[10]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[10] ),
        .R(SR));
  FDRE \PWMLow_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[11]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[11] ),
        .R(SR));
  FDRE \PWMLow_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[12]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[12] ),
        .R(SR));
  FDRE \PWMLow_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[13]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[13] ),
        .R(SR));
  FDRE \PWMLow_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[14]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[14] ),
        .R(SR));
  FDRE \PWMLow_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[15]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[15] ),
        .R(SR));
  FDRE \PWMLow_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[16]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[16] ),
        .R(SR));
  FDRE \PWMLow_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[17]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[17] ),
        .R(SR));
  FDRE \PWMLow_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[18]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[18] ),
        .R(SR));
  FDRE \PWMLow_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[19]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[19] ),
        .R(SR));
  FDRE \PWMLow_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[1]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[1] ),
        .R(SR));
  FDRE \PWMLow_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[20]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[20] ),
        .R(SR));
  FDRE \PWMLow_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[21]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[21] ),
        .R(SR));
  FDRE \PWMLow_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[22]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[22] ),
        .R(SR));
  FDRE \PWMLow_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[23]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[23] ),
        .R(SR));
  FDRE \PWMLow_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[24]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[24] ),
        .R(SR));
  FDRE \PWMLow_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[25]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[25] ),
        .R(SR));
  FDRE \PWMLow_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[26]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[26] ),
        .R(SR));
  FDRE \PWMLow_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[27]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[27] ),
        .R(SR));
  FDRE \PWMLow_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[28]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[28] ),
        .R(SR));
  FDRE \PWMLow_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[29]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[29] ),
        .R(SR));
  FDRE \PWMLow_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[2]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[2] ),
        .R(SR));
  FDRE \PWMLow_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[30]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[30] ),
        .R(SR));
  FDRE \PWMLow_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[31]_i_2__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[31] ),
        .R(SR));
  FDRE \PWMLow_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[3]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[3] ),
        .R(SR));
  FDRE \PWMLow_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[4]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[4] ),
        .R(SR));
  FDRE \PWMLow_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[5]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[5] ),
        .R(SR));
  FDRE \PWMLow_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[6]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[6] ),
        .R(SR));
  FDRE \PWMLow_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[7]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[7] ),
        .R(SR));
  FDRE \PWMLow_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[8]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[8] ),
        .R(SR));
  FDRE \PWMLow_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\PWMLow[31]_i_1__3_n_0 ),
        .D(\PWMLow[9]_i_1__3_n_0 ),
        .Q(\PWMLow_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_1__2
       (.I0(Q[7]),
        .I1(\PWMCount_reg[31] [7]),
        .O(\PWMHigh_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_2__2
       (.I0(Q[6]),
        .I1(\PWMCount_reg[31] [6]),
        .O(\PWMHigh_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_3__2
       (.I0(Q[5]),
        .I1(\PWMCount_reg[31] [5]),
        .O(\PWMHigh_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__0_i_4__2
       (.I0(Q[4]),
        .I1(\PWMCount_reg[31] [4]),
        .O(\PWMHigh_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_1__2
       (.I0(Q[11]),
        .I1(\PWMCount_reg[31] [11]),
        .O(\PWMHigh_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_2__2
       (.I0(Q[10]),
        .I1(\PWMCount_reg[31] [10]),
        .O(\PWMHigh_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_3__2
       (.I0(Q[9]),
        .I1(\PWMCount_reg[31] [9]),
        .O(\PWMHigh_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__1_i_4__2
       (.I0(Q[8]),
        .I1(\PWMCount_reg[31] [8]),
        .O(\PWMHigh_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_1__2
       (.I0(Q[15]),
        .I1(\PWMCount_reg[31] [15]),
        .O(\PWMHigh_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_2__2
       (.I0(Q[14]),
        .I1(\PWMCount_reg[31] [14]),
        .O(\PWMHigh_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_3__2
       (.I0(Q[13]),
        .I1(\PWMCount_reg[31] [13]),
        .O(\PWMHigh_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__2_i_4__2
       (.I0(Q[12]),
        .I1(\PWMCount_reg[31] [12]),
        .O(\PWMHigh_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_1__2
       (.I0(Q[19]),
        .I1(\PWMCount_reg[31] [19]),
        .O(\PWMHigh_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_2__2
       (.I0(Q[18]),
        .I1(\PWMCount_reg[31] [18]),
        .O(\PWMHigh_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_3__2
       (.I0(Q[17]),
        .I1(\PWMCount_reg[31] [17]),
        .O(\PWMHigh_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__3_i_4__2
       (.I0(Q[16]),
        .I1(\PWMCount_reg[31] [16]),
        .O(\PWMHigh_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_1__2
       (.I0(Q[23]),
        .I1(\PWMCount_reg[31] [23]),
        .O(\PWMHigh_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_2__2
       (.I0(Q[22]),
        .I1(\PWMCount_reg[31] [22]),
        .O(\PWMHigh_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_3__2
       (.I0(Q[21]),
        .I1(\PWMCount_reg[31] [21]),
        .O(\PWMHigh_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__4_i_4__2
       (.I0(Q[20]),
        .I1(\PWMCount_reg[31] [20]),
        .O(\PWMHigh_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_1__2
       (.I0(Q[27]),
        .I1(\PWMCount_reg[31] [27]),
        .O(\PWMHigh_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_2__2
       (.I0(Q[26]),
        .I1(\PWMCount_reg[31] [26]),
        .O(\PWMHigh_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_3__2
       (.I0(Q[25]),
        .I1(\PWMCount_reg[31] [25]),
        .O(\PWMHigh_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__5_i_4__2
       (.I0(Q[24]),
        .I1(\PWMCount_reg[31] [24]),
        .O(\PWMHigh_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_1__3
       (.I0(Q[31]),
        .I1(\PWMCount_reg[31] [31]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_2__2
       (.I0(Q[30]),
        .I1(\PWMCount_reg[31] [30]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_3__2
       (.I0(Q[29]),
        .I1(\PWMCount_reg[31] [29]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry__6_i_4__2
       (.I0(Q[28]),
        .I1(\PWMCount_reg[31] [28]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_1__2
       (.I0(Q[3]),
        .I1(\PWMCount_reg[31] [3]),
        .O(\PWMHigh_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_2__2
       (.I0(Q[2]),
        .I1(\PWMCount_reg[31] [2]),
        .O(\PWMHigh_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_3__2
       (.I0(Q[1]),
        .I1(\PWMCount_reg[31] [1]),
        .O(\PWMHigh_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    highCount_carry_i_4__3
       (.I0(Q[0]),
        .I1(\PWMCount_reg[31] [0]),
        .O(\PWMHigh_reg[3]_0 [0]));
  CARRY4 nextPWMHigh0_carry
       (.CI(1'b0),
        .CO({nextPWMHigh0_carry_n_0,nextPWMHigh0_carry_n_1,nextPWMHigh0_carry_n_2,nextPWMHigh0_carry_n_3}),
        .CYINIT(\PWMHigh_reg_n_0_[0] ),
        .DI({\PWMHigh_reg_n_0_[4] ,\PWMHigh_reg_n_0_[3] ,\PWMHigh_reg_n_0_[2] ,\PWMHigh_reg_n_0_[1] }),
        .O({nextPWMHigh0_carry_n_4,nextPWMHigh0_carry_n_5,nextPWMHigh0_carry_n_6,nextPWMHigh0_carry_n_7}),
        .S({nextPWMHigh0_carry_i_1__3_n_0,nextPWMHigh0_carry_i_2__3_n_0,nextPWMHigh0_carry_i_3__3_n_0,nextPWMHigh0_carry_i_4__3_n_0}));
  CARRY4 nextPWMHigh0_carry__0
       (.CI(nextPWMHigh0_carry_n_0),
        .CO({nextPWMHigh0_carry__0_n_0,nextPWMHigh0_carry__0_n_1,nextPWMHigh0_carry__0_n_2,nextPWMHigh0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[8] ,\PWMHigh_reg_n_0_[7] ,\PWMHigh_reg_n_0_[6] ,\PWMHigh_reg_n_0_[5] }),
        .O({nextPWMHigh0_carry__0_n_4,nextPWMHigh0_carry__0_n_5,nextPWMHigh0_carry__0_n_6,nextPWMHigh0_carry__0_n_7}),
        .S({nextPWMHigh0_carry__0_i_1__3_n_0,nextPWMHigh0_carry__0_i_2__3_n_0,nextPWMHigh0_carry__0_i_3__3_n_0,nextPWMHigh0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_1__3
       (.I0(\PWMHigh_reg_n_0_[8] ),
        .O(nextPWMHigh0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_2__3
       (.I0(\PWMHigh_reg_n_0_[7] ),
        .O(nextPWMHigh0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_3__3
       (.I0(\PWMHigh_reg_n_0_[6] ),
        .O(nextPWMHigh0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__0_i_4__3
       (.I0(\PWMHigh_reg_n_0_[5] ),
        .O(nextPWMHigh0_carry__0_i_4__3_n_0));
  CARRY4 nextPWMHigh0_carry__1
       (.CI(nextPWMHigh0_carry__0_n_0),
        .CO({nextPWMHigh0_carry__1_n_0,nextPWMHigh0_carry__1_n_1,nextPWMHigh0_carry__1_n_2,nextPWMHigh0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[12] ,\PWMHigh_reg_n_0_[11] ,\PWMHigh_reg_n_0_[10] ,\PWMHigh_reg_n_0_[9] }),
        .O({nextPWMHigh0_carry__1_n_4,nextPWMHigh0_carry__1_n_5,nextPWMHigh0_carry__1_n_6,nextPWMHigh0_carry__1_n_7}),
        .S({nextPWMHigh0_carry__1_i_1__3_n_0,nextPWMHigh0_carry__1_i_2__3_n_0,nextPWMHigh0_carry__1_i_3__3_n_0,nextPWMHigh0_carry__1_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_1__3
       (.I0(\PWMHigh_reg_n_0_[12] ),
        .O(nextPWMHigh0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_2__3
       (.I0(\PWMHigh_reg_n_0_[11] ),
        .O(nextPWMHigh0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_3__3
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .O(nextPWMHigh0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__1_i_4__3
       (.I0(\PWMHigh_reg_n_0_[9] ),
        .O(nextPWMHigh0_carry__1_i_4__3_n_0));
  CARRY4 nextPWMHigh0_carry__2
       (.CI(nextPWMHigh0_carry__1_n_0),
        .CO({nextPWMHigh0_carry__2_n_0,nextPWMHigh0_carry__2_n_1,nextPWMHigh0_carry__2_n_2,nextPWMHigh0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[16] ,\PWMHigh_reg_n_0_[15] ,\PWMHigh_reg_n_0_[14] ,\PWMHigh_reg_n_0_[13] }),
        .O({nextPWMHigh0_carry__2_n_4,nextPWMHigh0_carry__2_n_5,nextPWMHigh0_carry__2_n_6,nextPWMHigh0_carry__2_n_7}),
        .S({nextPWMHigh0_carry__2_i_1__3_n_0,nextPWMHigh0_carry__2_i_2__3_n_0,nextPWMHigh0_carry__2_i_3__3_n_0,nextPWMHigh0_carry__2_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_1__3
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .O(nextPWMHigh0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_2__3
       (.I0(\PWMHigh_reg_n_0_[15] ),
        .O(nextPWMHigh0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_3__3
       (.I0(\PWMHigh_reg_n_0_[14] ),
        .O(nextPWMHigh0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__2_i_4__3
       (.I0(\PWMHigh_reg_n_0_[13] ),
        .O(nextPWMHigh0_carry__2_i_4__3_n_0));
  CARRY4 nextPWMHigh0_carry__3
       (.CI(nextPWMHigh0_carry__2_n_0),
        .CO({nextPWMHigh0_carry__3_n_0,nextPWMHigh0_carry__3_n_1,nextPWMHigh0_carry__3_n_2,nextPWMHigh0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[20] ,\PWMHigh_reg_n_0_[19] ,\PWMHigh_reg_n_0_[18] ,\PWMHigh_reg_n_0_[17] }),
        .O({nextPWMHigh0_carry__3_n_4,nextPWMHigh0_carry__3_n_5,nextPWMHigh0_carry__3_n_6,nextPWMHigh0_carry__3_n_7}),
        .S({nextPWMHigh0_carry__3_i_1__3_n_0,nextPWMHigh0_carry__3_i_2__3_n_0,nextPWMHigh0_carry__3_i_3__3_n_0,nextPWMHigh0_carry__3_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_1__3
       (.I0(\PWMHigh_reg_n_0_[20] ),
        .O(nextPWMHigh0_carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_2__3
       (.I0(\PWMHigh_reg_n_0_[19] ),
        .O(nextPWMHigh0_carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_3__3
       (.I0(\PWMHigh_reg_n_0_[18] ),
        .O(nextPWMHigh0_carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__3_i_4__3
       (.I0(\PWMHigh_reg_n_0_[17] ),
        .O(nextPWMHigh0_carry__3_i_4__3_n_0));
  CARRY4 nextPWMHigh0_carry__4
       (.CI(nextPWMHigh0_carry__3_n_0),
        .CO({nextPWMHigh0_carry__4_n_0,nextPWMHigh0_carry__4_n_1,nextPWMHigh0_carry__4_n_2,nextPWMHigh0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[24] ,\PWMHigh_reg_n_0_[23] ,\PWMHigh_reg_n_0_[22] ,\PWMHigh_reg_n_0_[21] }),
        .O({nextPWMHigh0_carry__4_n_4,nextPWMHigh0_carry__4_n_5,nextPWMHigh0_carry__4_n_6,nextPWMHigh0_carry__4_n_7}),
        .S({nextPWMHigh0_carry__4_i_1__3_n_0,nextPWMHigh0_carry__4_i_2__3_n_0,nextPWMHigh0_carry__4_i_3__3_n_0,nextPWMHigh0_carry__4_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_1__3
       (.I0(\PWMHigh_reg_n_0_[24] ),
        .O(nextPWMHigh0_carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_2__3
       (.I0(\PWMHigh_reg_n_0_[23] ),
        .O(nextPWMHigh0_carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_3__3
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .O(nextPWMHigh0_carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__4_i_4__3
       (.I0(\PWMHigh_reg_n_0_[21] ),
        .O(nextPWMHigh0_carry__4_i_4__3_n_0));
  CARRY4 nextPWMHigh0_carry__5
       (.CI(nextPWMHigh0_carry__4_n_0),
        .CO({nextPWMHigh0_carry__5_n_0,nextPWMHigh0_carry__5_n_1,nextPWMHigh0_carry__5_n_2,nextPWMHigh0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMHigh_reg_n_0_[28] ,\PWMHigh_reg_n_0_[27] ,\PWMHigh_reg_n_0_[26] ,\PWMHigh_reg_n_0_[25] }),
        .O({nextPWMHigh0_carry__5_n_4,nextPWMHigh0_carry__5_n_5,nextPWMHigh0_carry__5_n_6,nextPWMHigh0_carry__5_n_7}),
        .S({nextPWMHigh0_carry__5_i_1__3_n_0,nextPWMHigh0_carry__5_i_2__3_n_0,nextPWMHigh0_carry__5_i_3__3_n_0,nextPWMHigh0_carry__5_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_1__3
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .O(nextPWMHigh0_carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_2__3
       (.I0(\PWMHigh_reg_n_0_[27] ),
        .O(nextPWMHigh0_carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_3__3
       (.I0(\PWMHigh_reg_n_0_[26] ),
        .O(nextPWMHigh0_carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__5_i_4__3
       (.I0(\PWMHigh_reg_n_0_[25] ),
        .O(nextPWMHigh0_carry__5_i_4__3_n_0));
  CARRY4 nextPWMHigh0_carry__6
       (.CI(nextPWMHigh0_carry__5_n_0),
        .CO({NLW_nextPWMHigh0_carry__6_CO_UNCONNECTED[3:2],nextPWMHigh0_carry__6_n_2,nextPWMHigh0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMHigh_reg_n_0_[30] ,\PWMHigh_reg_n_0_[29] }),
        .O({NLW_nextPWMHigh0_carry__6_O_UNCONNECTED[3],nextPWMHigh0_carry__6_n_5,nextPWMHigh0_carry__6_n_6,nextPWMHigh0_carry__6_n_7}),
        .S({1'b0,nextPWMHigh0_carry__6_i_1__3_n_0,nextPWMHigh0_carry__6_i_2__3_n_0,nextPWMHigh0_carry__6_i_3__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_1__3
       (.I0(\PWMHigh_reg_n_0_[31] ),
        .O(nextPWMHigh0_carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_2__3
       (.I0(\PWMHigh_reg_n_0_[30] ),
        .O(nextPWMHigh0_carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry__6_i_3__3
       (.I0(\PWMHigh_reg_n_0_[29] ),
        .O(nextPWMHigh0_carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_1__3
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .O(nextPWMHigh0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_2__3
       (.I0(\PWMHigh_reg_n_0_[3] ),
        .O(nextPWMHigh0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_3__3
       (.I0(\PWMHigh_reg_n_0_[2] ),
        .O(nextPWMHigh0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMHigh0_carry_i_4__3
       (.I0(\PWMHigh_reg_n_0_[1] ),
        .O(nextPWMHigh0_carry_i_4__3_n_0));
  CARRY4 nextPWMLow0_carry
       (.CI(1'b0),
        .CO({nextPWMLow0_carry_n_0,nextPWMLow0_carry_n_1,nextPWMLow0_carry_n_2,nextPWMLow0_carry_n_3}),
        .CYINIT(\PWMLow_reg_n_0_[0] ),
        .DI({\PWMLow_reg_n_0_[4] ,\PWMLow_reg_n_0_[3] ,\PWMLow_reg_n_0_[2] ,\PWMLow_reg_n_0_[1] }),
        .O({nextPWMLow0_carry_n_4,nextPWMLow0_carry_n_5,nextPWMLow0_carry_n_6,nextPWMLow0_carry_n_7}),
        .S({nextPWMLow0_carry_i_1__3_n_0,nextPWMLow0_carry_i_2__3_n_0,nextPWMLow0_carry_i_3__3_n_0,nextPWMLow0_carry_i_4__3_n_0}));
  CARRY4 nextPWMLow0_carry__0
       (.CI(nextPWMLow0_carry_n_0),
        .CO({nextPWMLow0_carry__0_n_0,nextPWMLow0_carry__0_n_1,nextPWMLow0_carry__0_n_2,nextPWMLow0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[8] ,\PWMLow_reg_n_0_[7] ,\PWMLow_reg_n_0_[6] ,\PWMLow_reg_n_0_[5] }),
        .O({nextPWMLow0_carry__0_n_4,nextPWMLow0_carry__0_n_5,nextPWMLow0_carry__0_n_6,nextPWMLow0_carry__0_n_7}),
        .S({nextPWMLow0_carry__0_i_1__3_n_0,nextPWMLow0_carry__0_i_2__3_n_0,nextPWMLow0_carry__0_i_3__3_n_0,nextPWMLow0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_1__3
       (.I0(\PWMLow_reg_n_0_[8] ),
        .O(nextPWMLow0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_2__3
       (.I0(\PWMLow_reg_n_0_[7] ),
        .O(nextPWMLow0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_3__3
       (.I0(\PWMLow_reg_n_0_[6] ),
        .O(nextPWMLow0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__0_i_4__3
       (.I0(\PWMLow_reg_n_0_[5] ),
        .O(nextPWMLow0_carry__0_i_4__3_n_0));
  CARRY4 nextPWMLow0_carry__1
       (.CI(nextPWMLow0_carry__0_n_0),
        .CO({nextPWMLow0_carry__1_n_0,nextPWMLow0_carry__1_n_1,nextPWMLow0_carry__1_n_2,nextPWMLow0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[12] ,\PWMLow_reg_n_0_[11] ,\PWMLow_reg_n_0_[10] ,\PWMLow_reg_n_0_[9] }),
        .O({nextPWMLow0_carry__1_n_4,nextPWMLow0_carry__1_n_5,nextPWMLow0_carry__1_n_6,nextPWMLow0_carry__1_n_7}),
        .S({nextPWMLow0_carry__1_i_1__3_n_0,nextPWMLow0_carry__1_i_2__3_n_0,nextPWMLow0_carry__1_i_3__3_n_0,nextPWMLow0_carry__1_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_1__3
       (.I0(\PWMLow_reg_n_0_[12] ),
        .O(nextPWMLow0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_2__3
       (.I0(\PWMLow_reg_n_0_[11] ),
        .O(nextPWMLow0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_3__3
       (.I0(\PWMLow_reg_n_0_[10] ),
        .O(nextPWMLow0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__1_i_4__3
       (.I0(\PWMLow_reg_n_0_[9] ),
        .O(nextPWMLow0_carry__1_i_4__3_n_0));
  CARRY4 nextPWMLow0_carry__2
       (.CI(nextPWMLow0_carry__1_n_0),
        .CO({nextPWMLow0_carry__2_n_0,nextPWMLow0_carry__2_n_1,nextPWMLow0_carry__2_n_2,nextPWMLow0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[16] ,\PWMLow_reg_n_0_[15] ,\PWMLow_reg_n_0_[14] ,\PWMLow_reg_n_0_[13] }),
        .O({nextPWMLow0_carry__2_n_4,nextPWMLow0_carry__2_n_5,nextPWMLow0_carry__2_n_6,nextPWMLow0_carry__2_n_7}),
        .S({nextPWMLow0_carry__2_i_1__3_n_0,nextPWMLow0_carry__2_i_2__3_n_0,nextPWMLow0_carry__2_i_3__3_n_0,nextPWMLow0_carry__2_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_1__3
       (.I0(\PWMLow_reg_n_0_[16] ),
        .O(nextPWMLow0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_2__3
       (.I0(\PWMLow_reg_n_0_[15] ),
        .O(nextPWMLow0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_3__3
       (.I0(\PWMLow_reg_n_0_[14] ),
        .O(nextPWMLow0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__2_i_4__3
       (.I0(\PWMLow_reg_n_0_[13] ),
        .O(nextPWMLow0_carry__2_i_4__3_n_0));
  CARRY4 nextPWMLow0_carry__3
       (.CI(nextPWMLow0_carry__2_n_0),
        .CO({nextPWMLow0_carry__3_n_0,nextPWMLow0_carry__3_n_1,nextPWMLow0_carry__3_n_2,nextPWMLow0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[20] ,\PWMLow_reg_n_0_[19] ,\PWMLow_reg_n_0_[18] ,\PWMLow_reg_n_0_[17] }),
        .O({nextPWMLow0_carry__3_n_4,nextPWMLow0_carry__3_n_5,nextPWMLow0_carry__3_n_6,nextPWMLow0_carry__3_n_7}),
        .S({nextPWMLow0_carry__3_i_1__3_n_0,nextPWMLow0_carry__3_i_2__3_n_0,nextPWMLow0_carry__3_i_3__3_n_0,nextPWMLow0_carry__3_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_1__3
       (.I0(\PWMLow_reg_n_0_[20] ),
        .O(nextPWMLow0_carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_2__3
       (.I0(\PWMLow_reg_n_0_[19] ),
        .O(nextPWMLow0_carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_3__3
       (.I0(\PWMLow_reg_n_0_[18] ),
        .O(nextPWMLow0_carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__3_i_4__3
       (.I0(\PWMLow_reg_n_0_[17] ),
        .O(nextPWMLow0_carry__3_i_4__3_n_0));
  CARRY4 nextPWMLow0_carry__4
       (.CI(nextPWMLow0_carry__3_n_0),
        .CO({nextPWMLow0_carry__4_n_0,nextPWMLow0_carry__4_n_1,nextPWMLow0_carry__4_n_2,nextPWMLow0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[24] ,\PWMLow_reg_n_0_[23] ,\PWMLow_reg_n_0_[22] ,\PWMLow_reg_n_0_[21] }),
        .O({nextPWMLow0_carry__4_n_4,nextPWMLow0_carry__4_n_5,nextPWMLow0_carry__4_n_6,nextPWMLow0_carry__4_n_7}),
        .S({nextPWMLow0_carry__4_i_1__3_n_0,nextPWMLow0_carry__4_i_2__3_n_0,nextPWMLow0_carry__4_i_3__3_n_0,nextPWMLow0_carry__4_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_1__3
       (.I0(\PWMLow_reg_n_0_[24] ),
        .O(nextPWMLow0_carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_2__3
       (.I0(\PWMLow_reg_n_0_[23] ),
        .O(nextPWMLow0_carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_3__3
       (.I0(\PWMLow_reg_n_0_[22] ),
        .O(nextPWMLow0_carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__4_i_4__3
       (.I0(\PWMLow_reg_n_0_[21] ),
        .O(nextPWMLow0_carry__4_i_4__3_n_0));
  CARRY4 nextPWMLow0_carry__5
       (.CI(nextPWMLow0_carry__4_n_0),
        .CO({nextPWMLow0_carry__5_n_0,nextPWMLow0_carry__5_n_1,nextPWMLow0_carry__5_n_2,nextPWMLow0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\PWMLow_reg_n_0_[28] ,\PWMLow_reg_n_0_[27] ,\PWMLow_reg_n_0_[26] ,\PWMLow_reg_n_0_[25] }),
        .O({nextPWMLow0_carry__5_n_4,nextPWMLow0_carry__5_n_5,nextPWMLow0_carry__5_n_6,nextPWMLow0_carry__5_n_7}),
        .S({nextPWMLow0_carry__5_i_1__3_n_0,nextPWMLow0_carry__5_i_2__3_n_0,nextPWMLow0_carry__5_i_3__3_n_0,nextPWMLow0_carry__5_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_1__3
       (.I0(\PWMLow_reg_n_0_[28] ),
        .O(nextPWMLow0_carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_2__3
       (.I0(\PWMLow_reg_n_0_[27] ),
        .O(nextPWMLow0_carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_3__3
       (.I0(\PWMLow_reg_n_0_[26] ),
        .O(nextPWMLow0_carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__5_i_4__3
       (.I0(\PWMLow_reg_n_0_[25] ),
        .O(nextPWMLow0_carry__5_i_4__3_n_0));
  CARRY4 nextPWMLow0_carry__6
       (.CI(nextPWMLow0_carry__5_n_0),
        .CO({NLW_nextPWMLow0_carry__6_CO_UNCONNECTED[3:2],nextPWMLow0_carry__6_n_2,nextPWMLow0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\PWMLow_reg_n_0_[30] ,\PWMLow_reg_n_0_[29] }),
        .O({NLW_nextPWMLow0_carry__6_O_UNCONNECTED[3],nextPWMLow0_carry__6_n_5,nextPWMLow0_carry__6_n_6,nextPWMLow0_carry__6_n_7}),
        .S({1'b0,nextPWMLow0_carry__6_i_1__3_n_0,nextPWMLow0_carry__6_i_2__3_n_0,nextPWMLow0_carry__6_i_3__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_1__3
       (.I0(\PWMLow_reg_n_0_[31] ),
        .O(nextPWMLow0_carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_2__3
       (.I0(\PWMLow_reg_n_0_[30] ),
        .O(nextPWMLow0_carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry__6_i_3__3
       (.I0(\PWMLow_reg_n_0_[29] ),
        .O(nextPWMLow0_carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_1__3
       (.I0(\PWMLow_reg_n_0_[4] ),
        .O(nextPWMLow0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_2__3
       (.I0(\PWMLow_reg_n_0_[3] ),
        .O(nextPWMLow0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_3__3
       (.I0(\PWMLow_reg_n_0_[2] ),
        .O(nextPWMLow0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    nextPWMLow0_carry_i_4__3
       (.I0(\PWMLow_reg_n_0_[1] ),
        .O(nextPWMLow0_carry_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h0000F020)) 
    \pwm[4]_INST_0 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(pwm));
  LUT6 #(
    .INIT(64'h000F000F150E150A)) 
    \state[0]_i_1__3 
       (.I0(\state[1]_i_2__3_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[0]_i_2__3_n_0 ),
        .I5(\state[1]_i_3__3_n_0 ),
        .O(\state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h46)) 
    \state[0]_i_2__3 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(out[1]),
        .O(\state[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_10__3 
       (.I0(\PWMHigh_reg_n_0_[22] ),
        .I1(\PWMHigh_reg_n_0_[23] ),
        .I2(\PWMHigh_reg_n_0_[20] ),
        .I3(\PWMHigh_reg_n_0_[21] ),
        .I4(\PWMHigh_reg_n_0_[25] ),
        .I5(\PWMHigh_reg_n_0_[24] ),
        .O(\state[1]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_11__3 
       (.I0(\PWMHigh_reg_n_0_[28] ),
        .I1(\PWMHigh_reg_n_0_[29] ),
        .I2(\PWMHigh_reg_n_0_[26] ),
        .I3(\PWMHigh_reg_n_0_[27] ),
        .I4(\PWMHigh_reg_n_0_[31] ),
        .I5(\PWMHigh_reg_n_0_[30] ),
        .O(\state[1]_i_11__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_12__3 
       (.I0(\PWMHigh_reg_n_0_[16] ),
        .I1(\PWMHigh_reg_n_0_[17] ),
        .I2(\PWMHigh_reg_n_0_[14] ),
        .I3(\PWMHigh_reg_n_0_[15] ),
        .I4(\PWMHigh_reg_n_0_[19] ),
        .I5(\PWMHigh_reg_n_0_[18] ),
        .O(\state[1]_i_12__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_13__3 
       (.I0(\PWMHigh_reg_n_0_[10] ),
        .I1(\PWMHigh_reg_n_0_[11] ),
        .I2(\PWMHigh_reg_n_0_[8] ),
        .I3(\PWMHigh_reg_n_0_[9] ),
        .I4(\PWMHigh_reg_n_0_[13] ),
        .I5(\PWMHigh_reg_n_0_[12] ),
        .O(\state[1]_i_13__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \state[1]_i_14__3 
       (.I0(\PWMHigh_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\PWMHigh_reg_n_0_[1] ),
        .I3(s00_axi_aresetn),
        .O(\state[1]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_15__3 
       (.I0(\PWMHigh_reg_n_0_[4] ),
        .I1(\PWMHigh_reg_n_0_[5] ),
        .I2(\PWMHigh_reg_n_0_[2] ),
        .I3(\PWMHigh_reg_n_0_[3] ),
        .I4(\PWMHigh_reg_n_0_[7] ),
        .I5(\PWMHigh_reg_n_0_[6] ),
        .O(\state[1]_i_15__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h0F001A50)) 
    \state[1]_i_1__3 
       (.I0(\state[1]_i_2__3_n_0 ),
        .I1(s00_axi_aresetn),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state[1]_i_3__3_n_0 ),
        .O(\state[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_2__3 
       (.I0(\state[1]_i_4__3_n_0 ),
        .I1(\state[1]_i_5__3_n_0 ),
        .I2(\state[1]_i_6__3_n_0 ),
        .I3(\state[1]_i_7__3_n_0 ),
        .I4(\state[1]_i_8__3_n_0 ),
        .I5(\state[1]_i_9__3_n_0 ),
        .O(\state[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \state[1]_i_3__3 
       (.I0(\state[1]_i_10__3_n_0 ),
        .I1(\state[1]_i_11__3_n_0 ),
        .I2(\state[1]_i_12__3_n_0 ),
        .I3(\state[1]_i_13__3_n_0 ),
        .I4(\state[1]_i_14__3_n_0 ),
        .I5(\state[1]_i_15__3_n_0 ),
        .O(\state[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_4__3 
       (.I0(\PWMLow_reg_n_0_[22] ),
        .I1(\PWMLow_reg_n_0_[23] ),
        .I2(\PWMLow_reg_n_0_[20] ),
        .I3(\PWMLow_reg_n_0_[21] ),
        .I4(\PWMLow_reg_n_0_[25] ),
        .I5(\PWMLow_reg_n_0_[24] ),
        .O(\state[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_5__3 
       (.I0(\PWMLow_reg_n_0_[28] ),
        .I1(\PWMLow_reg_n_0_[29] ),
        .I2(\PWMLow_reg_n_0_[26] ),
        .I3(\PWMLow_reg_n_0_[27] ),
        .I4(\PWMLow_reg_n_0_[31] ),
        .I5(\PWMLow_reg_n_0_[30] ),
        .O(\state[1]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_6__3 
       (.I0(\PWMLow_reg_n_0_[16] ),
        .I1(\PWMLow_reg_n_0_[17] ),
        .I2(\PWMLow_reg_n_0_[14] ),
        .I3(\PWMLow_reg_n_0_[15] ),
        .I4(\PWMLow_reg_n_0_[19] ),
        .I5(\PWMLow_reg_n_0_[18] ),
        .O(\state[1]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_7__3 
       (.I0(\PWMLow_reg_n_0_[10] ),
        .I1(\PWMLow_reg_n_0_[11] ),
        .I2(\PWMLow_reg_n_0_[8] ),
        .I3(\PWMLow_reg_n_0_[9] ),
        .I4(\PWMLow_reg_n_0_[13] ),
        .I5(\PWMLow_reg_n_0_[12] ),
        .O(\state[1]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \state[1]_i_8__3 
       (.I0(\PWMLow_reg_n_0_[1] ),
        .I1(\PWMLow_reg_n_0_[0] ),
        .I2(s00_axi_aresetn),
        .I3(\state_reg_n_0_[1] ),
        .O(\state[1]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \state[1]_i_9__3 
       (.I0(\PWMLow_reg_n_0_[4] ),
        .I1(\PWMLow_reg_n_0_[5] ),
        .I2(\PWMLow_reg_n_0_[2] ),
        .I3(\PWMLow_reg_n_0_[3] ),
        .I4(\PWMLow_reg_n_0_[7] ),
        .I5(\PWMLow_reg_n_0_[6] ),
        .O(\state[1]_i_9__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "system_multiChannelPWM_0_0,multiChannelPWM_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "multiChannelPWM_v1_0,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (pwm,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [7:0]pwm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK, xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST, xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire [7:0]pwm;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_multiChannelPWM_v1_0 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .pwm(pwm),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
