<?xml version="1.0"?>
<block name="stereovision3.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:68bcf4a27918a27f42f3b627919d9020baa253653d220c43c4c1d24c1b7a77ca" atom_netlist_id="SHA256:2653616ddbec12916b3a43ed1b1da3a8d694a7f5ec142113dd7baf0e854fdf35">
	<inputs>top^tm3_clk_v0 top^tm3_clk_v2 top^tm3_vidin_vs top^tm3_vidin_href top^tm3_vidin_cref top^tm3_vidin_rts0 top^tm3_vidin_vpo~0 top^tm3_vidin_vpo~1 top^tm3_vidin_vpo~2 top^tm3_vidin_vpo~3 top^tm3_vidin_vpo~4</inputs>
	<outputs>out:top^tm3_vidin_sda out:top^tm3_vidin_scl out:top^vidin_new_data out:top^vidin_rgb_reg~0 out:top^vidin_rgb_reg~1 out:top^vidin_rgb_reg~2 out:top^vidin_rgb_reg~3 out:top^vidin_rgb_reg~4 out:top^vidin_rgb_reg~5 out:top^vidin_rgb_reg~6 out:top^vidin_rgb_reg~7 out:top^vidin_addr_reg~0 out:top^vidin_addr_reg~1 out:top^vidin_addr_reg~2 out:top^vidin_addr_reg~3 out:top^vidin_addr_reg~4 out:top^vidin_addr_reg~5 out:top^vidin_addr_reg~6 out:top^vidin_addr_reg~7 out:top^vidin_addr_reg~8 out:top^vidin_addr_reg~9 out:top^vidin_addr_reg~10 out:top^vidin_addr_reg~11 out:top^vidin_addr_reg~12 out:top^vidin_addr_reg~13 out:top^vidin_addr_reg~14 out:top^vidin_addr_reg~15 out:top^vidin_addr_reg~16 out:top^vidin_addr_reg~17 out:top^vidin_addr_reg~18</outputs>
	<clocks>top^tm3_clk_v0 top^tm3_clk_v2</clocks>
	<block name="n448" instance="clb[0]" mode="default">
		<inputs>
			<port name="I">n574 n579 n478_1 n582 top^iic_state~4_FF_NODE n432 n464 n583_1 n593 n604_1</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n502" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open open clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n502" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n502" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n502" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n502</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n573_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n573_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n573_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n573_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n573_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n572" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n572" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n572" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n572" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n572</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n448" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n448" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n448" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n448" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n448</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^tm3_vidin_sda_xhdl0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^tm3_vidin_sda</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n218" instance="clb[1]" mode="default">
		<inputs>
			<port name="I">open top^vert~5_FF_NODE top^vert~1_FF_NODE top^vert~2_FF_NODE top^tm3_vidin_vs top^vert~3_FF_NODE top^vert~4_FF_NODE n365 open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n372" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n372" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n372" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n372" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n372</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n203" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n203" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n203" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n203" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n203</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~6_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n383_1" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n383_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n383_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n383_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n383_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n218" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n218" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n218" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n218" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n218</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~7_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~7_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n488" instance="clb[2]" mode="default">
		<inputs>
			<port name="I">n550 top^iic_stop_FF_NODE n546 n634 n542 n537 n548_1 n540 n629 n528_1</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n625" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n625" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n625" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n625" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n625</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n633" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n633" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n633" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n633" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n633</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n632" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n632" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n632" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n632" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n632</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n488" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n488" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n488" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n488" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n488</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^reg_prog_state~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^reg_prog_state~2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n418" instance="clb[3]" mode="default">
		<inputs>
			<port name="I">open top^horiz~7_FF_NODE top^tm3_vidin_href n419 top^horiz~5_FF_NODE open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n388" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n388" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n388" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n388" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n388</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~6_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n427" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n427" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n427" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n427" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n427</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n408" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n408" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n408" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n408" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n408</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~8_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~8_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n418" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n418" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n418" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n418" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n418</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~9_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~9_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n443" instance="clb[4]" mode="default">
		<inputs>
			<port name="I">n502 open n568_1 n615 n622 n432 n464 n561 n570 n559</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n478" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n478" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n478" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n478" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n478</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_state~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_state~6_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n558_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open fle[0].out[0]-&gt;crossbar open clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n558_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n558_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n558_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n558_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n557" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n557" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n557" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n557" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n557</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n443" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n443" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n443" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n443" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n443</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^tm3_vidin_scl_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^tm3_vidin_scl</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n173" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">top^tm3_vidin_vs n372 open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n188" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n188" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n188" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n188" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n188</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~5_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n379" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n379" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n379" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n379" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n379</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n158" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n158" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n158" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n158" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n158</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n173" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n173" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n173" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n173" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n173</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~4_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n433" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">top^iic_stop_FF_NODE open top^reg_prog_state~1_FF_NODE n528_1 n549 n543_1 n519 n523_1 top^reg_prog_state~2_FF_NODE open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n526" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n526" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n526" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n526" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n526</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n527" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open fle[3].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n527" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n527" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n527" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n527</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n518_1" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n518_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n518_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n518_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n518_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n433" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n433" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n433" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n433" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n433</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^reg_prog_state~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^reg_prog_state~0_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n473" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">n620 top^iic_state~6_FF_NODE top^iic_state~4_FF_NODE n552 top^iic_stop_FF_NODE top^iic_state~3_FF_NODE open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n490" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n490" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n490" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n490" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n490</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n470" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n470" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n470" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n470" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n470</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n478_1" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n478_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n478_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n478_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n478_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n473" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n473" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n473" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n473" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n473</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_state~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_state~5_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n468" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">top^iic_stop_FF_NODE top^iic_state~3_FF_NODE n552 top^iic_state~2_FF_NODE open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n438" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n438" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n438" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n438" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n438</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_state~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_state~0_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n453" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n453" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n453" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n453" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n453</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_state~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_state~1_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n469" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n469" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n469" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n469" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n469</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n468" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n468" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n468" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n468" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n468</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_state~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_state~4_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n463" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">top^iic_stop_FF_NODE top^iic_state~1_FF_NODE top^iic_state~4_FF_NODE n454 n463_1 n552 top^iic_state~0_FF_NODE top^iic_state~2_FF_NODE n435 open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n566" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n566" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n566" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n566" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n566</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n567" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar open open clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n567" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n567" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n567" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n567</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n447" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n447" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n447" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n447" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n447</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n463" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n463" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n463" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n463" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n463</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_state~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_state~3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n483" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">n626 open top^reg_prog_state~3_FF_NODE n577 n624 n547 top^reg_prog_state~0_FF_NODE top^reg_prog_state~2_FF_NODE top^reg_prog_state~4_FF_NODE open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n598" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n598" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n598" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n598" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n598</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n600_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n600_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n600_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n600_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n600_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n599" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n599" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n599" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n599" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n599</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n483" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n483" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n483" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n483" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n483</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^reg_prog_state~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^reg_prog_state~1_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n143" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">top^vert~0_FF_NODE n360 top^tm3_vidin_href top^tm3_vidin_vs n359 n358_1 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n357" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n357" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n357" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n357" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n357</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n128" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n128" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n128" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n128" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n128</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~1_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n365" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n365" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n365" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n365" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n365</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n143" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n143" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n143" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n143" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n143</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n482" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">n442 n470 top^iic_state~3_FF_NODE n527 n528_1 n457 top^iic_state~4_FF_NODE n524 n446 n534</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n578_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n578_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n578_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n578_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n578_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n474" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n474" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n474" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n474" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n474</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n584" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n584" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n584" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n584" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n584</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n482" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n482" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n482" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n482" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n482</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n477" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">top^iic_state~1_FF_NODE n461 n483_1 open n486 top^iic_state~0_FF_NODE top^iic_state~2_FF_NODE n478_1 n481 n470</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n464" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n464" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n464" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n464" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n464</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n475" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n475" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n475" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n475" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n475</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n476" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n476" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n476" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n476" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n476</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n477" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n477" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n477" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n477" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n477</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n493_1" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">n438_1 n470 open n446 n441 n436 n592_1 top^reg_prog_state~4_FF_NODE n600_1 open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n501" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n501" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n501" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n501" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n501</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n608_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[7]-&gt;crossbar open clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n608_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n608_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n608_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n608_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n607" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n607" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n607" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n607" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n607</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n493_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n493_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n493_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n493_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n493_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n596_1" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">top^reg_prog_state~4_FF_NODE top^reg_prog_state~0_FF_NODE n521 n534 top^reg_prog_state~1_FF_NODE top^reg_prog_state~2_FF_NODE top^reg_prog_state~3_FF_NODE n473_1 n494 n577</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n588_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n588_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n588_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n588_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n588_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n595" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n595" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n595" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n595" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n595</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n594" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n594" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n594" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n594" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n594</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n596_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n596_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n596_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n596_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n596_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n451" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">top^iic_state~1_FF_NODE top^iic_state~0_FF_NODE top^iic_state~4_FF_NODE n489 n534 top^iic_state~3_FF_NODE top^iic_state~2_FF_NODE n470 n598 top^reg_prog_state~4_FF_NODE</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n606" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open open clb.I[9]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n606" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n606" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n606" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n606</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n605" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n605" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n605" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n605" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n605</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n500" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n500" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n500" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n500" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n500</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n451" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n451" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n451" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n451" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n451</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n453_1" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">top^iic_state~3_FF_NODE top^iic_state~1_FF_NODE n563_1 n456 n442 top^iic_state~0_FF_NODE top^iic_state~2_FF_NODE top^iic_state~4_FF_NODE n565 open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n564" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n564" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n564" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n564" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n564</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n562" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n562" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n562" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n562" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n562</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n459" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n459" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n459" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n459" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n459</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n453_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n453_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n453_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n453_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n453_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n452" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">top^iic_state~1_FF_NODE top^iic_state~3_FF_NODE top^iic_state~4_FF_NODE n592_1 n491 top^iic_state~0_FF_NODE top^iic_state~2_FF_NODE n451 n478_1 n591</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n484" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n484" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n484" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n484" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n484</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n589" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n589" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n589" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n589" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n589</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n590" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[2]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n590" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n590" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n590" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n590</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n452" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n452" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n452" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n452" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n452</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n487" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">top^iic_state~4_FF_NODE n478_1 n455 open n442 top^iic_state~3_FF_NODE n440 n578_1 n577 top^reg_prog_state~2_FF_NODE</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n575" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n575" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n575" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n575" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n575</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n576" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open open clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n576" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n576" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n576" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n576</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n574" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n574" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n574" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n574" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n574</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n487" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n487" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n487" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n487" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n487</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n358_1" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">top^horiz~8_FF_NODE open n419 top^horiz~6_FF_NODE top^horiz~9_FF_NODE top^tm3_vidin_href open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n378" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n378" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n378" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n378" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n378</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~5_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n424" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n424" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n424" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n424" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n424</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n398" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n398" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n398" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n398" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n398</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~7_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~7_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n358_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n358_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n358_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n358_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n358_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n593" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">n602 n540 n601 top^iic_state~0_FF_NODE top^iic_state~2_FF_NODE n594 n470 n598 top^iic_state~1_FF_NODE n461</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n497" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n497" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n497" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n497" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n497</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n597" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n597" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n597" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n597" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n597</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n496" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open fle[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n496" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n496" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n496" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n496</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n593" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n593" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n593" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n593" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n593</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n456" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">top^iic_state~1_FF_NODE n616 top^iic_stop_FF_NODE top^iic_state~0_FF_NODE top^iic_state~3_FF_NODE n552 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n457" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n457" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n457" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n457" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n457</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n615" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open open clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n615" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n615" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n615" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n615</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n458" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n458" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n458" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n458" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n458</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_state~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_state~2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n456" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n456" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n456" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n456" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n456</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n611" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">n534 top^reg_prog_state~3_FF_NODE n440 n527 top^reg_prog_state~4_FF_NODE n577 n436 n444 n470 n462</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n612" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n612" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n612" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n612" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n612</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n472" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n472" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n472" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n472" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n472</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n488_1" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[6]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n488_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n488_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n488_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n488_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n611" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n611" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n611" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n611" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n611</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n610" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">n525 top^reg_prog_state~3_FF_NODE n607 n605 n611 top^reg_prog_state~4_FF_NODE n541 n601 n477 n478_1</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n533_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open open clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n533_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n533_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n533_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n533_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n604_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n604_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n604_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n604_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n604_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n609" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n609" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n609" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n609" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n609</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n610" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n610" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n610" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n610" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n610</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n458_1" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">n436 top^iic_state~4_FF_NODE n562 n505 top^iic_state~3_FF_NODE n462 n459 n441 n444 n566</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n461" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n461" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n461" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n461" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n461</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n561" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[3]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n561" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n561" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n561" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n561</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n460" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open clb.I[7]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n460" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n460" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n460" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n460</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n458_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n458_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n458_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n458_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n458_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n454" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">n457 n438_1 top^iic_state~1_FF_NODE n461 n560 n456 top^iic_state~4_FF_NODE top^iic_state~0_FF_NODE top^iic_state~2_FF_NODE top^iic_state~3_FF_NODE</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n559" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n559" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n559" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n559" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n559</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n516" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[6]-&gt;crossbar open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n516" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n516" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n516" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n516</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n455" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n455" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n455" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n455" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n455</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n454" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n454" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n454" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n454" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n454</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n602" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">n453_1 n527 n446 top^iic_state~1_FF_NODE top^iic_state~2_FF_NODE top^iic_state~4_FF_NODE n478_1 top^reg_prog_state~4_FF_NODE top^iic_state~3_FF_NODE top^iic_state~0_FF_NODE</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n441" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[9]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n441" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n441" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n441" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n441</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n515" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n515" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n515" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n515" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n515</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n603" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[1]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n603" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n603" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n603" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n603</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n602" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n602" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n602" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n602" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n602</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n473_1" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">n470 top^iic_state~2_FF_NODE n446 top^iic_state~5_FF_NODE n461 top^iic_state~0_FF_NODE top^iic_state~1_FF_NODE open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n565" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n565" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n565" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n565" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n565</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n438_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n438_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n438_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n438_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n438_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n444" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n444" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n444" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n444" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n444</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n473_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n473_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n473_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n473_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n473_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n582" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">n436 n470 open n456 n526 n437 n447 top^iic_state~4_FF_NODE n478_1 open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n481" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar open clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n481" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n481" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n481" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n481</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n480" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n480" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n480" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n480" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n480</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n499" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n499" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n499" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n499" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n499</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n582" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n582" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n582" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n582" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n582</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n580" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">open top^reg_prog_state~0_FF_NODE open top^reg_prog_state~1_FF_NODE n534 top^reg_prog_state~3_FF_NODE top^reg_prog_state~4_FF_NODE top^reg_prog_state~2_FF_NODE n450 n470</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n522" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n522" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n522" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n522" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n522</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n579" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[8]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n579" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n579" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n579" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n579</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n581" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n581" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n581" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n581" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n581</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n580" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n580" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n580" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n580" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n580</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n585" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">n450 n586 top^iic_state~4_FF_NODE n584 n589 n505 n463_1 n484 n469 n456</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n468_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[9]-&gt;crossbar open clb.I[8]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n468_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n468_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n468_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n468_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n583_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[4]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n583_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n583_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n583_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n583_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n508_1" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n508_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n508_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n508_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n508_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n585" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n585" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n585" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n585" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n585</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n450" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">n453_1 top^iic_state~4_FF_NODE top^iic_state~3_FF_NODE n438_1 n452 n451 n470 n437 open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n435" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n435" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n435" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n435" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n435</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n436" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n436" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n436" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n436" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n436</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n570" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n570" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n570" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n570" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n570</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n450" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n450" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n450" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n450" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n450</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n544" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">top^iic_stop_FF_NODE open top^reg_prog_state~3_FF_NODE top^reg_prog_state~4_FF_NODE n533_1 top^reg_prog_state~0_FF_NODE top^reg_prog_state~1_FF_NODE top^reg_prog_state~2_FF_NODE open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n520" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n520" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n520" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n520" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n520</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n521" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n521" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n521" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n521" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n521</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n634" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[6]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n634" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n634" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n634" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n634</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n544" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n544" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n544" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n544" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n544</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n577" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">top^reg_prog_state~1_FF_NODE n548_1 n639 top^reg_prog_state~0_FF_NODE n636 n637 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n528_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n528_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n528_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n528_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n528_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n498" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open clb.I[5]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n498" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n498" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n498" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n498</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^reg_prog_state~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^reg_prog_state~4_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n493" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n493" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n493" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n493" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n493</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^reg_prog_state~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^reg_prog_state~3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n577" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n577" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n577" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n577" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n577</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n563_1" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">open top^iic_state~1_FF_NODE top^iic_state~0_FF_NODE n441 top^iic_state~3_FF_NODE top^iic_state~4_FF_NODE top^iic_state~2_FF_NODE open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n467" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar open clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n467" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n467" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n467" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n467</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n505" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n505" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n505" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n505" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n505</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n440" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n440" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n440" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n440" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n440</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n563_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n563_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n563_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n563_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n563_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n360" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">top^horiz~5_FF_NODE n413_1 top^horiz~2_FF_NODE top^tm3_vidin_href open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n416" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n416" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n416" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n416" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n416</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n358" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n358" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n358" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n358" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n358</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n368" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n368" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n368" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n368" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n368</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~4_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n360" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n360" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n360" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n360" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n360</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n442" instance="clb[37]" mode="default">
		<inputs>
			<port name="I">top^iic_state~3_FF_NODE top^iic_state~1_FF_NODE n478_1 n483_1 n495 top^iic_state~2_FF_NODE top^iic_state~0_FF_NODE n461 n480 open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n568_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n568_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n568_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n568_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n568_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n569" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n569" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n569" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n569" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n569</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n462" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n462" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n462" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n462" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n462</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n442" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n442" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n442" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n442" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n442</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n586" instance="clb[38]" mode="default">
		<inputs>
			<port name="I">n467 n553_1 top^reg_prog_state~4_FF_NODE top^reg_prog_state~0_FF_NODE n555 n468_1 n470 n588_1 top^reg_prog_state~3_FF_NODE top^reg_prog_state~2_FF_NODE</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n552" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n552" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n552" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n552" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n552</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n554" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar clb.I[9]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n554" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n554" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n554" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n554</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n587" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[9]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n587" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n587" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n587" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n587</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n586" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n586" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n586" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n586" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n586</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n639" instance="clb[39]" mode="default">
		<inputs>
			<port name="I">open top^reg_prog_state~3_FF_NODE top^reg_prog_state~1_FF_NODE top^reg_prog_state~2_FF_NODE top^iic_stop_FF_NODE n523_1 n521 top^reg_prog_state~0_FF_NODE open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n529" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n529" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n529" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n529" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n529</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n530" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n530" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n530" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n530" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n530</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n542" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n542" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n542" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n542" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n542</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n639" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n639" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n639" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n639" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n639</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n483_1" instance="clb[40]" mode="default">
		<inputs>
			<port name="I">n484 open n461 n470 n456 top^iic_state~4_FF_NODE n478_1 n440 n487 open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n494" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar clb.I[3]-&gt;crossbar open clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n494" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n494" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n494" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n494</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n486" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar fle[2].out[0]-&gt;crossbar open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n486" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n486" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n486" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n486</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n491" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n491" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n491" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n491" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n491</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n483_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n483_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n483_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n483_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n483_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n624" instance="clb[41]" mode="default">
		<inputs>
			<port name="I">n544 n528_1 top^reg_prog_state~1_FF_NODE top^iic_stop_FF_NODE n625 n577 top^reg_prog_state~2_FF_NODE top^reg_prog_state~0_FF_NODE open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n628" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n628" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n628" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n628" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n628</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n546" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n546" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n546" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n546" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n546</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n545" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n545" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n545" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n545" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n545</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n624" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n624" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n624" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n624" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n624</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n348" instance="clb[42]" mode="default">
		<inputs>
			<port name="I">top^tm3_vidin_cref top^tm3_vidin_href open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n108" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n108" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n108" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n108" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n108</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~0_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n408_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open open fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n408_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n408_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n408_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n408_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n338" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n338" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n338" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n338" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n338</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~1_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n348" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n348" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n348" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n348" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n348</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^horiz~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^horiz~2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n622" instance="clb[43]" mode="default">
		<inputs>
			<port name="I">top^iic_state~6_FF_NODE n447 n502 top^iic_state~4_FF_NODE n457 top^iic_state~5_FF_NODE n436 n464 n463_1 open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n432" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[8]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n432" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n432" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n432" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n432</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n428" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n428" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n428" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n428" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n428</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^iic_stop_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^iic_stop_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n620" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[1]-&gt;crossbar open clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n620" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n620" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n620" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n620</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n622" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n622" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n622" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n622" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n622</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n537" instance="clb[44]" mode="default">
		<inputs>
			<port name="I">top^reg_prog_state~1_FF_NODE top^reg_prog_state~2_FF_NODE n525 top^reg_prog_state~0_FF_NODE n533_1 open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n592_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n592_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n592_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n592_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n592_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n540" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n540" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n540" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n540" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n540</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n541" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n541" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n541" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n541" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n541</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n537" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n537" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n537" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n537" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n537</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n550" instance="clb[45]" mode="default">
		<inputs>
			<port name="I">top^reg_prog_state~0_FF_NODE top^reg_prog_state~3_FF_NODE top^reg_prog_state~4_FF_NODE top^reg_prog_state~1_FF_NODE top^reg_prog_state~2_FF_NODE open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n536" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n536" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n536" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n536" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n536</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n555" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n555" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n555" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n555" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n555</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n549" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n549" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n549" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n549" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n549</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n550" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n550" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n550" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n550" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n550</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n616" instance="clb[46]" mode="default">
		<inputs>
			<port name="I">open top^iic_state~2_FF_NODE top^iic_state~4_FF_NODE n490 top^iic_stop_FF_NODE top^iic_state~0_FF_NODE top^iic_state~1_FF_NODE top^iic_state~3_FF_NODE n437 open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n489" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[8]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n489" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n489" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n489" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n489</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n560" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[7]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n560" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n560" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n560" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n560</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n446" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n446" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n446" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n446" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n446</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n616" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[5]-&gt;crossbar clb.I[6]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n616" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n616" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n616" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n616</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n293" instance="clb[47]" mode="default">
		<inputs>
			<port name="I">n596 top^tm3_vidin_cref top^vidin_addr_reg1~10_FF_NODE top^horiz~0_FF_NODE open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n233" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n233" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n233" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n233" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n233</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~0_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="top^creg3_FF_NODE" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open open fle[2].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="top^creg3_FF_NODE" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut4[0].in[2]-&gt;complete:lut4</port>
					</outputs>
					<clocks />
				</block>
				<block name="top^creg3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^creg3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="top^creg2_FF_NODE" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="top^creg2_FF_NODE" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
					</outputs>
					<clocks />
				</block>
				<block name="top^creg2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">n600</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n293" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n293" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n293" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n293" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n293</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n513" instance="clb[48]" mode="default">
		<inputs>
			<port name="I">top^tm3_vidin_cref open top^horiz~2_FF_NODE top^horiz~0_FF_NODE top^tm3_vidin_vpo~0 top^tm3_vidin_rts0 n408_1 top^horiz~1_FF_NODE open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n508" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n508" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n508" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n508" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n508</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~10_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~10_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n359" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n359" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n359" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n359" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n359</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n413_1" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[7]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n413_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n413_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n413_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n413_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n513" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open fle[3].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n513" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n513" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n513" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n513</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~0_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n534" instance="clb[49]" mode="default">
		<inputs>
			<port name="I">top^reg_prog_state~2_FF_NODE n528_1 n536 n545 top^reg_prog_state~0_FF_NODE top^reg_prog_state~1_FF_NODE n522 open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n601" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open fle[3].out[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n601" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n601" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n601" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n601</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n637" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n637" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n637" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n637" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n637</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n538_1" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n538_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n538_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n538_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n538_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n534" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n534" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n534" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n534" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n534</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n525" instance="clb[50]" mode="default">
		<inputs>
			<port name="I">top^reg_prog_state~1_FF_NODE n521 n529 n526 top^reg_prog_state~0_FF_NODE top^reg_prog_state~2_FF_NODE top^iic_stop_FF_NODE open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n524" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n524" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n524" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n524" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n524</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n523_1" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n523_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n523_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n523_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n523_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n629" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n629" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n629" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n629" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n629</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n525" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n525" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n525" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n525" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n525</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n553_1" instance="clb[51]" mode="default">
		<inputs>
			<port name="I">n520 n522 open n536 n529 top^reg_prog_state~2_FF_NODE n533_1 open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v2</port>
		</clocks>
		<block name="n519" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open open clb.I[0]-&gt;crossbar clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n519" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n519" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n519" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n519</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n503" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[1].out[0]-&gt;crossbar clb.I[6]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n503" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n503" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n503" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n503</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^rst_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^rst_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n591" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar clb.I[1]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n591" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n591" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n591" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n591</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n553_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[3]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n553_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n553_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n553_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n553_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n419" instance="clb[52]" mode="default">
		<inputs>
			<port name="I">top^horiz~4_FF_NODE n293 n416 top^tm3_vidin_cref open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n373" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n373" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n373" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n373" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n373</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~4_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="top^creg1_FF_NODE" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="top^creg1_FF_NODE" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
					</outputs>
					<clocks />
				</block>
				<block name="top^creg1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">n596</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n263" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[0].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n263" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n263" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n263" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n263</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~3</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n419" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[2]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n419" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n419" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n419" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n419</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n437" instance="clb[53]" mode="default">
		<inputs>
			<port name="I">top^iic_state~1_FF_NODE top^tm3_vidin_vs top^tm3_vidin_cref n293 top^iic_state~0_FF_NODE top^iic_state~2_FF_NODE n357 open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n113" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar fle[0].out[0]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n113" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n113" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n113" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n113</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vert~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vert~0_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n123" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n123" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n123" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n123" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n123</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~9_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~9</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n118" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n118" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n118" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n118" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n118</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~11_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~11_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n437" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n437" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n437" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n437" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n437</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~16" instance="io[54]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~7" instance="io[55]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~3" instance="io[56]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~8" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~9" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~10" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~11" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~12" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~13" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~14" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~15" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~6" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^tm3_vidin_sda" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">top^tm3_vidin_sda</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^tm3_vidin_sda" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^tm3_vidin_scl" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">top^tm3_vidin_scl</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^tm3_vidin_scl" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_new_data" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_new_data</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_new_data" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~0" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~1" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~2" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~3" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~4" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~5" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~5" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~6" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_rgb_reg~7" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_rgb_reg~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_rgb_reg~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~0" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~1" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~2" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~4" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="n627" instance="clb[82]" mode="default">
		<inputs>
			<port name="I">n628 open top^reg_prog_state~0_FF_NODE top^reg_prog_state~3_FF_NODE n534 n629 top^iic_stop_FF_NODE top^reg_prog_state~1_FF_NODE n530 open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n626" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar open fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n626" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n626" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n626" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n626</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n636" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[6]-&gt;crossbar open clb.I[8]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n636" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n636" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n636" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n636</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n630" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[6]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[7]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n630" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n630" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n630" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n630</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n627" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar open clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n627" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n627" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n627" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n627</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n495" instance="clb[83]" mode="default">
		<inputs>
			<port name="I">top^iic_state~4_FF_NODE top^iic_state~6_FF_NODE top^tm3_vidin_cref n293 n455 top^iic_state~5_FF_NODE top^vert~1_FF_NODE open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n463_1" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[5]-&gt;crossbar open clb.I[1]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n463_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n463_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n463_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n463_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="n138" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open fle[1].out[0]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n138" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n138" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n138" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n138</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~10_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~10</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n133" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar clb.I[6]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n133" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n133" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n133" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n133</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~12_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~12_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n495" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n495" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n495" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n495" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n495</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n548_1" instance="clb[84]" mode="default">
		<inputs>
			<port name="I">top^rst_FF_NODE top^tm3_vidin_rts0 open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n547" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n547" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n547" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n547" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n547</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="top^temp_reg1_FF_NODE" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="top^temp_reg1_FF_NODE" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
					</outputs>
					<clocks />
				</block>
				<block name="top^temp_reg1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">n608</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="top^temp_reg2_FF_NODE" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open open open fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="top^temp_reg2_FF_NODE" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">open open open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut4[0].in[3]-&gt;complete:lut4</port>
					</outputs>
					<clocks />
				</block>
				<block name="top^temp_reg2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^temp_reg2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n548_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">open open fle[2].out[0]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n548_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n548_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n548_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n548_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n543_1" instance="clb[85]" mode="default">
		<inputs>
			<port name="I">n547 open top^tm3_vidin_cref n545 n293 top^vidin_rgb_reg1~7_FF_NODE open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n333" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n333" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n333" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n333" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n333</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~7_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~7</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n588" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar clb.I[5]-&gt;crossbar open fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n588" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n588" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n588" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n588</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~7_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~7_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="top^vidin_new_data_FF_NODE" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[4]-&gt;crossbar open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="top^vidin_new_data_FF_NODE" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open open open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="open" instance="lut4[0]" mode="wire" pb_type_num_modes="2">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut4[0].in[0]-&gt;complete:lut4</port>
					</outputs>
					<clocks />
				</block>
				<block name="top^vidin_new_data_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_new_data</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n543_1" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[0]-&gt;crossbar open clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n543_1" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="n543_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n543_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n543_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="n328" instance="clb[86]" mode="default">
		<inputs>
			<port name="I">top^tm3_vidin_cref open n293 top^tm3_vidin_vpo~3 top^horiz~3_FF_NODE open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n578" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n578" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n578" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n578" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n578</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~6_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n573" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar clb.I[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n573" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n573" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n573" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n573</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~6_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n363" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n363" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n363" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n363" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n363</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n328" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n328" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n328" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n328" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n328</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~6</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n323" instance="clb[87]" mode="default">
		<inputs>
			<port name="I">top^tm3_vidin_cref top^tm3_vidin_vpo~2 n293 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n568" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n568" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n568" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n568" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n568</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~5_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n563" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n563" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n563" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n563" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n563</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~5_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n533" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n533" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n533" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n533" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n533</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n323" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n323" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n323" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n323" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n323</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~5</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n318" instance="clb[88]" mode="default">
		<inputs>
			<port name="I">top^tm3_vidin_cref top^tm3_vidin_vpo~1 n293 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n558" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open clb.I[0]-&gt;crossbar fle[0].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n558" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n558" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n558" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n558</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~4_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n553" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar open fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n553" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n553" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n553" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n553</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~4_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n523" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n523" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n523" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n523" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n523</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~1_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n318" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n318" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n318" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n318" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n318</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~4</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n258" instance="clb[89]" mode="default">
		<inputs>
			<port name="I">open top^tm3_vidin_vpo~0 top^vidin_addr_reg1~3_FF_NODE n293 top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 open open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n313" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n313" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n313" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n313" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n313</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~3</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n548" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open fle[2].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar fle[1].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n548" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n548" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n548" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n548</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n543" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[4]-&gt;crossbar clb.I[1]-&gt;crossbar fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n543" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n543" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n543" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n543</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~3_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~3_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n258" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open clb.I[2]-&gt;crossbar clb.I[3]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n258" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n258" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n258" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n258</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~2</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n308" instance="clb[90]" mode="default">
		<inputs>
			<port name="I">open top^vidin_rgb_reg1~0_FF_NODE n293 top^vidin_rgb_reg1~2_FF_NODE top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n538" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n538" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n538" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n538" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n538</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n518" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n518" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n518" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n518" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n518</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~0_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n298" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n298" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n298" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 open ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n298" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n298</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~0</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n308" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[2]-&gt;crossbar open fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n308" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n308" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n308" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n308</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~2</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n243" instance="clb[91]" mode="default">
		<inputs>
			<port name="I">open top^tm3_vidin_vpo~4 top^vidin_rgb_reg1~1_FF_NODE n293 top^horiz~2_FF_NODE top^tm3_vidin_cref open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n353" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[5]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n353" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n353" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n353" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n353</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~2_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~2_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n583" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar clb.I[5]-&gt;crossbar fle[1].out[0]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n583" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n583" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n583" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n583</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg1~7_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg1~7_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n528" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">open clb.I[2]-&gt;crossbar fle[2].out[0]-&gt;crossbar clb.I[5]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n528" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n528" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n528" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n528</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg2~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg2~1_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n243" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[3]-&gt;crossbar open fle[0].out[0]-&gt;crossbar fle[3].out[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n243" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n243" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n243" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n243</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~1</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n238" instance="clb[92]" mode="default">
		<inputs>
			<port name="I">open top^horiz~9_FF_NODE n293 top^horiz~1_FF_NODE top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n343" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n343" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n343" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n343" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n343</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~1_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n423" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n423" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n423" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n423" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n423</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~9_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~9_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n288" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n288" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n288" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n288" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n288</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~8_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~8</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n238" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n238" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n238" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n238" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n238</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~0_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~0</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n228" instance="clb[93]" mode="default">
		<inputs>
			<port name="I">open top^horiz~8_FF_NODE n293 top^vert~7_FF_NODE top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n223" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n223" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n223" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n223" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n223</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~18_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~18_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n413" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n413" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n413" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n413" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n413</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~8_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~8_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n283" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n283" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n283" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n283" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n283</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~7_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~7</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n228" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n228" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n228" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n228" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n228</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~16_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~16</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n213" instance="clb[94]" mode="default">
		<inputs>
			<port name="I">open top^horiz~7_FF_NODE n293 top^vert~6_FF_NODE top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n208" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n208" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n208" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n208" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n208</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~17_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~17_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n403" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n403" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n403" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n403" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n403</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~7_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~7_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n278" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n278" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n278" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n278" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n278</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~6</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n213" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n213" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n213" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n213" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n213</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~15_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~15</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n268" instance="clb[95]" mode="default">
		<inputs>
			<port name="I">open top^horiz~6_FF_NODE n293 top^horiz~5_FF_NODE top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n383" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n383" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n383" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n383" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n383</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~5_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n393" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n393" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n393" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n393" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n393</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~6_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~6_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n273" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n273" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n273" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n273" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n273</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~5_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~5</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n268" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n268" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n268" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n268" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n268</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~4_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~4</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n198" instance="clb[96]" mode="default">
		<inputs>
			<port name="I">open top^vert~4_FF_NODE n293 top^vert~5_FF_NODE top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n193" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n193" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n193" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n193" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n193</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~16_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~16_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n178" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n178" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n178" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n178" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n178</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~15_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~15_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n183" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n183" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n183" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n183" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n183</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~13_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~13</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n198" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n198" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n198" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n198" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n198</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~14_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~14</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n168" instance="clb[97]" mode="default">
		<inputs>
			<port name="I">open top^vert~2_FF_NODE n293 top^vert~3_FF_NODE top^tm3_vidin_cref open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="n163" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[0].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar clb.I[3]-&gt;crossbar open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n163" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n163" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n163" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n163</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~14_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~14_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n148" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I[1]-&gt;crossbar open fle[1].out[0]-&gt;crossbar clb.I[4]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n148" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n148" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n148" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n148</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg1~13_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg1~13_FF_NODE</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n153" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[1].out[0]-&gt;crossbar open fle[2].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n153" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n153" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n153" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n153</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~11_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~11</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
		<block name="n168" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open fle[0].out[0]-&gt;crossbar clb.I[2]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n168" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n168" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n168" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n168</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_addr_reg~12_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_addr_reg~12</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="n303" instance="clb[98]" mode="default">
		<inputs>
			<port name="I">n293 top^vidin_rgb_reg2~1_FF_NODE open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1</port>
		</outputs>
		<clocks>
			<port name="clk">top^tm3_clk_v0</port>
		</clocks>
		<block name="top^vidin_addr_reg~17" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^vidin_addr_reg~17" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="top^vidin_addr_reg~17" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^vidin_addr_reg~17" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^vidin_addr_reg~17</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="top^vidin_addr_reg~18" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="top^vidin_addr_reg~18" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="top^vidin_addr_reg~18" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="top^vidin_addr_reg~18" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">top^vidin_addr_reg~18</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[2]" />
		<block name="n303" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">fle[3].out[0]-&gt;crossbar open clb.I[1]-&gt;crossbar clb.I[0]-&gt;crossbar</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;clks</port>
			</clocks>
			<block name="n303" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ff[0].Q[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="n303" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 open ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n303" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n303</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="top^vidin_rgb_reg~1_FF_NODE" instance="ff[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="D">lut4[0].out[0]-&gt;direct2</port>
					</inputs>
					<outputs>
						<port name="Q">top^vidin_rgb_reg~1</port>
					</outputs>
					<clocks>
						<port name="clk">ble4.clk[0]-&gt;direct3</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="top^tm3_clk_v0" instance="io[99]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_clk_v0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_clk_v0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~18" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^vidin_addr_reg~17" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">top^vidin_addr_reg~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^vidin_addr_reg~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~4" instance="io[102]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_vpo~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~3" instance="io[103]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_vpo~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~2" instance="io[104]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_vpo~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~1" instance="io[105]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_vpo~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_vpo~0" instance="io[106]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_vpo~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_vpo~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_rts0" instance="io[107]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_rts0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_rts0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_cref" instance="io[108]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_cref" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_cref</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_href" instance="io[109]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_href" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_href</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_vidin_vs" instance="io[110]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_vidin_vs" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_vidin_vs</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^tm3_clk_v2" instance="io[111]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^tm3_clk_v2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^tm3_clk_v2</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
