===============================================================================
Version:    v++ v2022.1 (64-bit)
Build:      SW Build 3524075 on 2022-04-13-17:42:45
Copyright:  Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Created:    Thu Apr  3 14:00:49 2025
===============================================================================

-------------------------------------------------------------------------------
Design Name:             attention_kernel.hw
Target Device:           xilinx:u250:gen3x16_xdma_4_1:202210.1
Target Clock:            300.000000MHz
Total number of kernels: 1
-------------------------------------------------------------------------------

Kernel Summary
Kernel Name       Type  Target              OpenCL Library       Compute Units
----------------  ----  ------------------  -------------------  -------------
attention_kernel  c     fpga0:OCL_REGION_0  attention_kernel.hw  1


-------------------------------------------------------------------------------
OpenCL Binary:     attention_kernel.hw
Kernels mapped to: clc_region

Timing Information (MHz)
Compute Unit        Kernel Name       Module Name                                  Target Frequency  Estimated Frequency
------------------  ----------------  -------------------------------------------  ----------------  -------------------
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_59_4    200               273.972595
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_67_5    200               273.972595
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_80_7    200               273.972595
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_114_10  200               308.737244
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_128_11  200               307.881775
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_140_12  200               641.848511
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_150_14  200               283.929565
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_158_15  200               273.972595
attention_kernel_1  attention_kernel  attention_kernel                             200               273.972595

Latency Information
Compute Unit        Kernel Name       Module Name                                  Start Interval  Best (cycles)  Avg (cycles)  Worst (cycles)  Best (absolute)  Avg (absolute)  Worst (absolute)
------------------  ----------------  -------------------------------------------  --------------  -------------  ------------  --------------  ---------------  --------------  ----------------
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_59_4    6 ~ -1          6              undef         undef           30.000 ns        undef           undef
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_67_5    6 ~ -1          6              undef         undef           30.000 ns        undef           undef
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_80_7    6 ~ -1          6              undef         undef           30.000 ns        undef           undef
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_114_10  22 ~ 211        22             115           211             0.110 us         0.575 us        1.055 us
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_128_11  6 ~ 69          6              37            69              30.000 ns        0.185 us        0.345 us
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_140_12  undef           undef          undef         undef           undef            undef           undef
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_150_14  undef           undef          undef         undef           undef            undef           undef
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_158_15  4 ~ -1          4              undef         undef           20.000 ns        undef           undef
attention_kernel_1  attention_kernel  attention_kernel                             undef           undef          undef         undef           undef            undef           undef

Area Information
Compute Unit        Kernel Name       Module Name                                  FF     LUT    DSP  BRAM  URAM
------------------  ----------------  -------------------------------------------  -----  -----  ---  ----  ----
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_59_4    131    141    0    0     0
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_67_5    195    171    0    0     0
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_80_7    120    116    0    0     0
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_114_10  644    1089   0    0     0
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_128_11  151    187    0    0     0
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_140_12  34     86     0    0     0
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_150_14  4446   3465   0    0     0
attention_kernel_1  attention_kernel  attention_kernel_Pipeline_VITIS_LOOP_158_15  48     125    0    0     0
attention_kernel_1  attention_kernel  attention_kernel                             12247  15307  0    8     1
-------------------------------------------------------------------------------
