/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_csi2_tx_ctrl_v1_0_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap mipi_csi2_tx_ctrl_v1_0_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_csi2_tx_ctrl_v1_0_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work mipi_csi2_tx_ctrl_v1_0_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/mipi_csi2_tx_ctrl_v1_0_4/.cxl.verilog.mipi_csi2_tx_ctrl_v1_0_4.mipi_csi2_tx_ctrl_v1_0_4.lin64.cmf
