#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jan  6 23:23:58 2025
# Process ID: 14340
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11808 C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Keccak_Dilithium\Keccak_Dilithium.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1438.930 ; gain = 171.793
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Keccak_Dilithium_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1488.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Keccak_Dilithium_tb_behav -key {Behavioral:sim_1:Functional:Keccak_Dilithium_tb} -tclbatch {Keccak_Dilithium_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg
source Keccak_Dilithium_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
out: 85f045a7d32663817edeb87dad81d5dc7ad493e8df1357be404b58e1a54bd57ba659d8b8747f3f4dde7813689ff60eff6eece3f6e621f4d8611bad7b1bbcdcaa35f467618d04a5e0949bc1bb2d7bc7c7fc72c67cdd5b64fac4cac55fcce007de6b22e47707c84440ec80d5c4c3b412f71d3961db077bc12bb397a86d45814c017dc85a74a8b46dba9936a9e7961c723c07953026ea67687c8c43d95150fd3ed3f7e943af06ac7377.
$finish called at time : 655 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Keccak_Dilithium_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.102 ; gain = 201.961
run 1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Keccak_Dilithium_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1726.512 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1726.512 ; gain = 0.000
Time resolution is 1 ps
out: b6d337632fbf5963364ba25b444141bc8ba612f6a7d91f75f19876125437651708af4d1a8a6aef75ee685c936b303228b3400cb85c88bd4a535e25f7641e59173c7fec25318371b7b59a453a960207d0c9740b46298d13f0b8e8879fac11cd8c7e84259eb8b14557441b1f9c3643d385ccfcac8a20cd48ff6e17343851da2345a1a2f3db1a772b863ad1bc1b3d7a2131c09c55ffcd8b97e2f0fc9a22c06c799e62d3eea63a7b66a2.
$finish called at time : 655 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 87
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1726.512 ; gain = 0.000
run 1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1727.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1727.547 ; gain = 0.000
Time resolution is 1 ps
out: 00000000000000000000000000000000000000000000000000000000000000004b5b7bb601e9aa20bbc50ecf90ba04633e6183f8121d89125f57747adad3e1eca14a0ab5460fb296f0e84d9e8eac4738b3daf447892d5b09ff61997856e1666475c3305dc9e8509949439e9df073c0e171a1a9c6e55128a108b7485c3cbb93e3b2edffebc772f07c5fbc6bc7d7310e5dc311fd62592d50ece48330af5800bbecef3fb55544ba8d71.
$finish called at time : 615 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 87
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1727.547 ; gain = 0.000
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/uut/padder_/i_last}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
out: 00000000000000000000000000000000000000000000000000000000000000004b5b7bb601e9aa20bbc50ecf90ba04633e6183f8121d89125f57747adad3e1eca14a0ab5460fb296f0e84d9e8eac4738b3daf447892d5b09ff61997856e1666475c3305dc9e8509949439e9df073c0e171a1a9c6e55128a108b7485c3cbb93e3b2edffebc772f07c5fbc6bc7d7310e5dc311fd62592d50ece48330af5800bbecef3fb55544ba8d71.
$finish called at time : 615 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 87
run 1 us
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/uut/padder_/i}} 
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/uut/f_permutation_/i}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1755.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.074 ; gain = 0.000
Time resolution is 1 ps
out: 00000000000000000000000000000000000000000000000000000000000000004b5b7bb601e9aa20bbc50ecf90ba04633e6183f8121d89125f57747adad3e1eca14a0ab5460fb296f0e84d9e8eac4738b3daf447892d5b09ff61997856e1666475c3305dc9e8509949439e9df073c0e171a1a9c6e55128a108b7485c3cbb93e3b2edffebc772f07c5fbc6bc7d7310e5dc311fd62592d50ece48330af5800bbecef3fb55544ba8d71.
$finish called at time : 615 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 87
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1755.074 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 23:46:55 2025...
