

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_initC_initC_inner'
================================================================
* Date:           Wed Nov 13 09:50:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.305 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initC_initC_inner  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 5 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln53_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln53"   --->   Operation 8 'read' 'mul_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N"   --->   Operation 9 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i17 0, i17 %j_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.30>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = load i17 %j_2" [./src/matrix_mul.cpp:54]   --->   Operation 14 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i63 %indvar_flatten" [./src/matrix_mul.cpp:53]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i17 %j" [./src/matrix_mul.cpp:54]   --->   Operation 16 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_eq  i32 %zext_ln54, i32 %N_read" [./src/matrix_mul.cpp:54]   --->   Operation 17 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.05ns)   --->   "%icmp_ln53 = icmp_eq  i63 %indvar_flatten_load, i63 %mul_ln53_read" [./src/matrix_mul.cpp:53]   --->   Operation 18 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.13ns)   --->   "%add_ln53_1 = add i63 %indvar_flatten_load, i63 1" [./src/matrix_mul.cpp:53]   --->   Operation 19 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc53.loopexit, void %mmult_k.preheader.exitStub" [./src/matrix_mul.cpp:53]   --->   Operation 20 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./src/matrix_mul.cpp:53]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln53 = add i31 %i_load, i31 1" [./src/matrix_mul.cpp:53]   --->   Operation 22 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.26ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i17 0, i17 %j" [./src/matrix_mul.cpp:53]   --->   Operation 23 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.25ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i31 %add_ln53, i31 %i_load" [./src/matrix_mul.cpp:53]   --->   Operation 24 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i31 %select_ln53_1" [./src/matrix_mul.cpp:56]   --->   Operation 25 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln56, i8 0" [./src/matrix_mul.cpp:56]   --->   Operation 26 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i17 %select_ln53" [./src/matrix_mul.cpp:56]   --->   Operation 27 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln56 = add i16 %tmp_4, i16 %trunc_ln56_1" [./src/matrix_mul.cpp:56]   --->   Operation 28 'add' 'add_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln54 = add i17 %select_ln53, i17 1" [./src/matrix_mul.cpp:54]   --->   Operation 29 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln54 = store i63 %add_ln53_1, i63 %indvar_flatten" [./src/matrix_mul.cpp:54]   --->   Operation 30 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln54 = store i31 %select_ln53_1, i31 %i" [./src/matrix_mul.cpp:54]   --->   Operation 31 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln54 = store i17 %add_ln54, i17 %j_2" [./src/matrix_mul.cpp:54]   --->   Operation 32 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initC_initC_inner_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i16 %add_ln56" [./src/matrix_mul.cpp:56]   --->   Operation 34 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln56" [./src/matrix_mul.cpp:56]   --->   Operation 35 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [./src/matrix_mul.cpp:55]   --->   Operation 36 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [./src/matrix_mul.cpp:54]   --->   Operation 37 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.24ns)   --->   "%store_ln56 = store i32 0, i16 %local_C_addr" [./src/matrix_mul.cpp:56]   --->   Operation 38 'store' 'store_ln56' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc50" [./src/matrix_mul.cpp:54]   --->   Operation 39 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [9]  (0.387 ns)

 <State 2>: 2.31ns
The critical path consists of the following:
	'load' operation ('j', ./src/matrix_mul.cpp:54) on local variable 'j' [14]  (0 ns)
	'icmp' operation ('icmp_ln54', ./src/matrix_mul.cpp:54) [17]  (0.859 ns)
	'select' operation ('select_ln53', ./src/matrix_mul.cpp:53) [25]  (0.268 ns)
	'add' operation ('add_ln54', ./src/matrix_mul.cpp:54) [36]  (0.791 ns)
	'store' operation ('store_ln54', ./src/matrix_mul.cpp:54) of variable 'add_ln54', ./src/matrix_mul.cpp:54 on local variable 'j' [39]  (0.387 ns)

 <State 3>: 1.25ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_addr', ./src/matrix_mul.cpp:56) [32]  (0 ns)
	'store' operation ('store_ln56', ./src/matrix_mul.cpp:56) of constant 0 on array 'local_C' [35]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
