synt += ../Top.v
synt += ../serialfun.v
synt += ../async_receiver.v
synt += ../async_transmitter.v
synt += ../../generic/BaudRateGenerator.v

sim += $(synt)
sim += ../TopTest.v
sim += ../Rs232-behav.v
sim += ../../generic/sim/Clock.v
sim += ../../generic/sim/Reset.v

include ../../generic/makefile/generic
