Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Feb 07 21:51:15 2018
| Host         : Thanh-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4_top_timing_summary_routed.rpt -rpx Nexys4_top_timing_summary_routed.rpx
| Design       : Nexys4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 79 register/latch pins with no clock driven by root clock pin: clk_50Mhz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 231 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.028        0.000                      0                  146        0.203        0.000                      0                  146        4.500        0.000                       0                   123  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.028        0.000                      0                  146        0.203        0.000                      0                  146        4.500        0.000                       0                   123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.944ns  (logic 1.090ns (22.049%)  route 3.854ns (77.951%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.057    10.133    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124    10.257 r  SSB/clk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    10.257    SSB/clk_cnt_0[12]
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.591    15.014    SSB/CLK_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[12]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.031    15.285    SSB/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.090ns (22.058%)  route 3.852ns (77.942%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.055    10.131    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.124    10.255 r  SSB/clk_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    10.255    SSB/clk_cnt_0[10]
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.591    15.014    SSB/CLK_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[10]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.029    15.283    SSB/clk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 1.118ns (22.488%)  route 3.854ns (77.512%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.057    10.133    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.152    10.285 r  SSB/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    10.285    SSB/clk_cnt_0[6]
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.591    15.014    SSB/CLK_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[6]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.075    15.329    SSB/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.118ns (22.497%)  route 3.852ns (77.503%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.055    10.131    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y71          LUT2 (Prop_lut2_I0_O)        0.152    10.283 r  SSB/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    10.283    SSB/clk_cnt_0[9]
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.591    15.014    SSB/CLK_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  SSB/clk_cnt_reg[9]/C
                         clock pessimism              0.276    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.075    15.329    SSB/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.090ns (22.055%)  route 3.852ns (77.945%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.056    10.132    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.256 r  SSB/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    10.256    SSB/clk_cnt_0[7]
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.592    15.015    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[7]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)        0.031    15.309    SSB/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 1.090ns (22.077%)  route 3.847ns (77.923%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.051    10.127    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.124    10.251 r  SSB/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    10.251    SSB/clk_cnt_0[4]
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.592    15.015    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[4]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)        0.029    15.307    SSB/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.118ns (22.494%)  route 3.852ns (77.506%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.056    10.132    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.152    10.284 r  SSB/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    10.284    SSB/clk_cnt_0[8]
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.592    15.015    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[8]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)        0.075    15.353    SSB/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.116ns (22.485%)  route 3.847ns (77.515%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          1.051    10.127    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I0_O)        0.150    10.277 r  SSB/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    10.277    SSB/clk_cnt_0[5]
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.592    15.015    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
                         clock pessimism              0.299    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X7Y70          FDRE (Setup_fdre_C_D)        0.075    15.353    SSB/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.090ns (22.625%)  route 3.728ns (77.375%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          0.931    10.007    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.124    10.131 r  SSB/clk_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000    10.131    SSB/clk_cnt_0[23]
    SLICE_X7Y75          FDRE                                         r  SSB/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.009    SSB/CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  SSB/clk_cnt_reg[23]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.031    15.263    SSB/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 SSB/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/clk_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.090ns (22.634%)  route 3.726ns (77.366%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.711     5.314    SSB/CLK_IBUF_BUFG
    SLICE_X7Y70          FDRE                                         r  SSB/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  SSB/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.011     6.743    SSB/clk_cnt[5]
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.299     7.042 r  SSB/FSM_sequential_an[2]_i_9/O
                         net (fo=1, routed)           1.100     8.142    SSB/FSM_sequential_an[2]_i_9_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.124     8.266 r  SSB/FSM_sequential_an[2]_i_5/O
                         net (fo=1, routed)           0.687     8.952    SSB/FSM_sequential_an[2]_i_5_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.076 r  SSB/FSM_sequential_an[2]_i_3/O
                         net (fo=34, routed)          0.929    10.005    SSB/FSM_sequential_an[2]_i_3_n_0
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.124    10.129 r  SSB/clk_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000    10.129    SSB/clk_cnt_0[22]
    SLICE_X7Y75          FDRE                                         r  SSB/clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.586    15.009    SSB/CLK_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  SSB/clk_cnt_reg[22]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.029    15.261    SSB/clk_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  5.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SSB/Digit4/seg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.970%)  route 0.109ns (37.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.519    SSB/Digit4/CLK_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  SSB/Digit4/seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  SSB/Digit4/seg_reg[5]/Q
                         net (fo=1, routed)           0.109     1.770    SSB/Digit4/dig4[5]
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  SSB/Digit4/seg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    SSB/Digit4_n_1
    SLICE_X3Y65          FDRE                                         r  SSB/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.871     2.036    SSB/CLK_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  SSB/seg_reg[5]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.092     1.611    SSB/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 DB/shift_pb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_pb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.204%)  route 0.128ns (40.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    DB/CLK_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  DB/shift_pb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DB/shift_pb_reg[0]/Q
                         net (fo=2, routed)           0.128     1.782    DB/shift_pb0[1]
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  DB/shift_pb[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    DB/shift_pb[1]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  DB/shift_pb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.029    DB/CLK_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  DB/shift_pb_reg[1]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.092     1.618    DB/shift_pb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SSB/Digit4/seg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.679%)  route 0.147ns (41.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.599     1.518    SSB/Digit4/CLK_IBUF_BUFG
    SLICE_X6Y65          FDRE                                         r  SSB/Digit4/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  SSB/Digit4/seg_reg[1]/Q
                         net (fo=1, routed)           0.147     1.830    SSB/Digit4/dig4[1]
    SLICE_X6Y66          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  SSB/Digit4/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    SSB/Digit4_n_5
    SLICE_X6Y66          FDRE                                         r  SSB/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.867     2.032    SSB/CLK_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  SSB/seg_reg[1]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.121     1.652    SSB/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 SSB/Digit4/seg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.600     1.519    SSB/Digit4/CLK_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  SSB/Digit4/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  SSB/Digit4/seg_reg[0]/Q
                         net (fo=1, routed)           0.136     1.797    SSB/Digit4/dig4[0]
    SLICE_X3Y64          LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  SSB/Digit4/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    SSB/Digit4_n_6
    SLICE_X3Y64          FDRE                                         r  SSB/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.872     2.037    SSB/CLK_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  SSB/seg_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.092     1.611    SSB/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SSB/Digit5/seg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.207%)  route 0.151ns (44.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.597     1.516    SSB/Digit5/CLK_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  SSB/Digit5/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  SSB/Digit5/seg_reg[6]/Q
                         net (fo=1, routed)           0.151     1.808    SSB/Digit4/Q[6]
    SLICE_X4Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  SSB/Digit4/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.853    SSB/Digit4_n_0
    SLICE_X4Y67          FDRE                                         r  SSB/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     2.031    SSB/CLK_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  SSB/seg_reg[6]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X4Y67          FDRE (Hold_fdre_C_D)         0.092     1.608    SSB/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SSB/Digit4/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.571     1.490    SSB/Digit4/CLK_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  SSB/Digit4/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  SSB/Digit4/seg_reg[4]/Q
                         net (fo=1, routed)           0.163     1.817    SSB/Digit4/dig4[4]
    SLICE_X8Y65          LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  SSB/Digit4/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    SSB/Digit4_n_2
    SLICE_X8Y65          FDRE                                         r  SSB/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.840     2.005    SSB/CLK_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  SSB/seg_reg[4]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.121     1.611    SSB/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DB/shift_pb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.559%)  route 0.168ns (47.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    DB/CLK_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  DB/shift_pb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DB/shift_pb_reg[3]/Q
                         net (fo=2, routed)           0.168     1.822    DB/shift_pb_reg_n_0_[3]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  DB/pbtn_db_i_1/O
                         net (fo=1, routed)           0.000     1.867    DB/pbtn_db_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  DB/pbtn_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.029    DB/CLK_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  DB/pbtn_db_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.091     1.604    DB/pbtn_db_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DB/db_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/db_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    DB/CLK_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  DB/db_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DB/db_count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.775    DB/db_count[16]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  DB/db_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    DB/data0[16]
    SLICE_X1Y78          FDRE                                         r  DB/db_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.865     2.030    DB/CLK_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  DB/db_count_reg[16]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    DB/db_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DB/db_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/db_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.594     1.513    DB/CLK_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  DB/db_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DB/db_count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.775    DB/db_count[12]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  DB/db_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    DB/data0[12]
    SLICE_X1Y77          FDRE                                         r  DB/db_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.864     2.029    DB/CLK_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  DB/db_count_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    DB/db_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DB/db_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/db_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.595     1.514    DB/CLK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  DB/db_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  DB/db_count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.776    DB/db_count[20]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  DB/db_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    DB/data0[20]
    SLICE_X1Y79          FDRE                                         r  DB/db_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.866     2.031    DB/CLK_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  DB/db_count_reg[20]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    DB/db_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     DB/db_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     DB/db_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     DB/db_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     DB/db_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     DB/db_count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     DB/db_count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     DB/db_count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     SSB/FSM_sequential_an_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     SSB/clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     SSB/clk_cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     DB/db_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     DB/db_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     DB/db_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     DB/db_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     DB/db_count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     DB/db_count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     DB/db_count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    SSB/Digit1/seg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    SSB/Digit1/seg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67     SSB/Digit2/seg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67     SSB/Digit2/seg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67     SSB/Digit2/seg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y67     SSB/Digit2/seg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y67     SSB/Digit2/seg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     SSB/Digit5/seg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     SSB/Digit5/seg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     SSB/Digit5/seg_reg[5]/C



