<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 769</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page769-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce769.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;19-13</p>
<p style="position:absolute;top:47px;left:622px;white-space:nowrap" class="ft01">PERFORMANCE-MONITORING&#160;EVENTS</p>
<p style="position:absolute;top:97px;left:69px;white-space:nowrap" class="ft02">19.3&#160;</p>
<p style="position:absolute;top:97px;left:148px;white-space:nowrap" class="ft02">PERFORMANCE MONITORING EVENTS FOR THE INTEL</p>
<p style="position:absolute;top:99px;left:641px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:97px;left:659px;white-space:nowrap" class="ft02">CORE</p>
<p style="position:absolute;top:99px;left:709px;white-space:nowrap" class="ft01">™</p>
<p style="position:absolute;top:97px;left:722px;white-space:nowrap" class="ft02">&#160;M AND 5TH&#160;</p>
<p style="position:absolute;top:123px;left:147px;white-space:nowrap" class="ft02">GENERATION INTEL</p>
<p style="position:absolute;top:125px;left:330px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:123px;left:343px;white-space:nowrap" class="ft02">&#160;CORE</p>
<p style="position:absolute;top:125px;left:398px;white-space:nowrap" class="ft01">™</p>
<p style="position:absolute;top:123px;left:411px;white-space:nowrap" class="ft02">&#160;PROCESSORS&#160;</p>
<p style="position:absolute;top:159px;left:69px;white-space:nowrap" class="ft03">The Intel</p>
<p style="position:absolute;top:156px;left:129px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:159px;left:139px;white-space:nowrap" class="ft03">&#160;Core™&#160;M processors,&#160;the&#160;5th&#160;generation&#160;Intel</p>
<p style="position:absolute;top:156px;left:445px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:159px;left:456px;white-space:nowrap" class="ft03">&#160;Core™ processors and&#160;the&#160;Intel Xeon processor&#160;E3&#160;1200&#160;</p>
<p style="position:absolute;top:175px;left:69px;white-space:nowrap" class="ft06">v4 product family&#160;are&#160;based on the&#160;Broadwell microarchitecture. They&#160;support&#160;the&#160;architectural&#160;performance-<br/>monitoring&#160;events lis<a href="o_fe12b1e2a880e0ce-758.html">ted in Table&#160;19-1</a>.&#160;Non-architectural&#160;performance-monitoring&#160;events in the processor&#160;core&#160;are&#160;<br/>listed<a href="o_fe12b1e2a880e0ce-769.html">&#160;in Table&#160;19-5.</a>&#160;The&#160;even<a href="o_fe12b1e2a880e0ce-769.html">ts in Table 19-5&#160;</a>apply&#160;to processors with CPUID&#160;signature&#160;of&#160;<br/>DisplayFamily_DisplayModel encoding with the&#160;following&#160;values: 06_3DH&#160;and 06_47H.<a href="o_fe12b1e2a880e0ce-786.html">&#160;Table&#160;19-8 li</a>sts perfor-<br/>mance events&#160;supporting&#160;Intel&#160;TSX (see<a href="o_fe12b1e2a880e0ce-705.html">&#160;Section 18.11.5)</a>&#160;and&#160;the events&#160;are available&#160;on processors&#160;based&#160;on&#160;<br/>Broadwell microarchitecture.&#160;Fixed counters in the&#160;core PMU support the architecture&#160;events de<a href="o_fe12b1e2a880e0ce-758.html">fined in Table&#160;19-2</a>.<br/>Non-architectural&#160;performance monitoring events that&#160;are&#160;located&#160;in the&#160;uncore sub-system&#160;are implementation&#160;<br/>specific between&#160;different&#160;platforms using&#160;processors&#160;based on&#160;Broadwell&#160;microarchitecture and&#160;with&#160;different&#160;<br/>DisplayFamily_DisplayModel&#160;signatures. Processors with&#160;CPUID&#160;signature of DisplayFamily_DisplayModel 06_3DH&#160;<br/>and&#160;06_47H support uncore performance events&#160;listed&#160;<a href="o_fe12b1e2a880e0ce-788.html">in Table&#160;19-9.</a></p>
<p style="position:absolute;top:372px;left:125px;white-space:nowrap" class="ft05">Table&#160;19-5. &#160;Non-Architectural Performance&#160;Events of&#160;the Processor Core&#160;Supported by&#160;Broadwell&#160;</p>
<p style="position:absolute;top:390px;left:392px;white-space:nowrap" class="ft05">Microarchitecture</p>
<p style="position:absolute;top:412px;left:72px;white-space:nowrap" class="ft03">Event</p>
<p style="position:absolute;top:429px;left:72px;white-space:nowrap" class="ft03">Num.</p>
<p style="position:absolute;top:412px;left:127px;white-space:nowrap" class="ft03">Umask</p>
<p style="position:absolute;top:429px;left:127px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:429px;left:187px;white-space:nowrap" class="ft03">Event&#160;Mask Mnemonic</p>
<p style="position:absolute;top:429px;left:381px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:429px;left:689px;white-space:nowrap" class="ft03">Comment</p>
<p style="position:absolute;top:451px;left:72px;white-space:nowrap" class="ft03">03H</p>
<p style="position:absolute;top:451px;left:127px;white-space:nowrap" class="ft03">02H</p>
<p style="position:absolute;top:451px;left:187px;white-space:nowrap" class="ft03">LD_BLOCKS.STORE_FORWARD</p>
<p style="position:absolute;top:451px;left:381px;white-space:nowrap" class="ft03">Loads&#160;blocked&#160;by overlapping with&#160;store buffer&#160;that&#160;</p>
<p style="position:absolute;top:468px;left:381px;white-space:nowrap" class="ft03">cannot&#160;be&#160;forwarded.</p>
<p style="position:absolute;top:490px;left:72px;white-space:nowrap" class="ft03">03H</p>
<p style="position:absolute;top:490px;left:127px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:490px;left:187px;white-space:nowrap" class="ft03">LD_BLOCKS.NO_SR</p>
<p style="position:absolute;top:490px;left:381px;white-space:nowrap" class="ft03">The&#160;number&#160;of&#160;times that&#160;split load operations are&#160;</p>
<p style="position:absolute;top:507px;left:381px;white-space:nowrap" class="ft03">temporarily blocked because&#160;all resources for&#160;</p>
<p style="position:absolute;top:523px;left:381px;white-space:nowrap" class="ft03">handling the split accesses&#160;are in use.</p>
<p style="position:absolute;top:546px;left:72px;white-space:nowrap" class="ft03">05H</p>
<p style="position:absolute;top:546px;left:127px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:546px;left:187px;white-space:nowrap" class="ft03">MISALIGN_MEM_REF.LOADS</p>
<p style="position:absolute;top:546px;left:381px;white-space:nowrap" class="ft03">Speculative&#160;cache-line&#160;split load&#160;uops dispatched&#160;to&#160;</p>
<p style="position:absolute;top:562px;left:381px;white-space:nowrap" class="ft03">L1D.</p>
<p style="position:absolute;top:585px;left:72px;white-space:nowrap" class="ft03">05H</p>
<p style="position:absolute;top:585px;left:127px;white-space:nowrap" class="ft03">02H</p>
<p style="position:absolute;top:585px;left:187px;white-space:nowrap" class="ft03">MISALIGN_MEM_REF.STORES</p>
<p style="position:absolute;top:585px;left:381px;white-space:nowrap" class="ft03">Speculative&#160;cache-line split store-address uops&#160;</p>
<p style="position:absolute;top:601px;left:381px;white-space:nowrap" class="ft03">dispatched&#160;to&#160;L1D.</p>
<p style="position:absolute;top:624px;left:72px;white-space:nowrap" class="ft03">07H</p>
<p style="position:absolute;top:624px;left:127px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:624px;left:187px;white-space:nowrap" class="ft03">LD_BLOCKS_PARTIAL.ADDRESS</p>
<p style="position:absolute;top:640px;left:187px;white-space:nowrap" class="ft03">_ALIAS</p>
<p style="position:absolute;top:624px;left:381px;white-space:nowrap" class="ft03">False dependencies&#160;in&#160;MOB&#160;due&#160;to&#160;partial compare&#160;</p>
<p style="position:absolute;top:640px;left:381px;white-space:nowrap" class="ft03">on address.</p>
<p style="position:absolute;top:663px;left:72px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:663px;left:127px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:663px;left:187px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.MISS_CAUS</p>
<p style="position:absolute;top:679px;left:187px;white-space:nowrap" class="ft03">ES_A_WALK</p>
<p style="position:absolute;top:663px;left:381px;white-space:nowrap" class="ft03">Load misses&#160;in all TLB levels&#160;that&#160;cause a&#160;page&#160;walk&#160;</p>
<p style="position:absolute;top:679px;left:381px;white-space:nowrap" class="ft03">of&#160;any page&#160;size.</p>
<p style="position:absolute;top:702px;left:72px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:702px;left:127px;white-space:nowrap" class="ft03">02H</p>
<p style="position:absolute;top:702px;left:187px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.WALK_COM</p>
<p style="position:absolute;top:718px;left:187px;white-space:nowrap" class="ft03">PLETED_4K</p>
<p style="position:absolute;top:702px;left:381px;white-space:nowrap" class="ft03">Completed&#160;page&#160;walks&#160;due&#160;to&#160;demand&#160;load misses&#160;</p>
<p style="position:absolute;top:718px;left:381px;white-space:nowrap" class="ft03">that&#160;caused 4K page walks in any TLB levels.</p>
<p style="position:absolute;top:741px;left:72px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:741px;left:127px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:741px;left:187px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.WALK_DUR</p>
<p style="position:absolute;top:757px;left:187px;white-space:nowrap" class="ft03">ATION</p>
<p style="position:absolute;top:741px;left:381px;white-space:nowrap" class="ft03">Cycle PMH is busy&#160;with a&#160;walk.</p>
<p style="position:absolute;top:780px;left:72px;white-space:nowrap" class="ft03">08H</p>
<p style="position:absolute;top:780px;left:127px;white-space:nowrap" class="ft03">20H</p>
<p style="position:absolute;top:780px;left:187px;white-space:nowrap" class="ft03">DTLB_LOAD_MISSES.STLB_HIT_</p>
<p style="position:absolute;top:796px;left:187px;white-space:nowrap" class="ft03">4K</p>
<p style="position:absolute;top:780px;left:381px;white-space:nowrap" class="ft03">Load&#160;misses&#160;that&#160;missed&#160;DTLB but hit STLB (4K).</p>
<p style="position:absolute;top:819px;left:72px;white-space:nowrap" class="ft03">0DH</p>
<p style="position:absolute;top:819px;left:127px;white-space:nowrap" class="ft03">03H</p>
<p style="position:absolute;top:819px;left:187px;white-space:nowrap" class="ft03">INT_MISC.RECOVERY_CYCLES</p>
<p style="position:absolute;top:819px;left:381px;white-space:nowrap" class="ft03">Cycles&#160;waiting&#160;to&#160;recover after Machine Clears&#160;</p>
<p style="position:absolute;top:835px;left:381px;white-space:nowrap" class="ft03">except&#160;JEClear.&#160;Set Cmask= 1.</p>
<p style="position:absolute;top:819px;left:689px;white-space:nowrap" class="ft03">Set Edge&#160;to&#160;count&#160;</p>
<p style="position:absolute;top:835px;left:689px;white-space:nowrap" class="ft03">occurrences.</p>
<p style="position:absolute;top:858px;left:72px;white-space:nowrap" class="ft03">0EH</p>
<p style="position:absolute;top:858px;left:127px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:858px;left:187px;white-space:nowrap" class="ft03">UOPS_ISSUED.ANY</p>
<p style="position:absolute;top:858px;left:381px;white-space:nowrap" class="ft03">Increments each&#160;cycle the&#160;# of&#160;uops&#160;issued&#160;by the&#160;</p>
<p style="position:absolute;top:874px;left:381px;white-space:nowrap" class="ft03">RAT&#160;to&#160;RS. Set&#160;Cmask&#160;=&#160;1,&#160;Inv =&#160;1,&#160;Any=&#160;1to count&#160;</p>
<p style="position:absolute;top:891px;left:381px;white-space:nowrap" class="ft03">stalled cycles of&#160;this&#160;core.</p>
<p style="position:absolute;top:858px;left:689px;white-space:nowrap" class="ft03">Set Cmask&#160;= 1,&#160;Inv&#160;= 1to&#160;</p>
<p style="position:absolute;top:874px;left:689px;white-space:nowrap" class="ft03">count stalled cycles.</p>
<p style="position:absolute;top:913px;left:72px;white-space:nowrap" class="ft03">0EH</p>
<p style="position:absolute;top:913px;left:127px;white-space:nowrap" class="ft03">10H</p>
<p style="position:absolute;top:913px;left:187px;white-space:nowrap" class="ft03">UOPS_ISSUED.FLAGS_MERGE</p>
<p style="position:absolute;top:913px;left:381px;white-space:nowrap" class="ft03">Number&#160;of&#160;flags-merge&#160;uops&#160;allocated.&#160;Such uops&#160;</p>
<p style="position:absolute;top:930px;left:381px;white-space:nowrap" class="ft03">add delay.</p>
<p style="position:absolute;top:952px;left:72px;white-space:nowrap" class="ft03">0EH</p>
<p style="position:absolute;top:952px;left:127px;white-space:nowrap" class="ft03">20H</p>
<p style="position:absolute;top:952px;left:187px;white-space:nowrap" class="ft03">UOPS_ISSUED.SLOW_LEA</p>
<p style="position:absolute;top:952px;left:381px;white-space:nowrap" class="ft03">Number of&#160;slow&#160;LEA or similar uops allocated. Such&#160;</p>
<p style="position:absolute;top:969px;left:381px;white-space:nowrap" class="ft03">uop has 3&#160;sources (for example, 2&#160;sources +&#160;</p>
<p style="position:absolute;top:985px;left:381px;white-space:nowrap" class="ft03">immediate) regardless&#160;of&#160;whether it&#160;is a result of&#160;</p>
<p style="position:absolute;top:1002px;left:381px;white-space:nowrap" class="ft03">LEA&#160;instruction&#160;or&#160;not.</p>
<p style="position:absolute;top:1024px;left:72px;white-space:nowrap" class="ft03">0EH</p>
<p style="position:absolute;top:1024px;left:127px;white-space:nowrap" class="ft03">40H</p>
<p style="position:absolute;top:1024px;left:187px;white-space:nowrap" class="ft03">UOPS_ISSUED.SiNGLE_MUL</p>
<p style="position:absolute;top:1024px;left:381px;white-space:nowrap" class="ft03">Number of&#160;multiply packed/scalar single precision&#160;</p>
<p style="position:absolute;top:1041px;left:381px;white-space:nowrap" class="ft03">uops allocated.</p>
</div>
</body>
</html>
