hdls:
  - top_level.v
  - +/comm_fpga/epp/verilog
