<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="DDR_system-bitFile" value="${project_loc:DDR}/_ide/bitstream/Test_DDR_wrapper.bit"/>
	<item key="DDR_system-bmmFile" value="${project_loc:DDR}/_ide/bitstream/Test_DDR_wrapper.mmi"/>
	<item key="DDR_system-target" value="Local"/>
	<item key="DDR_system-device" value="Auto Detect"/>
	<item key="DDR_system-partial_bit" value="false"/>
	<item key="DDR_system-skip_rev_check" value="false"/>
	<item key="programfpga.sdxproject" value="DDR_system"/>
	<item key="DDR_system-microblaze_0-initElf" value="bootloop"/>
	<item key="devices_info_Local" value="{&quot;cables&quot;:[{&quot;name&quot;:&quot;Platform Cable USB II 00001ced6d5201&quot;,&quot;indexContextMap&quot;:{&quot;3&quot;:&quot;jsn-DLC10-00001ced6d5201-0362f093-0&quot;,&quot;4&quot;:&quot;jsn-DLC10-00001ced6d5201-0362f093-1&quot;,&quot;5&quot;:&quot;jsn-DLC10-00001ced6d5201-0362f093-2&quot;,&quot;6&quot;:&quot;jsn-DLC10-00001ced6d5201-0362f093-3&quot;}}]}"/>
</section>
