 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : NFC
Version: P-2019.03
Date   : Mon Mar  1 00:50:24 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cmd_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: F_IO[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  NFC                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  cmd_reg_reg[16]/CK (DFFRX4)              0.00 #     1.00 r
  cmd_reg_reg[16]/Q (DFFRX4)               0.53       1.53 f
  r507/A[2] (NFC_DW01_add_2)               0.00       1.53 f
  r507/U1_2/CO (ADDFHX4)                   0.39       1.92 f
  r507/U8/Y (NAND2X2)                      0.11       2.03 r
  r507/U6/Y (AND2X2)                       0.18       2.21 r
  r507/U4/Y (NAND2X2)                      0.10       2.31 f
  r507/U1_4/CO (ADDFHX4)                   0.21       2.52 f
  r507/U1_5/CO (ADDFX2)                    0.34       2.87 f
  r507/U1_6/CO (ADDFHX2)                   0.29       3.15 f
  r507/U9/Y (AND2X2)                       0.26       3.41 f
  r507/U5/Y (AND2X2)                       0.26       3.68 f
  r507/U2/Y (NAND2X2)                      0.21       3.89 r
  r507/U3/Y (INVX1)                        0.14       4.03 f
  r507/U15/Y (NAND2X1)                     0.24       4.27 r
  r507/U10/Y (NAND2X4)                     0.30       4.57 f
  r507/SUM[10] (NFC_DW01_add_2)            0.00       4.57 f
  U73542/Y (NOR2X1)                        0.42       4.99 r
  U85955/Y (CLKINVX1)                      0.26       5.25 f
  U74082/Y (BUFX12)                        0.24       5.49 f
  U103324/Y (AOI211X1)                     0.32       5.81 r
  U103370/Y (NAND4X1)                      0.25       6.06 f
  U103461/Y (OAI33X1)                      0.41       6.48 r
  U74447/Y (OAI21X2)                       0.15       6.63 f
  U104533/Y (NAND2X1)                      0.23       6.86 r
  U73800/Y (AOI222X2)                      0.21       7.08 f
  U74063/Y (OAI211X2)                      0.34       7.42 r
  F_IO_tri[0]/Y (TBUFX20)                  0.58       8.00 r
  F_IO[0] (inout)                          0.00       8.00 r
  data arrival time                                   8.00

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              1.00      11.00
  clock uncertainty                       -1.00      10.00
  output external delay                   -2.00       8.00
  data required time                                  8.00
  -----------------------------------------------------------
  data required time                                  8.00
  data arrival time                                  -8.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
