# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Users\aluno\Desktop\VHDL-FSM-master\fsm_machine.csv
# Generated on: Tue Jun 28 14:18:48 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
b25,Input,PIN_J6,1,B1_N0,PIN_F13,,,,,
b50,Input,PIN_H5,1,B1_N0,PIN_AA12,,,,,
b100,Input,PIN_H6,1,B1_N0,PIN_B16,,,,,
cents0[6],Output,PIN_F13,7,B7_N1,PIN_C15,,,,,
cents0[5],Output,PIN_F12,7,B7_N1,PIN_C13,,,,,
cents0[4],Output,PIN_G12,7,B7_N1,PIN_D13,,,,,
cents0[3],Output,PIN_H13,7,B7_N1,PIN_G12,,,,,
cents0[2],Output,PIN_H12,7,B7_N1,PIN_B15,,,,,
cents0[1],Output,PIN_F11,7,B7_N1,PIN_E14,,,,,
cents0[0],Output,PIN_E11,7,B7_N1,PIN_E13,,,,,
cents1[6],Output,PIN_A15,7,B7_N1,PIN_A10,,,,,
cents1[5],Output,PIN_E14,7,B7_N1,PIN_E10,,,,,
cents1[4],Output,PIN_B14,7,B7_N1,PIN_G11,,,,,
cents1[3],Output,PIN_A14,7,B7_N1,PIN_C10,,,,,
cents1[2],Output,PIN_C13,7,B7_N1,PIN_D10,,,,,
cents1[1],Output,PIN_B13,7,B7_N1,PIN_B10,,,,,
cents1[0],Output,PIN_A13,7,B7_N1,PIN_A8,,,,,
clock,Input,PIN_G21,6,B6_N1,PIN_AB12,,,,,
reais0[6],Output,PIN_F14,7,B7_N0,PIN_E12,,,,,
reais0[5],Output,PIN_B17,7,B7_N1,PIN_A13,,,,,
reais0[4],Output,PIN_A17,7,B7_N1,PIN_B14,,,,,
reais0[3],Output,PIN_E15,7,B7_N0,PIN_A14,,,,,
reais0[2],Output,PIN_B16,7,B7_N1,PIN_A9,,,,,
reais0[1],Output,PIN_A16,7,B7_N1,PIN_B13,,,,,
reais0[0],Output,PIN_D15,7,B7_N0,PIN_E11,,,,,
reais1[6],Output,PIN_G15,7,B7_N0,PIN_AA13,,,,,
reais1[5],Output,PIN_D19,7,B7_N0,PIN_A15,,,,,
reais1[4],Output,PIN_C19,7,B7_N0,PIN_AA14,,,,,
reais1[3],Output,PIN_B19,7,B7_N0,PIN_H12,,,,,
reais1[2],Output,PIN_A19,7,B7_N0,PIN_H11,,,,,
reais1[1],Output,PIN_F15,7,B7_N0,PIN_F11,,,,,
reais1[0],Output,PIN_B18,7,B7_N0,PIN_V12,,,,,
reset,Input,PIN_H2,1,B1_N1,PIN_G2,,,,,
