Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Lab7_TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab7_TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab7_TopModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Lab7_TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\Reg16.v" into library work
Parsing module <reg16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\decoder3_to_8.v" into library work
Parsing module <decoder3_to_8>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\S_MUX.v" into library work
Parsing module <S_MUX>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\Register_file.v" into library work
Parsing module <register_file>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\alu16.v" into library work
Parsing module <alu16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\pixel_clk.v" into library work
Parsing module <pixel_clk>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\IR.v" into library work
Parsing module <IR>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\ipcore_dir\mem256x16.v" into library work
Parsing module <mem256x16>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\Integer_Datapath.v" into library work
Parsing module <Integer_Datapath>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\Hex_to_7Seg.v" into library work
Parsing module <hex_to_7seg>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\display_controller.v" into library work
Parsing module <display_controller>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\CPU_EU.v" into library work
Parsing module <CPU_EU>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\clk_500Hz.v" into library work
Parsing module <clk_500Hz>.
Analyzing Verilog file "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" into library work
Parsing module <Lab7_TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab7_TopModule>.

Elaborating module <clk_500Hz>.
WARNING:HDLCompiler:1127 - "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" Line 32: Assignment to wire_clock ignored, since the identifier is never used

Elaborating module <debounce>.

Elaborating module <CPU_EU>.

Elaborating module <Integer_Datapath>.

Elaborating module <register_file>.

Elaborating module <decoder3_to_8>.

Elaborating module <reg16>.

Elaborating module <S_MUX>.

Elaborating module <alu16>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab7\alu16.v" Line 32: Result of 32-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab7\alu16.v" Line 47: Result of 32-bit expression is truncated to fit in 17-bit target.

Elaborating module <PC>.
WARNING:HDLCompiler:413 - "C:\Users\Zachery Takkesh\Desktop\Lab7\PC.v" Line 24: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <IR>.

Elaborating module <ram>.

Elaborating module <mem256x16>.
WARNING:HDLCompiler:1499 - "C:\Users\Zachery Takkesh\Desktop\Lab7\ipcore_dir\mem256x16.v" Line 39: Empty module <mem256x16> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" Line 62: Size mismatch in connection of port <addr>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <display_controller>.

Elaborating module <pixel_clk>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <hex_to_7seg>.
WARNING:HDLCompiler:634 - "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" Line 25: Net <ram_shot> does not have a driver.
WARNING:Xst:2972 - "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" line 30. All outputs of instance <clk0> of block <clk_500Hz> are unconnected in block <Lab7_TopModule>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" line 40. All outputs of instance <shot_RAM1> of block <debounce> are unconnected in block <Lab7_TopModule>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab7_TopModule>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v".
WARNING:Xst:647 - Input <mem_W_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" line 30: Output port <clk_out> of the instance <clk0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Zachery Takkesh\Desktop\Lab7\Lab7_TopModule.v" line 40: Output port <D_out> of the instance <shot_RAM1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ram_shot> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Lab7_TopModule> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\debounce.v".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q2>.
    Found 1-bit register for signal <q3>.
    Found 1-bit register for signal <q4>.
    Found 1-bit register for signal <q5>.
    Found 1-bit register for signal <q6>.
    Found 1-bit register for signal <q7>.
    Found 1-bit register for signal <q8>.
    Found 1-bit register for signal <q9>.
    Found 1-bit register for signal <q0>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <CPU_EU>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\CPU_EU.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <CPU_EU> synthesized.

Synthesizing Unit <Integer_Datapath>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\Integer_Datapath.v".
    Summary:
	no macro.
Unit <Integer_Datapath> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\Register_file.v".
    Summary:
	no macro.
Unit <register_file> synthesized.

Synthesizing Unit <decoder3_to_8>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\decoder3_to_8.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <decoder3_to_8> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\Reg16.v".
    Found 16-bit register for signal <Dout>.
    Found 1-bit tristate buffer for signal <DA<15>> created at line 40
    Found 1-bit tristate buffer for signal <DA<14>> created at line 40
    Found 1-bit tristate buffer for signal <DA<13>> created at line 40
    Found 1-bit tristate buffer for signal <DA<12>> created at line 40
    Found 1-bit tristate buffer for signal <DA<11>> created at line 40
    Found 1-bit tristate buffer for signal <DA<10>> created at line 40
    Found 1-bit tristate buffer for signal <DA<9>> created at line 40
    Found 1-bit tristate buffer for signal <DA<8>> created at line 40
    Found 1-bit tristate buffer for signal <DA<7>> created at line 40
    Found 1-bit tristate buffer for signal <DA<6>> created at line 40
    Found 1-bit tristate buffer for signal <DA<5>> created at line 40
    Found 1-bit tristate buffer for signal <DA<4>> created at line 40
    Found 1-bit tristate buffer for signal <DA<3>> created at line 40
    Found 1-bit tristate buffer for signal <DA<2>> created at line 40
    Found 1-bit tristate buffer for signal <DA<1>> created at line 40
    Found 1-bit tristate buffer for signal <DA<0>> created at line 40
    Found 1-bit tristate buffer for signal <DB<15>> created at line 41
    Found 1-bit tristate buffer for signal <DB<14>> created at line 41
    Found 1-bit tristate buffer for signal <DB<13>> created at line 41
    Found 1-bit tristate buffer for signal <DB<12>> created at line 41
    Found 1-bit tristate buffer for signal <DB<11>> created at line 41
    Found 1-bit tristate buffer for signal <DB<10>> created at line 41
    Found 1-bit tristate buffer for signal <DB<9>> created at line 41
    Found 1-bit tristate buffer for signal <DB<8>> created at line 41
    Found 1-bit tristate buffer for signal <DB<7>> created at line 41
    Found 1-bit tristate buffer for signal <DB<6>> created at line 41
    Found 1-bit tristate buffer for signal <DB<5>> created at line 41
    Found 1-bit tristate buffer for signal <DB<4>> created at line 41
    Found 1-bit tristate buffer for signal <DB<3>> created at line 41
    Found 1-bit tristate buffer for signal <DB<2>> created at line 41
    Found 1-bit tristate buffer for signal <DB<1>> created at line 41
    Found 1-bit tristate buffer for signal <DB<0>> created at line 41
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <reg16> synthesized.

Synthesizing Unit <S_MUX>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\S_MUX.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <S_MUX> synthesized.

Synthesizing Unit <alu16>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\alu16.v".
    Found 17-bit subtractor for signal <GND_42_o_GND_42_o_sub_2_OUT> created at line 32.
    Found 17-bit subtractor for signal <GND_42_o_GND_42_o_sub_4_OUT> created at line 34.
    Found 17-bit adder for signal <n0033> created at line 31.
    Found 17-bit adder for signal <n0036> created at line 33.
    Found 17-bit subtractor for signal <GND_42_o_GND_42_o_sub_9_OUT> created at line 47.
    Found 16-bit 15-to-1 multiplexer for signal <Y> created at line 28.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu16> synthesized.

Synthesizing Unit <PC>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\PC.v".
    Found 16-bit register for signal <pc_out>.
    Found 16-bit adder for signal <pc_out[15]_GND_43_o_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <IR>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\IR.v".
    Found 16-bit register for signal <ir_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <IR> synthesized.

Synthesizing Unit <ram>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\ram.v".
    Summary:
	no macro.
Unit <ram> synthesized.

Synthesizing Unit <display_controller>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\display_controller.v".
    Summary:
	no macro.
Unit <display_controller> synthesized.

Synthesizing Unit <pixel_clk>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\pixel_clk.v".
    Found 32-bit register for signal <i>.
    Found 1-bit register for signal <clk_out>.
    Found 32-bit adder for signal <i[31]_GND_48_o_add_1_OUT> created at line 45.
    Found 32-bit comparator greater for signal <n0002> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pixel_clk> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\pixel_controller.v".
    Found 3-bit register for signal <pState>.
    Found finite state machine <FSM_0> for signal <pState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 8                                              |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\ad_mux.v".
    Found 4-bit 8-to-1 multiplexer for signal <ad_out> created at line 30.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <hex_to_7seg>.
    Related source file is "C:\Users\Zachery Takkesh\Desktop\Lab7\Hex_to_7Seg.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_7seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 1
# Registers                                            : 22
 1-bit register                                        : 11
 16-bit register                                       : 10
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 256
 1-bit tristate buffer                                 : 256
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mem256x16.ngc>.
Loading core <mem256x16> for timing and area information for instance <uut>.
WARNING:Xst:2677 - Node <ir_out_9> of sequential type is unconnected in block <ir0>.
WARNING:Xst:2677 - Node <ir_out_10> of sequential type is unconnected in block <ir0>.
WARNING:Xst:2677 - Node <ir_out_11> of sequential type is unconnected in block <ir0>.

Synthesizing (advanced) Unit <hex_to_7seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_7seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 17-bit subtractor                                     : 3
 32-bit adder                                          : 1
# Registers                                            : 203
 Flip-Flops                                            : 203
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pState[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
WARNING:Xst:2040 - Unit register_file: 32 multi-source signals are replaced by logic (pull-up yes): R<0>, R<10>, R<11>, R<12>, R<13>, R<14>, R<15>, R<1>, R<2>, R<3>, R<4>, R<5>, R<6>, R<7>, R<8>, R<9>, S<0>, S<10>, S<11>, S<12>, S<13>, S<14>, S<15>, S<1>, S<2>, S<3>, S<4>, S<5>, S<6>, S<7>, S<8>, S<9>.

Optimizing unit <IR> ...

Optimizing unit <Lab7_TopModule> ...

Optimizing unit <debounce> ...

Optimizing unit <pixel_clk> ...

Optimizing unit <register_file> ...

Optimizing unit <alu16> ...

Optimizing unit <PC> ...
WARNING:Xst:2677 - Node <cpu0/ir0/ir_out_11> of sequential type is unconnected in block <Lab7_TopModule>.
WARNING:Xst:2677 - Node <cpu0/ir0/ir_out_10> of sequential type is unconnected in block <Lab7_TopModule>.
WARNING:Xst:2677 - Node <cpu0/ir0/ir_out_9> of sequential type is unconnected in block <Lab7_TopModule>.
WARNING:Xst:1710 - FF/Latch <controller0/clk0/i_31> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_30> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_29> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_28> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_27> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_26> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_25> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_24> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_23> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_22> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_21> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_20> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_19> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_18> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <controller0/clk0/i_17> (without init value) has a constant value of 0 in block <Lab7_TopModule>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab7_TopModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 193
 Flip-Flops                                            : 193

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab7_TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 653
#      GND                         : 2
#      INV                         : 11
#      LUT1                        : 31
#      LUT2                        : 20
#      LUT3                        : 13
#      LUT4                        : 35
#      LUT5                        : 101
#      LUT6                        : 196
#      MUXCY                       : 119
#      MUXF7                       : 6
#      VCC                         : 2
#      XORCY                       : 117
# FlipFlops/Latches                : 193
#      FDC                         : 50
#      FDCE                        : 142
#      FDP                         : 1
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 8
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             193  out of  126800     0%  
 Number of Slice LUTs:                  407  out of  63400     0%  
    Number used as Logic:               407  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    517
   Number with an unused Flip Flop:     324  out of    517    62%  
   Number with an unused LUT:           110  out of    517    21%  
   Number of fully used LUT-FF pairs:    83  out of    517    16%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  27  out of    210    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------------+-------+
controller0/clk0/clk_out           | NONE(controller0/controller0/pState_FSM_FFd7)| 8     |
clk                                | BUFGP                                        | 29    |
wire_shot(shot_0/D_out:O)          | BUFG(*)(cpu0/idp0/reg0/reg0/Dout_0)          | 157   |
-----------------------------------+----------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.223ns (Maximum Frequency: 191.468MHz)
   Minimum input arrival time before clock: 3.854ns
   Maximum output required time after clock: 6.430ns
   Maximum combinational path delay: 5.033ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'controller0/clk0/clk_out'
  Clock period: 0.690ns (frequency: 1450.116MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.690ns (Levels of Logic = 0)
  Source:            controller0/controller0/pState_FSM_FFd4 (FF)
  Destination:       controller0/controller0/pState_FSM_FFd3 (FF)
  Source Clock:      controller0/clk0/clk_out rising
  Destination Clock: controller0/clk0/clk_out rising

  Data Path: controller0/controller0/pState_FSM_FFd4 to controller0/controller0/pState_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.321  controller0/controller0/pState_FSM_FFd4 (controller0/controller0/pState_FSM_FFd4)
     FDC:D                     0.008          controller0/controller0/pState_FSM_FFd3
    ----------------------------------------
    Total                      0.690ns (0.369ns logic, 0.321ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.223ns (frequency: 191.468MHz)
  Total number of paths / destination ports: 6339 / 44
-------------------------------------------------------------------------
Delay:               5.223ns (Levels of Logic = 20)
  Source:            ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    7   1.846   0.323  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<0>)
     end scope: 'ram0/uut:douta<0>'
     LUT5:I4->O            1   0.097   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1 (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<9> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<10> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<11> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<12> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<13> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<14> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<14>)
     XORCY:CI->O           1   0.370   0.295  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_xor<15> (cpu0/idp0/alu0/GND_42_o_GND_42_o_sub_9_OUT<15>)
     LUT4:I3->O            2   0.097   0.515  cpu0/idp0/alu0/Alu_Op<3>_85 (cpu0/idp0/alu0/Alu_Op<3>_85)
     LUT6:I3->O           12   0.097   0.330  cpu0/idp0/alu0/Alu_Op<3>61 (Dout<15>)
     begin scope: 'ram0/uut:dina<15>'
     RAMB18E1:DIBDI11          0.577          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      5.223ns (3.759ns logic, 1.464ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'wire_shot'
  Clock period: 4.795ns (frequency: 208.533MHz)
  Total number of paths / destination ports: 154310 / 272
-------------------------------------------------------------------------
Delay:               4.795ns (Levels of Logic = 22)
  Source:            cpu0/ir0/ir_out_4 (FF)
  Destination:       cpu0/pc0/pc_out_15 (FF)
  Source Clock:      wire_shot rising
  Destination Clock: wire_shot rising

  Data Path: cpu0/ir0/ir_out_4 to cpu0/pc0/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            42   0.361   0.802  cpu0/ir0/ir_out_4 (cpu0/ir0/ir_out_4)
     LUT6:I0->O            1   0.097   0.000  cpu0/idp0/reg0/R<0>LogicTrst3_G (N11)
     MUXF7:I1->O           4   0.279   0.707  cpu0/idp0/reg0/R<0>LogicTrst3 (cpu0/reg_out<0>)
     LUT6:I0->O            1   0.097   0.000  cpu0/idp0/alu0/Madd_n0036_lut<0>1 (cpu0/idp0/alu0/Madd_n0036_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  cpu0/idp0/alu0/Madd_n0036_cy<0> (cpu0/idp0/alu0/Madd_n0036_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<1> (cpu0/idp0/alu0/Madd_n0036_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<2> (cpu0/idp0/alu0/Madd_n0036_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<3> (cpu0/idp0/alu0/Madd_n0036_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<4> (cpu0/idp0/alu0/Madd_n0036_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<5> (cpu0/idp0/alu0/Madd_n0036_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<6> (cpu0/idp0/alu0/Madd_n0036_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<7> (cpu0/idp0/alu0/Madd_n0036_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<8> (cpu0/idp0/alu0/Madd_n0036_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<9> (cpu0/idp0/alu0/Madd_n0036_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<10> (cpu0/idp0/alu0/Madd_n0036_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<11> (cpu0/idp0/alu0/Madd_n0036_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<12> (cpu0/idp0/alu0/Madd_n0036_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<13> (cpu0/idp0/alu0/Madd_n0036_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Madd_n0036_cy<14> (cpu0/idp0/alu0/Madd_n0036_cy<14>)
     XORCY:CI->O           1   0.370   0.379  cpu0/idp0/alu0/Madd_n0036_xor<15> (cpu0/idp0/alu0/n0036<15>)
     LUT5:I3->O            2   0.097   0.383  cpu0/idp0/alu0/Alu_Op<3>_710 (cpu0/idp0/alu0/Alu_Op<3>_710)
     LUT6:I4->O           12   0.097   0.346  cpu0/idp0/alu0/Alu_Op<3>61 (Dout<15>)
     LUT5:I4->O            1   0.097   0.000  cpu0/pc0/pc_ld_pc_out[15]_select_5_OUT<15>1 (cpu0/pc0/pc_ld_pc_out[15]_select_5_OUT<15>)
     FDC:D                     0.008          cpu0/pc0/pc_out_15
    ----------------------------------------
    Total                      4.795ns (2.178ns logic, 2.617ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'controller0/clk0/clk_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.761ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       controller0/controller0/pState_FSM_FFd7 (FF)
  Destination Clock: controller0/clk0/clk_out rising

  Data Path: reset to controller0/controller0/pState_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           193   0.001   0.411  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.349          controller0/controller0/pState_FSM_FFd7
    ----------------------------------------
    Total                      0.761ns (0.350ns logic, 0.411ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 803 / 61
-------------------------------------------------------------------------
Offset:              3.854ns (Levels of Logic = 21)
  Source:            s_sel (PAD)
  Destination:       ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: s_sel to ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.800  s_sel_IBUF (s_sel_IBUF)
     LUT5:I0->O            1   0.097   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1 (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<9> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<10> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<11> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<12> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<13> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<14> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<14>)
     XORCY:CI->O           1   0.370   0.295  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_xor<15> (cpu0/idp0/alu0/GND_42_o_GND_42_o_sub_9_OUT<15>)
     LUT4:I3->O            2   0.097   0.515  cpu0/idp0/alu0/Alu_Op<3>_85 (cpu0/idp0/alu0/Alu_Op<3>_85)
     LUT6:I3->O           12   0.097   0.330  cpu0/idp0/alu0/Alu_Op<3>61 (Dout<15>)
     begin scope: 'ram0/uut:dina<15>'
     RAMB18E1:DIBDI11          0.577          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ----------------------------------------
    Total                      3.854ns (1.914ns logic, 1.940ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wire_shot'
  Total number of paths / destination ports: 7152 / 442
-------------------------------------------------------------------------
Offset:              3.398ns (Levels of Logic = 21)
  Source:            s_sel (PAD)
  Destination:       cpu0/pc0/pc_out_15 (FF)
  Destination Clock: wire_shot rising

  Data Path: s_sel to cpu0/pc0/pc_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.800  s_sel_IBUF (s_sel_IBUF)
     LUT5:I0->O            1   0.097   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1 (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<9> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<10> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<11> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<12> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<13> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<14> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<14>)
     XORCY:CI->O           1   0.370   0.295  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_xor<15> (cpu0/idp0/alu0/GND_42_o_GND_42_o_sub_9_OUT<15>)
     LUT4:I3->O            2   0.097   0.516  cpu0/idp0/alu0/Alu_Op<3>_85 (cpu0/idp0/alu0/Alu_Op<3>_85)
     LUT6:I3->O           12   0.097   0.346  cpu0/idp0/alu0/Alu_Op<3>61 (Dout<15>)
     LUT5:I4->O            1   0.097   0.000  cpu0/pc0/pc_ld_pc_out[15]_select_5_OUT<15>1 (cpu0/pc0/pc_ld_pc_out[15]_select_5_OUT<15>)
     FDC:D                     0.008          cpu0/pc0/pc_out_15
    ----------------------------------------
    Total                      3.398ns (1.442ns logic, 1.956ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'controller0/clk0/clk_out'
  Total number of paths / destination ports: 316 / 15
-------------------------------------------------------------------------
Offset:              4.322ns (Levels of Logic = 6)
  Source:            controller0/controller0/pState_FSM_FFd3 (FF)
  Destination:       a (PAD)
  Source Clock:      controller0/clk0/clk_out rising

  Data Path: controller0/controller0/pState_FSM_FFd3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.361   0.735  controller0/controller0/pState_FSM_FFd3 (controller0/controller0/pState_FSM_FFd3)
     LUT6:I0->O            1   0.097   0.511  controller0/mux0/Mmux_ad_out<0>1 (controller0/mux0/Mmux_ad_out<0>)
     LUT6:I3->O            1   0.097   0.683  controller0/mux0/Mmux_ad_out<0>3 (controller0/mux0/Mmux_ad_out<0>2)
     LUT5:I0->O            1   0.097   0.683  controller0/mux0/Mmux_ad_out<0>4 (controller0/mux0/Mmux_ad_out<0>3)
     LUT5:I0->O            7   0.097   0.584  controller0/mux0/Mmux_ad_out<0>5 (controller0/mux_wire<0>)
     LUT4:I0->O            1   0.097   0.279  controller0/hex7/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      4.322ns (0.846ns logic, 3.476ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wire_shot'
  Total number of paths / destination ports: 142066 / 10
-------------------------------------------------------------------------
Offset:              6.430ns (Levels of Logic = 19)
  Source:            cpu0/ir0/ir_out_4 (FF)
  Destination:       d (PAD)
  Source Clock:      wire_shot rising

  Data Path: cpu0/ir0/ir_out_4 to d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            42   0.361   0.802  cpu0/ir0/ir_out_4 (cpu0/ir0/ir_out_4)
     LUT6:I0->O            1   0.097   0.000  cpu0/idp0/reg0/R<0>LogicTrst3_G (N11)
     MUXF7:I1->O           4   0.279   0.707  cpu0/idp0/reg0/R<0>LogicTrst3 (cpu0/reg_out<0>)
     LUT6:I0->O            1   0.097   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_lut<0> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<0> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<1> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<2> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<3> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<4> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<5> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<6> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<7> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<8> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_cy<8>)
     XORCY:CI->O           1   0.370   0.379  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_4_OUT_xor<9> (cpu0/idp0/alu0/GND_42_o_GND_42_o_sub_4_OUT<9>)
     LUT6:I4->O            2   0.097   0.383  cpu0/idp0/alu0/Alu_Op<3>_728 (cpu0/idp0/alu0/Alu_Op<3>_728)
     LUT6:I4->O           11   0.097   0.558  cpu0/idp0/alu0/Alu_Op<3>151 (Dout<9>)
     LUT4:I1->O            1   0.097   0.511  controller0/mux0/Mmux_ad_out<1>6_SW0 (N2)
     LUT6:I3->O            7   0.097   0.584  controller0/mux0/Mmux_ad_out<1>6 (controller0/mux_wire<1>)
     LUT4:I0->O            1   0.097   0.279  controller0/hex7/Mram__n002461 (g_OBUF)
     OBUF:I->O                 0.000          g_OBUF (g)
    ----------------------------------------
    Total                      6.430ns (2.226ns logic, 4.204ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6230 / 10
-------------------------------------------------------------------------
Offset:              6.401ns (Levels of Logic = 18)
  Source:            ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       d (PAD)
  Source Clock:      clk rising

  Data Path: ram0/uut/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    7   1.846   0.323  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<0>)
     end scope: 'ram0/uut:douta<0>'
     LUT5:I4->O            1   0.097   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1 (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8>)
     XORCY:CI->O           1   0.370   0.295  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_xor<9> (cpu0/idp0/alu0/GND_42_o_GND_42_o_sub_9_OUT<9>)
     LUT4:I3->O            2   0.097   0.516  cpu0/idp0/alu0/Alu_Op<3>_814 (cpu0/idp0/alu0/Alu_Op<3>_814)
     LUT6:I3->O           11   0.097   0.558  cpu0/idp0/alu0/Alu_Op<3>151 (Dout<9>)
     LUT4:I1->O            1   0.097   0.511  controller0/mux0/Mmux_ad_out<1>6_SW0 (N2)
     LUT6:I3->O            7   0.097   0.584  controller0/mux0/Mmux_ad_out<1>6 (controller0/mux_wire<1>)
     LUT4:I0->O            1   0.097   0.279  controller0/hex7/Mram__n002461 (g_OBUF)
     OBUF:I->O                 0.000          g_OBUF (g)
    ----------------------------------------
    Total                      6.401ns (3.335ns logic, 3.066ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6258 / 10
-------------------------------------------------------------------------
Delay:               5.033ns (Levels of Logic = 18)
  Source:            s_sel (PAD)
  Destination:       d (PAD)

  Data Path: s_sel to d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   0.001   0.800  s_sel_IBUF (s_sel_IBUF)
     LUT5:I0->O            1   0.097   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1 (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_lut<0>1)
     MUXCY:S->O            1   0.353   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8> (cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_cy<8>)
     XORCY:CI->O           1   0.370   0.295  cpu0/idp0/alu0/Msub_GND_42_o_GND_42_o_sub_9_OUT_xor<9> (cpu0/idp0/alu0/GND_42_o_GND_42_o_sub_9_OUT<9>)
     LUT4:I3->O            2   0.097   0.516  cpu0/idp0/alu0/Alu_Op<3>_814 (cpu0/idp0/alu0/Alu_Op<3>_814)
     LUT6:I3->O           11   0.097   0.558  cpu0/idp0/alu0/Alu_Op<3>151 (Dout<9>)
     LUT4:I1->O            1   0.097   0.511  controller0/mux0/Mmux_ad_out<1>6_SW0 (N2)
     LUT6:I3->O            7   0.097   0.584  controller0/mux0/Mmux_ad_out<1>6 (controller0/mux_wire<1>)
     LUT4:I0->O            1   0.097   0.279  controller0/hex7/Mram__n002461 (g_OBUF)
     OBUF:I->O                 0.000          g_OBUF (g)
    ----------------------------------------
    Total                      5.033ns (1.490ns logic, 3.543ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.223|         |         |         |
wire_shot      |    5.251|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock controller0/clk0/clk_out
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
controller0/clk0/clk_out|    0.690|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock wire_shot
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.767|         |         |         |
wire_shot      |    4.795|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.58 secs
 
--> 

Total memory usage is 450740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    4 (   0 filtered)

