
; 248 occurrences:
; abc/optimized/dauDsd.c.ll
; abc/optimized/dauNonDsd.c.ll
; abc/optimized/extraUtilDsd.c.ll
; abc/optimized/extraUtilMaj.c.ll
; abc/optimized/giaEra2.c.ll
; abc/optimized/giaNf.c.ll
; abc/optimized/lpkSets.c.ll
; abc/optimized/mioSop.c.ll
; clamav/optimized/7zIn.c.ll
; clamav/optimized/infblock.c.ll
; clamav/optimized/unarj.c.ll
; clamav/optimized/unpack.cpp.ll
; cmake/optimized/archive_read_support_format_7zip.c.ll
; darktable/optimized/CrwDecompressor.cpp.ll
; darktable/optimized/NikonDecompressor.cpp.ll
; git/optimized/commit-reach.ll
; git/optimized/describe.ll
; git/optimized/shallow.ll
; git/optimized/show-branch.ll
; linux/optimized/amd.ll
; linux/optimized/ehci-hcd.ll
; linux/optimized/intel_engine_cs.ll
; linux/optimized/intel_hdmi.ll
; linux/optimized/intel_lrc.ll
; linux/optimized/sd.ll
; llvm/optimized/AArch64A57FPLoadBalancing.cpp.ll
; llvm/optimized/AArch64ExpandPseudoInsts.cpp.ll
; llvm/optimized/AArch64ISelLowering.cpp.ll
; llvm/optimized/AArch64InstrInfo.cpp.ll
; llvm/optimized/AArch64LoadStoreOptimizer.cpp.ll
; llvm/optimized/AArch64MIPeepholeOpt.cpp.ll
; llvm/optimized/AArch64SIMDInstrOpt.cpp.ll
; llvm/optimized/AArch64SLSHardening.cpp.ll
; llvm/optimized/ASTImporter.cpp.ll
; llvm/optimized/BranchFolding.cpp.ll
; llvm/optimized/FixupStatepointCallerSaved.cpp.ll
; llvm/optimized/InstrRefBasedImpl.cpp.ll
; llvm/optimized/LiveVariables.cpp.ll
; llvm/optimized/MachineBasicBlock.cpp.ll
; llvm/optimized/MachineCopyPropagation.cpp.ll
; llvm/optimized/MachineInstr.cpp.ll
; llvm/optimized/MachineInstrBundle.cpp.ll
; llvm/optimized/MachineOperand.cpp.ll
; llvm/optimized/MachinePipeliner.cpp.ll
; llvm/optimized/MachineVerifier.cpp.ll
; llvm/optimized/ODRDiagsEmitter.cpp.ll
; llvm/optimized/PHIElimination.cpp.ll
; llvm/optimized/ParseDeclCXX.cpp.ll
; llvm/optimized/RISCVExpandAtomicPseudoInsts.cpp.ll
; llvm/optimized/RISCVExpandPseudoInsts.cpp.ll
; llvm/optimized/RISCVISelLowering.cpp.ll
; llvm/optimized/RISCVInstrInfo.cpp.ll
; llvm/optimized/ReachingDefAnalysis.cpp.ll
; llvm/optimized/RegAllocFast.cpp.ll
; llvm/optimized/SemaCodeComplete.cpp.ll
; llvm/optimized/SemaDeclCXX.cpp.ll
; llvm/optimized/SemaLookup.cpp.ll
; llvm/optimized/TargetInstrInfo.cpp.ll
; llvm/optimized/TwoAddressInstructionPass.cpp.ll
; llvm/optimized/UnreachableBlockElim.cpp.ll
; llvm/optimized/VarLocBasedImpl.cpp.ll
; llvm/optimized/X86AvoidStoreForwardingBlocks.cpp.ll
; llvm/optimized/X86ExpandPseudo.cpp.ll
; llvm/optimized/X86FlagsCopyLowering.cpp.ll
; llvm/optimized/X86FloatingPoint.cpp.ll
; llvm/optimized/X86ISelLowering.cpp.ll
; llvm/optimized/X86InstrInfo.cpp.ll
; llvm/optimized/X86LowerTileCopy.cpp.ll
; openssl/optimized/libssl-lib-quic_channel.ll
; openssl/optimized/libssl-shlib-quic_channel.ll
; postgres/optimized/spell.ll
; qemu/optimized/hw_net_e1000.c.ll
; qemu/optimized/hw_net_pcnet.c.ll
; qemu/optimized/hw_usb_hcd-xhci.c.ll
; qemu/optimized/util_unicode.c.ll
; quickjs/optimized/quickjs.ll
; soc-simulator/optimized/Vmycpu_top___024root__DepSet_hcf0db31f__0.ll
; soc-simulator/optimized/Vmycpu_top___024root__DepSet_hcf0db31f__0__Slow.ll
; soc-simulator/optimized/Vmycpu_top___024root__DepSet_hcf0db31f__1.ll
; softposit-rs/optimized/1jooigl29qhneyer.ll
; spike/optimized/vaadd_vv.ll
; spike/optimized/vaadd_vx.ll
; spike/optimized/vaaddu_vv.ll
; spike/optimized/vaaddu_vx.ll
; spike/optimized/vadc_vim.ll
; spike/optimized/vadc_vvm.ll
; spike/optimized/vadc_vxm.ll
; spike/optimized/vadd_vi.ll
; spike/optimized/vadd_vv.ll
; spike/optimized/vadd_vx.ll
; spike/optimized/vand_vi.ll
; spike/optimized/vand_vv.ll
; spike/optimized/vand_vx.ll
; spike/optimized/vandn_vv.ll
; spike/optimized/vandn_vx.ll
; spike/optimized/vasub_vv.ll
; spike/optimized/vasub_vx.ll
; spike/optimized/vasubu_vv.ll
; spike/optimized/vasubu_vx.ll
; spike/optimized/vbrev8_v.ll
; spike/optimized/vbrev_v.ll
; spike/optimized/vclmul_vv.ll
; spike/optimized/vclmul_vx.ll
; spike/optimized/vclmulh_vv.ll
; spike/optimized/vclmulh_vx.ll
; spike/optimized/vclz_v.ll
; spike/optimized/vcpop_v.ll
; spike/optimized/vctz_v.ll
; spike/optimized/vdiv_vv.ll
; spike/optimized/vdiv_vx.ll
; spike/optimized/vdivu_vv.ll
; spike/optimized/vdivu_vx.ll
; spike/optimized/vfadd_vf.ll
; spike/optimized/vfadd_vv.ll
; spike/optimized/vfclass_v.ll
; spike/optimized/vfcvt_f_x_v.ll
; spike/optimized/vfcvt_f_xu_v.ll
; spike/optimized/vfcvt_rtz_x_f_v.ll
; spike/optimized/vfcvt_rtz_xu_f_v.ll
; spike/optimized/vfcvt_x_f_v.ll
; spike/optimized/vfcvt_xu_f_v.ll
; spike/optimized/vfdiv_vf.ll
; spike/optimized/vfdiv_vv.ll
; spike/optimized/vfmacc_vf.ll
; spike/optimized/vfmacc_vv.ll
; spike/optimized/vfmadd_vf.ll
; spike/optimized/vfmadd_vv.ll
; spike/optimized/vfmax_vf.ll
; spike/optimized/vfmax_vv.ll
; spike/optimized/vfmerge_vfm.ll
; spike/optimized/vfmin_vf.ll
; spike/optimized/vfmin_vv.ll
; spike/optimized/vfmsac_vf.ll
; spike/optimized/vfmsac_vv.ll
; spike/optimized/vfmsub_vf.ll
; spike/optimized/vfmsub_vv.ll
; spike/optimized/vfmul_vf.ll
; spike/optimized/vfmul_vv.ll
; spike/optimized/vfmv_v_f.ll
; spike/optimized/vfnmacc_vf.ll
; spike/optimized/vfnmacc_vv.ll
; spike/optimized/vfnmadd_vf.ll
; spike/optimized/vfnmadd_vv.ll
; spike/optimized/vfnmsac_vf.ll
; spike/optimized/vfnmsac_vv.ll
; spike/optimized/vfnmsub_vf.ll
; spike/optimized/vfnmsub_vv.ll
; spike/optimized/vfrdiv_vf.ll
; spike/optimized/vfrec7_v.ll
; spike/optimized/vfrsqrt7_v.ll
; spike/optimized/vfrsub_vf.ll
; spike/optimized/vfsgnj_vf.ll
; spike/optimized/vfsgnj_vv.ll
; spike/optimized/vfsgnjn_vf.ll
; spike/optimized/vfsgnjn_vv.ll
; spike/optimized/vfsgnjx_vf.ll
; spike/optimized/vfsgnjx_vv.ll
; spike/optimized/vfsqrt_v.ll
; spike/optimized/vfsub_vf.ll
; spike/optimized/vfsub_vv.ll
; spike/optimized/vmacc_vv.ll
; spike/optimized/vmacc_vx.ll
; spike/optimized/vmadd_vv.ll
; spike/optimized/vmadd_vx.ll
; spike/optimized/vmax_vv.ll
; spike/optimized/vmax_vx.ll
; spike/optimized/vmaxu_vv.ll
; spike/optimized/vmaxu_vx.ll
; spike/optimized/vmerge_vim.ll
; spike/optimized/vmerge_vvm.ll
; spike/optimized/vmerge_vxm.ll
; spike/optimized/vmin_vv.ll
; spike/optimized/vmin_vx.ll
; spike/optimized/vminu_vv.ll
; spike/optimized/vminu_vx.ll
; spike/optimized/vmul_vv.ll
; spike/optimized/vmul_vx.ll
; spike/optimized/vmulh_vv.ll
; spike/optimized/vmulh_vx.ll
; spike/optimized/vmulhsu_vv.ll
; spike/optimized/vmulhsu_vx.ll
; spike/optimized/vmulhu_vv.ll
; spike/optimized/vmulhu_vx.ll
; spike/optimized/vmv_v_i.ll
; spike/optimized/vmv_v_v.ll
; spike/optimized/vmv_v_x.ll
; spike/optimized/vnmsac_vv.ll
; spike/optimized/vnmsac_vx.ll
; spike/optimized/vnmsub_vv.ll
; spike/optimized/vnmsub_vx.ll
; spike/optimized/vor_vi.ll
; spike/optimized/vor_vv.ll
; spike/optimized/vor_vx.ll
; spike/optimized/vrem_vv.ll
; spike/optimized/vrem_vx.ll
; spike/optimized/vremu_vv.ll
; spike/optimized/vremu_vx.ll
; spike/optimized/vrev8_v.ll
; spike/optimized/vrol_vv.ll
; spike/optimized/vrol_vx.ll
; spike/optimized/vror_vi.ll
; spike/optimized/vror_vv.ll
; spike/optimized/vror_vx.ll
; spike/optimized/vrsub_vi.ll
; spike/optimized/vrsub_vx.ll
; spike/optimized/vsadd_vi.ll
; spike/optimized/vsadd_vv.ll
; spike/optimized/vsadd_vx.ll
; spike/optimized/vsaddu_vi.ll
; spike/optimized/vsaddu_vv.ll
; spike/optimized/vsaddu_vx.ll
; spike/optimized/vsbc_vvm.ll
; spike/optimized/vsbc_vxm.ll
; spike/optimized/vsll_vi.ll
; spike/optimized/vsll_vv.ll
; spike/optimized/vsll_vx.ll
; spike/optimized/vsmul_vv.ll
; spike/optimized/vsmul_vx.ll
; spike/optimized/vsra_vi.ll
; spike/optimized/vsra_vv.ll
; spike/optimized/vsra_vx.ll
; spike/optimized/vsrl_vi.ll
; spike/optimized/vsrl_vv.ll
; spike/optimized/vsrl_vx.ll
; spike/optimized/vssra_vi.ll
; spike/optimized/vssra_vv.ll
; spike/optimized/vssra_vx.ll
; spike/optimized/vssrl_vi.ll
; spike/optimized/vssrl_vv.ll
; spike/optimized/vssrl_vx.ll
; spike/optimized/vssub_vv.ll
; spike/optimized/vssub_vx.ll
; spike/optimized/vssubu_vv.ll
; spike/optimized/vssubu_vx.ll
; spike/optimized/vsub_vv.ll
; spike/optimized/vsub_vx.ll
; spike/optimized/vxor_vi.ll
; spike/optimized/vxor_vv.ll
; spike/optimized/vxor_vx.ll
; wasmtime-rs/optimized/4bsmuvpz9r22ks1w.ll
; wireshark/optimized/packet-per.c.ll
; wireshark/optimized/packet-xtp.c.ll
; z3/optimized/arith_solver.cpp.ll
; z3/optimized/goal2nlsat.cpp.ll
; z3/optimized/nlqsat.cpp.ll
; z3/optimized/nlsat_solver.cpp.ll
; z3/optimized/pb_solver.cpp.ll
; z3/optimized/smt_consequences.cpp.ll
; Function Attrs: nounwind
define i1 @func0000000000000001(i32 %0, i32 %1) #0 {
entry:
  %2 = lshr i32 %1, 19
  %3 = and i32 %2, %0
  %4 = icmp eq i32 %3, 0
  ret i1 %4
}

; 2 occurrences:
; openexr/optimized/IexMathFpu.cpp.ll
; qemu/optimized/hw_usb_hcd-xhci.c.ll
; Function Attrs: nounwind
define i1 @func0000000000000008(i32 %0, i32 %1) #0 {
entry:
  %2 = lshr i32 %1, 10
  %3 = and i32 %2, %0
  %4 = icmp ugt i32 %3, 30
  ret i1 %4
}

; 21 occurrences:
; abc/optimized/extraUtilMaj.c.ll
; clamav/optimized/kwajd.c.ll
; clamav/optimized/lzxd.c.ll
; clamav/optimized/unicode.cpp.ll
; git/optimized/show-branch.ll
; llvm/optimized/AArch64AdvSIMDScalarPass.cpp.ll
; llvm/optimized/AArch64InstrInfo.cpp.ll
; llvm/optimized/DeclSpec.cpp.ll
; llvm/optimized/ExpandPostRAPseudos.cpp.ll
; llvm/optimized/MachineInstr.cpp.ll
; llvm/optimized/RISCVISelLowering.cpp.ll
; llvm/optimized/SemaCodeComplete.cpp.ll
; llvm/optimized/SemaLookup.cpp.ll
; llvm/optimized/TargetInstrInfo.cpp.ll
; llvm/optimized/X86ExpandPseudo.cpp.ll
; llvm/optimized/X86FixupLEAs.cpp.ll
; llvm/optimized/X86InstrInfo.cpp.ll
; llvm/optimized/X86RegisterInfo.cpp.ll
; soc-simulator/optimized/Vmycpu_top___024root__DepSet_hcf0db31f__0.ll
; softposit-rs/optimized/1jooigl29qhneyer.ll
; z3/optimized/nlqsat.cpp.ll
; Function Attrs: nounwind
define i1 @func000000000000000c(i32 %0, i32 %1) #0 {
entry:
  %2 = lshr i32 %1, 16
  %3 = and i32 %2, %0
  %4 = icmp ne i32 %3, 0
  ret i1 %4
}

; 4 occurrences:
; llvm/optimized/EvalEmitter.cpp.ll
; llvm/optimized/Interp.cpp.ll
; openusd/optimized/thread_common.c.ll
; wireshark/optimized/packet-ansi_a.c.ll
; Function Attrs: nounwind
define i1 @func0000000000000011(i32 %0, i32 %1) #0 {
entry:
  %2 = lshr exact i32 %1, 24
  %3 = and i32 %2, %0
  %4 = icmp eq i32 %3, 0
  ret i1 %4
}

; 2 occurrences:
; llvm/optimized/PseudoProbe.cpp.ll
; openexr/optimized/IexMathFpu.cpp.ll
; Function Attrs: nounwind
define i1 @func0000000000000004(i32 %0, i32 %1) #0 {
entry:
  %2 = lshr i32 %1, 3
  %3 = and i32 %2, %0
  %4 = icmp ult i32 %3, 8192
  ret i1 %4
}

attributes #0 = { nounwind }
