INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/fullsine/fullsine.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/EEE4120F_HPEC/EEE4120F-Pracs-master/Prac5/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol BTNL, assumed default net type wire [C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/EEE4120F_HPEC/EEE4120F-Pracs-master/Prac5/top.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/EEE4120F_HPEC/EEE4120F-Pracs-master/Prac5/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/1st_Semester/EEE4120F_HPEC/EEE4120F-Pracs-master/Prac5/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tshum/OneDrive/Documents/FINAL_YEAR/fullsine/fullsine.srcs/tb_top/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
