# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:07 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 19:02:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:08 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:02:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:08 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:02:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:09 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 19:02:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:09 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 19:02:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:10 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 19:02:10 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:10 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 19:02:10 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 19:02:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 19:02:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 19:02:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 19:02:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 19:02:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 19:02:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 19:02:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 19:02:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 19:02:13 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 19:02:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 19:02:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 19:02:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 19:02:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 19:02:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 19:02:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 19:02:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 19:02:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 19:02:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 19:02:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 19:02:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 19:02:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 19:02:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 19:02:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 19:02:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 19:02:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 19:02:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 19:02:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 19:02:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 19:02:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 19:02:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 19:02:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 19:02:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 19:02:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 19:02:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 19:02:19 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 19:02:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 19:02:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 19:02:20 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 19:02:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 19:02:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 19:02:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 19:02:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 19:02:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 19:02:21 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 19:02:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 19:02:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 19:02:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:21 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 19:02:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:21 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:02:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:21 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:02:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:22 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:02:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:22 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:02:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:22 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 19:02:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:22 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 19:02:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:22 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 19:02:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:22 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 19:02:23 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:23 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 19:02:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:23 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 19:02:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:23 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 19:02:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:23 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 19:02:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:23 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 19:02:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:02:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:24 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 19:02:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:24 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 19:02:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:24 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 19:02:25 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:25 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:02:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:25 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 19:02:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:25 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 19:02:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 19:02:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 19:02:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 19:02:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 19:02:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 19:02:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 19:02:27 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 19:02:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 19:02:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 19:02:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 19:02:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 19:02:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 19:02:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 19:02:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 19:02:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 19:02:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 19:02:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 19:02:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 19:02:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 19:02:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 19:02:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 19:02:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 19:02:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 19:02:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 19:02:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 19:02:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 19:02:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 19:02:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 19:02:31 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:31 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 19:02:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:31 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 19:02:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:31 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:02:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:31 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:02:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:31 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:02:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying modelsim.ini
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:02:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 19:02:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 19:02:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 19:02:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 19:02:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 19:02:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 19:02:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 19:02:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 19:02:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:34 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 19:02:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:34 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 19:02:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:34 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 19:02:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:34 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 19:02:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:34 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 19:02:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 19:02:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 19:02:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 19:02:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 19:02:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 19:02:36 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 19:02:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 19:02:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 19:02:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 19:02:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 19:02:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 19:02:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 19:02:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:02:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 19:02:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
project open /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2
# Loading project lab2
# Compile of DE1_SoC_Computer_tb.v was successful.
# Compile of hex_decoder.v was successful.
# Compile of integrator.v was successful.
# Compile of signed_mult.v was successful.
# Compile of integrator_tb.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -do DE1_SoC_Computer_run_msim_rtl_verilog.do work.DE1_SoC_Computer_tb
# vsim -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer_tb 
# Start time: 19:03:01 on Mar 06,2018
# Loading work.DE1_SoC_Computer_tb
# Loading work.signed_mult
# Loading work.integrator
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:05 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 19:03:05 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:06 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 19:03:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:06 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 19:03:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:06 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 19:03:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:07 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 19:03:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:07 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 19:03:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:07 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 19:03:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:08 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 19:03:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:08 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 19:03:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:09 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 19:03:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:09 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 19:03:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:09 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 19:03:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:10 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 19:03:10 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:10 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 19:03:10 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:10 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 19:03:11 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 19:03:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 19:03:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 19:03:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 19:03:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 19:03:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 19:03:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 19:03:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 19:03:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 19:03:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 19:03:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 19:03:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 19:03:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 19:03:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 19:03:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 19:03:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 19:03:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 19:03:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 19:03:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 19:03:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 19:03:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 19:03:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 19:03:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 19:03:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 19:03:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 19:03:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 19:03:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 19:03:21 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 19:03:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 19:03:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:22 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 19:03:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:22 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 19:03:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:22 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 19:03:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 19:03:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 19:03:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 19:03:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 19:03:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 19:03:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 19:03:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 19:03:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:25 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 19:03:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 19:03:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 19:03:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 19:03:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 19:03:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 19:03:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 19:03:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 19:03:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 19:03:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 19:03:29 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 19:03:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 19:03:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 19:03:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 19:03:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 19:03:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:31 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 19:03:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 19:03:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 19:03:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 19:03:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:34 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 19:03:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 19:03:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 19:03:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 19:03:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 19:03:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 19:03:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 19:03:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 19:03:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 19:03:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 19:03:38 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 19:03:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 19:03:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 19:03:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 19:03:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 19:03:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 19:03:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 19:03:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 19:03:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 19:03:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 19:03:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 19:03:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 19:03:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 19:03:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 19:03:43 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 19:03:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 19:03:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 19:03:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 19:03:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 19:03:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 19:03:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 19:03:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 19:03:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:03:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:03:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:03:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 19:03:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 19:03:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 19:03:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 19:03:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 19:03:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 19:03:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 19:03:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 19:03:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 19:03:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 19:03:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 19:03:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 19:03:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 19:03:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 19:03:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 19:03:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 19:03:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 19:03:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 19:03:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 19:03:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 19:03:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 19:03:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 19:03:58 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 19:03:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 19:03:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 19:03:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:03:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 19:03:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 19:04:00 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 19:04:00 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
force -freeze sim:/DE1_SoC_Computer_tb/CLOCK2_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/DE1_SoC_Computer_tb/KEY 0 0
force -freeze sim:/DE1_SoC_Computer_tb/VGA_HS 0 0
force -freeze sim:/DE1_SoC_Computer_tb/VGA_VS 0 0
run
# state:  x
# VGA_VS: 0
# VGA_HS: 0
# begin
# state:  0
# VGA_VS: 0
# VGA_HS: 0
# begin
# continuing
# func1:       0
# func2:       0
# v1:   32768
# v2:   32768
# v1:   32768
# v1[16:13]:  4
# y_coord + v1[16:13]:  104
force -freeze sim:/DE1_SoC_Computer_tb/KEY 0001 0
run
# state:  2
# VGA_VS: 0
# VGA_HS: 0
# ACK
run
# state:  0
# VGA_VS: 0
# VGA_HS: 0
# continuing
# func1:  -32768
# func2:  -32768
# v1:       x
# v2:       x
# v1:       x
# v1[16:13]:  x
# y_coord + v1[16:13]:    x
# Compile of DE1_SoC_Computer_tb.v failed with 1 errors.
# Compile of DE1_SoC_Computer_tb.v failed with 1 errors.
# Compile of DE1_SoC_Computer_tb.v was successful.
vsim -do DE1_SoC_Computer_run_msim_rtl_verilog.do work.DE1_SoC_Computer_tb
# End time: 21:21:02 on Mar 06,2018, Elapsed time: 2:18:01
# Errors: 0, Warnings: 42
# vsim -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer_tb 
# Start time: 21:21:02 on Mar 06,2018
# Loading work.DE1_SoC_Computer_tb
# Loading work.signed_mult
# Loading work.integrator
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:06 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 21:21:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:06 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:21:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:07 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:21:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:07 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:21:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:07 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:21:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:08 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 21:21:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:08 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:21:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:09 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 21:21:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:09 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:21:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:10 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:21:10 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:10 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 21:21:10 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 21:21:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 21:21:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:11 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 21:21:11 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:21:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 21:21:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:12 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 21:21:12 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 21:21:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 21:21:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:13 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 21:21:13 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 21:21:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 21:21:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:14 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 21:21:14 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:21:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:21:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:15 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:21:15 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:21:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:16 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 21:21:16 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:21:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:21:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:17 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:21:17 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:21:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:21:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:18 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:21:18 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:21:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:21:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:19 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:21:19 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:21:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:21:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:20 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:21:20 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:21:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:21:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:21 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:21:21 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:22 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:21:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:22 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:21:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:22 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:21:22 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:21:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 21:21:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 21:21:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 21:21:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 21:21:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 21:21:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 21:21:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 21:21:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:25 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:21:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:21:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:21:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:26 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:21:27 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:21:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:27 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 21:21:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 21:21:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 21:21:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:28 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 21:21:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:21:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:21:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:29 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:21:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:21:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:30 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:21:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:21:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:21:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:21:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:32 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:21:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:21:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:33 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:21:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:34 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 21:21:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:21:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:21:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:35 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 21:21:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 21:21:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 21:21:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:36 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 21:21:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 21:21:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 21:21:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:37 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 21:21:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 21:21:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 21:21:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 21:21:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 21:21:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 21:21:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:21:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:21:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:21:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:21:41 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:21:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:21:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:21:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:21:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:21:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:21:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:21:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:21:44 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:21:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:21:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 21:21:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 21:21:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:21:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:21:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:21:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:21:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:21:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:21:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:21:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:21:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:21:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:21:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:21:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:21:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:21:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:21:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:21:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:21:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:21:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:21:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:21:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:21:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:21:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:21:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:21:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:21:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:21:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:21:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:21:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:21:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:21:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:21:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:21:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of DE1_SoC_Computer_tb.v was successful.
vsim -do DE1_SoC_Computer_run_msim_rtl_verilog.do work.DE1_SoC_Computer_tb
# End time: 21:30:18 on Mar 06,2018, Elapsed time: 0:09:16
# Errors: 0, Warnings: 42
# vsim -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer_tb 
# Start time: 21:30:18 on Mar 06,2018
# Loading work.DE1_SoC_Computer_tb
# Loading work.signed_mult
# Loading work.integrator
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 21:30:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:23 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:30:23 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:30:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:30:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:24 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:30:24 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 21:30:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:30:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:26 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 21:30:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:26 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:30:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:26 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:30:27 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:27 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 21:30:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:27 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 21:30:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:28 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 21:30:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:28 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 21:30:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:30:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 21:30:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 21:30:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 21:30:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 21:30:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 21:30:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 21:30:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 21:30:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 21:30:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:30:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:30:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:30:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:30:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 21:30:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:30:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:30:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:30:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:30:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:30:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:30:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:30:35 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:30:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:30:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:30:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:30:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:30:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:30:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:30:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:30:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:30:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:30:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:30:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:30:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 21:30:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 21:30:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 21:30:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 21:30:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 21:30:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 21:30:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 21:30:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:30:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:30:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:30:39 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:30:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:30:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 21:30:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 21:30:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 21:30:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 21:30:40 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:30:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:30:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:30:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:30:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:30:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:41 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:30:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:30:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:30:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:30:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:30:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:30:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 21:30:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:30:43 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:30:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 21:30:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 21:30:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 21:30:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 21:30:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 21:30:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 21:30:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 21:30:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 21:30:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 21:30:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 21:30:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 21:30:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 21:30:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:30:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:30:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:30:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:30:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:30:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:30:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:30:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:30:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:30:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:30:47 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:30:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:30:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:30:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:30:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 21:30:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 21:30:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:30:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:30:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:30:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:30:49 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:30:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:30:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:30:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:30:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:30:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:30:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:30:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:30:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:30:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:30:53 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:30:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:30:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:30:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:30:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:30:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:30:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:30:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:30:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:30:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:30:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:30:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:30:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:30:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:30:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:30:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:30:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:30:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# key:  1
# state:  x
# vga_vs: 0
# vga_hs: 0
# Compile of DE1_SoC_Computer_tb.v was successful.
vsim -do DE1_SoC_Computer_run_msim_rtl_verilog.do work.DE1_SoC_Computer_tb
# End time: 21:35:21 on Mar 06,2018, Elapsed time: 0:05:03
# Errors: 0, Warnings: 42
# vsim -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer_tb 
# Start time: 21:35:21 on Mar 06,2018
# Loading work.DE1_SoC_Computer_tb
# Loading work.signed_mult
# Loading work.integrator
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 21:35:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:25 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:35:25 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:26 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:35:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:26 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:35:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:26 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:35:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:26 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 21:35:26 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:27 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:35:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:27 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 21:35:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:27 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:35:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:27 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:35:27 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:28 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 21:35:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:28 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 21:35:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:28 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 21:35:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 21:35:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:35:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 21:35:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 21:35:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 21:35:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 21:35:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 21:35:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 21:35:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 21:35:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 21:35:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:35:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:35:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:35:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:35:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 21:35:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:35:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:35:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:35:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:35:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:35:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:35:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:35:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:35:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:35:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:35:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:35:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:35:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:35:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:35:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:35:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:35:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:35:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:35:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:35:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 21:35:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 21:35:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 21:35:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 21:35:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 21:35:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 21:35:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 21:35:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:35:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:35:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:35:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:35:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:38 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:35:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 21:35:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 21:35:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 21:35:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:39 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 21:35:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:35:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:35:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:35:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:35:41 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:35:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:42 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:35:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:35:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:35:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:35:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:35:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:35:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 21:35:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:35:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:35:45 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 21:35:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 21:35:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 21:35:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 21:35:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 21:35:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 21:35:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 21:35:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 21:35:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 21:35:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 21:35:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 21:35:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 21:35:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:35:48 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:35:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:35:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:35:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:35:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:35:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:35:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:35:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:35:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:35:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:35:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:35:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:35:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:35:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 21:35:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 21:35:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:35:52 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:35:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:35:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:35:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:35:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:35:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:35:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:35:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:35:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:35:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:35:55 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:35:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:35:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:35:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:35:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:35:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:35:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:35:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:35:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:35:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:35:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:35:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:35:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:35:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:35:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:35:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:35:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:35:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:35:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:36:00 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:36:00 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:36:00 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:36:00 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# key:  0
# state:  x
# vga_vs: 0
# vga_hs: 0
# begin
run
run
# key:  1
# state:  0
# vga_vs: 0
# vga_hs: 0
# continuing
# func1:       0
# func2:       0
# v1:   32768
# v2:   32768
# v1:   32768
# v1[16:13]:  4
# y_coord + v1[16:13]:  104
run
run
# key:  1
# state:  2
# vga_vs: 0
# vga_hs: 0
# ACK
run
run
# key:  1
# state:  0
# vga_vs: 0
# vga_hs: 0
# continuing
# func1:  -32768
# func2:  -32768
# v1:       x
# v2:       x
# v1:       x
# v1[16:13]:  x
# y_coord + v1[16:13]:    x
run
run
# key:  1
# state:  2
# vga_vs: 0
# vga_hs: 0
# ACK
run
run
# key:  1
# state:  0
# vga_vs: 0
# vga_hs: 0
# continuing
# func1:       x
# func2:       x
# v1:       x
# v2:       x
# v1:       x
# v1[16:13]:  x
# y_coord + v1[16:13]:    x
# Compile of DE1_SoC_Computer_tb.v was successful.
vsim -do DE1_SoC_Computer_run_msim_rtl_verilog.do work.DE1_SoC_Computer_tb
# End time: 21:47:24 on Mar 06,2018, Elapsed time: 0:12:03
# Errors: 0, Warnings: 42
# vsim -do "DE1_SoC_Computer_run_msim_rtl_verilog.do" work.DE1_SoC_Computer_tb 
# Start time: 21:47:24 on Mar 06,2018
# Loading work.DE1_SoC_Computer_tb
# Loading work.signed_mult
# Loading work.integrator
# do DE1_SoC_Computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# if {[file exists Computer_System]} {
# 	vdel -lib Computer_System -all
# }
# vlib Computer_System
# vmap Computer_System Computer_System
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet Computer_System Computer_System 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:28 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v 
# -- Compiling module Computer_System
# 
# Top level modules:
# 	Computer_System
# End time: 21:47:28 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 21:47:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 21:47:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v 
# -- Compiling module Computer_System_mm_interconnect_2
# 
# Top level modules:
# 	Computer_System_mm_interconnect_2
# End time: 21:47:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 
# -- Compiling module Computer_System_mm_interconnect_1
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1
# End time: 21:47:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:29 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter
# End time: 21:47:29 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 
# -- Compiling module Computer_System_mm_interconnect_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0
# End time: 21:47:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:30 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002
# End time: 21:47:30 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001
# End time: 21:47:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v 
# -- Compiling module Computer_System_VGA_Subsystem
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem
# End time: 21:47:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
# End time: 21:47:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:31 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_FIFO
# End time: 21:47:31 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Pixel_DMA
# End time: 21:47:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL
# End time: 21:47:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 
# -- Compiling module altera_up_avalon_reset_from_locked_signal
# 
# Top level modules:
# 	altera_up_avalon_reset_from_locked_signal
# End time: 21:47:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_PLL_video_pll
# End time: 21:47:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:32 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
# End time: 21:47:32 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v 
# -- Compiling module altera_up_avalon_video_vga_timing
# 
# Top level modules:
# 	altera_up_avalon_video_vga_timing
# End time: 21:47:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Controller
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Controller
# End time: 21:47:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v 
# -- Compiling module altera_up_video_128_character_rom
# 
# Top level modules:
# 	altera_up_video_128_character_rom
# End time: 21:47:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:33 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Char_Buffer
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Char_Buffer
# End time: 21:47:33 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v 
# -- Compiling module altera_up_video_alpha_blender_normal
# 
# Top level modules:
# 	altera_up_video_alpha_blender_normal
# End time: 21:47:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v 
# -- Compiling module Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# 
# Top level modules:
# 	Computer_System_VGA_Subsystem_VGA_Alpha_Blender
# End time: 21:47:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v 
# -- Compiling module Computer_System_System_PLL
# 
# Top level modules:
# 	Computer_System_System_PLL
# End time: 21:47:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 
# -- Compiling module Computer_System_System_PLL_sys_pll
# 
# Top level modules:
# 	Computer_System_System_PLL_sys_pll
# End time: 21:47:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v 
# -- Compiling module Computer_System_SDRAM_input_efifo_module
# -- Compiling module Computer_System_SDRAM
# 
# Top level modules:
# 	Computer_System_SDRAM
# End time: 21:47:34 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:34 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 
# -- Compiling module altera_up_avalon_video_dma_ctrl_addr_trans
# 
# Top level modules:
# 	altera_up_avalon_video_dma_ctrl_addr_trans
# End time: 21:47:35 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v 
# -- Compiling module Computer_System_Onchip_SRAM
# 
# Top level modules:
# 	Computer_System_Onchip_SRAM
# End time: 21:47:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v 
# -- Compiling module Computer_System_Bus_master_video
# 
# Top level modules:
# 	Computer_System_Bus_master_video
# End time: 21:47:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 
# -- Compiling module altera_up_av_config_serial_bus_controller
# 
# Top level modules:
# 	altera_up_av_config_serial_bus_controller
# End time: 21:47:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v 
# -- Compiling module altera_up_slow_clock_generator
# 
# Top level modules:
# 	altera_up_slow_clock_generator
# End time: 21:47:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:35 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v 
# -- Compiling module altera_up_av_config_auto_init
# 
# Top level modules:
# 	altera_up_av_config_auto_init
# End time: 21:47:35 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 
# -- Compiling module altera_up_av_config_auto_init_ob_de1_soc
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_de1_soc
# End time: 21:47:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 
# -- Compiling module altera_up_av_config_auto_init_ob_audio
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_audio
# End time: 21:47:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 
# -- Compiling module altera_up_av_config_auto_init_ob_adv7180
# 
# Top level modules:
# 	altera_up_av_config_auto_init_ob_adv7180
# End time: 21:47:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v 
# -- Compiling module Computer_System_AV_Config
# 
# Top level modules:
# 	Computer_System_AV_Config
# End time: 21:47:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:36 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 
# -- Compiling module Computer_System_ARM_A9_HPS
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS
# End time: 21:47:36 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io
# End time: 21:47:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v 
# -- Compiling module hps_sdram
# 
# Top level modules:
# 	hps_sdram
# End time: 21:47:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 
# -- Compiling module hps_sdram_p0_generic_ddio
# 
# Top level modules:
# 	hps_sdram_p0_generic_ddio
# End time: 21:47:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:37 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 
# -- Compiling module hps_sdram_p0_acv_hard_memphy
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_memphy
# End time: 21:47:37 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 
# -- Compiling module hps_sdram_p0_altdqdqs
# 
# Top level modules:
# 	hps_sdram_p0_altdqdqs
# End time: 21:47:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_addr_cmd_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_addr_cmd_pads
# End time: 21:47:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 
# -- Compiling module hps_sdram_p0_acv_hard_io_pads
# 
# Top level modules:
# 	hps_sdram_p0_acv_hard_io_pads
# End time: 21:47:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 
# -- Compiling module altera_mem_if_hhp_qseq_synth_top
# 
# Top level modules:
# 	altera_mem_if_hhp_qseq_synth_top
# End time: 21:47:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:38 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 
# -- Compiling module hps_sdram_p0_acv_ldc
# 
# Top level modules:
# 	hps_sdram_p0_acv_ldc
# End time: 21:47:38 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:39 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 
# -- Compiling module hps_sdram_p0_clock_pair_generator
# 
# Top level modules:
# 	hps_sdram_p0_clock_pair_generator
# End time: 21:47:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:39 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer.v 
# -- Compiling module DE1_SoC_Computer
# 
# Top level modules:
# 	DE1_SoC_Computer
# End time: 21:47:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:39 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/DE1_SoC_Computer_tb.v 
# -- Compiling module DE1_SoC_Computer_tb
# 
# Top level modules:
# 	DE1_SoC_Computer_tb
# End time: 21:47:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:39 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/hex_decoder.v 
# -- Compiling module HexDigit
# 
# Top level modules:
# 	HexDigit
# End time: 21:47:39 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:39 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/signed_mult.v 
# -- Compiling module signed_mult
# 
# Top level modules:
# 	signed_mult
# End time: 21:47:40 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:40 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator.v 
# -- Compiling module integrator
# 
# Top level modules:
# 	integrator
# End time: 21:47:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:40 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/integrator_tb.v 
# -- Compiling module integrator_tb
# 
# Top level modules:
# 	integrator_tb
# End time: 21:47:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:40 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/db/mult_i5n.v 
# -- Compiling module mult_i5n
# 
# Top level modules:
# 	mult_i5n
# End time: 21:47:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:40 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 
# -- Compiling module Computer_System_irq_mapper
# 
# Top level modules:
# 	Computer_System_irq_mapper
# End time: 21:47:40 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 21:47:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 21:47:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 21:47:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 21:47:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:41 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_mux
# End time: 21:47:41 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_rsp_demux
# End time: 21:47:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_mux
# End time: 21:47:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_cmd_demux
# End time: 21:47:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 21:47:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:42 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 21:47:42 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter_13_1
# 
# Top level modules:
# 	altera_merlin_burst_adapter_13_1
# End time: 21:47:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# End time: 21:47:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:43 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 21:47:43 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:44 on Mar 06,2018
# vlog -reportprogress 300 -vlog01compat -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 21:47:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router_002
# End time: 21:47:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 
# -- Compiling module Computer_System_mm_interconnect_1_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_1_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_1_router
# End time: 21:47:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:44 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 21:47:44 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 21:47:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:45 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 
# -- Compiling module altera_merlin_axi_master_ni
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(763): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(767): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(701): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(703): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(705): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(707): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(722): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(738): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(740): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(742): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv(744): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_axi_master_ni
# End time: 21:47:45 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 11
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
# End time: 21:47:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 21:47:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 21:47:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux_002
# End time: 21:47:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:46 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_mux
# End time: 21:47:46 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_003
# End time: 21:47:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux_001
# End time: 21:47:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_rsp_demux
# End time: 21:47:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_003
# End time: 21:47:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:47 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_002
# End time: 21:47:47 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux_001
# End time: 21:47:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_mux
# End time: 21:47:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_003
# End time: 21:47:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux_002
# End time: 21:47:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:48 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module Computer_System_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_cmd_demux
# End time: 21:47:48 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_007_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_007
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_007
# End time: 21:47:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_006_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_006
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_006
# End time: 21:47:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_005_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_005
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_005
# End time: 21:47:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:49 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_004_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_004
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_004
# End time: 21:47:49 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_003_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_003
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_003
# End time: 21:47:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_002_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router_002
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router_002
# End time: 21:47:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 
# -- Compiling module Computer_System_mm_interconnect_0_router_default_decode
# -- Compiling module Computer_System_mm_interconnect_0_router
# 
# Top level modules:
# 	Computer_System_mm_interconnect_0_router
# End time: 21:47:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 21:47:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:50 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 
# -- Compiling module altera_mem_if_hard_memory_controller_top_cyclonev
# 
# Top level modules:
# 	altera_mem_if_hard_memory_controller_top_cyclonev
# End time: 21:47:50 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 
# -- Compiling module altera_mem_if_oct_cyclonev
# 
# Top level modules:
# 	altera_mem_if_oct_cyclonev
# End time: 21:47:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv 
# -- Compiling module hps_sdram_p0
# 
# Top level modules:
# 	hps_sdram_p0
# End time: 21:47:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:51 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 
# -- Compiling module altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(199): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2258): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2262): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(2242): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altdq_dqs2_acv_connect_to_hard_phy_cyclonev
# End time: 21:47:51 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv 
# -- Compiling module hps_sdram_pll
# 
# Top level modules:
# 	hps_sdram_pll
# End time: 21:47:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 
# -- Compiling module altera_mem_if_dll_cyclonev
# 
# Top level modules:
# 	altera_mem_if_dll_cyclonev
# End time: 21:47:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_hps_io_border
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_hps_io_border
# End time: 21:47:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 
# -- Compiling module Computer_System_ARM_A9_HPS_fpga_interfaces
# 
# Top level modules:
# 	Computer_System_ARM_A9_HPS_fpga_interfaces
# End time: 21:47:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:47:52 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:52 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv 
# -- Compiling package avalon_mm_pkg
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:47:53 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work Computer_System "+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules" /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv 
# -- Compiling package avalon_utilities_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:47:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/Computer_System_irq_mapper.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_clock_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_interrupt_sink.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_mm_slave_bfm.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/altera_avalon_reset_source.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_master.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_axi_slave.sv}
# vlog -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules {/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/mgc_common_axi.sv}
# 
# 
# if {[file exists HPS]} {
# 	vdel -lib HPS -all
# }
# vlib HPS
# vmap HPS HPS
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet HPS HPS 
# Modifying /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim/lab2.mpf
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/verbosity_pkg.sv 
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:47:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_boot_from_fpga.sv 
# -- Compiling module boot_from_fpga_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_boot_from_fpga
# -- Compiling module arriav_hps_interface_boot_from_fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_boot_from_fpga
# 	arriav_hps_interface_boot_from_fpga
# End time: 21:47:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv} 
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:53 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_clocks_resets.sv 
# -- Compiling module cyclonev_hps_interface_clocks_resets
# -- Compiling module arriav_hps_interface_clocks_resets
# 
# Top level modules:
# 	cyclonev_hps_interface_clocks_resets
# 	arriav_hps_interface_clocks_resets
# End time: 21:47:53 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_conduit_bfms.sv 
# -- Compiling module h2f_warm_reset_handshake_bfm
# -- Importing package verbosity_pkg
# -- Compiling module f2h_cold_reset_req_bfm
# -- Compiling module f2h_debug_reset_req_bfm
# -- Compiling module f2h_warm_reset_req_bfm
# -- Compiling module dma_channel0_bfm
# -- Compiling module dma_channel1_bfm
# -- Compiling module dma_channel2_bfm
# -- Compiling module dma_channel3_bfm
# -- Compiling module dma_channel4_bfm
# -- Compiling module dma_channel5_bfm
# -- Compiling module dma_channel6_bfm
# -- Compiling module dma_channel7_bfm
# 
# Top level modules:
# 	h2f_warm_reset_handshake_bfm
# 	f2h_cold_reset_req_bfm
# 	f2h_debug_reset_req_bfm
# 	f2h_warm_reset_req_bfm
# 	dma_channel0_bfm
# 	dma_channel1_bfm
# 	dma_channel2_bfm
# 	dma_channel3_bfm
# 	dma_channel4_bfm
# 	dma_channel5_bfm
# 	dma_channel6_bfm
# 	dma_channel7_bfm
# End time: 21:47:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:54 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_cross_trigger.sv 
# -- Compiling module cti_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_cross_trigger
# -- Compiling module arriav_hps_interface_cross_trigger
# 
# Top level modules:
# 	cyclonev_hps_interface_cross_trigger
# 	arriav_hps_interface_cross_trigger
# End time: 21:47:54 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dbg_apb.sv 
# -- Compiling module debug_apb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module debug_apb_sideband_bfm
# -- Compiling module cyclonev_hps_interface_dbg_apb
# -- Compiling module arriav_hps_interface_dbg_apb
# 
# Top level modules:
# 	cyclonev_hps_interface_dbg_apb
# 	arriav_hps_interface_dbg_apb
# End time: 21:47:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_dma.sv 
# -- Compiling module cyclonev_hps_interface_dma
# -- Compiling module arriav_hps_interface_dma
# 
# Top level modules:
# 	cyclonev_hps_interface_dma
# 	arriav_hps_interface_dma
# End time: 21:47:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_fpga2hps.sv 
# -- Compiling module cyclonev_hps_interface_fpga2hps
# -- Compiling module arriav_hps_interface_fpga2hps
# 
# Top level modules:
# 	cyclonev_hps_interface_fpga2hps
# 	arriav_hps_interface_fpga2hps
# End time: 21:47:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:55 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga
# -- Compiling module arriav_hps_interface_hps2fpga
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga
# 	arriav_hps_interface_hps2fpga
# End time: 21:47:55 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_hps2fpga_light_weight.sv 
# -- Compiling module cyclonev_hps_interface_hps2fpga_light_weight
# -- Compiling module arriav_hps_interface_hps2fpga_light_weight
# 
# Top level modules:
# 	cyclonev_hps_interface_hps2fpga_light_weight
# 	arriav_hps_interface_hps2fpga_light_weight
# End time: 21:47:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_interrupts.sv 
# -- Compiling module cyclonev_hps_interface_interrupts
# -- Compiling module arriav_hps_interface_interrupts
# 
# Top level modules:
# 	cyclonev_hps_interface_interrupts
# 	arriav_hps_interface_interrupts
# End time: 21:47:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:56 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_loan_io.sv 
# -- Compiling module loanio_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_loan_io
# -- Compiling module arriav_hps_interface_loan_io
# 
# Top level modules:
# 	cyclonev_hps_interface_loan_io
# 	arriav_hps_interface_loan_io
# End time: 21:47:56 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_event_standby.sv 
# -- Compiling module mpu_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_event_standby
# -- Compiling module arriav_hps_interface_mpu_event_standby
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_event_standby
# 	arriav_hps_interface_mpu_event_standby
# End time: 21:47:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_mpu_general_purpose.sv 
# -- Compiling module mpu_gp_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_mpu_general_purpose
# -- Compiling module arriav_hps_interface_mpu_general_purpose
# 
# Top level modules:
# 	cyclonev_hps_interface_mpu_general_purpose
# 	arriav_hps_interface_mpu_general_purpose
# End time: 21:47:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_can.sv 
# -- Compiling module can_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_can
# -- Compiling module arriav_hps_interface_peripheral_can
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_can
# 	arriav_hps_interface_peripheral_can
# End time: 21:47:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:57 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_emac.sv 
# -- Compiling module emac_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_emac
# -- Compiling module arriav_hps_interface_peripheral_emac
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_emac
# 	arriav_hps_interface_peripheral_emac
# End time: 21:47:57 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_i2c.sv 
# -- Compiling module i2c_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_i2c
# -- Compiling module arriav_hps_interface_peripheral_i2c
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_i2c
# 	arriav_hps_interface_peripheral_i2c
# End time: 21:47:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_nand.sv 
# -- Compiling module nand_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_nand
# -- Compiling module arriav_hps_interface_peripheral_nand
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_nand
# 	arriav_hps_interface_peripheral_nand
# End time: 21:47:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_qspi.sv 
# -- Compiling module qspi_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_qspi
# -- Compiling module arriav_hps_interface_peripheral_qspi
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_qspi
# 	arriav_hps_interface_peripheral_qspi
# End time: 21:47:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:58 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_sdmmc.sv 
# -- Compiling module sdmmc_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_sdmmc
# -- Compiling module arriav_hps_interface_peripheral_sdmmc
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_sdmmc
# 	arriav_hps_interface_peripheral_sdmmc
# End time: 21:47:58 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_master.sv 
# -- Compiling module spim_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_master
# -- Compiling module arriav_hps_interface_peripheral_spi_master
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_master
# 	arriav_hps_interface_peripheral_spi_master
# End time: 21:47:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_spi_slave.sv 
# -- Compiling module spis_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_spi_slave
# -- Compiling module arriav_hps_interface_peripheral_spi_slave
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_spi_slave
# 	arriav_hps_interface_peripheral_spi_slave
# End time: 21:47:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_uart.sv 
# -- Compiling module uart_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_uart
# -- Compiling module arriav_hps_interface_peripheral_uart
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_uart
# 	arriav_hps_interface_peripheral_uart
# End time: 21:47:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:47:59 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_peripheral_usb.sv 
# -- Compiling module usb_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_peripheral_usb
# -- Compiling module arriav_hps_interface_peripheral_usb
# 
# Top level modules:
# 	cyclonev_hps_interface_peripheral_usb
# 	arriav_hps_interface_peripheral_usb
# End time: 21:47:59 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:48:00 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_stm_event.sv 
# -- Compiling module stm_events_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_stm_event
# -- Compiling module arriav_hps_interface_stm_event
# 
# Top level modules:
# 	cyclonev_hps_interface_stm_event
# 	arriav_hps_interface_stm_event
# End time: 21:48:00 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:48:00 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_interface_tpiu_trace.sv 
# -- Compiling module tpiu_bfm
# -- Importing package verbosity_pkg
# -- Compiling module cyclonev_hps_interface_tpiu_trace
# -- Compiling module arriav_hps_interface_tpiu_trace
# 
# Top level modules:
# 	cyclonev_hps_interface_tpiu_trace
# 	arriav_hps_interface_tpiu_trace
# End time: 21:48:00 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work HPS +incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation {/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:48:00 on Mar 06,2018
# vlog -reportprogress 300 -sv -work HPS "+incdir+/home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation" /home/matt/altera_lite/15.1/ip/altera/hps/postfitter_simulation/hps_peripheral_gpio.sv 
# -- Compiling module cyclonev_hps_peripheral_gpio
# -- Compiling module arriav_hps_peripheral_gpio
# 
# Top level modules:
# 	cyclonev_hps_peripheral_gpio
# 	arriav_hps_peripheral_gpio
# End time: 21:48:00 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# key:  0
# state:  x
# vga_vs: 0
# vga_hs: 0
# begin
run
run
# key:  1
# state:  0
# vga_vs: 0
# vga_hs: 0
# continuing
# func1:       0
# func2:       0
# vlnew:       x
# v2new:       x
# v1:  -32768
# v2:   32768
# v1:  -32768
# v1[16:13]: 12
# y_coord + v1[16:13]:  112
run
run
# key:  1
# state:  2
# vga_vs: 0
# vga_hs: 0
# ACK
run
run
# key:  1
# state:  0
# vga_vs: 0
# vga_hs: 0
# continuing
# func1:   98304
# func2:  -98304
# vlnew:       x
# v2new:       x
# v1:       x
# v2:       x
# v1:       x
# v1[16:13]:  x
# y_coord + v1[16:13]:    x
run
run
# key:  1
# state:  2
# vga_vs: 0
# vga_hs: 0
# ACK
run
run
# key:  1
# state:  0
# vga_vs: 0
# vga_hs: 0
# continuing
# func1:       x
# func2:       x
# vlnew:       x
# v2new:       x
# v1:       x
# v2:       x
# v1:       x
# v1[16:13]:  x
# y_coord + v1[16:13]:    x
run
run
# key:  1
# state:  2
# vga_vs: 0
# vga_hs: 0
# ACK
run
run
# key:  1
# state:  0
# vga_vs: 0
# vga_hs: 0
# continuing
# func1:       x
# func2:       x
# vlnew:       x
# v2new:       x
# v1:       x
# v2:       x
# v1:       x
# v1[16:13]:  x
# y_coord + v1[16:13]:    x
# End time: 23:51:59 on Mar 06,2018, Elapsed time: 2:04:35
# Errors: 0, Warnings: 42
