
===========================================
     Virtual Screening Workflow (VSW)
     Python version: 59011
===========================================

SCHRODINGER: E:\SC
PYTHONPATH: None
Started at: Thu Jun 09 19:29:26 2022
[running at reduced cpu priority]
Driver JobId: USER-96L5A2TLTM-0-62a1d995
Launch directory: C:\Users\Administrator\Documents\Schrodinger\vsw_ic
Job directory: C:\Users\Administrator\Documents\Schrodinger\vsw_ic
Running locally: True
Input File: vsw_ic.inp

To restart the job upon failure, run this command:
   $SCHRODINGER/vsw vsw_ic.inp -RESTART

Setting subjob_local to: False
Setting njobs to: 1
Setting adjust to: True
Setting cleanup to: True

Starting the pipeline...

Will listen to "pipeline" messages from stages
General subjob hosts: [('localhost', 1)]
ligprep hosts: [('localhost', 1)]
glide hosts: [('localhost', 1)]
Subjob Local: False
Number of subjobs: 1
Adjust subjobs: True
No force job: Will terminate upon first docking subjob failure instead of merging output from successful Glide subjobs.
Maximum retries: 2
Cleanup: True

    Stage: vsw_ic-LIGPREP
        RETITLE: YES
        NUM_STEREOISOMERS: 32
        MIXLIGS: YES
        USE_EPIK: YES
        STEREO_SOURCE: parities
        UNIQUEFIELD: NONE
        METAL_BINDING: NO
        COMBINEOUTS: NO
        REGULARIZE: NO
        NRINGCONFS: 1
        SKIP_BAD_LIGANDS: YES
        OUTCOMPOUNDFIELD: s_vsw_compound_code
        PH: 7.0
        RECOMBINE: YES
        PHT: 2.0

    Stage: vsw_ic-POSTLIGPREP
        MAXSTEREO: 4
        UNIQUEFIELD: s_vsw_compound_code
        OUTVARIANTFIELD: s_vsw_variant
        PRESERVE_NJOBS: YES
        REMOVE_PENALIZED_STATES: YES
        LIMIT_STEREOISOMERS: YES

    Stage: vsw_ic-PRE_DOCK_HTVS_1
        MAX_SUBJOB_STS: 40000
        OUTFORMAT: maegz
        UNIQUEFIELD: s_vsw_compound_code
        NUMOUT: njobs
        GENCODES: NO
        MIN_SUBJOB_STS: 4000

    Stage: vsw_ic-DOCK_HTVS_1
        AMIDE_MODE: penal
        POSE_OUTTYPE: LIB
        PRECISION: HTVS
        POSTDOCKSTRAIN: NO
        LIG_CCUT: 0.15
        UNIQUEFIELD: s_vsw_compound_code
        DOCKING_METHOD: confgen
        LIG_VSCALE: 0.8
        FORCEPLANAR: NO
        EPIK_PENALTIES: YES
        MAXATOMS: 300
        PERCENT_TO_KEEP: 50.0
        POSES_PER_LIG: 1
        POSTDOCK: YES
        MAXROTBONDS: 50
        RECOMBINE: NO
        BEST_BY_TITLE: YES
        COMPRESS_POSES: YES

    Stage: vsw_ic-PULL_HTVS_1
        UNIQUEFIELD: s_vsw_variant

    Stage: vsw_ic-PRE_DOCK_SP_1
        MAX_SUBJOB_STS: 3000
        OUTFORMAT: maegz
        UNIQUEFIELD: s_vsw_compound_code
        NUMOUT: njobs
        GENCODES: NO
        MIN_SUBJOB_STS: 300

    Stage: vsw_ic-DOCK_SP_1
        LIG_VSCALE: 0.8
        POSE_OUTTYPE: LIB
        COMPRESS_POSES: YES
        POSTDOCKSTRAIN: NO
        UNIQUEFIELD: s_vsw_compound_code
        DOCKING_METHOD: confgen
        PRECISION: SP
        FORCEPLANAR: NO
        EPIK_PENALTIES: YES
        MAXATOMS: 300
        NENHANCED_SAMPLING: 1
        LIG_CCUT: 0.15
        PERCENT_TO_KEEP: 30.0
        AMIDE_MODE: penal
        POSTDOCK: YES
        MAXROTBONDS: 50
        RECOMBINE: NO
        BEST_BY_TITLE: YES
        POSES_PER_LIG: 1
        WRITE_XP_DESC: NO

    Stage: vsw_ic-PULL_SP_1
        UNIQUEFIELD: s_vsw_variant

    Stage: vsw_ic-PRE_DOCK_XP_1
        MAX_SUBJOB_STS: 200
        OUTFORMAT: maegz
        UNIQUEFIELD: s_vsw_compound_code
        NUMOUT: njobs
        GENCODES: NO
        MIN_SUBJOB_STS: 20

    Stage: vsw_ic-DOCK_XP_1
        LIG_VSCALE: 0.8
        POSE_OUTTYPE: PV
        COMPRESS_POSES: YES
        POSTDOCKSTRAIN: NO
        UNIQUEFIELD: s_vsw_compound_code
        DOCKING_METHOD: confgen
        PRECISION: XP
        FORCEPLANAR: NO
        EPIK_PENALTIES: YES
        MAXATOMS: 300
        LIG_CCUT: 0.15
        PERCENT_TO_KEEP: 10.0
        AMIDE_MODE: penal
        POSTDOCK: YES
        MAXROTBONDS: 50
        RECOMBINE: NO
        BEST_BY_TITLE: YES
        POSES_PER_LIG: 1
        WRITE_XP_DESC: NO

Status of stages:
  Stage Name                     Status
  ------------------------------ ---------
  vsw_ic-LIGPREP                 WAITING
  vsw_ic-POSTLIGPREP             WAITING
  vsw_ic-PRE_DOCK_HTVS_1         WAITING
  vsw_ic-DOCK_HTVS_1             WAITING
  vsw_ic-PULL_HTVS_1             WAITING
  vsw_ic-PRE_DOCK_SP_1           WAITING
  vsw_ic-DOCK_SP_1               WAITING
  vsw_ic-PULL_SP_1               WAITING
  vsw_ic-PRE_DOCK_XP_1           WAITING
  vsw_ic-DOCK_XP_1               WAITING

Stage activity keys...
  C: Number of completed stages
  A: Number of active/running stages
  W: Number of waiting/pending stages

 C  A  W | Stage name and activity
-- -- -- | -----------------------
 0  0 10 | vsw_ic-LIGPREP (USER-96L5A2TLTM-0-62a1d996) launched.
 1  0  9 | vsw_ic-LIGPREP (USER-96L5A2TLTM-0-62a1d996) completed.
            Output: vsw_ic-LIGPREP_OUT
 1  0  9 | vsw_ic-POSTLIGPREP (USER-96L5A2TLTM-0-62a1e1cf) launched.
 2  0  8 | vsw_ic-POSTLIGPREP (USER-96L5A2TLTM-0-62a1e1cf) completed.
            Output: vsw_ic-POSTLIGPREP_OUT (14223)
Cleaning up intermediate files: vsw_ic-LIGPREP_OUT
 2  0  8 | vsw_ic-PRE_DOCK_HTVS_1 (USER-96L5A2TLTM-0-62a1e1ee) launched.
 3  0  7 | vsw_ic-PRE_DOCK_HTVS_1 (USER-96L5A2TLTM-0-62a1e1ee) completed.
            Output: vsw_ic-DOCK_HTVS_1_INPUT (14223)
 3  0  7 | vsw_ic-DOCK_HTVS_1 (USER-96L5A2TLTM-0-62a1e20c) launched.
 4  0  6 | vsw_ic-DOCK_HTVS_1 (USER-96L5A2TLTM-0-62a1e20c) completed.
            Output: vsw_ic-HTVS_OUT_1 (3115)
Cleaning up intermediate files: vsw_ic-DOCK_HTVS_1_INPUT
 4  0  6 | vsw_ic-PULL_HTVS_1 (USER-96L5A2TLTM-0-62a2bb7e) launched.
 5  0  5 | vsw_ic-PULL_HTVS_1 (USER-96L5A2TLTM-0-62a2bb7e) completed.
            Output: vsw_ic-HTVS_OUT_ORIG_1 (3115)
Cleaning up intermediate files: vsw_ic-HTVS_OUT_1
 5  0  5 | vsw_ic-PRE_DOCK_SP_1 (USER-96L5A2TLTM-0-62a2bb94) launched.
 6  0  4 | vsw_ic-PRE_DOCK_SP_1 (USER-96L5A2TLTM-0-62a2bb94) completed.
            Output: vsw_ic-DOCK_SP_1_INPUT (3115)
 6  0  4 | vsw_ic-DOCK_SP_1 (USER-96L5A2TLTM-0-62a2bba1) launched.
 7  0  3 | vsw_ic-DOCK_SP_1 (USER-96L5A2TLTM-0-62a2bba1) completed.
            Output: vsw_ic-SP_OUT_1 (934)
Cleaning up intermediate files: vsw_ic-DOCK_SP_1_INPUT
 7  0  3 | vsw_ic-PULL_SP_1 (USER-96L5A2TLTM-0-62a4a55e) launched.
 8  0  2 | vsw_ic-PULL_SP_1 (USER-96L5A2TLTM-0-62a4a55e) completed.
            Output: vsw_ic-SP_OUT_ORIG_1 (934)
Cleaning up intermediate files: vsw_ic-HTVS_OUT_ORIG_1
Cleaning up intermediate files: vsw_ic-SP_OUT_1
 8  0  2 | vsw_ic-PRE_DOCK_XP_1 (USER-96L5A2TLTM-0-62a4a567) launched.
 9  0  1 | vsw_ic-PRE_DOCK_XP_1 (USER-96L5A2TLTM-0-62a4a567) completed.
            Output: vsw_ic-DOCK_XP_1_INPUT (934)
Cleaning up intermediate files: vsw_ic-SP_OUT_ORIG_1
 9  0  1 | vsw_ic-DOCK_XP_1 (USER-96L5A2TLTM-0-62a4a571) launched.
10  0  0 | vsw_ic-DOCK_XP_1 (USER-96L5A2TLTM-0-62a4a571) completed.
            Output: vsw_ic-XP_OUT_1 (94)
Cleaning up intermediate files: vsw_ic-DOCK_XP_1_INPUT
All stages have completed sucessfully.
User outputs:
  XP_OUT_1 (incorporatable) [structures(94)]:
      C:\Users\Administrator\Documents\Schrodinger\vsw_ic\vsw_ic-DOCK_XP_1\vsw_ic-XP_OUT_1_pv.maegz
  POSTLIGPREP_OUT [structures(14223)]:
      C:\Users\Administrator\Documents\Schrodinger\vsw_ic\vsw_ic-POSTLIGPREP\vsw_ic-POSTLIGPREP_OUT-001.maegz
