// Seed: 2028629852
module module_0;
  bit id_1 = id_1;
  initial begin : LABEL_0
    if (1 - -1) id_1 = id_1;
  end
  assign id_1 = id_1;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd32
) (
    input  tri1  _id_0,
    output logic id_1
);
  wire [1 : id_0] id_3, id_4;
  always @(id_3);
  bit [id_0 : id_0] id_5;
  always begin : LABEL_0
    id_5 <= id_5;
    id_1 = -1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd63,
    parameter id_4 = 32'd13
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  input wire _id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[""] = ~id_4;
  parameter id_5 = 1;
  module_0 modCall_1 ();
  wire [id_3 : id_4] id_6 = id_1;
  assign id_6 = id_5;
endmodule
