{
    "@graph": [
        {
            "@id": "gnd:4117388-0",
            "sameAs": "VLSI"
        },
        {
            "@id": "gnd:4179389-4",
            "sameAs": "Schaltungsentwurf"
        },
        {
            "@id": "gnd:4214982-4",
            "sameAs": "Hardwareverifikation"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1773875493",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource(XV, 216 p.)",
            "creator": [
                "Zilic, Zeljko",
                "Radecka, Katarzyna"
            ],
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(doi)10.1007/b105974",
                "(isbn13)9780306487392",
                "(ppn)1773875493",
                "(firstid)KEP:040622002"
            ],
            "publisher": "Imprint: Springer",
            "title": "Verification by Error Modeling : Using Testing Techniques in Hardware Verification",
            "abstract": [
                "Boolean Function Representations -- Don\u2019t Cares and Their Calculation -- Testing -- Design Error Models -- Design Verification by At -- Identifying Redundant Gate and Wire Replacements -- Conclusions and Future Work.",
                "1. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing. ICs incorporating hundreds of millions of transistors, mega-bit memories, complicated pipelined structures, etc., are now in high demand. For example, Intel Itanium II processor contains more than 200 million transistors, including a 3 MB third level cache. A billion transistor IC was said to be \u201cimminently doable\u201d by Intel fellow J. Crawford at Microprocessor Forum in October 2002 [40]. Obviously, designing such complex circuits poses real challenges to engineers. Certainly, no relief comes from the competitive marketplace, with increasing demands for a very narrow window of time (time-to-market) in engineering a ready product. Therefore, a systematic and well-structured approach to designing ICs is a must. Although there are no widely adhered standards for a design flow, most companies have their own established practices, which they follow closely for in-house design processes. In general, however, a typical product cycle includes few milestones. An idea for a new product starts usually from an - depth market analysis of customer needs. Once a window of opportunity is found, product requirements are carefully specified. Ideally, these parameters would not change during the design process. In practice, initial phases of preparing a design specification are susceptible to potential errors, as it is very difficult to grasp all the details in a complex design."
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-SXE"
            ],
            "issued": "2003",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9781402076527.pdf",
            "volume": "25",
            "isLike": "doi:10.1007/b105974",
            "P30128": "Frontiers in Electronic Testing",
            "P60163": "New York, NY"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "contributor": "http://purl.org/dc/terms/contributor",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "issued": "http://purl.org/dc/terms/issued",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "title": "http://purl.org/dc/elements/1.1/title",
        "abstract": "http://purl.org/dc/terms/abstract",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "volume": "http://purl.org/ontology/bibo/volume",
        "license": "http://purl.org/dc/terms/license",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "description": "http://purl.org/dc/elements/1.1/description",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}