Analysis & Synthesis report for Lampu_Lalu_Lintas
Thu May 09 18:31:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LampuLaluLintas|state
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component|altsyncram_df24:auto_generated
 16. Parameter Settings for User Entity Instance: Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU1|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU1|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU2|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU2|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU3|lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU3|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU4|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERZEBRA|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING1|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING2|lpm_divide:Div1
 27. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING3|lpm_divide:Div1
 28. Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING4|lpm_divide:Div1
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "Ram32x8:Ram32x8_inst"
 31. Port Connectivity Checks: "COUNTER:COUNTERHIJAU4"
 32. Port Connectivity Checks: "COUNTER:COUNTERHIJAU3"
 33. Port Connectivity Checks: "COUNTER:COUNTERHIJAU2"
 34. Port Connectivity Checks: "COUNTER:COUNTERHIJAU1"
 35. Port Connectivity Checks: "COUNTER:COUNTERKUNING4"
 36. Port Connectivity Checks: "COUNTER:COUNTERKUNING3"
 37. Port Connectivity Checks: "COUNTER:COUNTERKUNING2"
 38. Port Connectivity Checks: "COUNTER:COUNTERKUNING1"
 39. Port Connectivity Checks: "COUNTER:COUNTERZEBRA"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 09 18:31:18 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Lampu_Lalu_Lintas                           ;
; Top-level Entity Name           ; LampuLaluLintas                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 192                                         ;
; Total pins                      ; 91                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32                                          ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; LampuLaluLintas    ; Lampu_Lalu_Lintas  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; LampuLaluLintas.vhd              ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd                               ;         ;
; counthijau.mif                   ; yes             ; User Memory Initialization File  ; C:/intelFPGA_lite/Proyek_1/counthijau.mif                                    ;         ;
; Ram32x8.vhd                      ; yes             ; User Wizard-Generated File       ; C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd                                       ;         ;
; COUNTER.vhd                      ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/Proyek_1/COUNTER.vhd                                       ;         ;
; SEG7.vhd                         ; yes             ; User VHDL File                   ; C:/intelFPGA_lite/Proyek_1/SEG7.vhd                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_df24.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/Proyek_1/db/altsyncram_df24.tdf                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_7po.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/Proyek_1/db/lpm_divide_7po.tdf                             ;         ;
; db/abs_divider_gbg.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/Proyek_1/db/abs_divider_gbg.tdf                            ;         ;
; db/alt_u_div_gve.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/Proyek_1/db/alt_u_div_gve.tdf                              ;         ;
; db/lpm_abs_kn9.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/Proyek_1/db/lpm_abs_kn9.tdf                                ;         ;
; db/lpm_abs_0p9.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/intelFPGA_lite/Proyek_1/db/lpm_abs_0p9.tdf                                ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1048           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2078           ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 16             ;
;     -- 5 input functions                    ; 39             ;
;     -- 4 input functions                    ; 384            ;
;     -- <=3 input functions                  ; 1639           ;
;                                             ;                ;
; Dedicated logic registers                   ; 192            ;
;                                             ;                ;
; I/O pins                                    ; 91             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 32             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCKING~input ;
; Maximum fan-out                             ; 200            ;
; Total fan-out                               ; 6764           ;
; Average fan-out                             ; 2.75           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |LampuLaluLintas                          ; 2078 (110)          ; 192 (30)                  ; 32                ; 0          ; 91   ; 0            ; |LampuLaluLintas                                                                                                                     ; LampuLaluLintas ; work         ;
;    |COUNTER:COUNTERHIJAU1|                ; 302 (103)           ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1                                                                                               ; COUNTER         ; work         ;
;       |lpm_divide:Div0|                   ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div0                                                                               ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div0|lpm_divide_7po:auto_generated                                                 ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div0|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                         ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div0|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider   ; alt_u_div_gve   ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div1                                                                               ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                 ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 119 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                         ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider   ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num  ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERHIJAU2|                ; 302 (103)           ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2                                                                                               ; COUNTER         ; work         ;
;       |lpm_divide:Div0|                   ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div0                                                                               ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div0|lpm_divide_7po:auto_generated                                                 ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div0|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                         ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div0|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider   ; alt_u_div_gve   ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div1                                                                               ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                 ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 119 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                         ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider   ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num  ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERHIJAU3|                ; 303 (103)           ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3                                                                                               ; COUNTER         ; work         ;
;       |lpm_divide:Div0|                   ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div0                                                                               ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div0|lpm_divide_7po:auto_generated                                                 ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 80 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div0|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                         ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 80 (80)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div0|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider   ; alt_u_div_gve   ; work         ;
;       |lpm_divide:Div1|                   ; 120 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div1                                                                               ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 120 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                 ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 120 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                         ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider   ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num  ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERHIJAU4|                ; 213 (93)            ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU4                                                                                               ; COUNTER         ; work         ;
;       |lpm_divide:Div1|                   ; 120 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU4|lpm_divide:Div1                                                                               ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 120 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU4|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                 ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 120 (21)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU4|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                         ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU4|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider   ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERHIJAU4|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num  ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERKUNING1|               ; 158 (39)            ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING1                                                                                              ; COUNTER         ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING1|lpm_divide:Div1                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING1|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 119 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING1|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                        ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING1|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider  ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING1|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERKUNING2|               ; 158 (39)            ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING2                                                                                              ; COUNTER         ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING2|lpm_divide:Div1                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING2|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 119 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING2|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                        ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING2|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider  ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING2|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERKUNING3|               ; 158 (39)            ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING3                                                                                              ; COUNTER         ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING3|lpm_divide:Div1                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING3|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 119 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING3|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                        ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING3|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider  ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING3|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERKUNING4|               ; 158 (39)            ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING4                                                                                              ; COUNTER         ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING4|lpm_divide:Div1                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING4|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 119 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING4|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                        ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING4|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider  ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERKUNING4|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num ; lpm_abs_0p9     ; work         ;
;    |COUNTER:COUNTERZEBRA|                 ; 160 (41)            ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERZEBRA                                                                                                ; COUNTER         ; work         ;
;       |lpm_divide:Div1|                   ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERZEBRA|lpm_divide:Div1                                                                                ; lpm_divide      ; work         ;
;          |lpm_divide_7po:auto_generated|  ; 119 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERZEBRA|lpm_divide:Div1|lpm_divide_7po:auto_generated                                                  ; lpm_divide_7po  ; work         ;
;             |abs_divider_gbg:divider|     ; 119 (20)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERZEBRA|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider                          ; abs_divider_gbg ; work         ;
;                |alt_u_div_gve:divider|    ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERZEBRA|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|alt_u_div_gve:divider    ; alt_u_div_gve   ; work         ;
;                |lpm_abs_0p9:my_abs_num|   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|COUNTER:COUNTERZEBRA|lpm_divide:Div1|lpm_divide_7po:auto_generated|abs_divider_gbg:divider|lpm_abs_0p9:my_abs_num   ; lpm_abs_0p9     ; work         ;
;    |Ram32x8:Ram32x8_inst|                 ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |LampuLaluLintas|Ram32x8:Ram32x8_inst                                                                                                ; Ram32x8         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |LampuLaluLintas|Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component                                                                ; altsyncram      ; work         ;
;          |altsyncram_df24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |LampuLaluLintas|Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component|altsyncram_df24:auto_generated                                 ; altsyncram_df24 ; work         ;
;    |SEG7:SEVEN11|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN11                                                                                                        ; SEG7            ; work         ;
;    |SEG7:SEVEN12|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN12                                                                                                        ; SEG7            ; work         ;
;    |SEG7:SEVEN21|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN21                                                                                                        ; SEG7            ; work         ;
;    |SEG7:SEVEN22|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN22                                                                                                        ; SEG7            ; work         ;
;    |SEG7:SEVEN31|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN31                                                                                                        ; SEG7            ; work         ;
;    |SEG7:SEVEN32|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN32                                                                                                        ; SEG7            ; work         ;
;    |SEG7:SEVEN41|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN41                                                                                                        ; SEG7            ; work         ;
;    |SEG7:SEVEN42|                         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LampuLaluLintas|SEG7:SEVEN42                                                                                                        ; SEG7            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                           ; Type       ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component|altsyncram_df24:auto_generated|ALTSYNCRAM ; M10K block ; Single Port ; 32           ; 8            ; --           ; --           ; 256  ; counthijau.mif ;
+------------------------------------------------------------------------------------------------+------------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |LampuLaluLintas|Ram32x8:Ram32x8_inst ; Ram32x8.vhd     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LampuLaluLintas|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------+-----------------+--------------+-----------------+-----------------+----------------+-----------------+-----------------+-----------------+--------------+----------------+-----------------+-----------------+-----------------+-----------------+--------------+----------------+-----------------+-----------------+-----------------+-----------------+----------------+--------------+-----------------+-----------------+-----------------+--------------+--------------+--------------+--------------+------------+
; Name            ; state.kuning4_2 ; state.hijau4 ; state.kuning4_1 ; state.K_RESET42 ; state.H4_RESET ; state.K_RESET41 ; state.kuning3_2 ; state.K_RESET32 ; state.hijau3 ; state.H3_RESET ; state.kuning3_1 ; state.K_RESET31 ; state.kuning2_2 ; state.K_RESET22 ; state.hijau2 ; state.H2_RESET ; state.kuning2_1 ; state.K_RESET21 ; state.kuning1_2 ; state.K_RESET12 ; state.h1_reset ; state.hijau1 ; state.kuning1_1 ; state.k_reset11 ; state.zebrawait ; state.zebra4 ; state.zebra3 ; state.zebra2 ; state.zebra1 ; state.mati ;
+-----------------+-----------------+--------------+-----------------+-----------------+----------------+-----------------+-----------------+-----------------+--------------+----------------+-----------------+-----------------+-----------------+-----------------+--------------+----------------+-----------------+-----------------+-----------------+-----------------+----------------+--------------+-----------------+-----------------+-----------------+--------------+--------------+--------------+--------------+------------+
; state.mati      ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 0          ;
; state.zebra1    ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 1            ; 1          ;
; state.zebra2    ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 1            ; 0            ; 1          ;
; state.zebra3    ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 1            ; 0            ; 0            ; 1          ;
; state.zebra4    ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 1            ; 0            ; 0            ; 0            ; 1          ;
; state.zebrawait ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 1               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.k_reset11 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 1               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning1_1 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 1               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.hijau1    ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 1            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.h1_reset  ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 1              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.K_RESET12 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 1               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning1_2 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 1               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.K_RESET21 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 1               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning2_1 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 1               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.H2_RESET  ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 1              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.hijau2    ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 1            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.K_RESET22 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 1               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning2_2 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 1               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.K_RESET31 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 1               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning3_1 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 1               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.H3_RESET  ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 1              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.hijau3    ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 1            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.K_RESET32 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 1               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning3_2 ; 0               ; 0            ; 0               ; 0               ; 0              ; 0               ; 1               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.K_RESET41 ; 0               ; 0            ; 0               ; 0               ; 0              ; 1               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.H4_RESET  ; 0               ; 0            ; 0               ; 0               ; 1              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.K_RESET42 ; 0               ; 0            ; 0               ; 1               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning4_1 ; 0               ; 0            ; 1               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.hijau4    ; 0               ; 1            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.kuning4_2 ; 1               ; 0            ; 0               ; 0               ; 0              ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0            ; 0              ; 0               ; 0               ; 0               ; 0               ; 0              ; 0            ; 0               ; 0               ; 0               ; 0            ; 0            ; 0            ; 0            ; 1          ;
+-----------------+-----------------+--------------+-----------------+-----------------+----------------+-----------------+-----------------+-----------------+--------------+----------------+-----------------+-----------------+-----------------+-----------------+--------------+----------------+-----------------+-----------------+-----------------+-----------------+----------------+--------------+-----------------+-----------------+-----------------+--------------+--------------+--------------+--------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+------------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal              ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------+------------------------+
; COUNTER:COUNTERHIJAU1|OUTPUT[0]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU1|OUTPUT[1]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU1|OUTPUT[2]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU1|OUTPUT[3]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU1|OUTPUT[4]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU1|OUTPUT[5]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU1|OUTPUT[6]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU1|OUTPUT[7]                      ; COUNTER:COUNTERHIJAU1|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[0]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[1]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[2]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[3]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[4]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[5]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[6]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU2|OUTPUT[7]                      ; COUNTER:COUNTERHIJAU2|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[0]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[1]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[2]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[3]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[4]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[5]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[6]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU3|OUTPUT[7]                      ; COUNTER:COUNTERHIJAU3|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[0]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[1]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[2]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[3]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[4]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[5]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[6]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERHIJAU4|OUTPUT[7]                      ; COUNTER:COUNTERHIJAU4|process_0  ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[0]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[2]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[3]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[4]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[5]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[6]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[7]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERZEBRA|OUTPUT[1]                       ; COUNTER:COUNTERZEBRA|process_0   ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[0]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[2]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[3]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[4]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[5]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[6]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[7]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING1|OUTPUT[1]                     ; COUNTER:COUNTERKUNING1|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[0]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[2]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[3]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[4]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[5]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[6]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[7]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING2|OUTPUT[1]                     ; COUNTER:COUNTERKUNING2|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[0]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[2]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[3]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[4]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[5]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[6]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[7]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING3|OUTPUT[1]                     ; COUNTER:COUNTERKUNING3|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[0]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[2]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[3]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[4]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[5]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[6]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[7]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; COUNTER:COUNTERKUNING4|OUTPUT[1]                     ; COUNTER:COUNTERKUNING4|process_0 ; yes                    ;
; RESET                                                ; WideOr38                         ; yes                    ;
; ENABLE1                                              ; state.zebrawait                  ; yes                    ;
; ENABLE2                                              ; state.zebrawait                  ; yes                    ;
; ENABLE3                                              ; state.zebrawait                  ; yes                    ;
; ENABLE4                                              ; state.zebrawait                  ; yes                    ;
; ENABLEZEBRA                                          ; WideOr34                         ; yes                    ;
; reset1                                               ; WideOr22                         ; yes                    ;
; ENABLEKUNING1                                        ; state.zebrawait                  ; yes                    ;
; RESET2                                               ; WideOr24                         ; yes                    ;
; ENABLEKUNING2                                        ; state.zebrawait                  ; yes                    ;
; RESET3                                               ; WideOr26                         ; yes                    ;
; ENABLEKUNING3                                        ; state.zebrawait                  ; yes                    ;
; RESET4                                               ; WideOr28                         ; yes                    ;
; ENABLEKUNING4                                        ; state.zebrawait                  ; yes                    ;
; COUNT1SIG[0]                                         ; state.zebra1                     ; yes                    ;
; COUNT2SIG[0]                                         ; state.zebra2                     ; yes                    ;
; COUNT3SIG[0]                                         ; state.zebra3                     ; yes                    ;
; COUNT1SIG[1]                                         ; state.zebra1                     ; yes                    ;
; COUNT1SIG[2]                                         ; state.zebra1                     ; yes                    ;
; COUNT1SIG[3]                                         ; state.zebra1                     ; yes                    ;
; COUNT1SIG[4]                                         ; state.zebra1                     ; yes                    ;
; COUNT1SIG[5]                                         ; state.zebra1                     ; yes                    ;
; COUNT1SIG[6]                                         ; state.zebra1                     ; yes                    ;
; COUNT1SIG[7]                                         ; state.zebra1                     ; yes                    ;
; COUNT2SIG[1]                                         ; state.zebra2                     ; yes                    ;
; COUNT2SIG[2]                                         ; state.zebra2                     ; yes                    ;
; COUNT2SIG[3]                                         ; state.zebra2                     ; yes                    ;
; COUNT2SIG[4]                                         ; state.zebra2                     ; yes                    ;
; Number of user-specified and inferred latches = 112  ;                                  ;                        ;
+------------------------------------------------------+----------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 192   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 162   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 162   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; COUNTER:COUNTERZEBRA|PENGHITUNG[0]      ; 1       ;
; COUNTER:COUNTERZEBRA|PENGHITUNG[3]      ; 1       ;
; COUNTER:COUNTERZEBRA|PENGHITUNG[4]      ; 1       ;
; COUNTER:COUNTERZEBRA|PENGHITUNG[7]      ; 1       ;
; COUNTER:COUNTERKUNING1|PENGHITUNG[0]    ; 1       ;
; COUNTER:COUNTERKUNING1|PENGHITUNG[2]    ; 1       ;
; COUNTER:COUNTERKUNING2|PENGHITUNG[0]    ; 1       ;
; COUNTER:COUNTERKUNING2|PENGHITUNG[2]    ; 1       ;
; COUNTER:COUNTERKUNING3|PENGHITUNG[0]    ; 1       ;
; COUNTER:COUNTERKUNING3|PENGHITUNG[2]    ; 1       ;
; COUNTER:COUNTERKUNING4|PENGHITUNG[0]    ; 1       ;
; COUNTER:COUNTERKUNING4|PENGHITUNG[2]    ; 1       ;
; COUNTER:COUNTERZEBRA|DUMMY[1]           ; 5       ;
; COUNTER:COUNTERZEBRA|DUMMY[6]           ; 4       ;
; COUNTER:COUNTERZEBRA|DUMMY[5]           ; 4       ;
; COUNTER:COUNTERKUNING1|DUMMY[2]         ; 5       ;
; COUNTER:COUNTERKUNING2|DUMMY[2]         ; 5       ;
; COUNTER:COUNTERKUNING3|DUMMY[2]         ; 5       ;
; COUNTER:COUNTERKUNING4|DUMMY[2]         ; 5       ;
; Total number of inverted registers = 19 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERHIJAU1|PENGHITUNG[3]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERHIJAU2|PENGHITUNG[3]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERHIJAU3|PENGHITUNG[3]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERHIJAU4|PENGHITUNG[1]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERKUNING4|PENGHITUNG[1] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERZEBRA|PENGHITUNG[1]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERKUNING1|PENGHITUNG[4] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERKUNING2|PENGHITUNG[2] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |LampuLaluLintas|COUNTER:COUNTERKUNING3|PENGHITUNG[1] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component|altsyncram_df24:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; counthijau.mif       ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_df24      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU1|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU2|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU2|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU3|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERHIJAU4|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                      ;
; LPM_WIDTHD             ; 5              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERZEBRA|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                     ;
; LPM_WIDTHD             ; 5              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING1|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING2|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING3|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: COUNTER:COUNTERKUNING4|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_7po ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 0                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Ram32x8:Ram32x8_inst" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; address[4..2] ; Input ; Info     ; Stuck at GND  ;
+---------------+-------+----------+---------------+


+---------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERHIJAU4" ;
+-------------+-------+----------+------------------+
; Port        ; Type  ; Severity ; Details          ;
+-------------+-------+----------+------------------+
; angka[9..8] ; Input ; Info     ; Stuck at GND     ;
+-------------+-------+----------+------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERHIJAU3" ;
+-------------+-------+----------+------------------+
; Port        ; Type  ; Severity ; Details          ;
+-------------+-------+----------+------------------+
; angka[9..8] ; Input ; Info     ; Stuck at GND     ;
+-------------+-------+----------+------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERHIJAU2" ;
+-------------+-------+----------+------------------+
; Port        ; Type  ; Severity ; Details          ;
+-------------+-------+----------+------------------+
; angka[9..8] ; Input ; Info     ; Stuck at GND     ;
+-------------+-------+----------+------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERHIJAU1" ;
+-------------+-------+----------+------------------+
; Port        ; Type  ; Severity ; Details          ;
+-------------+-------+----------+------------------+
; angka[9..8] ; Input ; Info     ; Stuck at GND     ;
+-------------+-------+----------+------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERKUNING4" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; angka[9..3] ; Input ; Info     ; Stuck at GND      ;
; angka[2]    ; Input ; Info     ; Stuck at VCC      ;
; angka[1]    ; Input ; Info     ; Stuck at GND      ;
; angka[0]    ; Input ; Info     ; Stuck at VCC      ;
+-------------+-------+----------+-------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERKUNING3" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; angka[9..3] ; Input ; Info     ; Stuck at GND      ;
; angka[2]    ; Input ; Info     ; Stuck at VCC      ;
; angka[1]    ; Input ; Info     ; Stuck at GND      ;
; angka[0]    ; Input ; Info     ; Stuck at VCC      ;
+-------------+-------+----------+-------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERKUNING2" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; angka[9..3] ; Input ; Info     ; Stuck at GND      ;
; angka[2]    ; Input ; Info     ; Stuck at VCC      ;
; angka[1]    ; Input ; Info     ; Stuck at GND      ;
; angka[0]    ; Input ; Info     ; Stuck at VCC      ;
+-------------+-------+----------+-------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERKUNING1" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; angka[9..3] ; Input ; Info     ; Stuck at GND      ;
; angka[2]    ; Input ; Info     ; Stuck at VCC      ;
; angka[1]    ; Input ; Info     ; Stuck at GND      ;
; angka[0]    ; Input ; Info     ; Stuck at VCC      ;
+-------------+-------+----------+-------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "COUNTER:COUNTERZEBRA" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; angka[6..5] ; Input ; Info     ; Stuck at VCC    ;
; angka[1..0] ; Input ; Info     ; Stuck at VCC    ;
; angka[9..7] ; Input ; Info     ; Stuck at GND    ;
; angka[4..2] ; Input ; Info     ; Stuck at GND    ;
+-------------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 192                         ;
;     ENA CLR           ; 162                         ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 2090                        ;
;     arith             ; 837                         ;
;         0 data inputs ; 159                         ;
;         1 data inputs ; 249                         ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 156                         ;
;         4 data inputs ; 165                         ;
;     normal            ; 1102                        ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 499                         ;
;         3 data inputs ; 341                         ;
;         4 data inputs ; 183                         ;
;         5 data inputs ; 39                          ;
;         6 data inputs ; 16                          ;
;     shared            ; 151                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 42                          ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 36                          ;
; boundary_port         ; 91                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 20.70                       ;
; Average LUT depth     ; 13.20                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 09 18:31:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lampu_Lalu_Lintas -c Lampu_Lalu_Lintas
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lampulalulintas.vhd
    Info (12022): Found design unit 1: LampuLaluLintas-State File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 21
    Info (12023): Found entity 1: LampuLaluLintas File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram32x8.vhd
    Info (12022): Found design unit 1: ram32x8-SYN File: C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd Line: 54
    Info (12023): Found entity 1: Ram32x8 File: C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: COUNTER-COUNTING File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 13
    Info (12023): Found entity 1: COUNTER File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file inputan.vhd
Info (12021): Found 2 design units, including 1 entities, in source file seg7.vhd
    Info (12022): Found design unit 1: SEG7-SEV File: C:/intelFPGA_lite/Proyek_1/SEG7.vhd Line: 11
    Info (12023): Found entity 1: SEG7 File: C:/intelFPGA_lite/Proyek_1/SEG7.vhd Line: 5
Info (12127): Elaborating entity "LampuLaluLintas" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LampuLaluLintas.vhd(34): object "COUNT4SIG" assigned a value but never read File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at LampuLaluLintas.vhd(49): used implicit default value for signal "WRITEDATA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 49
Warning (10492): VHDL Process Statement warning at LampuLaluLintas.vhd(365): signal "COUNT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 365
Warning (10492): VHDL Process Statement warning at LampuLaluLintas.vhd(388): signal "COUNT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 388
Warning (10492): VHDL Process Statement warning at LampuLaluLintas.vhd(410): signal "COUNT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 410
Warning (10492): VHDL Process Statement warning at LampuLaluLintas.vhd(430): signal "COUNT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 430
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLEKUNING1", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLEKUNING2", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLEKUNING3", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLEKUNING4", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLE1", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLE2", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLE3", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLE4", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ENABLEZEBRA", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "ADDRESS", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNT1SIG", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "RESET", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNT2SIG", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNT3SIG", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "reset1", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNTKUNING1", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "RESET2", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNTKUNING2", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "RESET3", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNTKUNING3", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "RESET4", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNTKUNING4", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Warning (10631): VHDL Process Statement warning at LampuLaluLintas.vhd(326): inferring latch(es) for signal or variable "COUNTZEBRA", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[3]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[4]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[5]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[6]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[7]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTZEBRA[8]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING4[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING4[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING4[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "RESET4" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING3[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING3[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING3[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "RESET3" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING2[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING2[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING2[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "RESET2" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING1[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING1[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNTKUNING1[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "reset1" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[3]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[4]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[5]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[6]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[7]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT3SIG[8]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[3]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[4]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[5]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[6]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[7]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT2SIG[8]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "RESET" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[3]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[4]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[5]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[6]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[7]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "COUNT1SIG[8]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ADDRESS[0]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ADDRESS[1]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ADDRESS[2]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ADDRESS[3]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ADDRESS[4]" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLEZEBRA" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLE4" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLE3" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLE2" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLE1" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLEKUNING4" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLEKUNING3" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLEKUNING2" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (10041): Inferred latch for "ENABLEKUNING1" at LampuLaluLintas.vhd(326) File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
Info (12128): Elaborating entity "COUNTER" for hierarchy "COUNTER:COUNTERZEBRA" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 75
Warning (10492): VHDL Process Statement warning at COUNTER.vhd(21): signal "ANGKA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 21
Warning (10492): VHDL Process Statement warning at COUNTER.vhd(22): signal "ANGKA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 22
Warning (10492): VHDL Process Statement warning at COUNTER.vhd(36): signal "PENGHITUNG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 36
Warning (10631): VHDL Process Statement warning at COUNTER.vhd(18): inferring latch(es) for signal or variable "OUTPUT", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[0]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[1]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[2]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[3]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[4]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[5]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[6]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (10041): Inferred latch for "OUTPUT[7]" at COUNTER.vhd(18) File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 18
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:SEVEN11" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 84
Info (12128): Elaborating entity "Ram32x8" for hierarchy "Ram32x8:Ram32x8_inst" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 98
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd Line: 61
Info (12133): Instantiated megafunction "Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/Proyek_1/Ram32x8.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "counthijau.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_df24.tdf
    Info (12023): Found entity 1: altsyncram_df24 File: C:/intelFPGA_lite/Proyek_1/db/altsyncram_df24.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_df24" for hierarchy "Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component|altsyncram_df24:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERHIJAU1|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERHIJAU1|Div0" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERHIJAU2|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERHIJAU2|Div0" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERHIJAU3|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERHIJAU3|Div0" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERHIJAU4|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERZEBRA|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERKUNING1|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERKUNING2|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERKUNING3|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "COUNTER:COUNTERKUNING4|Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
Info (12130): Elaborated megafunction instantiation "COUNTER:COUNTERHIJAU1|lpm_divide:Div1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
Info (12133): Instantiated megafunction "COUNTER:COUNTERHIJAU1|lpm_divide:Div1" with the following parameter: File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7po.tdf
    Info (12023): Found entity 1: lpm_divide_7po File: C:/intelFPGA_lite/Proyek_1/db/lpm_divide_7po.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_gbg.tdf
    Info (12023): Found entity 1: abs_divider_gbg File: C:/intelFPGA_lite/Proyek_1/db/abs_divider_gbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve File: C:/intelFPGA_lite/Proyek_1/db/alt_u_div_gve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: C:/intelFPGA_lite/Proyek_1/db/lpm_abs_kn9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf
    Info (12023): Found entity 1: lpm_abs_0p9 File: C:/intelFPGA_lite/Proyek_1/db/lpm_abs_0p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "COUNTER:COUNTERHIJAU1|lpm_divide:Div0" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 22
Info (12133): Instantiated megafunction "COUNTER:COUNTERHIJAU1|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Warning (13012): Latch RESET has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 58
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.zebra2 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Warning (13012): Latch ENABLEZEBRA has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 56
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.k_reset11 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Warning (13012): Latch reset1 has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 58
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.kuning1_1 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Warning (13012): Latch RESET2 has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 58
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.kuning2_1 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Warning (13012): Latch RESET3 has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 58
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.kuning3_1 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Warning (13012): Latch RESET4 has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 58
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.kuning4_1 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Warning (13012): Latch ADDRESS[0] has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.zebra2 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Warning (13012): Latch ADDRESS[1] has unsafe behavior File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 326
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.zebra3 File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 36
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[0]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[0]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[1]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[1]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[2]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[2]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[3]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[3]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[4]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[4]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[5]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[5]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[6]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[6]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|PENGHITUNG[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|PENGHITUNG[7]~_emulated" and latch "COUNTER:COUNTERHIJAU1|PENGHITUNG[7]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[0]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[0]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[1]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[1]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[2]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[2]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[3]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[3]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[4]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[4]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[5]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[5]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[6]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[6]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|PENGHITUNG[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|PENGHITUNG[7]~_emulated" and latch "COUNTER:COUNTERHIJAU2|PENGHITUNG[7]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[0]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[0]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[1]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[1]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[2]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[2]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[3]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[3]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[4]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[4]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[5]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[5]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[6]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[6]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|PENGHITUNG[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|PENGHITUNG[7]~_emulated" and latch "COUNTER:COUNTERHIJAU3|PENGHITUNG[7]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[0]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[0]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[1]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[1]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[2]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[2]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[3]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[3]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[4]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[4]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[5]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[5]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[6]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[6]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|PENGHITUNG[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|PENGHITUNG[7]~_emulated" and latch "COUNTER:COUNTERHIJAU4|PENGHITUNG[7]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[9]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[9]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[9]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[0]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[0]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[1]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[1]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[8]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[8]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[8]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[7]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[7]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[6]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[6]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[5]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[5]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[4]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[4]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[3]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[3]~33" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU1|DUMMY[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU1|DUMMY[2]~_emulated" and latch "COUNTER:COUNTERHIJAU1|DUMMY[2]~37" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[9]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[9]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[9]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[0]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[0]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[1]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[1]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[8]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[8]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[8]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[7]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[7]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[6]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[6]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[5]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[5]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[4]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[4]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[3]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[3]~33" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU2|DUMMY[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU2|DUMMY[2]~_emulated" and latch "COUNTER:COUNTERHIJAU2|DUMMY[2]~37" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[9]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[9]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[9]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[0]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[0]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[1]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[1]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[8]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[8]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[8]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[7]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[7]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[6]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[6]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[5]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[5]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[4]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[4]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[3]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[3]~33" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU3|DUMMY[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU3|DUMMY[2]~_emulated" and latch "COUNTER:COUNTERHIJAU3|DUMMY[2]~37" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[9]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[9]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[9]~1" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[0]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[0]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[0]~5" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[1]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[1]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[1]~9" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[8]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[8]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[8]~13" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[7]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[7]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[7]~17" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[6]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[6]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[6]~21" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[5]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[5]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[5]~25" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[4]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[4]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[4]~29" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[3]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[3]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[3]~33" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Warning (13310): Register "COUNTER:COUNTERHIJAU4|DUMMY[2]" is converted into an equivalent circuit using register "COUNTER:COUNTERHIJAU4|DUMMY[2]~_emulated" and latch "COUNTER:COUNTERHIJAU4|DUMMY[2]~37" File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|PENGHITUNG[0] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|PENGHITUNG[3] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|PENGHITUNG[4] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|PENGHITUNG[7] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING1|PENGHITUNG[0] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING1|PENGHITUNG[2] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING2|PENGHITUNG[0] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING2|PENGHITUNG[2] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING3|PENGHITUNG[0] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING3|PENGHITUNG[2] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING4|PENGHITUNG[0] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING4|PENGHITUNG[2] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|DUMMY[2] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|DUMMY[6] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|DUMMY[4] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|DUMMY[3] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERZEBRA|DUMMY[1] will power up to High File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING1|DUMMY[5] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING1|DUMMY[4] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING1|DUMMY[3] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING2|DUMMY[5] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING2|DUMMY[4] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING2|DUMMY[3] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING3|DUMMY[5] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING3|DUMMY[4] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING3|DUMMY[3] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING4|DUMMY[5] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING4|DUMMY[4] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
    Critical Warning (18010): Register COUNTER:COUNTERKUNING4|DUMMY[3] will power up to Low File: C:/intelFPGA_lite/Proyek_1/COUNTER.vhd Line: 24
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "Ram32x8:Ram32x8_inst|altsyncram:altsyncram_component|altsyncram_df24:auto_generated|ALTSYNCRAM" File: C:/intelFPGA_lite/Proyek_1/db/altsyncram_df24.tdf Line: 32
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "LOAD" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 13
    Warning (15610): No output dependent on input pin "SELEKSI[0]" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 14
    Warning (15610): No output dependent on input pin "SELEKSI[1]" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 14
    Warning (15610): No output dependent on input pin "NILAI[8]" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 15
    Warning (15610): No output dependent on input pin "E_SELECT" File: C:/intelFPGA_lite/Proyek_1/LampuLaluLintas.vhd Line: 16
Info (21057): Implemented 2178 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 76 output pins
    Info (21061): Implemented 2079 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 159 warnings
    Info: Peak virtual memory: 4908 megabytes
    Info: Processing ended: Thu May 09 18:31:18 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:29


