Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  5 22:46:32 2019
| Host         : BEASTMODE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_game_control_sets_placed.rpt
| Design       : snake_game
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           23 |
| No           | No                    | Yes                    |              27 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              18 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|                  Clock Signal                 |               Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                | game_clk_i_2_n_0                          | game_clk_i_1_n_0                           |                1 |              1 |
|  clk_IBUF_BUFG                                | snake_kb_interface/shift_reg22/disp_digs0 | snake_kb_interface/shift_reg22/reset_reg   |                1 |              1 |
|  clk_IBUF_BUFG                                | snake_kb_interface/shift_reg22/disp_digs0 |                                            |                3 |              8 |
|  snake_vga_controller/pixel_clk_gen/Q[0]      |                                           |                                            |                3 |             10 |
|  snake_vga_controller/pixel_clk_gen/Q[0]      | snake_vga_controller/vcount               |                                            |                5 |             10 |
|  snake_vga_controller/tail_col_reg[6]_i_2_n_0 |                                           |                                            |                8 |             14 |
|  clk_IBUF_BUFG                                | head_dir[2]_i_2_n_0                       | snake_kb_interface/start                   |                9 |             17 |
|  clk_IBUF_BUFG                                | snake_kb_interface/shift_reg22/disp_digs0 | snake_kb_interface/shift_reg22/reset_reg_0 |                8 |             27 |
| ~ps2_clk_IBUF_BUFG                            |                                           | snake_kb_interface/reset                   |                8 |             27 |
|  clk_IBUF_BUFG                                |                                           |                                            |               12 |             33 |
+-----------------------------------------------+-------------------------------------------+--------------------------------------------+------------------+----------------+


