
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _098_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002666    0.004535    0.002141    2.002141 v rst (in)
                                                         rst (net)
                      0.004535    0.000000    2.002141 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003127    0.019443    0.047680    2.049820 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.019443    0.000025    2.049845 v fanout20/A (sky130_fd_sc_hd__buf_4)
     6    0.083593    0.080689    0.133051    2.182896 v fanout20/X (sky130_fd_sc_hd__buf_4)
                                                         net20 (net)
                      0.086094    0.016201    2.199097 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.071035    0.069567    0.160093    2.359190 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.070158    0.005097    2.364287 v _074_/A (sky130_fd_sc_hd__inv_2)
     1    0.009779    0.043094    0.059512    2.423799 ^ _074_/Y (sky130_fd_sc_hd__inv_2)
                                                         _027_ (net)
                      0.043094    0.000222    2.424021 ^ _098_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.424021   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.068743    0.234599    0.168861   10.168861 ^ clk (in)
                                                         clk (net)
                      0.236348    0.000000   10.168861 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.030325    0.042631    0.131819   10.300680 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.042631    0.000282   10.300962 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.099573    0.088569    0.129946   10.430908 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.089173    0.005825   10.436732 ^ _098_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.186732   clock uncertainty
                                  0.000000   10.186732   clock reconvergence pessimism
                                  0.150115   10.336847   library recovery time
                                             10.336847   data required time
---------------------------------------------------------------------------------------------
                                             10.336847   data required time
                                             -2.424021   data arrival time
---------------------------------------------------------------------------------------------
                                              7.912826   slack (MET)


Startpoint: _098_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.068743    0.234599    0.168862    0.168862 ^ clk (in)
                                                         clk (net)
                      0.236348    0.000000    0.168862 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.030325    0.042631    0.131819    0.300680 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.042631    0.000282    0.300962 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.099573    0.088569    0.129945    0.430908 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.089173    0.005824    0.436732 ^ _098_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015633    0.109383    0.273719    0.710451 ^ _098_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net9 (net)
                      0.109388    0.000850    0.711302 ^ output9/A (sky130_fd_sc_hd__buf_2)
     1    0.034012    0.127163    0.156533    0.867835 ^ output9/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[1] (net)
                      0.127163    0.000183    0.868017 ^ sine_out[1] (out)
                                              0.868017   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.868017   data arrival time
---------------------------------------------------------------------------------------------
                                              6.881983   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     14     -4 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     14     -4 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/X
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
