{"path":"4. semester/CAOS/attachments/Pasted image 20240326165624.png","text":"—_— Å Type What cached Where cached Latency (cycles) Managed by CPU registers 4-byte or 8-byte words On-chip CPU registers 0 Compiler TLB Address translations— On-chip TLB 0 Hardware MMU L1 cache 64-byte blocks On-chip L1 cache 4 Hardware L2 cache 64-byte blocks On-chip L2 cache 10 Hardware 13 cache 64-byte blocks On-chip L3 cache 50 Hardware Virtual memory 4-KB pages Main memory 200 Hardware + OS Buffer cache Parts of files Main memory 200 os Disk cache Disk sectors Disk controller 100,000— Controller firmware Network cache — Parts of files Local disk 10000000 NFS client Browser cache Web pages Local disk 10000000 Web browser Web cache Web pages Remote server disks 1.000.000.000 Web proxy server Figure 6.23 The ubiquity of caching in modern computer systems. Acronyms: TLB: translation lookaside buffer; MMU: memory management unit; OS: operating system; NFS: network file system.","libVersion":"0.3.2","langs":"dan+eng"}