// Seed: 1796116123
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input wand id_3
);
  logic id_5;
  assign id_5 = 1 - $unsigned(41);
  ;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wire id_2,
    output tri id_3,
    input wire id_4,
    input uwire id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wire id_10,
    input tri id_11,
    input tri0 id_12,
    output tri id_13,
    input uwire id_14,
    output tri1 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input tri id_18,
    output uwire id_19
);
  logic id_21;
  module_0 modCall_1 (
      id_19,
      id_1,
      id_7,
      id_8
  );
  assign modCall_1.id_0 = 0;
  assign id_2 = id_21;
endmodule
