<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ClockGen.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ClockGen.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ClockGen.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ClockGen.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockGen.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ClockGen.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ClockGen.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ClockGen.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ClockGen_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ClockGen_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ClockGen_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RGBGen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RGBGen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RGBGen.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VGAController.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGAController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGAController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGAController.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VGAController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VGAController.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VGAController.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VGAController.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VGAController.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VGAController.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGAController.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VGAController.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGAController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGAController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VGAController.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VGAController.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VGAController.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="VGAController.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VGAController.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGAController.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGAController_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGAController_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGAController_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGAController_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGAController_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VGAController_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGAController_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGAController_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VGAController_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VGAController_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGAController_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGAController_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VGAController_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VGAController_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGAController_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGAController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGASync.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGASync.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="VGASync.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGASync.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hsyncCounter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="hsyncCounter.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="hsyncCounter.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="hsyncCounter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vsyncCounter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vsyncCounter.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="vsyncCounter.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vsyncCounter.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415289069" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1415289069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415289069" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-445007340270047477" xil_pn:start_ts="1415289069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415289069" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7873275800817411086" xil_pn:start_ts="1415289069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415289069" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1415289069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415289069" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7547413748024882103" xil_pn:start_ts="1415289069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415289069" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1415289069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415289069" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="623357484699255420" xil_pn:start_ts="1415289069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415580886" xil_pn:in_ck="1507240547282420336" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2019336047568036769" xil_pn:start_ts="1415580880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="VGAController.lso"/>
      <outfile xil_pn:name="VGAController.ngc"/>
      <outfile xil_pn:name="VGAController.ngr"/>
      <outfile xil_pn:name="VGAController.prj"/>
      <outfile xil_pn:name="VGAController.stx"/>
      <outfile xil_pn:name="VGAController.syr"/>
      <outfile xil_pn:name="VGAController.xst"/>
      <outfile xil_pn:name="VGAController_vhdl.prj"/>
      <outfile xil_pn:name="VGAController_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1415569596" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4907918392653066342" xil_pn:start_ts="1415569596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415580890" xil_pn:in_ck="-2861303025569547020" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7456007583786344005" xil_pn:start_ts="1415580886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGAController.bld"/>
      <outfile xil_pn:name="VGAController.ngd"/>
      <outfile xil_pn:name="VGAController_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1415580893" xil_pn:in_ck="-6947849190497133207" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1415580890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGAController.pcf"/>
      <outfile xil_pn:name="VGAController_map.map"/>
      <outfile xil_pn:name="VGAController_map.mrp"/>
      <outfile xil_pn:name="VGAController_map.ncd"/>
      <outfile xil_pn:name="VGAController_map.ngm"/>
      <outfile xil_pn:name="VGAController_map.xrpt"/>
      <outfile xil_pn:name="VGAController_summary.xml"/>
      <outfile xil_pn:name="VGAController_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1415580903" xil_pn:in_ck="6915562381503772930" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1415580893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGAController.ncd"/>
      <outfile xil_pn:name="VGAController.pad"/>
      <outfile xil_pn:name="VGAController.par"/>
      <outfile xil_pn:name="VGAController.ptwx"/>
      <outfile xil_pn:name="VGAController.unroutes"/>
      <outfile xil_pn:name="VGAController.xpi"/>
      <outfile xil_pn:name="VGAController_pad.csv"/>
      <outfile xil_pn:name="VGAController_pad.txt"/>
      <outfile xil_pn:name="VGAController_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1415580903" xil_pn:in_ck="-6947849190497133339" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1415580900">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGAController.twr"/>
      <outfile xil_pn:name="VGAController.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
