['text':'**************************
 * load/store
 **************************','line_number':10,'multiline':True]['text':' GCC requires literal type definitions for pointers types otherwise it causes ambiguous errors','line_number':13,'multiline':False]['text':'**************************
 * Non-contiguous Load
 **************************','line_number':50,'multiline':True]['text':'// 64','line_number':75,'multiline':False]['text':'// 64-bit load over 32-bit stride','line_number':97,'multiline':False]['text':'// 128-bit load over 64-bit stride','line_number':109,'multiline':False]['text':'**************************
 * Non-contiguous Store
 **************************','line_number':119,'multiline':True]['text':'// 32','line_number':122,'multiline':False]['text':'// 64','line_number':134,'multiline':False]['text':'// 64-bit store over 32-bit stride','line_number':148,'multiline':False]['text':' armhf strict to alignment','line_number':155,'multiline':False]['text':'// 128-bit store over 64-bit stride','line_number':165,'multiline':False]['text':'********************************
 * Partial Load
 ********************************','line_number':174,'multiline':True]['text':'// 32','line_number':177,'multiline':False]['text':' fill zero to rest lanes','line_number':204,'multiline':False]['text':'// 64','line_number':207,'multiline':False]['text':' fill zero to rest lanes','line_number':221,'multiline':False]['text':'// 64-bit nlane','line_number':225,'multiline':False]['text':' fill zero to rest lanes','line_number':241,'multiline':False]['text':'// 128-bit nlane','line_number':245,'multiline':False]['text':'********************************
 * Non-contiguous partial load
 ********************************','line_number':253,'multiline':True]['text':'// 32','line_number':256,'multiline':False]['text':' fill zero to rest lanes','line_number':292,'multiline':False]['text':'// 64-bit load over 32-bit stride','line_number':296,'multiline':False]['text':'// 128-bit load over 64-bit stride','line_number':326,'multiline':False]['text':'********************************
 * Partial store
 ********************************','line_number':334,'multiline':True]['text':'// 32','line_number':337,'multiline':False]['text':'// 64','line_number':356,'multiline':False]['text':'// 64-bit nlane','line_number':367,'multiline':False]['text':' armhf strict to alignment, may cause bus error','line_number':372,'multiline':False]['text':'// 128-bit nlane','line_number':383,'multiline':False]['text':'********************************
 * Non-contiguous partial store
 ********************************','line_number':390,'multiline':True]['text':'// 32','line_number':393,'multiline':False]['text':'// 64','line_number':414,'multiline':False]['text':'// 64-bit store over 32-bit stride','line_number':425,'multiline':False]['text':'// 128-bit store over 64-bit stride','line_number':442,'multiline':False]['text':'****************************************************************
 * Implement partial load/store for u32/f32/u64/f64... via casting
 ****************************************************************','line_number':446,'multiline':True]['text':' 128-bit/64-bit stride','line_number':513,'multiline':False]['text':'***********************************************************
 *  de-interlave load / interleave contiguous store
 ***********************************************************','line_number':586,'multiline':True]['text':' two channels','line_number':589,'multiline':False]['text':'********************************
 * Lookup table
 ********************************','line_number':637,'multiline':True]['text':' uses vector as indexes into a table','line_number':640,'multiline':False]['text':' that contains 32 elements of uint32.','line_number':641,'multiline':False]['text':' uses vector as indexes into a table','line_number':660,'multiline':False]['text':' that contains 16 elements of uint64.','line_number':661,'multiline':False]['text':' _NPY_SIMD_NEON_MEMORY_H','line_number':678,'multiline':False]