

================================================================
== Vivado HLS Report for 'xtea'
================================================================
* Date:           Sun Nov  3 20:36:34 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        xtea
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.656|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1478|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    128|    -|
|Register         |        -|      -|     628|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     628|   1606|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln34_1_fu_362_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln34_fu_352_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln36_1_fu_378_p2     |     +    |      0|  0|  17|          12|          13|
    |add_ln46_1_fu_505_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln46_2_fu_500_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln46_fu_494_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln64_1_fu_644_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln64_fu_634_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln66_1_fu_660_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln76_1_fu_769_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln76_2_fu_764_p2     |     +    |      0|  0|  32|          31|          32|
    |add_ln76_fu_758_p2       |     +    |      0|  0|  39|          32|          32|
    |i_2_fu_260_p2            |     +    |      0|  0|  15|           6|           1|
    |i_fu_528_p2              |     +    |      0|  0|  15|           6|           1|
    |sum_2_fu_372_p2          |     +    |      0|  0|  44|          32|          37|
    |sum_fu_654_p2            |     +    |      0|  0|  45|          33|          38|
    |v0_fu_462_p2             |     +    |      0|  0|  39|          32|          32|
    |v1_2_fu_516_p2           |     +    |      0|  0|  39|          32|          32|
    |v0_2_fu_780_p2           |     -    |      0|  0|  39|          32|          32|
    |v1_fu_726_p2             |     -    |      0|  0|  39|          32|          32|
    |and_ln28_fu_294_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln40_fu_426_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln58_fu_576_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln70_fu_690_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_254_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln26_fu_270_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_fu_276_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln30_fu_282_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln38_fu_402_p2      |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln40_fu_408_p2      |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln42_fu_414_p2      |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln54_fu_522_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln56_fu_552_p2      |   icmp   |      0|  0|  13|          13|           1|
    |icmp_ln58_fu_558_p2      |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln60_fu_564_p2      |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln68_fu_666_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln70_fu_672_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln72_fu_678_p2      |   icmp   |      0|  0|   9|           2|           3|
    |or_ln28_fu_306_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln40_fu_438_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln58_fu_588_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln70_fu_702_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_312_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_318_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_300_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln40_1_fu_444_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln40_2_fu_450_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln40_fu_432_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln58_1_fu_594_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln58_2_fu_600_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln58_fu_582_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln70_1_fu_708_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln70_2_fu_714_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln70_fu_696_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln26_fu_288_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_1_fu_458_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln34_fu_346_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln38_fu_420_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_1_fu_510_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln46_fu_488_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln56_fu_570_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln64_1_fu_722_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln64_fu_628_p2       |    xor   |      0|  0|  32|          32|          32|
    |xor_ln68_fu_684_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln76_1_fu_774_p2     |    xor   |      0|  0|  32|          32|          32|
    |xor_ln76_fu_752_p2       |    xor   |      0|  0|  32|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1478|         920|        1274|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  38|          7|    1|          7|
    |i_0_reg_157    |   9|          2|    6|         12|
    |i_1_reg_199    |   9|          2|    6|         12|
    |sum_0_reg_146  |   9|          2|   37|         74|
    |sum_1_reg_188  |   9|          2|   38|         76|
    |v0_0_reg_168   |   9|          2|   32|         64|
    |v0_1_reg_210   |   9|          2|   32|         64|
    |v0_3_reg_230   |   9|          2|   32|         64|
    |v1_0_reg_178   |   9|          2|   32|         64|
    |v1_1_reg_220   |   9|          2|   32|         64|
    |v1_3_reg_242   |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 128|         27|  280|        565|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln34_1_reg_851     |  32|   0|   32|          0|
    |add_ln34_reg_841       |  32|   0|   32|          0|
    |add_ln64_1_reg_894     |  32|   0|   32|          0|
    |add_ln64_reg_884       |  32|   0|   32|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |i_0_reg_157            |   6|   0|    6|          0|
    |i_1_reg_199            |   6|   0|    6|          0|
    |i_2_reg_836            |   6|   0|    6|          0|
    |i_reg_879              |   6|   0|    6|          0|
    |select_ln40_2_reg_861  |  32|   0|   32|          0|
    |select_ln70_2_reg_904  |  32|   0|   32|          0|
    |sum_0_reg_146          |  37|   0|   37|          0|
    |sum_1_reg_188          |  38|   0|   38|          0|
    |sum_2_reg_856          |  37|   0|   37|          0|
    |sum_reg_899            |  38|   0|   38|          0|
    |trunc_ln34_reg_846     |  32|   0|   32|          0|
    |trunc_ln64_reg_889     |  32|   0|   32|          0|
    |v0_0_reg_168           |  32|   0|   32|          0|
    |v0_1_reg_210           |  32|   0|   32|          0|
    |v0_3_reg_230           |  32|   0|   32|          0|
    |v1_0_reg_178           |  32|   0|   32|          0|
    |v1_1_reg_220           |  32|   0|   32|          0|
    |v1_3_reg_242           |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 628|   0|  628|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |     xtea     | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |     xtea     | return value |
|ap_start        |  in |    1| ap_ctrl_hs |     xtea     | return value |
|ap_done         | out |    1| ap_ctrl_hs |     xtea     | return value |
|ap_idle         | out |    1| ap_ctrl_hs |     xtea     | return value |
|ap_ready        | out |    1| ap_ctrl_hs |     xtea     | return value |
|word0           |  in |   32|   ap_none  |     word0    |    scalar    |
|word1           |  in |   32|   ap_none  |     word1    |    scalar    |
|key0            |  in |   32|   ap_none  |     key0     |    scalar    |
|key1            |  in |   32|   ap_none  |     key1     |    scalar    |
|key2            |  in |   32|   ap_none  |     key2     |    scalar    |
|key3            |  in |   32|   ap_none  |     key3     |    scalar    |
|mode            |  in |    1|   ap_none  |     mode     |    scalar    |
|result0         | out |   32|   ap_vld   |    result0   |    pointer   |
|result0_ap_vld  | out |    1|   ap_vld   |    result0   |    pointer   |
|result1         | out |   32|   ap_vld   |    result1   |    pointer   |
|result1_ap_vld  | out |    1|   ap_vld   |    result1   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

