--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml HW5_top.twx HW5_top.ncd -o HW5_top.twr HW5_top.pcf

Design file:              HW5_top.ncd
Physical constraint file: HW5_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.596ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X35Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 418955 paths analyzed, 5229 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.508ns.
--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_22 (SLICE_X43Y31.F1), 3541 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_22 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.508ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd to fetch_unit_imp/PC_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.592   hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
    SLICE_X3Y17.F3       net (fanout=32)       3.101   hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X38Y24.G1      net (fanout=4)        2.117   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X38Y24.Y       Tilo                  0.759   N319
                                                       fetch_unit_imp/PC_Source<0>41
    SLICE_X43Y31.G3      net (fanout=32)       1.247   fetch_unit_imp/PC_Source<0>41
    SLICE_X43Y31.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<22>
                                                       fetch_unit_imp/PC_mux_out<22>_SW2
    SLICE_X43Y31.F1      net (fanout=1)        0.476   fetch_unit_imp/PC_mux_out<22>_SW2/O
    SLICE_X43Y31.CLK     Tfck                  0.837   fetch_unit_imp/PC_reg<22>
                                                       fetch_unit_imp/PC_mux_out<22>
                                                       fetch_unit_imp/PC_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     20.508ns (6.296ns logic, 14.212ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_22 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.458ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.095 - 0.124)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA6     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X3Y17.F4       net (fanout=1)        0.831   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<24>
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X38Y24.G1      net (fanout=4)        2.117   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X38Y24.Y       Tilo                  0.759   N319
                                                       fetch_unit_imp/PC_Source<0>41
    SLICE_X43Y31.G3      net (fanout=32)       1.247   fetch_unit_imp/PC_Source<0>41
    SLICE_X43Y31.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<22>
                                                       fetch_unit_imp/PC_mux_out<22>_SW2
    SLICE_X43Y31.F1      net (fanout=1)        0.476   fetch_unit_imp/PC_mux_out<22>_SW2/O
    SLICE_X43Y31.CLK     Tfck                  0.837   fetch_unit_imp/PC_reg<22>
                                                       fetch_unit_imp/PC_mux_out<22>
                                                       fetch_unit_imp/PC_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     20.458ns (8.516ns logic, 11.942ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_22 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.339ns (Levels of Logic = 9)
  Clock Path Skew:      -0.044ns (0.095 - 0.139)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA24    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y17.F1       net (fanout=1)        0.712   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<24>
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X38Y24.G1      net (fanout=4)        2.117   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X38Y24.Y       Tilo                  0.759   N319
                                                       fetch_unit_imp/PC_Source<0>41
    SLICE_X43Y31.G3      net (fanout=32)       1.247   fetch_unit_imp/PC_Source<0>41
    SLICE_X43Y31.Y       Tilo                  0.704   fetch_unit_imp/PC_reg<22>
                                                       fetch_unit_imp/PC_mux_out<22>_SW2
    SLICE_X43Y31.F1      net (fanout=1)        0.476   fetch_unit_imp/PC_mux_out<22>_SW2/O
    SLICE_X43Y31.CLK     Tfck                  0.837   fetch_unit_imp/PC_reg<22>
                                                       fetch_unit_imp/PC_mux_out<22>
                                                       fetch_unit_imp/PC_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     20.339ns (8.516ns logic, 11.823ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_3 (SLICE_X26Y25.F1), 3546 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.506ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd to fetch_unit_imp/PC_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.592   hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
    SLICE_X3Y17.F3       net (fanout=32)       3.101   hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.G2      net (fanout=4)        1.312   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.Y       Tilo                  0.759   N561
                                                       fetch_unit_imp/PC_Source<1>
    SLICE_X26Y25.G4      net (fanout=60)       1.977   fetch_unit_imp/PC_Source<1>
    SLICE_X26Y25.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<3>
                                                       fetch_unit_imp/PC_mux_out<3>_SW0
    SLICE_X26Y25.F1      net (fanout=1)        0.439   fetch_unit_imp/PC_mux_out<3>_SW0/O
    SLICE_X26Y25.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<3>
                                                       fetch_unit_imp/PC_mux_out<3>
                                                       fetch_unit_imp/PC_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     20.506ns (6.406ns logic, 14.100ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.456ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (0.078 - 0.101)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA6     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X3Y17.F4       net (fanout=1)        0.831   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<24>
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.G2      net (fanout=4)        1.312   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.Y       Tilo                  0.759   N561
                                                       fetch_unit_imp/PC_Source<1>
    SLICE_X26Y25.G4      net (fanout=60)       1.977   fetch_unit_imp/PC_Source<1>
    SLICE_X26Y25.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<3>
                                                       fetch_unit_imp/PC_mux_out<3>_SW0
    SLICE_X26Y25.F1      net (fanout=1)        0.439   fetch_unit_imp/PC_mux_out<3>_SW0/O
    SLICE_X26Y25.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<3>
                                                       fetch_unit_imp/PC_mux_out<3>
                                                       fetch_unit_imp/PC_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     20.456ns (8.626ns logic, 11.830ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.337ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (0.078 - 0.116)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA24    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y17.F1       net (fanout=1)        0.712   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<24>
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.G2      net (fanout=4)        1.312   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.Y       Tilo                  0.759   N561
                                                       fetch_unit_imp/PC_Source<1>
    SLICE_X26Y25.G4      net (fanout=60)       1.977   fetch_unit_imp/PC_Source<1>
    SLICE_X26Y25.Y       Tilo                  0.759   fetch_unit_imp/PC_reg<3>
                                                       fetch_unit_imp/PC_mux_out<3>_SW0
    SLICE_X26Y25.F1      net (fanout=1)        0.439   fetch_unit_imp/PC_mux_out<3>_SW0/O
    SLICE_X26Y25.CLK     Tfck                  0.892   fetch_unit_imp/PC_reg<3>
                                                       fetch_unit_imp/PC_mux_out<3>
                                                       fetch_unit_imp/PC_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     20.337ns (8.626ns logic, 11.711ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point fetch_unit_imp/PC_reg_4 (SLICE_X29Y22.F1), 3506 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd (FF)
  Destination:          fetch_unit_imp/PC_reg_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.351ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd to fetch_unit_imp/PC_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y29.XQ      Tcko                  0.592   hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
                                                       hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
    SLICE_X3Y17.F3       net (fanout=32)       3.101   hostintf/IMem_in_host_intf/MIPS_adrs_is_BOOT_area_dlyd
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.G2      net (fanout=4)        1.312   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.Y       Tilo                  0.759   N561
                                                       fetch_unit_imp/PC_Source<1>
    SLICE_X29Y24.F2      net (fanout=60)       1.926   fetch_unit_imp/PC_Source<1>
    SLICE_X29Y24.X       Tilo                  0.704   N640
                                                       fetch_unit_imp/PC_mux_out<4>_SW1
    SLICE_X29Y22.F1      net (fanout=1)        0.445   N640
    SLICE_X29Y22.CLK     Tfck                  0.837   fetch_unit_imp/PC_reg<4>
                                                       fetch_unit_imp/PC_mux_out<4>
                                                       fetch_unit_imp/PC_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     20.351ns (6.296ns logic, 14.055ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.301ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.083 - 0.101)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to fetch_unit_imp/PC_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA6     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X3Y17.F4       net (fanout=1)        0.831   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<24>
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.G2      net (fanout=4)        1.312   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.Y       Tilo                  0.759   N561
                                                       fetch_unit_imp/PC_Source<1>
    SLICE_X29Y24.F2      net (fanout=60)       1.926   fetch_unit_imp/PC_Source<1>
    SLICE_X29Y24.X       Tilo                  0.704   N640
                                                       fetch_unit_imp/PC_mux_out<4>_SW1
    SLICE_X29Y22.F1      net (fanout=1)        0.445   N640
    SLICE_X29Y22.CLK     Tfck                  0.837   fetch_unit_imp/PC_reg<4>
                                                       fetch_unit_imp/PC_mux_out<4>
                                                       fetch_unit_imp/PC_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     20.301ns (8.516ns logic, 11.785ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A (RAM)
  Destination:          fetch_unit_imp/PC_reg_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      20.182ns (Levels of Logic = 9)
  Clock Path Skew:      -0.033ns (0.083 - 0.116)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A to fetch_unit_imp/PC_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y1.DOA24    Tbcko                 2.812   hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000
                                                       hostintf/IMem_in_host_intf/BOOT_mem/Mrom_memory_rd_data_rom0000.A
    SLICE_X3Y17.F1       net (fanout=1)        0.712   hostintf/IMem_in_host_intf/MIPS_IMem_rd_BOOT_area<24>
    SLICE_X3Y17.X        Tilo                  0.704   IMem_rd_data<24>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data171
    SLICE_X27Y33.G1      net (fanout=71)       3.494   IMem_rd_data<24>
    SLICE_X27Y33.Y       Tilo                  0.704   A_reg<11>
                                                       GPR_file/GPR_data_out1<1>1_SW0_2
    SLICE_X38Y48.G1      net (fanout=13)       1.891   GPR_file/GPR_data_out1<1>1_SW0_1
    SLICE_X38Y48.Y       Tilo                  0.759   A_reg<23>
                                                       GPR_file/GPR_data_out1<22>1
    SLICE_X23Y36.G1      net (fanout=1)        1.886   GPR_rd_data1<22>
    SLICE_X23Y36.COUT    Topcyg                1.001   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_lut<11>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<11>
    SLICE_X23Y37.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<12>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.CIN     net (fanout=1)        0.000   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<13>
    SLICE_X23Y38.COUT    Tbyp                  0.118   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<14>
                                                       Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.G2      net (fanout=4)        1.312   Mcompar_Rs_equals_Rt_cmp_eq0000_cy<15>
    SLICE_X36Y32.Y       Tilo                  0.759   N561
                                                       fetch_unit_imp/PC_Source<1>
    SLICE_X29Y24.F2      net (fanout=60)       1.926   fetch_unit_imp/PC_Source<1>
    SLICE_X29Y24.X       Tilo                  0.704   N640
                                                       fetch_unit_imp/PC_mux_out<4>_SW1
    SLICE_X29Y22.F1      net (fanout=1)        0.445   N640
    SLICE_X29Y22.CLK     Tfck                  0.837   fetch_unit_imp/PC_reg<4>
                                                       fetch_unit_imp/PC_mux_out<4>
                                                       fetch_unit_imp/PC_reg_4
    -------------------------------------------------  ---------------------------
    Total                                     20.182ns (8.516ns logic, 11.666ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_9 (SLICE_X15Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_9 (FF)
  Destination:          hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_9 to hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y79.XQ      Tcko                  0.473   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<9>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_9
    SLICE_X15Y80.BX      net (fanout=1)        0.355   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<9>
    SLICE_X15Y80.CLK     Tckdi       (-Th)    -0.093   hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd<9>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_9
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.566ns logic, 0.355ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_15 (SLICE_X13Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_15 (FF)
  Destination:          hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.922ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_15 to hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.XQ      Tcko                  0.474   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<15>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_15
    SLICE_X13Y68.BX      net (fanout=1)        0.355   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<15>
    SLICE_X13Y68.CLK     Tckdi       (-Th)    -0.093   hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd<15>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_15
    -------------------------------------------------  ---------------------------
    Total                                      0.922ns (0.567ns logic, 0.355ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13 (SLICE_X13Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_13 (FF)
  Destination:          hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_13 to hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y67.XQ      Tcko                  0.474   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<13>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg_13
    SLICE_X13Y66.BX      net (fanout=1)        0.364   hostintf/Flash_Intf_regs_rd_data_to_MIPS_reg<13>
    SLICE_X13Y66.CLK     Tckdi       (-Th)    -0.093   hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd<13>
                                                       hostintf/Flash_Intf_regs_rd_data_to_MIPS_dlyd_13
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: hostintf/CrntState<0>/SR
  Logical resource: hostintf/CrntState_0/SR
  Location pin: SLICE_X46Y67.SR
  Clock network: buttons_in_3_IBUF
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: hostintf/CrntState<0>/SR
  Logical resource: hostintf/CrntState_0/SR
  Location pin: SLICE_X46Y67.SR
  Clock network: buttons_in_3_IBUF
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: A_reg<11>/SR
  Logical resource: A_reg_11/SR
  Location pin: SLICE_X27Y33.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    2.232|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 418955 paths, 0 nets, and 10289 connections

Design statistics:
   Minimum period:  20.508ns{1}   (Maximum frequency:  48.761MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul  9 18:53:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



