/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [13:0] _05_;
  wire [22:0] _06_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [20:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(_00_ | celloutsig_0_0z);
  assign celloutsig_0_19z = ~(_01_ | celloutsig_0_5z);
  assign celloutsig_0_0z = ~in_data[48];
  assign celloutsig_1_0z = ~in_data[99];
  assign celloutsig_1_12z = ~celloutsig_1_8z[2];
  assign celloutsig_0_12z = ~((celloutsig_0_5z | in_data[63]) & celloutsig_0_6z);
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_5z) & celloutsig_0_9z[4]);
  assign celloutsig_1_13z = celloutsig_1_5z | _02_;
  assign celloutsig_0_2z = _03_ | in_data[32];
  assign celloutsig_0_3z = in_data[38] ^ _01_;
  assign celloutsig_0_6z = _04_ ^ celloutsig_0_0z;
  assign celloutsig_0_4z = in_data[75:70] + { in_data[6:2], celloutsig_0_2z };
  reg [22:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 23'h000000;
    else _19_ <= { in_data[159:139], celloutsig_1_0z, celloutsig_1_0z };
  assign { _06_[22:10], _02_, _06_[8:0] } = _19_;
  reg [7:0] _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 8'h00;
    else _20_ <= { in_data[43:41], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _05_[7:6], _01_, _03_, _05_[3:2], _00_, _04_ } = _20_;
  assign celloutsig_0_39z = { celloutsig_0_26z[13:9], celloutsig_0_11z, celloutsig_0_17z } / { 1'h1, in_data[85:80] };
  assign celloutsig_1_4z = { in_data[160:154], celloutsig_1_0z } / { 1'h1, _06_[12:11], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_6z = { _06_[6:4], celloutsig_1_5z } / { 1'h1, _06_[3:1] };
  assign celloutsig_1_7z = { _02_, _06_[8:4], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z } / { 1'h1, in_data[164:154] };
  assign celloutsig_0_16z = celloutsig_0_4z[2:0] / { 1'h1, celloutsig_0_10z[10], celloutsig_0_2z };
  assign celloutsig_0_22z = { _05_[6], _01_, _03_, _05_[3:2], celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_3z } / { 1'h1, celloutsig_0_4z[4:0], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_7z = { _01_, _03_, _05_[3:2], _00_ } === { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_38z = celloutsig_0_10z[10:7] >= { celloutsig_0_9z[1:0], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_5z = { in_data[180:173], celloutsig_1_0z, celloutsig_1_0z } >= { _06_[18:10], celloutsig_1_0z };
  assign celloutsig_1_18z = ! { celloutsig_1_8z[6:1], celloutsig_1_13z };
  assign celloutsig_0_17z = celloutsig_0_16z[1] & ~(celloutsig_0_3z);
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, _06_[12:10], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_24z = { _05_[7:6], _01_ } % { 1'h1, celloutsig_0_10z[3:2] };
  assign celloutsig_0_26z = { celloutsig_0_22z[14:1], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_12z } % { 1'h1, celloutsig_0_21z, celloutsig_0_24z, _05_[7:6], _01_, _03_, _05_[3:2], _00_, _04_, celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_1_3z = & { _06_[15:12], celloutsig_1_0z };
  assign celloutsig_0_5z = & { celloutsig_0_4z, in_data[65:61], celloutsig_0_0z };
  assign celloutsig_0_8z = & celloutsig_0_4z[2:0];
  assign celloutsig_0_21z = & { _05_[7:6], _05_[3:2], _01_, celloutsig_0_19z, _00_, celloutsig_0_9z, _04_, celloutsig_0_4z[2:0], _03_, in_data[29:6] };
  assign celloutsig_0_20z = | { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_11z = { in_data[126:122], celloutsig_1_0z } << { celloutsig_1_7z[9:6], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_4z[4:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z } ^ { _05_[6], _01_, _03_, _05_[3:2], _00_, _04_, celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[88:85], celloutsig_0_3z, _05_[7:6], _01_, _03_, _05_[3:2], _00_, _04_, celloutsig_0_7z } ^ { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_19z = ~((in_data[144] & celloutsig_1_14z) | celloutsig_1_14z);
  assign celloutsig_1_14z = ~((celloutsig_1_5z & celloutsig_1_11z[3]) | (celloutsig_1_12z & celloutsig_1_6z[3]));
  assign celloutsig_0_14z = ~((celloutsig_0_9z[1] & celloutsig_0_11z) | (celloutsig_0_4z[0] & in_data[2]));
  assign celloutsig_0_15z = ~((_04_ & celloutsig_0_0z) | (_05_[3] & celloutsig_0_11z));
  assign { _05_[11:9], _05_[5:4], _05_[1:0] } = { celloutsig_0_16z, _01_, _03_, _00_, _04_ };
  assign _06_[9] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
