Active-HDL 9.3.2744.sp1.09.4995  2015-08-11 10:01:55

Elaboration top modules:
Architecture                  flagging_tb(flagging_tb)


-----------------------------------------------------------------------------------------------------------------
Entity               | Architecture | Library     | Info | Compiler Version                | Compilation Options
-----------------------------------------------------------------------------------------------------------------
flagging_tb          | flagging_tb  | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
flagging_top         | flagging_top | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
ublaze_sim           | behavioral   | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
flagging_mblaze_intf | rtl          | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
flagging_SM          | rtl          | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
sync_reset           | rtl          | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
double_sync          | rtl          | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
fd                   | fd_v         | unisim      |      | 9.3.2744.sp1.09.4995  (Windows) | -vendor xilinx -93
fdre                 | fdre_v       | unisim      |      | 9.3.2744.sp1.09.4995  (Windows) | -vendor xilinx -93
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
VHDL Package                        | Library     | Info | Compiler Version                | Compilation Options
-----------------------------------------------------------------------------------------------------------------
standard                            | std         |      |                                 | 
TEXTIO                              | std         |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
std_logic_1164                      | ieee        |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
NUMERIC_STD                         | ieee        |      | 9.3.2744.sp1.09.4995  (Windows) |  -2008
TEL2000                             | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
img_header_define                   | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
VITAL_Timing                        | ieee        |      | 9.3.2744.sp1.09.4995  (Windows) | 
VCOMPONENTS                         | unisim      |      | 9.3.2744.sp1.09.4995  (Windows) | -vendor xilinx -93
flag_define                         | flagging_tb |      | 9.3.2744.sp1.09.4995  (Windows) | -O3
VITAL_Primitives                    | ieee        |      | 9.3.2744.sp1.09.4995  (Windows) | 
VPKG                                | unisim      |      | 9.3.2744.sp1.09.4995  (Windows) | -vendor xilinx -93
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
Library                             | Comment
-----------------------------------------------------------------------------------------------------------------
flagging_tb                         | None
ieee                                | Standard IEEE packages library
std                                 | Standard VHDL library
unisim                              | XILINX VIVADO 2013.4, UNISIM VHDL LIBRARY
-----------------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+flagging_tb flagging_tb flagging_tb


The performance of simulation is reduced. Version PE
