#
# CAMERA_MODEL 	"Redlake ES/EC 16000 12 bit single tap camera link"
#
# Note: to use LH STROBE functionality, re-flash of the PROM to
# the strobe version (run pciload pdvcamlk_lhs then cycle power)
# (and only on pci dv c-link board)
#

# camera descriptive information
#
camera_class:                  "Redlake"
camera_model:                  "ES/EC 16000"
camera_info:                   "4096x3248 8-bit dual tap mono, level trigger"

# actual size/depth
#
width:                         4096
height:                        3248
depth:                         8
extdepth:                      8

# rbtfile is ignored for std camera link board but needed
# for DV FOX (fiberoptic) (v3.3.4.9 or later)
#
rbtfile: aiagcl.bit

# serial_init string is string to send to camera to put it into
# a known state. See camera mfg. documentation for specific serial
# commands for this camera. 
#
# serial_term is terminating char to be tacked on at the end of all
# serial commands (by serial_term (here) AND serial_cmd command line
# program, AND pdv_serial_command() library subroutine.
#
# serial_baud defaults to 9600 but can be set otherwise.
#
serial_init:    "404 1 0:402 1:408 1:406 1:449 2:425 8 4:248 1"
serial_baud:	9600
serial_term:	<0a>

# controlled mode (pulse width) timer min/max value is 0-25500
# milliseconds but es16000 is limited to 2-170 (application hint only)
#
shutter_speed_min: 2
shutter_speed_max: 170
method_camera_shutter_timing: AIA_MCL

# serial gain (application/library hints)
#
gain_min: 0
gain_max: 36
serial_gain: "202"

# serial offset (brightness) (application/library hints)
#
offset_min: 0
offset_max: 255
serial_offset: "207"

# camera link data path register bits (hex):
# 0-3: number of bits per pixel - 1
# 4-7: number of taps - 1
# (this camera's dual tap is internal to the camera only
# so leave bits 4-7 at 0.)
#
CL_DATA_PATH_NORM:	07

# camera link config register bits (hex):
# 0: RGB (on for RGB color cameras only)
# 1: ignore data valid (on for most cameras though not all)
# 2: line scan
# 3: disable ROI (rarely set)
# 4: unused
# 5: data valid invert (rare)
# 6-7: undefined
#
CL_CFG_NORM:		00

# mode control register bits (hex):
# 0-3: on/off state of mode control lines
# 4-7: which mode control line to use for expose pulse for
#      triggered exposure or pulse-width (level) triggering.
# usually set to 00 for free-running cameras, or 10 for
# triggered or pulse-width cameras/modes
#
MODE_CNTL_NORM:                10

# with min 21 shutter speed we don't need this any more (but keeping
# it here commented out just in case) 
#method_frame_timing:           FVAL_ADJUST
#frame_period:                220000

# as of v4.1.3.6 and later, pclock_speed (camera pixel clock speed)
# can be put in configs and will be used by the library to bias the auto
# timeout to a more reasonable value; very handy for large format
# cameras to avoid really long timeout waits. also can be used for
# application hints (app can access it at it as dd_p->pclock_speed) 
#
pclock_speed: 80
