// Seed: 602312748
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output wand id_3,
    output wire id_4
);
  always @(posedge 1 - -1) begin : LABEL_0
    assume (id_2);
  end
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4
    , id_17,
    input wand id_5,
    output supply1 id_6,
    output tri id_7,
    input uwire id_8,
    output uwire id_9,
    input wor id_10
    , id_18, id_19,
    output wor id_11,
    input uwire id_12,
    input uwire id_13,
    output uwire id_14,
    input supply0 id_15
);
  supply0 id_20 = 'b0;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_15,
      id_0,
      id_6
  );
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    id_18 <= 1;
  end
endmodule
