library IEEE;
use IEEE.std_logic_1164.all;

entity TLAB3_tb is
end entity;

architecture TLAB3_tb_arch of TLAB3_tb is

component TLAB3
port(
	RESET		: in std_logic;
	MCLK		: in std_logic;
	multiplicand	: in std_logic_vector(3 downto 0);
	multiplier	: in std_logic_vector(3 downto 0);
	Start		: in std_logic;
	Product		: out std_logic_vector(7 downto 0); 
	HEX0		: out std_logic_vector(7 downto 0); 
	HEX1		: out std_logic_vector(7 downto 0); 
	HEX2		: out std_logic_vector(7 downto 0); 
	Rdy		: out std_logic);
end component;

-- UUT signals
signal RESET_TB, MCLK_TB : std_logic := '0';
signal Start_TB, Rdy_TB : std_logic;
signal multiplicand_TB, multiplier_TB : std_logic_vector(3 downto 0);
signal Product_TB : std_logic_vector(7 downto 0);
signal HEX0_TB : std_logic_vector(7 downto 0);
signal HEX1_TB : std_logic_vector(7 downto 0);
signal HEX2_TB : std_logic_vector(7 downto 0);

constant MCLK_PERIOD : time := 20 ns;
constant MCLK_HALF_PERIOD : time := MCLK_PERIOD / 2;
constant CLK_PERIOD : time := 20 ns;

begin

	MCLK_TB <= not MCLK_TB after MCLK_HALF_PERIOD;
	
	UUT: TLAB3 port map(	RESET		=> RESET_TB,
				MCLK 		=> MCLK_TB, 
				multiplicand 	=> multiplicand_TB, 
				multiplier 	=> multiplier_TB, 
				Start 		=> Start_TB, 
				Product		=> Product_TB, 
				HEX0 		=> HEX0_TB, 
				HEX1	 	=> HEX1_TB, 
				HEX2 		=> HEX2_TB, 
				Rdy 		=> Rdy_TB);
	
stimulus: process 
begin
	RESET_TB <= '1';	
	wait for CLK_PERIOD;
	RESET_TB <= '0';	
	
	multiplicand_TB <= "1110";
	multiplier_TB	<= "1110";
	Start_TB	<= '0';
	wait for CLK_PERIOD;

	Start_TB	<= '1';
		
	wait for CLK_PERIOD*30;
	
	multiplicand_TB <= "0001";
	multiplier_TB	<= "1110";
	Start_TB	<= '0';
	wait for CLK_PERIOD;

	Start_TB	<= '1';
		
	wait for CLK_PERIOD*30;

	multiplicand_TB <= "0000";
	Start_TB	<= '0';
	wait for CLK_PERIOD;

	Start_TB	<= '1';
		
	wait for CLK_PERIOD*30;

	wait;
		
		
end process;

end architecture;