Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 29 21:54:01 2021
| Host         : Senans-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_top_module_control_sets_placed.rpt
| Design       : calculator_top_module
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           12 |
| No           | No                    | Yes                    |              32 |           11 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |             105 |           30 |
| Yes          | No                    | Yes                    |              52 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | number_in_module/FSM_onehot_state_ff[3]_i_1_n_0  | reset_db/reset_btn_db        |                1 |              4 |
|  clk_IBUF_BUFG |                                                  |                              |               12 |             16 |
|  clk_IBUF_BUFG |                                                  | number_in_module/stuck_on_ff |                7 |             16 |
|  clk_IBUF_BUFG | number_in_module/second_nxt                      | reset_db/reset_btn_db        |                4 |             16 |
|  clk_IBUF_BUFG | number_in_module/FSM_onehot_state_ff_reg_n_0_[0] | reset_db/reset_btn_db        |                4 |             16 |
|  clk_IBUF_BUFG | number_in_module/E[0]                            | reset_db/reset_btn_db        |                4 |             16 |
|  clk_IBUF_BUFG | subtractor_db/count_reg[0]_i_1_n_0               |                              |                6 |             21 |
|  clk_IBUF_BUFG | adder_db/count_reg[0]_i_1__0_n_0                 |                              |                6 |             21 |
|  clk_IBUF_BUFG | enter_db/count_reg[0]_i_1__1_n_0                 |                              |                6 |             21 |
|  clk_IBUF_BUFG | mult_db/count_reg[0]_i_1__3_n_0                  |                              |                6 |             21 |
|  clk_IBUF_BUFG | reset_db/count_reg[0]_i_1__2_n_0                 |                              |                6 |             21 |
|  clk_IBUF_BUFG |                                                  | reset_db/reset_btn_db        |               11 |             32 |
+----------------+--------------------------------------------------+------------------------------+------------------+----------------+


