INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/comparator_nbit/comparator_nbit.srcs/sources_1/new/comparator_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/comparator_nbit/comparator_nbit.srcs/sim_1/new/comparator_nbit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_nbit_tb
