<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>nr_crc_decoder</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>nr_crc_decoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>339125c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>nr_crc_decoder_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>339125c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>crc_err</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CRCCompNet.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRCGenCompute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRCGenControl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRCGenerator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/endInNet.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRC_Decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/nr_crc_decoder_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_54a9d24c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CRCCompNet.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRCGenCompute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRCGenControl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRCGenerator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/endInNet.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CRC_Decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/nr_crc_decoder_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/nr_crc_decoder_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>CRC24B decoder for 5G NR high phy chain</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">nr_crc_decoder_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>nr_crc_decoder_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-12-12T04:12:11Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23207df2_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6171a77_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636a7bf7_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac1bdd9_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0b7373_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553e66fc_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725d6f2_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbe3622_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe8db52_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118f36e_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5055c4d5_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66367a73_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4065f94c_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc46836_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94b2a9a_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729a8419_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389e395d_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7a4157_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f78bb8_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcc810d_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa7f983_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a693abb_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44efe246_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba1a69b_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7964f75f_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37942536_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6aad7c_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18af53f1_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b20a78a_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff67a1a_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240ec3b6_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d19c0ac_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1679df54_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f18190_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2293ce_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdb8b54_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc7c8d5_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7592cf85_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f2ddf8_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9a6e8d_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b2c60d_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22914e15_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6af70b_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102a5ac1_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65344db1_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f11fafd_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd5f9c8_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd946c9_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7902345c_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db6d11c_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b50ef6b_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cdf4c7e_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6575063a_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4027a3e5_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70786c34_ARCHIVE_LOCATION">/home/apurvan/BBU/ip_repo/crc_decoder/nr_crc_decoder_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5d8eedf8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7fcbf51a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="179fb722"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="59df96fd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
