
FRA421_Project_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023bc  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08102654  08102654  00012654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08102664  08102664  00012664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08102668  08102668  00012668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  10000000  0810266c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000dc  10000010  0810267c  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  100000ec  0810267c  000200ec  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d4dd  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001b50  00000000  00000000  0002d51d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000970  00000000  00000000  0002f070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 000008a8  00000000  00000000  0002f9e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003a56b  00000000  00000000  00030288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000b3cb  00000000  00000000  0006a7f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    001810f2  00000000  00000000  00075bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  001f6cb0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002548  00000000  00000000  001f6d00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	0810263c 	.word	0x0810263c

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	0810263c 	.word	0x0810263c

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	; (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	; (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	; (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	; (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <Write_MFRC522>:
 * Function Nameï¼šWrite_MFRC5200
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parametersï¼šaddr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(u_char addr, u_char val) {
 8100308:	b580      	push	{r7, lr}
 810030a:	b084      	sub	sp, #16
 810030c:	af00      	add	r7, sp, #0
 810030e:	4603      	mov	r3, r0
 8100310:	460a      	mov	r2, r1
 8100312:	71fb      	strb	r3, [r7, #7]
 8100314:	4613      	mov	r3, r2
 8100316:	71bb      	strb	r3, [r7, #6]
  //uint32_t rx_bits;
	  u_char addr_bits = (((addr<<1) & 0x7E));
 8100318:	79fb      	ldrb	r3, [r7, #7]
 810031a:	005b      	lsls	r3, r3, #1
 810031c:	b2db      	uxtb	r3, r3
 810031e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8100322:	73fb      	strb	r3, [r7, #15]
  //u_char rx_bits;
  // set the select line so we can start transferring
//  MSS_SPI_set_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
  HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_RESET);
 8100324:	2200      	movs	r2, #0
 8100326:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 810032a:	480c      	ldr	r0, [pc, #48]	; (810035c <Write_MFRC522+0x54>)
 810032c:	f001 f918 	bl	8101560 <HAL_GPIO_WritePin>


  u_char TxBuff[2] = {addr_bits,val};
 8100330:	7bfb      	ldrb	r3, [r7, #15]
 8100332:	733b      	strb	r3, [r7, #12]
 8100334:	79bb      	ldrb	r3, [r7, #6]
 8100336:	737b      	strb	r3, [r7, #13]
  //   them as is
//  rx_bits = MSS_SPI_transfer_frame( &g_mss_spi1, (((addr << 1) & 0x7E) << 8) |  val );
  //HAL_SPI_TransmitReceive(&hspi2, (((addr << 1) & 0x7E) << 8) |  val , rx_bits, 1, 500);
//  HAL_SPI_Transmit(&MFRC522_PORT, &addr_bits, 1, 500);
//  HAL_SPI_Transmit(&MFRC522_PORT, &val, 1, 500);
   HAL_SPI_Transmit(&MFRC522_PORT, TxBuff, 2, 500);
 8100338:	f107 010c 	add.w	r1, r7, #12
 810033c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8100340:	2202      	movs	r2, #2
 8100342:	4807      	ldr	r0, [pc, #28]	; (8100360 <Write_MFRC522+0x58>)
 8100344:	f001 fc5a 	bl	8101bfc <HAL_SPI_Transmit>

  // clear the select line-- we are done here
//  MSS_SPI_clear_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
//  volatile uint32_t ticks;
//  for(ticks=0; ticks < 1000; ++ticks);
  HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_SET);
 8100348:	2201      	movs	r2, #1
 810034a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 810034e:	4803      	ldr	r0, [pc, #12]	; (810035c <Write_MFRC522+0x54>)
 8100350:	f001 f906 	bl	8101560 <HAL_GPIO_WritePin>

  // burn some time
  // volatile uint32_t ticks;
  // for(ticks=0; ticks < 5000; ++ticks);
}
 8100354:	bf00      	nop
 8100356:	3710      	adds	r7, #16
 8100358:	46bd      	mov	sp, r7
 810035a:	bd80      	pop	{r7, pc}
 810035c:	58020c00 	.word	0x58020c00
 8100360:	1000002c 	.word	0x1000002c

08100364 <Read_MFRC522>:
 * Function Name: Read_MFRC522
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the
 */
u_char Read_MFRC522(u_char addr) {
 8100364:	b580      	push	{r7, lr}
 8100366:	b088      	sub	sp, #32
 8100368:	af02      	add	r7, sp, #8
 810036a:	4603      	mov	r3, r0
 810036c:	71fb      	strb	r3, [r7, #7]
  //uint32_t rx_bits;
  u_char rx_bits;
  u_char addr_bits = (((addr<<1) & 0x7E) | 0x80);
 810036e:	79fb      	ldrb	r3, [r7, #7]
 8100370:	005b      	lsls	r3, r3, #1
 8100372:	b25b      	sxtb	r3, r3
 8100374:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8100378:	b25b      	sxtb	r3, r3
 810037a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 810037e:	b25b      	sxtb	r3, r3
 8100380:	75bb      	strb	r3, [r7, #22]

  // set the select line so we can start transferring
//  MSS_SPI_set_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );
  HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_RESET);
 8100382:	2200      	movs	r2, #0
 8100384:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100388:	4818      	ldr	r0, [pc, #96]	; (81003ec <Read_MFRC522+0x88>)
 810038a:	f001 f8e9 	bl	8101560 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 810038e:	2200      	movs	r2, #0
 8100390:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100394:	4816      	ldr	r0, [pc, #88]	; (81003f0 <Read_MFRC522+0x8c>)
 8100396:	f001 f8e3 	bl	8101560 <HAL_GPIO_WritePin>
//HAL_SPI_Transmit(&hspi2, (unsigned char*) ((((addr<<1) & 0x7E) | 0x80)), 1, 500);
//  HAL_SPI_Transmit(&MFRC522_PORT, &addr_bits, 1, 500);
//  HAL_SPI_Receive(&MFRC522_PORT, &rx_bits, 1, 500);

  HAL_StatusTypeDef hal_status;
  u_char Txbuff[2] = {addr_bits,0};
 810039a:	7dbb      	ldrb	r3, [r7, #22]
 810039c:	743b      	strb	r3, [r7, #16]
 810039e:	2300      	movs	r3, #0
 81003a0:	747b      	strb	r3, [r7, #17]
  u_char Rxbuff[2] = {};
 81003a2:	2300      	movs	r3, #0
 81003a4:	81bb      	strh	r3, [r7, #12]

  hal_status = HAL_SPI_TransmitReceive(&MFRC522_PORT, Txbuff, Rxbuff, 2, 500);
 81003a6:	f107 020c 	add.w	r2, r7, #12
 81003aa:	f107 0110 	add.w	r1, r7, #16
 81003ae:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 81003b2:	9300      	str	r3, [sp, #0]
 81003b4:	2302      	movs	r3, #2
 81003b6:	480f      	ldr	r0, [pc, #60]	; (81003f4 <Read_MFRC522+0x90>)
 81003b8:	f001 fe0e 	bl	8101fd8 <HAL_SPI_TransmitReceive>
 81003bc:	4603      	mov	r3, r0
 81003be:	757b      	strb	r3, [r7, #21]

  if (hal_status == HAL_OK)
 81003c0:	7d7b      	ldrb	r3, [r7, #21]
 81003c2:	2b00      	cmp	r3, #0
 81003c4:	d101      	bne.n	81003ca <Read_MFRC522+0x66>
      {
	  	  rx_bits = Rxbuff[1];    // response is in the second byte
 81003c6:	7b7b      	ldrb	r3, [r7, #13]
 81003c8:	75fb      	strb	r3, [r7, #23]
//  MSS_SPI_clear_slave_select( &g_mss_spi1, MSS_SPI_SLAVE_0 );

  // burn some time
//   volatile uint32_t ticks;
//   for(ticks=0; ticks < 1000; ++ticks);
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 81003ca:	2201      	movs	r2, #1
 81003cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81003d0:	4807      	ldr	r0, [pc, #28]	; (81003f0 <Read_MFRC522+0x8c>)
 81003d2:	f001 f8c5 	bl	8101560 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_SET);
 81003d6:	2201      	movs	r2, #1
 81003d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 81003dc:	4803      	ldr	r0, [pc, #12]	; (81003ec <Read_MFRC522+0x88>)
 81003de:	f001 f8bf 	bl	8101560 <HAL_GPIO_WritePin>

	return (u_char) rx_bits; // return the rx bits, casting to an 8 bit int and chopping off the upper 24 bits
 81003e2:	7dfb      	ldrb	r3, [r7, #23]
}
 81003e4:	4618      	mov	r0, r3
 81003e6:	3718      	adds	r7, #24
 81003e8:	46bd      	mov	sp, r7
 81003ea:	bd80      	pop	{r7, pc}
 81003ec:	58020c00 	.word	0x58020c00
 81003f0:	58021800 	.word	0x58021800
 81003f4:	1000002c 	.word	0x1000002c

081003f8 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(u_char reg, u_char mask)
{
 81003f8:	b580      	push	{r7, lr}
 81003fa:	b084      	sub	sp, #16
 81003fc:	af00      	add	r7, sp, #0
 81003fe:	4603      	mov	r3, r0
 8100400:	460a      	mov	r2, r1
 8100402:	71fb      	strb	r3, [r7, #7]
 8100404:	4613      	mov	r3, r2
 8100406:	71bb      	strb	r3, [r7, #6]
    u_char tmp;
    tmp = Read_MFRC522(reg);
 8100408:	79fb      	ldrb	r3, [r7, #7]
 810040a:	4618      	mov	r0, r3
 810040c:	f7ff ffaa 	bl	8100364 <Read_MFRC522>
 8100410:	4603      	mov	r3, r0
 8100412:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 8100414:	7bfa      	ldrb	r2, [r7, #15]
 8100416:	79bb      	ldrb	r3, [r7, #6]
 8100418:	4313      	orrs	r3, r2
 810041a:	b2da      	uxtb	r2, r3
 810041c:	79fb      	ldrb	r3, [r7, #7]
 810041e:	4611      	mov	r1, r2
 8100420:	4618      	mov	r0, r3
 8100422:	f7ff ff71 	bl	8100308 <Write_MFRC522>
}
 8100426:	bf00      	nop
 8100428:	3710      	adds	r7, #16
 810042a:	46bd      	mov	sp, r7
 810042c:	bd80      	pop	{r7, pc}

0810042e <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(u_char reg, u_char mask)
{
 810042e:	b580      	push	{r7, lr}
 8100430:	b084      	sub	sp, #16
 8100432:	af00      	add	r7, sp, #0
 8100434:	4603      	mov	r3, r0
 8100436:	460a      	mov	r2, r1
 8100438:	71fb      	strb	r3, [r7, #7]
 810043a:	4613      	mov	r3, r2
 810043c:	71bb      	strb	r3, [r7, #6]
    u_char tmp;
    tmp = Read_MFRC522(reg);
 810043e:	79fb      	ldrb	r3, [r7, #7]
 8100440:	4618      	mov	r0, r3
 8100442:	f7ff ff8f 	bl	8100364 <Read_MFRC522>
 8100446:	4603      	mov	r3, r0
 8100448:	73fb      	strb	r3, [r7, #15]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 810044a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 810044e:	43db      	mvns	r3, r3
 8100450:	b25a      	sxtb	r2, r3
 8100452:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8100456:	4013      	ands	r3, r2
 8100458:	b25b      	sxtb	r3, r3
 810045a:	b2da      	uxtb	r2, r3
 810045c:	79fb      	ldrb	r3, [r7, #7]
 810045e:	4611      	mov	r1, r2
 8100460:	4618      	mov	r0, r3
 8100462:	f7ff ff51 	bl	8100308 <Write_MFRC522>
}
 8100466:	bf00      	nop
 8100468:	3710      	adds	r7, #16
 810046a:	46bd      	mov	sp, r7
 810046c:	bd80      	pop	{r7, pc}

0810046e <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 810046e:	b580      	push	{r7, lr}
 8100470:	af00      	add	r7, sp, #0
  SetBitMask(TxControlReg, 0x03);
 8100472:	2103      	movs	r1, #3
 8100474:	2014      	movs	r0, #20
 8100476:	f7ff ffbf 	bl	81003f8 <SetBitMask>
}
 810047a:	bf00      	nop
 810047c:	bd80      	pop	{r7, pc}

0810047e <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 810047e:	b580      	push	{r7, lr}
 8100480:	af00      	add	r7, sp, #0
  Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8100482:	210f      	movs	r1, #15
 8100484:	2001      	movs	r0, #1
 8100486:	f7ff ff3f 	bl	8100308 <Write_MFRC522>
}
 810048a:	bf00      	nop
 810048c:	bd80      	pop	{r7, pc}
	...

08100490 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8100490:	b580      	push	{r7, lr}
 8100492:	af00      	add	r7, sp, #0
//  MSS_GPIO_set_output( MSS_GPIO_1, 1 );
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 8100494:	2200      	movs	r2, #0
 8100496:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810049a:	4826      	ldr	r0, [pc, #152]	; (8100534 <MFRC522_Init+0xa4>)
 810049c:	f001 f860 	bl	8101560 <HAL_GPIO_WritePin>
  MFRC522_Reset();
 81004a0:	f7ff ffed 	bl	810047e <MFRC522_Reset>
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 81004a4:	2201      	movs	r2, #1
 81004a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81004aa:	4822      	ldr	r0, [pc, #136]	; (8100534 <MFRC522_Init+0xa4>)
 81004ac:	f001 f858 	bl	8101560 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 81004b0:	2200      	movs	r2, #0
 81004b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81004b6:	481f      	ldr	r0, [pc, #124]	; (8100534 <MFRC522_Init+0xa4>)
 81004b8:	f001 f852 	bl	8101560 <HAL_GPIO_WritePin>
  Write_MFRC522(CommIEnReg, 0x7F);
 81004bc:	217f      	movs	r1, #127	; 0x7f
 81004be:	2002      	movs	r0, #2
 81004c0:	f7ff ff22 	bl	8100308 <Write_MFRC522>
//  Write_MFRC522(DivlEnReg, 0x14);
  Write_MFRC522(DivlEnReg, 0x00);
 81004c4:	2100      	movs	r1, #0
 81004c6:	2003      	movs	r0, #3
 81004c8:	f7ff ff1e 	bl	8100308 <Write_MFRC522>
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 81004cc:	2201      	movs	r2, #1
 81004ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81004d2:	4818      	ldr	r0, [pc, #96]	; (8100534 <MFRC522_Init+0xa4>)
 81004d4:	f001 f844 	bl	8101560 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 81004d8:	2200      	movs	r2, #0
 81004da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 81004de:	4815      	ldr	r0, [pc, #84]	; (8100534 <MFRC522_Init+0xa4>)
 81004e0:	f001 f83e 	bl	8101560 <HAL_GPIO_WritePin>
  // Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
  Write_MFRC522(TModeReg, 0x80); // 0x8D);      // Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 81004e4:	2180      	movs	r1, #128	; 0x80
 81004e6:	202a      	movs	r0, #42	; 0x2a
 81004e8:	f7ff ff0e 	bl	8100308 <Write_MFRC522>
  Write_MFRC522(TPrescalerReg, 0xA9); //0x34); // TModeReg[3..0] + TPrescalerReg
 81004ec:	21a9      	movs	r1, #169	; 0xa9
 81004ee:	202b      	movs	r0, #43	; 0x2b
 81004f0:	f7ff ff0a 	bl	8100308 <Write_MFRC522>
  Write_MFRC522(TReloadRegL, 0x03); //30);
 81004f4:	2103      	movs	r1, #3
 81004f6:	202d      	movs	r0, #45	; 0x2d
 81004f8:	f7ff ff06 	bl	8100308 <Write_MFRC522>
  Write_MFRC522(TReloadRegH, 0xE8); //0);
 81004fc:	21e8      	movs	r1, #232	; 0xe8
 81004fe:	202c      	movs	r0, #44	; 0x2c
 8100500:	f7ff ff02 	bl	8100308 <Write_MFRC522>
  Write_MFRC522(TxAutoReg, 0x40);     // force 100% ASK modulation
 8100504:	2140      	movs	r1, #64	; 0x40
 8100506:	2015      	movs	r0, #21
 8100508:	f7ff fefe 	bl	8100308 <Write_MFRC522>
  Write_MFRC522(ModeReg, 0x3D);       // CRC Initial value 0x6363
 810050c:	213d      	movs	r1, #61	; 0x3d
 810050e:	2011      	movs	r0, #17
 8100510:	f7ff fefa 	bl	8100308 <Write_MFRC522>
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 8100514:	2201      	movs	r2, #1
 8100516:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810051a:	4806      	ldr	r0, [pc, #24]	; (8100534 <MFRC522_Init+0xa4>)
 810051c:	f001 f820 	bl	8101560 <HAL_GPIO_WritePin>
//   Write_MFRC522(CommIEnReg, 0xFF);
//   Write_MFRC522(DivlEnReg, 0xFF);


  // turn antenna on
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 8100520:	2200      	movs	r2, #0
 8100522:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100526:	4803      	ldr	r0, [pc, #12]	; (8100534 <MFRC522_Init+0xa4>)
 8100528:	f001 f81a 	bl	8101560 <HAL_GPIO_WritePin>
  AntennaOn();
 810052c:	f7ff ff9f 	bl	810046e <AntennaOn>
//  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
}
 8100530:	bf00      	nop
 8100532:	bd80      	pop	{r7, pc}
 8100534:	58021800 	.word	0x58021800

08100538 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
u_char MFRC522_Request(u_char reqMode, u_char *TagType)
{
 8100538:	b580      	push	{r7, lr}
 810053a:	b086      	sub	sp, #24
 810053c:	af02      	add	r7, sp, #8
 810053e:	4603      	mov	r3, r0
 8100540:	6039      	str	r1, [r7, #0]
 8100542:	71fb      	strb	r3, [r7, #7]
  u_char status;
  uint backBits; // The received data bits

  Write_MFRC522(BitFramingReg, 0x07);   // TxLastBists = BitFramingReg[2..0]
 8100544:	2107      	movs	r1, #7
 8100546:	200d      	movs	r0, #13
 8100548:	f7ff fede 	bl	8100308 <Write_MFRC522>

  TagType[0] = reqMode;
 810054c:	683b      	ldr	r3, [r7, #0]
 810054e:	79fa      	ldrb	r2, [r7, #7]
 8100550:	701a      	strb	r2, [r3, #0]

  status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8100552:	f107 0308 	add.w	r3, r7, #8
 8100556:	9300      	str	r3, [sp, #0]
 8100558:	683b      	ldr	r3, [r7, #0]
 810055a:	2201      	movs	r2, #1
 810055c:	6839      	ldr	r1, [r7, #0]
 810055e:	200c      	movs	r0, #12
 8100560:	f000 f80f 	bl	8100582 <MFRC522_ToCard>
 8100564:	4603      	mov	r3, r0
 8100566:	73fb      	strb	r3, [r7, #15]
  if ((status != MI_OK) || (backBits != 0x10)) {
 8100568:	7bfb      	ldrb	r3, [r7, #15]
 810056a:	2b00      	cmp	r3, #0
 810056c:	d102      	bne.n	8100574 <MFRC522_Request+0x3c>
 810056e:	68bb      	ldr	r3, [r7, #8]
 8100570:	2b10      	cmp	r3, #16
 8100572:	d001      	beq.n	8100578 <MFRC522_Request+0x40>
    status = MI_ERR;
 8100574:	2302      	movs	r3, #2
 8100576:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8100578:	7bfb      	ldrb	r3, [r7, #15]
}
 810057a:	4618      	mov	r0, r3
 810057c:	3710      	adds	r7, #16
 810057e:	46bd      	mov	sp, r7
 8100580:	bd80      	pop	{r7, pc}

08100582 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
u_char MFRC522_ToCard(u_char command, u_char *sendData, u_char sendLen, u_char *backData, uint *backLen)
{
 8100582:	b590      	push	{r4, r7, lr}
 8100584:	b089      	sub	sp, #36	; 0x24
 8100586:	af00      	add	r7, sp, #0
 8100588:	60b9      	str	r1, [r7, #8]
 810058a:	607b      	str	r3, [r7, #4]
 810058c:	4603      	mov	r3, r0
 810058e:	73fb      	strb	r3, [r7, #15]
 8100590:	4613      	mov	r3, r2
 8100592:	73bb      	strb	r3, [r7, #14]
  u_char status = MI_ERR;
 8100594:	2302      	movs	r3, #2
 8100596:	77fb      	strb	r3, [r7, #31]
  u_char irqEn = 0x00;
 8100598:	2300      	movs	r3, #0
 810059a:	77bb      	strb	r3, [r7, #30]
  u_char waitIRq = 0x00;
 810059c:	2300      	movs	r3, #0
 810059e:	777b      	strb	r3, [r7, #29]
  u_char lastBits;
  u_char n;
  uint i;

  switch (command)
 81005a0:	7bfb      	ldrb	r3, [r7, #15]
 81005a2:	2b0c      	cmp	r3, #12
 81005a4:	d006      	beq.n	81005b4 <MFRC522_ToCard+0x32>
 81005a6:	2b0e      	cmp	r3, #14
 81005a8:	d109      	bne.n	81005be <MFRC522_ToCard+0x3c>
  {
    case PCD_AUTHENT:     // Certification cards close
      {
        irqEn = 0x12;
 81005aa:	2312      	movs	r3, #18
 81005ac:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x10;
 81005ae:	2310      	movs	r3, #16
 81005b0:	777b      	strb	r3, [r7, #29]
        break;
 81005b2:	e005      	b.n	81005c0 <MFRC522_ToCard+0x3e>
      }
    case PCD_TRANSCEIVE:  // Transmit FIFO data
      {
        irqEn = 0x77;
 81005b4:	2377      	movs	r3, #119	; 0x77
 81005b6:	77bb      	strb	r3, [r7, #30]
        waitIRq = 0x30;
 81005b8:	2330      	movs	r3, #48	; 0x30
 81005ba:	777b      	strb	r3, [r7, #29]
        break;
 81005bc:	e000      	b.n	81005c0 <MFRC522_ToCard+0x3e>
      }
    default:
      break;
 81005be:	bf00      	nop
  }

  Write_MFRC522(CommIEnReg, irqEn|0x80);  // Interrupt request
 81005c0:	7fbb      	ldrb	r3, [r7, #30]
 81005c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 81005c6:	b2db      	uxtb	r3, r3
 81005c8:	4619      	mov	r1, r3
 81005ca:	2002      	movs	r0, #2
 81005cc:	f7ff fe9c 	bl	8100308 <Write_MFRC522>
//  Write_MFRC522(CommIEnReg, 0x7F); //Edit Some

  ClearBitMask(CommIrqReg, 0x80);         // Clear all interrupt request bit
 81005d0:	2180      	movs	r1, #128	; 0x80
 81005d2:	2004      	movs	r0, #4
 81005d4:	f7ff ff2b 	bl	810042e <ClearBitMask>

  SetBitMask(FIFOLevelReg, 0x80);         // FlushBuffer=1, FIFO Initialization
 81005d8:	2180      	movs	r1, #128	; 0x80
 81005da:	200a      	movs	r0, #10
 81005dc:	f7ff ff0c 	bl	81003f8 <SetBitMask>


  Write_MFRC522(CommandReg, PCD_IDLE);    // NO action; Cancel the current command
 81005e0:	2100      	movs	r1, #0
 81005e2:	2001      	movs	r0, #1
 81005e4:	f7ff fe90 	bl	8100308 <Write_MFRC522>

  // Writing data to the FIFO
  for (i=0; i<sendLen; i++)
 81005e8:	2300      	movs	r3, #0
 81005ea:	61bb      	str	r3, [r7, #24]
 81005ec:	e00a      	b.n	8100604 <MFRC522_ToCard+0x82>
  {
    Write_MFRC522(FIFODataReg, sendData[i]);
 81005ee:	68ba      	ldr	r2, [r7, #8]
 81005f0:	69bb      	ldr	r3, [r7, #24]
 81005f2:	4413      	add	r3, r2
 81005f4:	781b      	ldrb	r3, [r3, #0]
 81005f6:	4619      	mov	r1, r3
 81005f8:	2009      	movs	r0, #9
 81005fa:	f7ff fe85 	bl	8100308 <Write_MFRC522>
  for (i=0; i<sendLen; i++)
 81005fe:	69bb      	ldr	r3, [r7, #24]
 8100600:	3301      	adds	r3, #1
 8100602:	61bb      	str	r3, [r7, #24]
 8100604:	7bbb      	ldrb	r3, [r7, #14]
 8100606:	69ba      	ldr	r2, [r7, #24]
 8100608:	429a      	cmp	r2, r3
 810060a:	d3f0      	bcc.n	81005ee <MFRC522_ToCard+0x6c>
  }

  // Execute the command
  Write_MFRC522(CommandReg, command);
 810060c:	7bfb      	ldrb	r3, [r7, #15]
 810060e:	4619      	mov	r1, r3
 8100610:	2001      	movs	r0, #1
 8100612:	f7ff fe79 	bl	8100308 <Write_MFRC522>
  if (command == PCD_TRANSCEIVE)
 8100616:	7bfb      	ldrb	r3, [r7, #15]
 8100618:	2b0c      	cmp	r3, #12
 810061a:	d103      	bne.n	8100624 <MFRC522_ToCard+0xa2>
  {
    SetBitMask(BitFramingReg, 0x80);      // StartSend=1,transmission of data starts
 810061c:	2180      	movs	r1, #128	; 0x80
 810061e:	200d      	movs	r0, #13
 8100620:	f7ff feea 	bl	81003f8 <SetBitMask>
  }

  // Waiting to receive data to complete
  i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8100624:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8100628:	61bb      	str	r3, [r7, #24]
  do
  {
    // CommIrqReg[7..0]
    // Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
    n = Read_MFRC522(CommIrqReg);
 810062a:	2004      	movs	r0, #4
 810062c:	f7ff fe9a 	bl	8100364 <Read_MFRC522>
 8100630:	4603      	mov	r3, r0
 8100632:	773b      	strb	r3, [r7, #28]
    i--;
 8100634:	69bb      	ldr	r3, [r7, #24]
 8100636:	3b01      	subs	r3, #1
 8100638:	61bb      	str	r3, [r7, #24]
  }
  while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 810063a:	69bb      	ldr	r3, [r7, #24]
 810063c:	2b00      	cmp	r3, #0
 810063e:	d00a      	beq.n	8100656 <MFRC522_ToCard+0xd4>
 8100640:	7f3b      	ldrb	r3, [r7, #28]
 8100642:	f003 0301 	and.w	r3, r3, #1
 8100646:	2b00      	cmp	r3, #0
 8100648:	d105      	bne.n	8100656 <MFRC522_ToCard+0xd4>
 810064a:	7f3a      	ldrb	r2, [r7, #28]
 810064c:	7f7b      	ldrb	r3, [r7, #29]
 810064e:	4013      	ands	r3, r2
 8100650:	b2db      	uxtb	r3, r3
 8100652:	2b00      	cmp	r3, #0
 8100654:	d0e9      	beq.n	810062a <MFRC522_ToCard+0xa8>

  ClearBitMask(BitFramingReg, 0x80);      // StartSend=0
 8100656:	2180      	movs	r1, #128	; 0x80
 8100658:	200d      	movs	r0, #13
 810065a:	f7ff fee8 	bl	810042e <ClearBitMask>

  if (i != 0)
 810065e:	69bb      	ldr	r3, [r7, #24]
 8100660:	2b00      	cmp	r3, #0
 8100662:	d052      	beq.n	810070a <MFRC522_ToCard+0x188>
  {
    if(!(Read_MFRC522(ErrorReg) & 0x1B))  // BufferOvfl Collerr CRCErr ProtecolErr
 8100664:	2006      	movs	r0, #6
 8100666:	f7ff fe7d 	bl	8100364 <Read_MFRC522>
 810066a:	4603      	mov	r3, r0
 810066c:	f003 031b 	and.w	r3, r3, #27
 8100670:	2b00      	cmp	r3, #0
 8100672:	d148      	bne.n	8100706 <MFRC522_ToCard+0x184>
    {
      status = MI_OK;
 8100674:	2300      	movs	r3, #0
 8100676:	77fb      	strb	r3, [r7, #31]
      if (n & irqEn & 0x01)
 8100678:	7f3a      	ldrb	r2, [r7, #28]
 810067a:	7fbb      	ldrb	r3, [r7, #30]
 810067c:	4013      	ands	r3, r2
 810067e:	b2db      	uxtb	r3, r3
 8100680:	f003 0301 	and.w	r3, r3, #1
 8100684:	2b00      	cmp	r3, #0
 8100686:	d001      	beq.n	810068c <MFRC522_ToCard+0x10a>
      {
        status = MI_NOTAGERR;             // ??
 8100688:	2301      	movs	r3, #1
 810068a:	77fb      	strb	r3, [r7, #31]
      }

      if (command == PCD_TRANSCEIVE)
 810068c:	7bfb      	ldrb	r3, [r7, #15]
 810068e:	2b0c      	cmp	r3, #12
 8100690:	d13b      	bne.n	810070a <MFRC522_ToCard+0x188>
      {
        n = Read_MFRC522(FIFOLevelReg);
 8100692:	200a      	movs	r0, #10
 8100694:	f7ff fe66 	bl	8100364 <Read_MFRC522>
 8100698:	4603      	mov	r3, r0
 810069a:	773b      	strb	r3, [r7, #28]
        lastBits = Read_MFRC522(ControlReg) & 0x07;
 810069c:	200c      	movs	r0, #12
 810069e:	f7ff fe61 	bl	8100364 <Read_MFRC522>
 81006a2:	4603      	mov	r3, r0
 81006a4:	f003 0307 	and.w	r3, r3, #7
 81006a8:	75fb      	strb	r3, [r7, #23]
        if (lastBits)
 81006aa:	7dfb      	ldrb	r3, [r7, #23]
 81006ac:	2b00      	cmp	r3, #0
 81006ae:	d008      	beq.n	81006c2 <MFRC522_ToCard+0x140>
        {
          *backLen = (n-1)*8 + lastBits;
 81006b0:	7f3b      	ldrb	r3, [r7, #28]
 81006b2:	3b01      	subs	r3, #1
 81006b4:	00da      	lsls	r2, r3, #3
 81006b6:	7dfb      	ldrb	r3, [r7, #23]
 81006b8:	4413      	add	r3, r2
 81006ba:	461a      	mov	r2, r3
 81006bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81006be:	601a      	str	r2, [r3, #0]
 81006c0:	e004      	b.n	81006cc <MFRC522_ToCard+0x14a>
        }
        else
        {
          *backLen = n*8;
 81006c2:	7f3b      	ldrb	r3, [r7, #28]
 81006c4:	00db      	lsls	r3, r3, #3
 81006c6:	461a      	mov	r2, r3
 81006c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81006ca:	601a      	str	r2, [r3, #0]
        }

        if (n == 0)
 81006cc:	7f3b      	ldrb	r3, [r7, #28]
 81006ce:	2b00      	cmp	r3, #0
 81006d0:	d101      	bne.n	81006d6 <MFRC522_ToCard+0x154>
        {
          n = 1;
 81006d2:	2301      	movs	r3, #1
 81006d4:	773b      	strb	r3, [r7, #28]
        }
        if (n > MAX_LEN)
 81006d6:	7f3b      	ldrb	r3, [r7, #28]
 81006d8:	2b10      	cmp	r3, #16
 81006da:	d901      	bls.n	81006e0 <MFRC522_ToCard+0x15e>
        {
          n = MAX_LEN;
 81006dc:	2310      	movs	r3, #16
 81006de:	773b      	strb	r3, [r7, #28]
        }

        // Reading the received data in FIFO
        for (i=0; i<n; i++)
 81006e0:	2300      	movs	r3, #0
 81006e2:	61bb      	str	r3, [r7, #24]
 81006e4:	e00a      	b.n	81006fc <MFRC522_ToCard+0x17a>
        {
          backData[i] = Read_MFRC522(FIFODataReg);
 81006e6:	687a      	ldr	r2, [r7, #4]
 81006e8:	69bb      	ldr	r3, [r7, #24]
 81006ea:	18d4      	adds	r4, r2, r3
 81006ec:	2009      	movs	r0, #9
 81006ee:	f7ff fe39 	bl	8100364 <Read_MFRC522>
 81006f2:	4603      	mov	r3, r0
 81006f4:	7023      	strb	r3, [r4, #0]
        for (i=0; i<n; i++)
 81006f6:	69bb      	ldr	r3, [r7, #24]
 81006f8:	3301      	adds	r3, #1
 81006fa:	61bb      	str	r3, [r7, #24]
 81006fc:	7f3b      	ldrb	r3, [r7, #28]
 81006fe:	69ba      	ldr	r2, [r7, #24]
 8100700:	429a      	cmp	r2, r3
 8100702:	d3f0      	bcc.n	81006e6 <MFRC522_ToCard+0x164>
 8100704:	e001      	b.n	810070a <MFRC522_ToCard+0x188>
        }
      }
    }
    else {
      //printf("~~~ buffer overflow, collerr, crcerr, or protecolerr\r\n");
      status = MI_ERR;
 8100706:	2302      	movs	r3, #2
 8100708:	77fb      	strb	r3, [r7, #31]
  }
  else {
    //printf("~~~ request timed out\r\n");
  }

  return status;
 810070a:	7ffb      	ldrb	r3, [r7, #31]
}
 810070c:	4618      	mov	r0, r3
 810070e:	3724      	adds	r7, #36	; 0x24
 8100710:	46bd      	mov	sp, r7
 8100712:	bd90      	pop	{r4, r7, pc}

08100714 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
u_char MFRC522_Anticoll(u_char *serNum)
{
 8100714:	b580      	push	{r7, lr}
 8100716:	b086      	sub	sp, #24
 8100718:	af02      	add	r7, sp, #8
 810071a:	6078      	str	r0, [r7, #4]
  u_char status;
  u_char i;
  u_char serNumCheck=0;
 810071c:	2300      	movs	r3, #0
 810071e:	737b      	strb	r3, [r7, #13]
  uint unLen;


  //ClearBitMask(Status2Reg, 0x08);		//TempSensclear
  //ClearBitMask(CollReg,0x80);			//ValuesAfterColl
  Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8100720:	2100      	movs	r1, #0
 8100722:	200d      	movs	r0, #13
 8100724:	f7ff fdf0 	bl	8100308 <Write_MFRC522>

  serNum[0] = PICC_ANTICOLL;
 8100728:	687b      	ldr	r3, [r7, #4]
 810072a:	2293      	movs	r2, #147	; 0x93
 810072c:	701a      	strb	r2, [r3, #0]
  serNum[1] = 0x20;
 810072e:	687b      	ldr	r3, [r7, #4]
 8100730:	3301      	adds	r3, #1
 8100732:	2220      	movs	r2, #32
 8100734:	701a      	strb	r2, [r3, #0]
  status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8100736:	f107 0308 	add.w	r3, r7, #8
 810073a:	9300      	str	r3, [sp, #0]
 810073c:	687b      	ldr	r3, [r7, #4]
 810073e:	2202      	movs	r2, #2
 8100740:	6879      	ldr	r1, [r7, #4]
 8100742:	200c      	movs	r0, #12
 8100744:	f7ff ff1d 	bl	8100582 <MFRC522_ToCard>
 8100748:	4603      	mov	r3, r0
 810074a:	73fb      	strb	r3, [r7, #15]

  if (status == MI_OK)
 810074c:	7bfb      	ldrb	r3, [r7, #15]
 810074e:	2b00      	cmp	r3, #0
 8100750:	d118      	bne.n	8100784 <MFRC522_Anticoll+0x70>
  {
    //Check card serial number
    for (i=0; i<4; i++)
 8100752:	2300      	movs	r3, #0
 8100754:	73bb      	strb	r3, [r7, #14]
 8100756:	e009      	b.n	810076c <MFRC522_Anticoll+0x58>
    {
      serNumCheck ^= serNum[i];
 8100758:	7bbb      	ldrb	r3, [r7, #14]
 810075a:	687a      	ldr	r2, [r7, #4]
 810075c:	4413      	add	r3, r2
 810075e:	781a      	ldrb	r2, [r3, #0]
 8100760:	7b7b      	ldrb	r3, [r7, #13]
 8100762:	4053      	eors	r3, r2
 8100764:	737b      	strb	r3, [r7, #13]
    for (i=0; i<4; i++)
 8100766:	7bbb      	ldrb	r3, [r7, #14]
 8100768:	3301      	adds	r3, #1
 810076a:	73bb      	strb	r3, [r7, #14]
 810076c:	7bbb      	ldrb	r3, [r7, #14]
 810076e:	2b03      	cmp	r3, #3
 8100770:	d9f2      	bls.n	8100758 <MFRC522_Anticoll+0x44>
    }
    if (serNumCheck != serNum[i])
 8100772:	7bbb      	ldrb	r3, [r7, #14]
 8100774:	687a      	ldr	r2, [r7, #4]
 8100776:	4413      	add	r3, r2
 8100778:	781b      	ldrb	r3, [r3, #0]
 810077a:	7b7a      	ldrb	r2, [r7, #13]
 810077c:	429a      	cmp	r2, r3
 810077e:	d001      	beq.n	8100784 <MFRC522_Anticoll+0x70>
    {
      status = MI_ERR;
 8100780:	2302      	movs	r3, #2
 8100782:	73fb      	strb	r3, [r7, #15]
    }
  }

  //SetBitMask(CollReg, 0x80);		//ValuesAfterColl=1

  return status;
 8100784:	7bfb      	ldrb	r3, [r7, #15]
}
 8100786:	4618      	mov	r0, r3
 8100788:	3710      	adds	r7, #16
 810078a:	46bd      	mov	sp, r7
 810078c:	bd80      	pop	{r7, pc}
	...

08100790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100790:	b580      	push	{r7, lr}
 8100792:	b082      	sub	sp, #8
 8100794:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100796:	4b90      	ldr	r3, [pc, #576]	; (81009d8 <main+0x248>)
 8100798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810079c:	4a8e      	ldr	r2, [pc, #568]	; (81009d8 <main+0x248>)
 810079e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81007a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81007a6:	4b8c      	ldr	r3, [pc, #560]	; (81009d8 <main+0x248>)
 81007a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81007ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81007b0:	603b      	str	r3, [r7, #0]
 81007b2:	683b      	ldr	r3, [r7, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81007b4:	2001      	movs	r0, #1
 81007b6:	f000 ff07 	bl	81015c8 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81007ba:	f000 ff91 	bl	81016e0 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81007be:	2201      	movs	r2, #1
 81007c0:	2102      	movs	r1, #2
 81007c2:	2000      	movs	r0, #0
 81007c4:	f000 ff12 	bl	81015ec <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81007c8:	4b84      	ldr	r3, [pc, #528]	; (81009dc <main+0x24c>)
 81007ca:	681b      	ldr	r3, [r3, #0]
 81007cc:	091b      	lsrs	r3, r3, #4
 81007ce:	f003 030f 	and.w	r3, r3, #15
 81007d2:	2b07      	cmp	r3, #7
 81007d4:	d108      	bne.n	81007e8 <main+0x58>
 81007d6:	4b82      	ldr	r3, [pc, #520]	; (81009e0 <main+0x250>)
 81007d8:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 81007dc:	4a80      	ldr	r2, [pc, #512]	; (81009e0 <main+0x250>)
 81007de:	f043 0301 	orr.w	r3, r3, #1
 81007e2:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 81007e6:	e007      	b.n	81007f8 <main+0x68>
 81007e8:	4b7d      	ldr	r3, [pc, #500]	; (81009e0 <main+0x250>)
 81007ea:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81007ee:	4a7c      	ldr	r2, [pc, #496]	; (81009e0 <main+0x250>)
 81007f0:	f043 0301 	orr.w	r3, r3, #1
 81007f4:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81007f8:	f000 fb1a 	bl	8100e30 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81007fc:	f000 f968 	bl	8100ad0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8100800:	f000 f910 	bl	8100a24 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // Reset RC522
   HAL_GPIO_WritePin(RC522_Rst_GPIO_Port, RC522_Rst_Pin, GPIO_PIN_SET);
 8100804:	2201      	movs	r2, #1
 8100806:	2120      	movs	r1, #32
 8100808:	4876      	ldr	r0, [pc, #472]	; (81009e4 <main+0x254>)
 810080a:	f000 fea9 	bl	8101560 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 810080e:	2201      	movs	r2, #1
 8100810:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100814:	4874      	ldr	r0, [pc, #464]	; (81009e8 <main+0x258>)
 8100816:	f000 fea3 	bl	8101560 <HAL_GPIO_WritePin>
   HAL_Delay(100);
 810081a:	2064      	movs	r0, #100	; 0x64
 810081c:	f000 fbbc 	bl	8100f98 <HAL_Delay>
   MFRC522_Init();
 8100820:	f7ff fe36 	bl	8100490 <MFRC522_Init>

   HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_SET);
 8100824:	2201      	movs	r2, #1
 8100826:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810082a:	486f      	ldr	r0, [pc, #444]	; (81009e8 <main+0x258>)
 810082c:	f000 fe98 	bl	8101560 <HAL_GPIO_WritePin>
   status = Read_MFRC522(VersionReg);
 8100830:	2037      	movs	r0, #55	; 0x37
 8100832:	f7ff fd97 	bl	8100364 <Read_MFRC522>
 8100836:	4603      	mov	r3, r0
 8100838:	461a      	mov	r2, r3
 810083a:	4b6c      	ldr	r3, [pc, #432]	; (81009ec <main+0x25c>)
 810083c:	701a      	strb	r2, [r3, #0]

   testFlag = 1;
 810083e:	4b6c      	ldr	r3, [pc, #432]	; (81009f0 <main+0x260>)
 8100840:	2201      	movs	r2, #1
 8100842:	701a      	strb	r2, [r3, #0]
   testStatus= 99;
 8100844:	4b6b      	ldr	r3, [pc, #428]	; (81009f4 <main+0x264>)
 8100846:	2263      	movs	r2, #99	; 0x63
 8100848:	701a      	strb	r2, [r3, #0]
   testCount=0;
 810084a:	4b6b      	ldr	r3, [pc, #428]	; (81009f8 <main+0x268>)
 810084c:	2200      	movs	r2, #0
 810084e:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      if(HAL_GetTick() - timemsM4_LED > 1000)
 8100850:	f000 fb96 	bl	8100f80 <HAL_GetTick>
 8100854:	4602      	mov	r2, r0
 8100856:	4b69      	ldr	r3, [pc, #420]	; (81009fc <main+0x26c>)
 8100858:	681b      	ldr	r3, [r3, #0]
 810085a:	1ad3      	subs	r3, r2, r3
 810085c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8100860:	d908      	bls.n	8100874 <main+0xe4>
      {
    	  timemsM4_LED = HAL_GetTick();
 8100862:	f000 fb8d 	bl	8100f80 <HAL_GetTick>
 8100866:	4603      	mov	r3, r0
 8100868:	4a64      	ldr	r2, [pc, #400]	; (81009fc <main+0x26c>)
 810086a:	6013      	str	r3, [r2, #0]
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 810086c:	2102      	movs	r1, #2
 810086e:	4864      	ldr	r0, [pc, #400]	; (8100a00 <main+0x270>)
 8100870:	f000 fe8f 	bl	8101592 <HAL_GPIO_TogglePin>
      }

   	  //////
      if(HAL_GetTick() - timemsM4 > 100)
 8100874:	f000 fb84 	bl	8100f80 <HAL_GetTick>
 8100878:	4602      	mov	r2, r0
 810087a:	4b62      	ldr	r3, [pc, #392]	; (8100a04 <main+0x274>)
 810087c:	681b      	ldr	r3, [r3, #0]
 810087e:	1ad3      	subs	r3, r2, r3
 8100880:	2b64      	cmp	r3, #100	; 0x64
 8100882:	d9e5      	bls.n	8100850 <main+0xc0>
      {
    	  timemsM4 = HAL_GetTick();
 8100884:	f000 fb7c 	bl	8100f80 <HAL_GetTick>
 8100888:	4603      	mov	r3, r0
 810088a:	4a5e      	ldr	r2, [pc, #376]	; (8100a04 <main+0x274>)
 810088c:	6013      	str	r3, [r2, #0]
      	 testvar = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 810088e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8100892:	485d      	ldr	r0, [pc, #372]	; (8100a08 <main+0x278>)
 8100894:	f000 fe4c 	bl	8101530 <HAL_GPIO_ReadPin>
 8100898:	4603      	mov	r3, r0
 810089a:	461a      	mov	r2, r3
 810089c:	4b5b      	ldr	r3, [pc, #364]	; (8100a0c <main+0x27c>)
 810089e:	701a      	strb	r2, [r3, #0]
      	 if(testvar == GPIO_PIN_SET && testFlag == 1)
 81008a0:	4b5a      	ldr	r3, [pc, #360]	; (8100a0c <main+0x27c>)
 81008a2:	781b      	ldrb	r3, [r3, #0]
 81008a4:	2b01      	cmp	r3, #1
 81008a6:	d16f      	bne.n	8100988 <main+0x1f8>
 81008a8:	4b51      	ldr	r3, [pc, #324]	; (81009f0 <main+0x260>)
 81008aa:	781b      	ldrb	r3, [r3, #0]
 81008ac:	2b01      	cmp	r3, #1
 81008ae:	d16b      	bne.n	8100988 <main+0x1f8>
      	 {
      		testCount+=1;
 81008b0:	4b51      	ldr	r3, [pc, #324]	; (81009f8 <main+0x268>)
 81008b2:	681b      	ldr	r3, [r3, #0]
 81008b4:	3301      	adds	r3, #1
 81008b6:	4a50      	ldr	r2, [pc, #320]	; (81009f8 <main+0x268>)
 81008b8:	6013      	str	r3, [r2, #0]
      		testStatus= 1;
 81008ba:	4b4e      	ldr	r3, [pc, #312]	; (81009f4 <main+0x264>)
 81008bc:	2201      	movs	r2, #1
 81008be:	701a      	strb	r2, [r3, #0]
      		testFlag = 0;
 81008c0:	4b4b      	ldr	r3, [pc, #300]	; (81009f0 <main+0x260>)
 81008c2:	2200      	movs	r2, #0
 81008c4:	701a      	strb	r2, [r3, #0]
      		 HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 81008c6:	2200      	movs	r2, #0
 81008c8:	2101      	movs	r1, #1
 81008ca:	4846      	ldr	r0, [pc, #280]	; (81009e4 <main+0x254>)
 81008cc:	f000 fe48 	bl	8101560 <HAL_GPIO_WritePin>
       	  if(hspi1.State == HAL_SPI_STATE_READY)
 81008d0:	4b4f      	ldr	r3, [pc, #316]	; (8100a10 <main+0x280>)
 81008d2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81008d6:	b2db      	uxtb	r3, r3
 81008d8:	2b01      	cmp	r3, #1
 81008da:	d17a      	bne.n	81009d2 <main+0x242>
       	  {

       		  tsest+=1;
 81008dc:	4b4d      	ldr	r3, [pc, #308]	; (8100a14 <main+0x284>)
 81008de:	edd3 7a00 	vldr	s15, [r3]
 81008e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81008e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 81008ea:	4b4a      	ldr	r3, [pc, #296]	; (8100a14 <main+0x284>)
 81008ec:	edc3 7a00 	vstr	s15, [r3]
   //    		  test_bits = (((testDataM7<<1) & 0x7E));
   //    		  HAL_SPI_Transmit(&MFRC522_PORT, &test_bits, 1, 500);
   //    		  testDataM7 = 0x0F;
   //    		  HAL_SPI_Transmit(&MFRC522_PORT, &testDataM7, 1, 500);
   //    		  HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_SET);
       		  for (int i = 0; i < 16; i++)
 81008f0:	2300      	movs	r3, #0
 81008f2:	607b      	str	r3, [r7, #4]
 81008f4:	e007      	b.n	8100906 <main+0x176>
       		  {
       			  cardstr[i] = 0;
 81008f6:	4a48      	ldr	r2, [pc, #288]	; (8100a18 <main+0x288>)
 81008f8:	687b      	ldr	r3, [r7, #4]
 81008fa:	4413      	add	r3, r2
 81008fc:	2200      	movs	r2, #0
 81008fe:	701a      	strb	r2, [r3, #0]
       		  for (int i = 0; i < 16; i++)
 8100900:	687b      	ldr	r3, [r7, #4]
 8100902:	3301      	adds	r3, #1
 8100904:	607b      	str	r3, [r7, #4]
 8100906:	687b      	ldr	r3, [r7, #4]
 8100908:	2b0f      	cmp	r3, #15
 810090a:	ddf4      	ble.n	81008f6 <main+0x166>
       		  }
       		  status = 99;
 810090c:	4b37      	ldr	r3, [pc, #220]	; (81009ec <main+0x25c>)
 810090e:	2263      	movs	r2, #99	; 0x63
 8100910:	701a      	strb	r2, [r3, #0]
       		  // Find cards
       		  status = MFRC522_Request(PICC_REQIDL, cardstr);
 8100912:	4941      	ldr	r1, [pc, #260]	; (8100a18 <main+0x288>)
 8100914:	2026      	movs	r0, #38	; 0x26
 8100916:	f7ff fe0f 	bl	8100538 <MFRC522_Request>
 810091a:	4603      	mov	r3, r0
 810091c:	461a      	mov	r2, r3
 810091e:	4b33      	ldr	r3, [pc, #204]	; (81009ec <main+0x25c>)
 8100920:	701a      	strb	r2, [r3, #0]
       		  if(status == MI_OK)
 8100922:	4b32      	ldr	r3, [pc, #200]	; (81009ec <main+0x25c>)
 8100924:	781b      	ldrb	r3, [r3, #0]
 8100926:	2b00      	cmp	r3, #0
 8100928:	d153      	bne.n	81009d2 <main+0x242>
       		  {
       			  result = 0;
 810092a:	4b3c      	ldr	r3, [pc, #240]	; (8100a1c <main+0x28c>)
 810092c:	2200      	movs	r2, #0
 810092e:	801a      	strh	r2, [r3, #0]
       			  result++;
 8100930:	4b3a      	ldr	r3, [pc, #232]	; (8100a1c <main+0x28c>)
 8100932:	881b      	ldrh	r3, [r3, #0]
 8100934:	3301      	adds	r3, #1
 8100936:	b29a      	uxth	r2, r3
 8100938:	4b38      	ldr	r3, [pc, #224]	; (8100a1c <main+0x28c>)
 810093a:	801a      	strh	r2, [r3, #0]
       			  status = MFRC522_Anticoll(cardstr);
 810093c:	4836      	ldr	r0, [pc, #216]	; (8100a18 <main+0x288>)
 810093e:	f7ff fee9 	bl	8100714 <MFRC522_Anticoll>
 8100942:	4603      	mov	r3, r0
 8100944:	461a      	mov	r2, r3
 8100946:	4b29      	ldr	r3, [pc, #164]	; (81009ec <main+0x25c>)
 8100948:	701a      	strb	r2, [r3, #0]
       			  if(status == MI_OK)
 810094a:	4b28      	ldr	r3, [pc, #160]	; (81009ec <main+0x25c>)
 810094c:	781b      	ldrb	r3, [r3, #0]
 810094e:	2b00      	cmp	r3, #0
 8100950:	d13f      	bne.n	81009d2 <main+0x242>
       			  {
       				  result++;
 8100952:	4b32      	ldr	r3, [pc, #200]	; (8100a1c <main+0x28c>)
 8100954:	881b      	ldrh	r3, [r3, #0]
 8100956:	3301      	adds	r3, #1
 8100958:	b29a      	uxth	r2, r3
 810095a:	4b30      	ldr	r3, [pc, #192]	; (8100a1c <main+0x28c>)
 810095c:	801a      	strh	r2, [r3, #0]
       				  UID[0] = cardstr[0];
 810095e:	4b2e      	ldr	r3, [pc, #184]	; (8100a18 <main+0x288>)
 8100960:	781a      	ldrb	r2, [r3, #0]
 8100962:	4b2f      	ldr	r3, [pc, #188]	; (8100a20 <main+0x290>)
 8100964:	701a      	strb	r2, [r3, #0]
       				  UID[1] = cardstr[1];
 8100966:	4b2c      	ldr	r3, [pc, #176]	; (8100a18 <main+0x288>)
 8100968:	785a      	ldrb	r2, [r3, #1]
 810096a:	4b2d      	ldr	r3, [pc, #180]	; (8100a20 <main+0x290>)
 810096c:	705a      	strb	r2, [r3, #1]
       				  UID[2] = cardstr[2];
 810096e:	4b2a      	ldr	r3, [pc, #168]	; (8100a18 <main+0x288>)
 8100970:	789a      	ldrb	r2, [r3, #2]
 8100972:	4b2b      	ldr	r3, [pc, #172]	; (8100a20 <main+0x290>)
 8100974:	709a      	strb	r2, [r3, #2]
       				  UID[3] = cardstr[3];
 8100976:	4b28      	ldr	r3, [pc, #160]	; (8100a18 <main+0x288>)
 8100978:	78da      	ldrb	r2, [r3, #3]
 810097a:	4b29      	ldr	r3, [pc, #164]	; (8100a20 <main+0x290>)
 810097c:	70da      	strb	r2, [r3, #3]
       				  UID[4] = cardstr[4];
 810097e:	4b26      	ldr	r3, [pc, #152]	; (8100a18 <main+0x288>)
 8100980:	791a      	ldrb	r2, [r3, #4]
 8100982:	4b27      	ldr	r3, [pc, #156]	; (8100a20 <main+0x290>)
 8100984:	711a      	strb	r2, [r3, #4]
       	  if(hspi1.State == HAL_SPI_STATE_READY)
 8100986:	e024      	b.n	81009d2 <main+0x242>
       			  }
       		  }
       	  }
      	 }
      	 else if (testvar == GPIO_PIN_RESET && testFlag == 0)
 8100988:	4b20      	ldr	r3, [pc, #128]	; (8100a0c <main+0x27c>)
 810098a:	781b      	ldrb	r3, [r3, #0]
 810098c:	2b00      	cmp	r3, #0
 810098e:	d10f      	bne.n	81009b0 <main+0x220>
 8100990:	4b17      	ldr	r3, [pc, #92]	; (81009f0 <main+0x260>)
 8100992:	781b      	ldrb	r3, [r3, #0]
 8100994:	2b00      	cmp	r3, #0
 8100996:	d10b      	bne.n	81009b0 <main+0x220>
      	 {
      		testStatus=2;
 8100998:	4b16      	ldr	r3, [pc, #88]	; (81009f4 <main+0x264>)
 810099a:	2202      	movs	r2, #2
 810099c:	701a      	strb	r2, [r3, #0]
      		testFlag = 1;
 810099e:	4b14      	ldr	r3, [pc, #80]	; (81009f0 <main+0x260>)
 81009a0:	2201      	movs	r2, #1
 81009a2:	701a      	strb	r2, [r3, #0]
      		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 81009a4:	2201      	movs	r2, #1
 81009a6:	2101      	movs	r1, #1
 81009a8:	480e      	ldr	r0, [pc, #56]	; (81009e4 <main+0x254>)
 81009aa:	f000 fdd9 	bl	8101560 <HAL_GPIO_WritePin>
 81009ae:	e011      	b.n	81009d4 <main+0x244>
      	 }
      	 else if (testvar == GPIO_PIN_SET && testFlag == 0)
 81009b0:	4b16      	ldr	r3, [pc, #88]	; (8100a0c <main+0x27c>)
 81009b2:	781b      	ldrb	r3, [r3, #0]
 81009b4:	2b01      	cmp	r3, #1
 81009b6:	f47f af4b 	bne.w	8100850 <main+0xc0>
 81009ba:	4b0d      	ldr	r3, [pc, #52]	; (81009f0 <main+0x260>)
 81009bc:	781b      	ldrb	r3, [r3, #0]
 81009be:	2b00      	cmp	r3, #0
 81009c0:	f47f af46 	bne.w	8100850 <main+0xc0>
      	 {
      		testStatus= 3;
 81009c4:	4b0b      	ldr	r3, [pc, #44]	; (81009f4 <main+0x264>)
 81009c6:	2203      	movs	r2, #3
 81009c8:	701a      	strb	r2, [r3, #0]
      		testFlag = 0;
 81009ca:	4b09      	ldr	r3, [pc, #36]	; (81009f0 <main+0x260>)
 81009cc:	2200      	movs	r2, #0
 81009ce:	701a      	strb	r2, [r3, #0]
 81009d0:	e73e      	b.n	8100850 <main+0xc0>
       	  if(hspi1.State == HAL_SPI_STATE_READY)
 81009d2:	bf00      	nop
      if(HAL_GetTick() - timemsM4_LED > 1000)
 81009d4:	e73c      	b.n	8100850 <main+0xc0>
 81009d6:	bf00      	nop
 81009d8:	58024400 	.word	0x58024400
 81009dc:	e000ed00 	.word	0xe000ed00
 81009e0:	58026400 	.word	0x58026400
 81009e4:	58020400 	.word	0x58020400
 81009e8:	58021800 	.word	0x58021800
 81009ec:	100000c8 	.word	0x100000c8
 81009f0:	100000b5 	.word	0x100000b5
 81009f4:	100000b6 	.word	0x100000b6
 81009f8:	100000b8 	.word	0x100000b8
 81009fc:	100000c0 	.word	0x100000c0
 8100a00:	58021000 	.word	0x58021000
 8100a04:	100000bc 	.word	0x100000bc
 8100a08:	58020800 	.word	0x58020800
 8100a0c:	100000b4 	.word	0x100000b4
 8100a10:	1000002c 	.word	0x1000002c
 8100a14:	100000c4 	.word	0x100000c4
 8100a18:	100000cc 	.word	0x100000cc
 8100a1c:	100000de 	.word	0x100000de
 8100a20:	100000e0 	.word	0x100000e0

08100a24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8100a24:	b580      	push	{r7, lr}
 8100a26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8100a28:	4b27      	ldr	r3, [pc, #156]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a2a:	4a28      	ldr	r2, [pc, #160]	; (8100acc <MX_SPI1_Init+0xa8>)
 8100a2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8100a2e:	4b26      	ldr	r3, [pc, #152]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a30:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8100a34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8100a36:	4b24      	ldr	r3, [pc, #144]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a38:	2200      	movs	r2, #0
 8100a3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8100a3c:	4b22      	ldr	r3, [pc, #136]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a3e:	2207      	movs	r2, #7
 8100a40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100a42:	4b21      	ldr	r3, [pc, #132]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a44:	2200      	movs	r2, #0
 8100a46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100a48:	4b1f      	ldr	r3, [pc, #124]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a4a:	2200      	movs	r2, #0
 8100a4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8100a4e:	4b1e      	ldr	r3, [pc, #120]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a50:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8100a54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8100a56:	4b1c      	ldr	r3, [pc, #112]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a58:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8100a5c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100a5e:	4b1a      	ldr	r3, [pc, #104]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a60:	2200      	movs	r2, #0
 8100a62:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8100a64:	4b18      	ldr	r3, [pc, #96]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a66:	2200      	movs	r2, #0
 8100a68:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100a6a:	4b17      	ldr	r3, [pc, #92]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a6c:	2200      	movs	r2, #0
 8100a6e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8100a70:	4b15      	ldr	r3, [pc, #84]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a72:	2200      	movs	r2, #0
 8100a74:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100a76:	4b14      	ldr	r3, [pc, #80]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8100a7c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100a7e:	4b12      	ldr	r3, [pc, #72]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a80:	2200      	movs	r2, #0
 8100a82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100a84:	4b10      	ldr	r3, [pc, #64]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a86:	2200      	movs	r2, #0
 8100a88:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100a8a:	4b0f      	ldr	r3, [pc, #60]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a8c:	2200      	movs	r2, #0
 8100a8e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100a90:	4b0d      	ldr	r3, [pc, #52]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a92:	2200      	movs	r2, #0
 8100a94:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100a96:	4b0c      	ldr	r3, [pc, #48]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a98:	2200      	movs	r2, #0
 8100a9a:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100a9c:	4b0a      	ldr	r3, [pc, #40]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100a9e:	2200      	movs	r2, #0
 8100aa0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100aa2:	4b09      	ldr	r3, [pc, #36]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100aa4:	2200      	movs	r2, #0
 8100aa6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100aa8:	4b07      	ldr	r3, [pc, #28]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100aaa:	2200      	movs	r2, #0
 8100aac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100aae:	4b06      	ldr	r3, [pc, #24]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100ab0:	2200      	movs	r2, #0
 8100ab2:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8100ab4:	4804      	ldr	r0, [pc, #16]	; (8100ac8 <MX_SPI1_Init+0xa4>)
 8100ab6:	f000 ff9b 	bl	81019f0 <HAL_SPI_Init>
 8100aba:	4603      	mov	r3, r0
 8100abc:	2b00      	cmp	r3, #0
 8100abe:	d001      	beq.n	8100ac4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8100ac0:	f000 f8d8 	bl	8100c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8100ac4:	bf00      	nop
 8100ac6:	bd80      	pop	{r7, pc}
 8100ac8:	1000002c 	.word	0x1000002c
 8100acc:	40013000 	.word	0x40013000

08100ad0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100ad0:	b580      	push	{r7, lr}
 8100ad2:	b08c      	sub	sp, #48	; 0x30
 8100ad4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100ad6:	f107 031c 	add.w	r3, r7, #28
 8100ada:	2200      	movs	r2, #0
 8100adc:	601a      	str	r2, [r3, #0]
 8100ade:	605a      	str	r2, [r3, #4]
 8100ae0:	609a      	str	r2, [r3, #8]
 8100ae2:	60da      	str	r2, [r3, #12]
 8100ae4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8100ae6:	4b5d      	ldr	r3, [pc, #372]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100aec:	4a5b      	ldr	r2, [pc, #364]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100aee:	f043 0304 	orr.w	r3, r3, #4
 8100af2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100af6:	4b59      	ldr	r3, [pc, #356]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100afc:	f003 0304 	and.w	r3, r3, #4
 8100b00:	61bb      	str	r3, [r7, #24]
 8100b02:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100b04:	4b55      	ldr	r3, [pc, #340]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b0a:	4a54      	ldr	r2, [pc, #336]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b0c:	f043 0301 	orr.w	r3, r3, #1
 8100b10:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b14:	4b51      	ldr	r3, [pc, #324]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b1a:	f003 0301 	and.w	r3, r3, #1
 8100b1e:	617b      	str	r3, [r7, #20]
 8100b20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100b22:	4b4e      	ldr	r3, [pc, #312]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b28:	4a4c      	ldr	r2, [pc, #304]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b2a:	f043 0302 	orr.w	r3, r3, #2
 8100b2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b32:	4b4a      	ldr	r3, [pc, #296]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b38:	f003 0302 	and.w	r3, r3, #2
 8100b3c:	613b      	str	r3, [r7, #16]
 8100b3e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100b40:	4b46      	ldr	r3, [pc, #280]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b46:	4a45      	ldr	r2, [pc, #276]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b48:	f043 0308 	orr.w	r3, r3, #8
 8100b4c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b50:	4b42      	ldr	r3, [pc, #264]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b56:	f003 0308 	and.w	r3, r3, #8
 8100b5a:	60fb      	str	r3, [r7, #12]
 8100b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100b5e:	4b3f      	ldr	r3, [pc, #252]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b64:	4a3d      	ldr	r2, [pc, #244]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100b6a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b6e:	4b3b      	ldr	r3, [pc, #236]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100b78:	60bb      	str	r3, [r7, #8]
 8100b7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100b7c:	4b37      	ldr	r3, [pc, #220]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b82:	4a36      	ldr	r2, [pc, #216]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b84:	f043 0310 	orr.w	r3, r3, #16
 8100b88:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b8c:	4b33      	ldr	r3, [pc, #204]	; (8100c5c <MX_GPIO_Init+0x18c>)
 8100b8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b92:	f003 0310 	and.w	r3, r3, #16
 8100b96:	607b      	str	r3, [r7, #4]
 8100b98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|RC522_Rst_Pin, GPIO_PIN_RESET);
 8100b9a:	2200      	movs	r2, #0
 8100b9c:	2121      	movs	r1, #33	; 0x21
 8100b9e:	4830      	ldr	r0, [pc, #192]	; (8100c60 <MX_GPIO_Init+0x190>)
 8100ba0:	f000 fcde 	bl	8101560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RC522_CS_GPIO_Port, RC522_CS_Pin, GPIO_PIN_RESET);
 8100ba4:	2200      	movs	r2, #0
 8100ba6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100baa:	482e      	ldr	r0, [pc, #184]	; (8100c64 <MX_GPIO_Init+0x194>)
 8100bac:	f000 fcd8 	bl	8101560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_Sig_GPIO_Port, Test_Sig_Pin, GPIO_PIN_RESET);
 8100bb0:	2200      	movs	r2, #0
 8100bb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8100bb6:	482c      	ldr	r0, [pc, #176]	; (8100c68 <MX_GPIO_Init+0x198>)
 8100bb8:	f000 fcd2 	bl	8101560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8100bbc:	2200      	movs	r2, #0
 8100bbe:	2102      	movs	r1, #2
 8100bc0:	482a      	ldr	r0, [pc, #168]	; (8100c6c <MX_GPIO_Init+0x19c>)
 8100bc2:	f000 fccd 	bl	8101560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8100bc6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100bca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8100bcc:	2300      	movs	r3, #0
 8100bce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100bd0:	2300      	movs	r3, #0
 8100bd2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8100bd4:	f107 031c 	add.w	r3, r7, #28
 8100bd8:	4619      	mov	r1, r3
 8100bda:	4825      	ldr	r0, [pc, #148]	; (8100c70 <MX_GPIO_Init+0x1a0>)
 8100bdc:	f000 faf8 	bl	81011d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin RC522_Rst_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|RC522_Rst_Pin;
 8100be0:	2321      	movs	r3, #33	; 0x21
 8100be2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100be4:	2301      	movs	r3, #1
 8100be6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100be8:	2300      	movs	r3, #0
 8100bea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100bec:	2300      	movs	r3, #0
 8100bee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100bf0:	f107 031c 	add.w	r3, r7, #28
 8100bf4:	4619      	mov	r1, r3
 8100bf6:	481a      	ldr	r0, [pc, #104]	; (8100c60 <MX_GPIO_Init+0x190>)
 8100bf8:	f000 faea 	bl	81011d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RC522_CS_Pin */
  GPIO_InitStruct.Pin = RC522_CS_Pin;
 8100bfc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100c00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100c02:	2301      	movs	r3, #1
 8100c04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c06:	2300      	movs	r3, #0
 8100c08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c0a:	2300      	movs	r3, #0
 8100c0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RC522_CS_GPIO_Port, &GPIO_InitStruct);
 8100c0e:	f107 031c 	add.w	r3, r7, #28
 8100c12:	4619      	mov	r1, r3
 8100c14:	4813      	ldr	r0, [pc, #76]	; (8100c64 <MX_GPIO_Init+0x194>)
 8100c16:	f000 fadb 	bl	81011d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Test_Sig_Pin */
  GPIO_InitStruct.Pin = Test_Sig_Pin;
 8100c1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8100c1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100c20:	2301      	movs	r3, #1
 8100c22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c24:	2300      	movs	r3, #0
 8100c26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c28:	2300      	movs	r3, #0
 8100c2a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Test_Sig_GPIO_Port, &GPIO_InitStruct);
 8100c2c:	f107 031c 	add.w	r3, r7, #28
 8100c30:	4619      	mov	r1, r3
 8100c32:	480d      	ldr	r0, [pc, #52]	; (8100c68 <MX_GPIO_Init+0x198>)
 8100c34:	f000 facc 	bl	81011d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8100c38:	2302      	movs	r3, #2
 8100c3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100c3c:	2301      	movs	r3, #1
 8100c3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c40:	2300      	movs	r3, #0
 8100c42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c44:	2300      	movs	r3, #0
 8100c46:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8100c48:	f107 031c 	add.w	r3, r7, #28
 8100c4c:	4619      	mov	r1, r3
 8100c4e:	4807      	ldr	r0, [pc, #28]	; (8100c6c <MX_GPIO_Init+0x19c>)
 8100c50:	f000 fabe 	bl	81011d0 <HAL_GPIO_Init>

}
 8100c54:	bf00      	nop
 8100c56:	3730      	adds	r7, #48	; 0x30
 8100c58:	46bd      	mov	sp, r7
 8100c5a:	bd80      	pop	{r7, pc}
 8100c5c:	58024400 	.word	0x58024400
 8100c60:	58020400 	.word	0x58020400
 8100c64:	58020c00 	.word	0x58020c00
 8100c68:	58021800 	.word	0x58021800
 8100c6c:	58021000 	.word	0x58021000
 8100c70:	58020800 	.word	0x58020800

08100c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100c74:	b480      	push	{r7}
 8100c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100c78:	b672      	cpsid	i
}
 8100c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100c7c:	e7fe      	b.n	8100c7c <Error_Handler+0x8>
	...

08100c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100c80:	b480      	push	{r7}
 8100c82:	b083      	sub	sp, #12
 8100c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100c86:	4b0a      	ldr	r3, [pc, #40]	; (8100cb0 <HAL_MspInit+0x30>)
 8100c88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100c8c:	4a08      	ldr	r2, [pc, #32]	; (8100cb0 <HAL_MspInit+0x30>)
 8100c8e:	f043 0302 	orr.w	r3, r3, #2
 8100c92:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100c96:	4b06      	ldr	r3, [pc, #24]	; (8100cb0 <HAL_MspInit+0x30>)
 8100c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100c9c:	f003 0302 	and.w	r3, r3, #2
 8100ca0:	607b      	str	r3, [r7, #4]
 8100ca2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100ca4:	bf00      	nop
 8100ca6:	370c      	adds	r7, #12
 8100ca8:	46bd      	mov	sp, r7
 8100caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cae:	4770      	bx	lr
 8100cb0:	58024400 	.word	0x58024400

08100cb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100cb4:	b580      	push	{r7, lr}
 8100cb6:	b08a      	sub	sp, #40	; 0x28
 8100cb8:	af00      	add	r7, sp, #0
 8100cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100cbc:	f107 0314 	add.w	r3, r7, #20
 8100cc0:	2200      	movs	r2, #0
 8100cc2:	601a      	str	r2, [r3, #0]
 8100cc4:	605a      	str	r2, [r3, #4]
 8100cc6:	609a      	str	r2, [r3, #8]
 8100cc8:	60da      	str	r2, [r3, #12]
 8100cca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8100ccc:	687b      	ldr	r3, [r7, #4]
 8100cce:	681b      	ldr	r3, [r3, #0]
 8100cd0:	4a29      	ldr	r2, [pc, #164]	; (8100d78 <HAL_SPI_MspInit+0xc4>)
 8100cd2:	4293      	cmp	r3, r2
 8100cd4:	d14c      	bne.n	8100d70 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8100cd6:	4b29      	ldr	r3, [pc, #164]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100cd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8100cdc:	4a27      	ldr	r2, [pc, #156]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100cde:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8100ce2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8100ce6:	4b25      	ldr	r3, [pc, #148]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100ce8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8100cec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8100cf0:	613b      	str	r3, [r7, #16]
 8100cf2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100cf4:	4b21      	ldr	r3, [pc, #132]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cfa:	4a20      	ldr	r2, [pc, #128]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100cfc:	f043 0301 	orr.w	r3, r3, #1
 8100d00:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d04:	4b1d      	ldr	r3, [pc, #116]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d0a:	f003 0301 	and.w	r3, r3, #1
 8100d0e:	60fb      	str	r3, [r7, #12]
 8100d10:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8100d12:	4b1a      	ldr	r3, [pc, #104]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d18:	4a18      	ldr	r2, [pc, #96]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100d1a:	f043 0308 	orr.w	r3, r3, #8
 8100d1e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d22:	4b16      	ldr	r3, [pc, #88]	; (8100d7c <HAL_SPI_MspInit+0xc8>)
 8100d24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d28:	f003 0308 	and.w	r3, r3, #8
 8100d2c:	60bb      	str	r3, [r7, #8]
 8100d2e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PD7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8100d30:	2370      	movs	r3, #112	; 0x70
 8100d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d34:	2302      	movs	r3, #2
 8100d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d38:	2300      	movs	r3, #0
 8100d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d3c:	2300      	movs	r3, #0
 8100d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8100d40:	2305      	movs	r3, #5
 8100d42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8100d44:	f107 0314 	add.w	r3, r7, #20
 8100d48:	4619      	mov	r1, r3
 8100d4a:	480d      	ldr	r0, [pc, #52]	; (8100d80 <HAL_SPI_MspInit+0xcc>)
 8100d4c:	f000 fa40 	bl	81011d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8100d50:	2380      	movs	r3, #128	; 0x80
 8100d52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d54:	2302      	movs	r3, #2
 8100d56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d58:	2300      	movs	r3, #0
 8100d5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100d5c:	2300      	movs	r3, #0
 8100d5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8100d60:	2305      	movs	r3, #5
 8100d62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8100d64:	f107 0314 	add.w	r3, r7, #20
 8100d68:	4619      	mov	r1, r3
 8100d6a:	4806      	ldr	r0, [pc, #24]	; (8100d84 <HAL_SPI_MspInit+0xd0>)
 8100d6c:	f000 fa30 	bl	81011d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8100d70:	bf00      	nop
 8100d72:	3728      	adds	r7, #40	; 0x28
 8100d74:	46bd      	mov	sp, r7
 8100d76:	bd80      	pop	{r7, pc}
 8100d78:	40013000 	.word	0x40013000
 8100d7c:	58024400 	.word	0x58024400
 8100d80:	58020000 	.word	0x58020000
 8100d84:	58020c00 	.word	0x58020c00

08100d88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100d88:	b480      	push	{r7}
 8100d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100d8c:	e7fe      	b.n	8100d8c <NMI_Handler+0x4>

08100d8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100d8e:	b480      	push	{r7}
 8100d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100d92:	e7fe      	b.n	8100d92 <HardFault_Handler+0x4>

08100d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100d94:	b480      	push	{r7}
 8100d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100d98:	e7fe      	b.n	8100d98 <MemManage_Handler+0x4>

08100d9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100d9a:	b480      	push	{r7}
 8100d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100d9e:	e7fe      	b.n	8100d9e <BusFault_Handler+0x4>

08100da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100da0:	b480      	push	{r7}
 8100da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100da4:	e7fe      	b.n	8100da4 <UsageFault_Handler+0x4>

08100da6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100da6:	b480      	push	{r7}
 8100da8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100daa:	bf00      	nop
 8100dac:	46bd      	mov	sp, r7
 8100dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100db2:	4770      	bx	lr

08100db4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100db4:	b480      	push	{r7}
 8100db6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100db8:	bf00      	nop
 8100dba:	46bd      	mov	sp, r7
 8100dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dc0:	4770      	bx	lr

08100dc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100dc2:	b480      	push	{r7}
 8100dc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100dc6:	bf00      	nop
 8100dc8:	46bd      	mov	sp, r7
 8100dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dce:	4770      	bx	lr

08100dd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100dd0:	b580      	push	{r7, lr}
 8100dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100dd4:	f000 f8c0 	bl	8100f58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100dd8:	bf00      	nop
 8100dda:	bd80      	pop	{r7, pc}

08100ddc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100ddc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100e14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8100de0:	f7ff fa7a 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100de4:	480c      	ldr	r0, [pc, #48]	; (8100e18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100de6:	490d      	ldr	r1, [pc, #52]	; (8100e1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100de8:	4a0d      	ldr	r2, [pc, #52]	; (8100e20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100dec:	e002      	b.n	8100df4 <LoopCopyDataInit>

08100dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100df2:	3304      	adds	r3, #4

08100df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100df8:	d3f9      	bcc.n	8100dee <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100dfa:	4a0a      	ldr	r2, [pc, #40]	; (8100e24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100dfc:	4c0a      	ldr	r4, [pc, #40]	; (8100e28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100e00:	e001      	b.n	8100e06 <LoopFillZerobss>

08100e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100e04:	3204      	adds	r2, #4

08100e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100e08:	d3fb      	bcc.n	8100e02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100e0a:	f001 fbf3 	bl	81025f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100e0e:	f7ff fcbf 	bl	8100790 <main>
  bx  lr
 8100e12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100e14:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100e18:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100e1c:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100e20:	0810266c 	.word	0x0810266c
  ldr r2, =_sbss
 8100e24:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 8100e28:	100000ec 	.word	0x100000ec

08100e2c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100e2c:	e7fe      	b.n	8100e2c <ADC3_IRQHandler>
	...

08100e30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100e30:	b580      	push	{r7, lr}
 8100e32:	b082      	sub	sp, #8
 8100e34:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100e36:	4b28      	ldr	r3, [pc, #160]	; (8100ed8 <HAL_Init+0xa8>)
 8100e38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e3c:	4a26      	ldr	r2, [pc, #152]	; (8100ed8 <HAL_Init+0xa8>)
 8100e3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8100e42:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100e46:	4b24      	ldr	r3, [pc, #144]	; (8100ed8 <HAL_Init+0xa8>)
 8100e48:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8100e50:	603b      	str	r3, [r7, #0]
 8100e52:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100e54:	4b21      	ldr	r3, [pc, #132]	; (8100edc <HAL_Init+0xac>)
 8100e56:	681b      	ldr	r3, [r3, #0]
 8100e58:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8100e5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8100e60:	4a1e      	ldr	r2, [pc, #120]	; (8100edc <HAL_Init+0xac>)
 8100e62:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8100e66:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100e68:	4b1c      	ldr	r3, [pc, #112]	; (8100edc <HAL_Init+0xac>)
 8100e6a:	681b      	ldr	r3, [r3, #0]
 8100e6c:	4a1b      	ldr	r2, [pc, #108]	; (8100edc <HAL_Init+0xac>)
 8100e6e:	f043 0301 	orr.w	r3, r3, #1
 8100e72:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100e74:	2003      	movs	r0, #3
 8100e76:	f000 f965 	bl	8101144 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100e7a:	f000 fc3f 	bl	81016fc <HAL_RCC_GetSysClockFreq>
 8100e7e:	4602      	mov	r2, r0
 8100e80:	4b15      	ldr	r3, [pc, #84]	; (8100ed8 <HAL_Init+0xa8>)
 8100e82:	699b      	ldr	r3, [r3, #24]
 8100e84:	0a1b      	lsrs	r3, r3, #8
 8100e86:	f003 030f 	and.w	r3, r3, #15
 8100e8a:	4915      	ldr	r1, [pc, #84]	; (8100ee0 <HAL_Init+0xb0>)
 8100e8c:	5ccb      	ldrb	r3, [r1, r3]
 8100e8e:	f003 031f 	and.w	r3, r3, #31
 8100e92:	fa22 f303 	lsr.w	r3, r2, r3
 8100e96:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100e98:	4b0f      	ldr	r3, [pc, #60]	; (8100ed8 <HAL_Init+0xa8>)
 8100e9a:	699b      	ldr	r3, [r3, #24]
 8100e9c:	f003 030f 	and.w	r3, r3, #15
 8100ea0:	4a0f      	ldr	r2, [pc, #60]	; (8100ee0 <HAL_Init+0xb0>)
 8100ea2:	5cd3      	ldrb	r3, [r2, r3]
 8100ea4:	f003 031f 	and.w	r3, r3, #31
 8100ea8:	687a      	ldr	r2, [r7, #4]
 8100eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8100eae:	4a0d      	ldr	r2, [pc, #52]	; (8100ee4 <HAL_Init+0xb4>)
 8100eb0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100eb2:	4b0c      	ldr	r3, [pc, #48]	; (8100ee4 <HAL_Init+0xb4>)
 8100eb4:	681b      	ldr	r3, [r3, #0]
 8100eb6:	4a0c      	ldr	r2, [pc, #48]	; (8100ee8 <HAL_Init+0xb8>)
 8100eb8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100eba:	2000      	movs	r0, #0
 8100ebc:	f000 f816 	bl	8100eec <HAL_InitTick>
 8100ec0:	4603      	mov	r3, r0
 8100ec2:	2b00      	cmp	r3, #0
 8100ec4:	d001      	beq.n	8100eca <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100ec6:	2301      	movs	r3, #1
 8100ec8:	e002      	b.n	8100ed0 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100eca:	f7ff fed9 	bl	8100c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100ece:	2300      	movs	r3, #0
}
 8100ed0:	4618      	mov	r0, r3
 8100ed2:	3708      	adds	r7, #8
 8100ed4:	46bd      	mov	sp, r7
 8100ed6:	bd80      	pop	{r7, pc}
 8100ed8:	58024400 	.word	0x58024400
 8100edc:	40024400 	.word	0x40024400
 8100ee0:	08102654 	.word	0x08102654
 8100ee4:	10000004 	.word	0x10000004
 8100ee8:	10000000 	.word	0x10000000

08100eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100eec:	b580      	push	{r7, lr}
 8100eee:	b082      	sub	sp, #8
 8100ef0:	af00      	add	r7, sp, #0
 8100ef2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100ef4:	4b15      	ldr	r3, [pc, #84]	; (8100f4c <HAL_InitTick+0x60>)
 8100ef6:	781b      	ldrb	r3, [r3, #0]
 8100ef8:	2b00      	cmp	r3, #0
 8100efa:	d101      	bne.n	8100f00 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100efc:	2301      	movs	r3, #1
 8100efe:	e021      	b.n	8100f44 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100f00:	4b13      	ldr	r3, [pc, #76]	; (8100f50 <HAL_InitTick+0x64>)
 8100f02:	681a      	ldr	r2, [r3, #0]
 8100f04:	4b11      	ldr	r3, [pc, #68]	; (8100f4c <HAL_InitTick+0x60>)
 8100f06:	781b      	ldrb	r3, [r3, #0]
 8100f08:	4619      	mov	r1, r3
 8100f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8100f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8100f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8100f16:	4618      	mov	r0, r3
 8100f18:	f000 f939 	bl	810118e <HAL_SYSTICK_Config>
 8100f1c:	4603      	mov	r3, r0
 8100f1e:	2b00      	cmp	r3, #0
 8100f20:	d001      	beq.n	8100f26 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100f22:	2301      	movs	r3, #1
 8100f24:	e00e      	b.n	8100f44 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100f26:	687b      	ldr	r3, [r7, #4]
 8100f28:	2b0f      	cmp	r3, #15
 8100f2a:	d80a      	bhi.n	8100f42 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100f2c:	2200      	movs	r2, #0
 8100f2e:	6879      	ldr	r1, [r7, #4]
 8100f30:	f04f 30ff 	mov.w	r0, #4294967295
 8100f34:	f000 f911 	bl	810115a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100f38:	4a06      	ldr	r2, [pc, #24]	; (8100f54 <HAL_InitTick+0x68>)
 8100f3a:	687b      	ldr	r3, [r7, #4]
 8100f3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100f3e:	2300      	movs	r3, #0
 8100f40:	e000      	b.n	8100f44 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100f42:	2301      	movs	r3, #1
}
 8100f44:	4618      	mov	r0, r3
 8100f46:	3708      	adds	r7, #8
 8100f48:	46bd      	mov	sp, r7
 8100f4a:	bd80      	pop	{r7, pc}
 8100f4c:	1000000c 	.word	0x1000000c
 8100f50:	10000000 	.word	0x10000000
 8100f54:	10000008 	.word	0x10000008

08100f58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100f58:	b480      	push	{r7}
 8100f5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100f5c:	4b06      	ldr	r3, [pc, #24]	; (8100f78 <HAL_IncTick+0x20>)
 8100f5e:	781b      	ldrb	r3, [r3, #0]
 8100f60:	461a      	mov	r2, r3
 8100f62:	4b06      	ldr	r3, [pc, #24]	; (8100f7c <HAL_IncTick+0x24>)
 8100f64:	681b      	ldr	r3, [r3, #0]
 8100f66:	4413      	add	r3, r2
 8100f68:	4a04      	ldr	r2, [pc, #16]	; (8100f7c <HAL_IncTick+0x24>)
 8100f6a:	6013      	str	r3, [r2, #0]
}
 8100f6c:	bf00      	nop
 8100f6e:	46bd      	mov	sp, r7
 8100f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f74:	4770      	bx	lr
 8100f76:	bf00      	nop
 8100f78:	1000000c 	.word	0x1000000c
 8100f7c:	100000e8 	.word	0x100000e8

08100f80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100f80:	b480      	push	{r7}
 8100f82:	af00      	add	r7, sp, #0
  return uwTick;
 8100f84:	4b03      	ldr	r3, [pc, #12]	; (8100f94 <HAL_GetTick+0x14>)
 8100f86:	681b      	ldr	r3, [r3, #0]
}
 8100f88:	4618      	mov	r0, r3
 8100f8a:	46bd      	mov	sp, r7
 8100f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f90:	4770      	bx	lr
 8100f92:	bf00      	nop
 8100f94:	100000e8 	.word	0x100000e8

08100f98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8100f98:	b580      	push	{r7, lr}
 8100f9a:	b084      	sub	sp, #16
 8100f9c:	af00      	add	r7, sp, #0
 8100f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8100fa0:	f7ff ffee 	bl	8100f80 <HAL_GetTick>
 8100fa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8100fa6:	687b      	ldr	r3, [r7, #4]
 8100fa8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8100faa:	68fb      	ldr	r3, [r7, #12]
 8100fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8100fb0:	d005      	beq.n	8100fbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8100fb2:	4b0a      	ldr	r3, [pc, #40]	; (8100fdc <HAL_Delay+0x44>)
 8100fb4:	781b      	ldrb	r3, [r3, #0]
 8100fb6:	461a      	mov	r2, r3
 8100fb8:	68fb      	ldr	r3, [r7, #12]
 8100fba:	4413      	add	r3, r2
 8100fbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8100fbe:	bf00      	nop
 8100fc0:	f7ff ffde 	bl	8100f80 <HAL_GetTick>
 8100fc4:	4602      	mov	r2, r0
 8100fc6:	68bb      	ldr	r3, [r7, #8]
 8100fc8:	1ad3      	subs	r3, r2, r3
 8100fca:	68fa      	ldr	r2, [r7, #12]
 8100fcc:	429a      	cmp	r2, r3
 8100fce:	d8f7      	bhi.n	8100fc0 <HAL_Delay+0x28>
  {
  }
}
 8100fd0:	bf00      	nop
 8100fd2:	bf00      	nop
 8100fd4:	3710      	adds	r7, #16
 8100fd6:	46bd      	mov	sp, r7
 8100fd8:	bd80      	pop	{r7, pc}
 8100fda:	bf00      	nop
 8100fdc:	1000000c 	.word	0x1000000c

08100fe0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100fe0:	b480      	push	{r7}
 8100fe2:	b085      	sub	sp, #20
 8100fe4:	af00      	add	r7, sp, #0
 8100fe6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100fe8:	687b      	ldr	r3, [r7, #4]
 8100fea:	f003 0307 	and.w	r3, r3, #7
 8100fee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100ff0:	4b0c      	ldr	r3, [pc, #48]	; (8101024 <__NVIC_SetPriorityGrouping+0x44>)
 8100ff2:	68db      	ldr	r3, [r3, #12]
 8100ff4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100ff6:	68ba      	ldr	r2, [r7, #8]
 8100ff8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100ffc:	4013      	ands	r3, r2
 8100ffe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101000:	68fb      	ldr	r3, [r7, #12]
 8101002:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101004:	68bb      	ldr	r3, [r7, #8]
 8101006:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101008:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 810100c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101010:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101012:	4a04      	ldr	r2, [pc, #16]	; (8101024 <__NVIC_SetPriorityGrouping+0x44>)
 8101014:	68bb      	ldr	r3, [r7, #8]
 8101016:	60d3      	str	r3, [r2, #12]
}
 8101018:	bf00      	nop
 810101a:	3714      	adds	r7, #20
 810101c:	46bd      	mov	sp, r7
 810101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101022:	4770      	bx	lr
 8101024:	e000ed00 	.word	0xe000ed00

08101028 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101028:	b480      	push	{r7}
 810102a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 810102c:	4b04      	ldr	r3, [pc, #16]	; (8101040 <__NVIC_GetPriorityGrouping+0x18>)
 810102e:	68db      	ldr	r3, [r3, #12]
 8101030:	0a1b      	lsrs	r3, r3, #8
 8101032:	f003 0307 	and.w	r3, r3, #7
}
 8101036:	4618      	mov	r0, r3
 8101038:	46bd      	mov	sp, r7
 810103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810103e:	4770      	bx	lr
 8101040:	e000ed00 	.word	0xe000ed00

08101044 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101044:	b480      	push	{r7}
 8101046:	b083      	sub	sp, #12
 8101048:	af00      	add	r7, sp, #0
 810104a:	4603      	mov	r3, r0
 810104c:	6039      	str	r1, [r7, #0]
 810104e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101050:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101054:	2b00      	cmp	r3, #0
 8101056:	db0a      	blt.n	810106e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101058:	683b      	ldr	r3, [r7, #0]
 810105a:	b2da      	uxtb	r2, r3
 810105c:	490c      	ldr	r1, [pc, #48]	; (8101090 <__NVIC_SetPriority+0x4c>)
 810105e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101062:	0112      	lsls	r2, r2, #4
 8101064:	b2d2      	uxtb	r2, r2
 8101066:	440b      	add	r3, r1
 8101068:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 810106c:	e00a      	b.n	8101084 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810106e:	683b      	ldr	r3, [r7, #0]
 8101070:	b2da      	uxtb	r2, r3
 8101072:	4908      	ldr	r1, [pc, #32]	; (8101094 <__NVIC_SetPriority+0x50>)
 8101074:	88fb      	ldrh	r3, [r7, #6]
 8101076:	f003 030f 	and.w	r3, r3, #15
 810107a:	3b04      	subs	r3, #4
 810107c:	0112      	lsls	r2, r2, #4
 810107e:	b2d2      	uxtb	r2, r2
 8101080:	440b      	add	r3, r1
 8101082:	761a      	strb	r2, [r3, #24]
}
 8101084:	bf00      	nop
 8101086:	370c      	adds	r7, #12
 8101088:	46bd      	mov	sp, r7
 810108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810108e:	4770      	bx	lr
 8101090:	e000e100 	.word	0xe000e100
 8101094:	e000ed00 	.word	0xe000ed00

08101098 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101098:	b480      	push	{r7}
 810109a:	b089      	sub	sp, #36	; 0x24
 810109c:	af00      	add	r7, sp, #0
 810109e:	60f8      	str	r0, [r7, #12]
 81010a0:	60b9      	str	r1, [r7, #8]
 81010a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81010a4:	68fb      	ldr	r3, [r7, #12]
 81010a6:	f003 0307 	and.w	r3, r3, #7
 81010aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81010ac:	69fb      	ldr	r3, [r7, #28]
 81010ae:	f1c3 0307 	rsb	r3, r3, #7
 81010b2:	2b04      	cmp	r3, #4
 81010b4:	bf28      	it	cs
 81010b6:	2304      	movcs	r3, #4
 81010b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81010ba:	69fb      	ldr	r3, [r7, #28]
 81010bc:	3304      	adds	r3, #4
 81010be:	2b06      	cmp	r3, #6
 81010c0:	d902      	bls.n	81010c8 <NVIC_EncodePriority+0x30>
 81010c2:	69fb      	ldr	r3, [r7, #28]
 81010c4:	3b03      	subs	r3, #3
 81010c6:	e000      	b.n	81010ca <NVIC_EncodePriority+0x32>
 81010c8:	2300      	movs	r3, #0
 81010ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81010cc:	f04f 32ff 	mov.w	r2, #4294967295
 81010d0:	69bb      	ldr	r3, [r7, #24]
 81010d2:	fa02 f303 	lsl.w	r3, r2, r3
 81010d6:	43da      	mvns	r2, r3
 81010d8:	68bb      	ldr	r3, [r7, #8]
 81010da:	401a      	ands	r2, r3
 81010dc:	697b      	ldr	r3, [r7, #20]
 81010de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81010e0:	f04f 31ff 	mov.w	r1, #4294967295
 81010e4:	697b      	ldr	r3, [r7, #20]
 81010e6:	fa01 f303 	lsl.w	r3, r1, r3
 81010ea:	43d9      	mvns	r1, r3
 81010ec:	687b      	ldr	r3, [r7, #4]
 81010ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81010f0:	4313      	orrs	r3, r2
         );
}
 81010f2:	4618      	mov	r0, r3
 81010f4:	3724      	adds	r7, #36	; 0x24
 81010f6:	46bd      	mov	sp, r7
 81010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010fc:	4770      	bx	lr
	...

08101100 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101100:	b580      	push	{r7, lr}
 8101102:	b082      	sub	sp, #8
 8101104:	af00      	add	r7, sp, #0
 8101106:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101108:	687b      	ldr	r3, [r7, #4]
 810110a:	3b01      	subs	r3, #1
 810110c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101110:	d301      	bcc.n	8101116 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101112:	2301      	movs	r3, #1
 8101114:	e00f      	b.n	8101136 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101116:	4a0a      	ldr	r2, [pc, #40]	; (8101140 <SysTick_Config+0x40>)
 8101118:	687b      	ldr	r3, [r7, #4]
 810111a:	3b01      	subs	r3, #1
 810111c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810111e:	210f      	movs	r1, #15
 8101120:	f04f 30ff 	mov.w	r0, #4294967295
 8101124:	f7ff ff8e 	bl	8101044 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101128:	4b05      	ldr	r3, [pc, #20]	; (8101140 <SysTick_Config+0x40>)
 810112a:	2200      	movs	r2, #0
 810112c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810112e:	4b04      	ldr	r3, [pc, #16]	; (8101140 <SysTick_Config+0x40>)
 8101130:	2207      	movs	r2, #7
 8101132:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101134:	2300      	movs	r3, #0
}
 8101136:	4618      	mov	r0, r3
 8101138:	3708      	adds	r7, #8
 810113a:	46bd      	mov	sp, r7
 810113c:	bd80      	pop	{r7, pc}
 810113e:	bf00      	nop
 8101140:	e000e010 	.word	0xe000e010

08101144 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101144:	b580      	push	{r7, lr}
 8101146:	b082      	sub	sp, #8
 8101148:	af00      	add	r7, sp, #0
 810114a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 810114c:	6878      	ldr	r0, [r7, #4]
 810114e:	f7ff ff47 	bl	8100fe0 <__NVIC_SetPriorityGrouping>
}
 8101152:	bf00      	nop
 8101154:	3708      	adds	r7, #8
 8101156:	46bd      	mov	sp, r7
 8101158:	bd80      	pop	{r7, pc}

0810115a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810115a:	b580      	push	{r7, lr}
 810115c:	b086      	sub	sp, #24
 810115e:	af00      	add	r7, sp, #0
 8101160:	4603      	mov	r3, r0
 8101162:	60b9      	str	r1, [r7, #8]
 8101164:	607a      	str	r2, [r7, #4]
 8101166:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101168:	f7ff ff5e 	bl	8101028 <__NVIC_GetPriorityGrouping>
 810116c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810116e:	687a      	ldr	r2, [r7, #4]
 8101170:	68b9      	ldr	r1, [r7, #8]
 8101172:	6978      	ldr	r0, [r7, #20]
 8101174:	f7ff ff90 	bl	8101098 <NVIC_EncodePriority>
 8101178:	4602      	mov	r2, r0
 810117a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810117e:	4611      	mov	r1, r2
 8101180:	4618      	mov	r0, r3
 8101182:	f7ff ff5f 	bl	8101044 <__NVIC_SetPriority>
}
 8101186:	bf00      	nop
 8101188:	3718      	adds	r7, #24
 810118a:	46bd      	mov	sp, r7
 810118c:	bd80      	pop	{r7, pc}

0810118e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810118e:	b580      	push	{r7, lr}
 8101190:	b082      	sub	sp, #8
 8101192:	af00      	add	r7, sp, #0
 8101194:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101196:	6878      	ldr	r0, [r7, #4]
 8101198:	f7ff ffb2 	bl	8101100 <SysTick_Config>
 810119c:	4603      	mov	r3, r0
}
 810119e:	4618      	mov	r0, r3
 81011a0:	3708      	adds	r7, #8
 81011a2:	46bd      	mov	sp, r7
 81011a4:	bd80      	pop	{r7, pc}
	...

081011a8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81011a8:	b480      	push	{r7}
 81011aa:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81011ac:	4b07      	ldr	r3, [pc, #28]	; (81011cc <HAL_GetCurrentCPUID+0x24>)
 81011ae:	681b      	ldr	r3, [r3, #0]
 81011b0:	091b      	lsrs	r3, r3, #4
 81011b2:	f003 030f 	and.w	r3, r3, #15
 81011b6:	2b07      	cmp	r3, #7
 81011b8:	d101      	bne.n	81011be <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81011ba:	2303      	movs	r3, #3
 81011bc:	e000      	b.n	81011c0 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81011be:	2301      	movs	r3, #1
  }
}
 81011c0:	4618      	mov	r0, r3
 81011c2:	46bd      	mov	sp, r7
 81011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011c8:	4770      	bx	lr
 81011ca:	bf00      	nop
 81011cc:	e000ed00 	.word	0xe000ed00

081011d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81011d0:	b480      	push	{r7}
 81011d2:	b089      	sub	sp, #36	; 0x24
 81011d4:	af00      	add	r7, sp, #0
 81011d6:	6078      	str	r0, [r7, #4]
 81011d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81011da:	2300      	movs	r3, #0
 81011dc:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81011de:	4b89      	ldr	r3, [pc, #548]	; (8101404 <HAL_GPIO_Init+0x234>)
 81011e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81011e2:	e194      	b.n	810150e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81011e4:	683b      	ldr	r3, [r7, #0]
 81011e6:	681a      	ldr	r2, [r3, #0]
 81011e8:	2101      	movs	r1, #1
 81011ea:	69fb      	ldr	r3, [r7, #28]
 81011ec:	fa01 f303 	lsl.w	r3, r1, r3
 81011f0:	4013      	ands	r3, r2
 81011f2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81011f4:	693b      	ldr	r3, [r7, #16]
 81011f6:	2b00      	cmp	r3, #0
 81011f8:	f000 8186 	beq.w	8101508 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81011fc:	683b      	ldr	r3, [r7, #0]
 81011fe:	685b      	ldr	r3, [r3, #4]
 8101200:	f003 0303 	and.w	r3, r3, #3
 8101204:	2b01      	cmp	r3, #1
 8101206:	d005      	beq.n	8101214 <HAL_GPIO_Init+0x44>
 8101208:	683b      	ldr	r3, [r7, #0]
 810120a:	685b      	ldr	r3, [r3, #4]
 810120c:	f003 0303 	and.w	r3, r3, #3
 8101210:	2b02      	cmp	r3, #2
 8101212:	d130      	bne.n	8101276 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101214:	687b      	ldr	r3, [r7, #4]
 8101216:	689b      	ldr	r3, [r3, #8]
 8101218:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810121a:	69fb      	ldr	r3, [r7, #28]
 810121c:	005b      	lsls	r3, r3, #1
 810121e:	2203      	movs	r2, #3
 8101220:	fa02 f303 	lsl.w	r3, r2, r3
 8101224:	43db      	mvns	r3, r3
 8101226:	69ba      	ldr	r2, [r7, #24]
 8101228:	4013      	ands	r3, r2
 810122a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 810122c:	683b      	ldr	r3, [r7, #0]
 810122e:	68da      	ldr	r2, [r3, #12]
 8101230:	69fb      	ldr	r3, [r7, #28]
 8101232:	005b      	lsls	r3, r3, #1
 8101234:	fa02 f303 	lsl.w	r3, r2, r3
 8101238:	69ba      	ldr	r2, [r7, #24]
 810123a:	4313      	orrs	r3, r2
 810123c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 810123e:	687b      	ldr	r3, [r7, #4]
 8101240:	69ba      	ldr	r2, [r7, #24]
 8101242:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101244:	687b      	ldr	r3, [r7, #4]
 8101246:	685b      	ldr	r3, [r3, #4]
 8101248:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810124a:	2201      	movs	r2, #1
 810124c:	69fb      	ldr	r3, [r7, #28]
 810124e:	fa02 f303 	lsl.w	r3, r2, r3
 8101252:	43db      	mvns	r3, r3
 8101254:	69ba      	ldr	r2, [r7, #24]
 8101256:	4013      	ands	r3, r2
 8101258:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810125a:	683b      	ldr	r3, [r7, #0]
 810125c:	685b      	ldr	r3, [r3, #4]
 810125e:	091b      	lsrs	r3, r3, #4
 8101260:	f003 0201 	and.w	r2, r3, #1
 8101264:	69fb      	ldr	r3, [r7, #28]
 8101266:	fa02 f303 	lsl.w	r3, r2, r3
 810126a:	69ba      	ldr	r2, [r7, #24]
 810126c:	4313      	orrs	r3, r2
 810126e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101270:	687b      	ldr	r3, [r7, #4]
 8101272:	69ba      	ldr	r2, [r7, #24]
 8101274:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8101276:	683b      	ldr	r3, [r7, #0]
 8101278:	685b      	ldr	r3, [r3, #4]
 810127a:	f003 0303 	and.w	r3, r3, #3
 810127e:	2b03      	cmp	r3, #3
 8101280:	d017      	beq.n	81012b2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101282:	687b      	ldr	r3, [r7, #4]
 8101284:	68db      	ldr	r3, [r3, #12]
 8101286:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101288:	69fb      	ldr	r3, [r7, #28]
 810128a:	005b      	lsls	r3, r3, #1
 810128c:	2203      	movs	r2, #3
 810128e:	fa02 f303 	lsl.w	r3, r2, r3
 8101292:	43db      	mvns	r3, r3
 8101294:	69ba      	ldr	r2, [r7, #24]
 8101296:	4013      	ands	r3, r2
 8101298:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810129a:	683b      	ldr	r3, [r7, #0]
 810129c:	689a      	ldr	r2, [r3, #8]
 810129e:	69fb      	ldr	r3, [r7, #28]
 81012a0:	005b      	lsls	r3, r3, #1
 81012a2:	fa02 f303 	lsl.w	r3, r2, r3
 81012a6:	69ba      	ldr	r2, [r7, #24]
 81012a8:	4313      	orrs	r3, r2
 81012aa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81012ac:	687b      	ldr	r3, [r7, #4]
 81012ae:	69ba      	ldr	r2, [r7, #24]
 81012b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81012b2:	683b      	ldr	r3, [r7, #0]
 81012b4:	685b      	ldr	r3, [r3, #4]
 81012b6:	f003 0303 	and.w	r3, r3, #3
 81012ba:	2b02      	cmp	r3, #2
 81012bc:	d123      	bne.n	8101306 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81012be:	69fb      	ldr	r3, [r7, #28]
 81012c0:	08da      	lsrs	r2, r3, #3
 81012c2:	687b      	ldr	r3, [r7, #4]
 81012c4:	3208      	adds	r2, #8
 81012c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81012ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81012cc:	69fb      	ldr	r3, [r7, #28]
 81012ce:	f003 0307 	and.w	r3, r3, #7
 81012d2:	009b      	lsls	r3, r3, #2
 81012d4:	220f      	movs	r2, #15
 81012d6:	fa02 f303 	lsl.w	r3, r2, r3
 81012da:	43db      	mvns	r3, r3
 81012dc:	69ba      	ldr	r2, [r7, #24]
 81012de:	4013      	ands	r3, r2
 81012e0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81012e2:	683b      	ldr	r3, [r7, #0]
 81012e4:	691a      	ldr	r2, [r3, #16]
 81012e6:	69fb      	ldr	r3, [r7, #28]
 81012e8:	f003 0307 	and.w	r3, r3, #7
 81012ec:	009b      	lsls	r3, r3, #2
 81012ee:	fa02 f303 	lsl.w	r3, r2, r3
 81012f2:	69ba      	ldr	r2, [r7, #24]
 81012f4:	4313      	orrs	r3, r2
 81012f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81012f8:	69fb      	ldr	r3, [r7, #28]
 81012fa:	08da      	lsrs	r2, r3, #3
 81012fc:	687b      	ldr	r3, [r7, #4]
 81012fe:	3208      	adds	r2, #8
 8101300:	69b9      	ldr	r1, [r7, #24]
 8101302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8101306:	687b      	ldr	r3, [r7, #4]
 8101308:	681b      	ldr	r3, [r3, #0]
 810130a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 810130c:	69fb      	ldr	r3, [r7, #28]
 810130e:	005b      	lsls	r3, r3, #1
 8101310:	2203      	movs	r2, #3
 8101312:	fa02 f303 	lsl.w	r3, r2, r3
 8101316:	43db      	mvns	r3, r3
 8101318:	69ba      	ldr	r2, [r7, #24]
 810131a:	4013      	ands	r3, r2
 810131c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 810131e:	683b      	ldr	r3, [r7, #0]
 8101320:	685b      	ldr	r3, [r3, #4]
 8101322:	f003 0203 	and.w	r2, r3, #3
 8101326:	69fb      	ldr	r3, [r7, #28]
 8101328:	005b      	lsls	r3, r3, #1
 810132a:	fa02 f303 	lsl.w	r3, r2, r3
 810132e:	69ba      	ldr	r2, [r7, #24]
 8101330:	4313      	orrs	r3, r2
 8101332:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8101334:	687b      	ldr	r3, [r7, #4]
 8101336:	69ba      	ldr	r2, [r7, #24]
 8101338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810133a:	683b      	ldr	r3, [r7, #0]
 810133c:	685b      	ldr	r3, [r3, #4]
 810133e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8101342:	2b00      	cmp	r3, #0
 8101344:	f000 80e0 	beq.w	8101508 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101348:	4b2f      	ldr	r3, [pc, #188]	; (8101408 <HAL_GPIO_Init+0x238>)
 810134a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810134e:	4a2e      	ldr	r2, [pc, #184]	; (8101408 <HAL_GPIO_Init+0x238>)
 8101350:	f043 0302 	orr.w	r3, r3, #2
 8101354:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101358:	4b2b      	ldr	r3, [pc, #172]	; (8101408 <HAL_GPIO_Init+0x238>)
 810135a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 810135e:	f003 0302 	and.w	r3, r3, #2
 8101362:	60fb      	str	r3, [r7, #12]
 8101364:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101366:	4a29      	ldr	r2, [pc, #164]	; (810140c <HAL_GPIO_Init+0x23c>)
 8101368:	69fb      	ldr	r3, [r7, #28]
 810136a:	089b      	lsrs	r3, r3, #2
 810136c:	3302      	adds	r3, #2
 810136e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101372:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101374:	69fb      	ldr	r3, [r7, #28]
 8101376:	f003 0303 	and.w	r3, r3, #3
 810137a:	009b      	lsls	r3, r3, #2
 810137c:	220f      	movs	r2, #15
 810137e:	fa02 f303 	lsl.w	r3, r2, r3
 8101382:	43db      	mvns	r3, r3
 8101384:	69ba      	ldr	r2, [r7, #24]
 8101386:	4013      	ands	r3, r2
 8101388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810138a:	687b      	ldr	r3, [r7, #4]
 810138c:	4a20      	ldr	r2, [pc, #128]	; (8101410 <HAL_GPIO_Init+0x240>)
 810138e:	4293      	cmp	r3, r2
 8101390:	d052      	beq.n	8101438 <HAL_GPIO_Init+0x268>
 8101392:	687b      	ldr	r3, [r7, #4]
 8101394:	4a1f      	ldr	r2, [pc, #124]	; (8101414 <HAL_GPIO_Init+0x244>)
 8101396:	4293      	cmp	r3, r2
 8101398:	d031      	beq.n	81013fe <HAL_GPIO_Init+0x22e>
 810139a:	687b      	ldr	r3, [r7, #4]
 810139c:	4a1e      	ldr	r2, [pc, #120]	; (8101418 <HAL_GPIO_Init+0x248>)
 810139e:	4293      	cmp	r3, r2
 81013a0:	d02b      	beq.n	81013fa <HAL_GPIO_Init+0x22a>
 81013a2:	687b      	ldr	r3, [r7, #4]
 81013a4:	4a1d      	ldr	r2, [pc, #116]	; (810141c <HAL_GPIO_Init+0x24c>)
 81013a6:	4293      	cmp	r3, r2
 81013a8:	d025      	beq.n	81013f6 <HAL_GPIO_Init+0x226>
 81013aa:	687b      	ldr	r3, [r7, #4]
 81013ac:	4a1c      	ldr	r2, [pc, #112]	; (8101420 <HAL_GPIO_Init+0x250>)
 81013ae:	4293      	cmp	r3, r2
 81013b0:	d01f      	beq.n	81013f2 <HAL_GPIO_Init+0x222>
 81013b2:	687b      	ldr	r3, [r7, #4]
 81013b4:	4a1b      	ldr	r2, [pc, #108]	; (8101424 <HAL_GPIO_Init+0x254>)
 81013b6:	4293      	cmp	r3, r2
 81013b8:	d019      	beq.n	81013ee <HAL_GPIO_Init+0x21e>
 81013ba:	687b      	ldr	r3, [r7, #4]
 81013bc:	4a1a      	ldr	r2, [pc, #104]	; (8101428 <HAL_GPIO_Init+0x258>)
 81013be:	4293      	cmp	r3, r2
 81013c0:	d013      	beq.n	81013ea <HAL_GPIO_Init+0x21a>
 81013c2:	687b      	ldr	r3, [r7, #4]
 81013c4:	4a19      	ldr	r2, [pc, #100]	; (810142c <HAL_GPIO_Init+0x25c>)
 81013c6:	4293      	cmp	r3, r2
 81013c8:	d00d      	beq.n	81013e6 <HAL_GPIO_Init+0x216>
 81013ca:	687b      	ldr	r3, [r7, #4]
 81013cc:	4a18      	ldr	r2, [pc, #96]	; (8101430 <HAL_GPIO_Init+0x260>)
 81013ce:	4293      	cmp	r3, r2
 81013d0:	d007      	beq.n	81013e2 <HAL_GPIO_Init+0x212>
 81013d2:	687b      	ldr	r3, [r7, #4]
 81013d4:	4a17      	ldr	r2, [pc, #92]	; (8101434 <HAL_GPIO_Init+0x264>)
 81013d6:	4293      	cmp	r3, r2
 81013d8:	d101      	bne.n	81013de <HAL_GPIO_Init+0x20e>
 81013da:	2309      	movs	r3, #9
 81013dc:	e02d      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013de:	230a      	movs	r3, #10
 81013e0:	e02b      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013e2:	2308      	movs	r3, #8
 81013e4:	e029      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013e6:	2307      	movs	r3, #7
 81013e8:	e027      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013ea:	2306      	movs	r3, #6
 81013ec:	e025      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013ee:	2305      	movs	r3, #5
 81013f0:	e023      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013f2:	2304      	movs	r3, #4
 81013f4:	e021      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013f6:	2303      	movs	r3, #3
 81013f8:	e01f      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013fa:	2302      	movs	r3, #2
 81013fc:	e01d      	b.n	810143a <HAL_GPIO_Init+0x26a>
 81013fe:	2301      	movs	r3, #1
 8101400:	e01b      	b.n	810143a <HAL_GPIO_Init+0x26a>
 8101402:	bf00      	nop
 8101404:	580000c0 	.word	0x580000c0
 8101408:	58024400 	.word	0x58024400
 810140c:	58000400 	.word	0x58000400
 8101410:	58020000 	.word	0x58020000
 8101414:	58020400 	.word	0x58020400
 8101418:	58020800 	.word	0x58020800
 810141c:	58020c00 	.word	0x58020c00
 8101420:	58021000 	.word	0x58021000
 8101424:	58021400 	.word	0x58021400
 8101428:	58021800 	.word	0x58021800
 810142c:	58021c00 	.word	0x58021c00
 8101430:	58022000 	.word	0x58022000
 8101434:	58022400 	.word	0x58022400
 8101438:	2300      	movs	r3, #0
 810143a:	69fa      	ldr	r2, [r7, #28]
 810143c:	f002 0203 	and.w	r2, r2, #3
 8101440:	0092      	lsls	r2, r2, #2
 8101442:	4093      	lsls	r3, r2
 8101444:	69ba      	ldr	r2, [r7, #24]
 8101446:	4313      	orrs	r3, r2
 8101448:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810144a:	4938      	ldr	r1, [pc, #224]	; (810152c <HAL_GPIO_Init+0x35c>)
 810144c:	69fb      	ldr	r3, [r7, #28]
 810144e:	089b      	lsrs	r3, r3, #2
 8101450:	3302      	adds	r3, #2
 8101452:	69ba      	ldr	r2, [r7, #24]
 8101454:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810145c:	681b      	ldr	r3, [r3, #0]
 810145e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101460:	693b      	ldr	r3, [r7, #16]
 8101462:	43db      	mvns	r3, r3
 8101464:	69ba      	ldr	r2, [r7, #24]
 8101466:	4013      	ands	r3, r2
 8101468:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810146a:	683b      	ldr	r3, [r7, #0]
 810146c:	685b      	ldr	r3, [r3, #4]
 810146e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101472:	2b00      	cmp	r3, #0
 8101474:	d003      	beq.n	810147e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8101476:	69ba      	ldr	r2, [r7, #24]
 8101478:	693b      	ldr	r3, [r7, #16]
 810147a:	4313      	orrs	r3, r2
 810147c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 810147e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101482:	69bb      	ldr	r3, [r7, #24]
 8101484:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101486:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810148a:	685b      	ldr	r3, [r3, #4]
 810148c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810148e:	693b      	ldr	r3, [r7, #16]
 8101490:	43db      	mvns	r3, r3
 8101492:	69ba      	ldr	r2, [r7, #24]
 8101494:	4013      	ands	r3, r2
 8101496:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101498:	683b      	ldr	r3, [r7, #0]
 810149a:	685b      	ldr	r3, [r3, #4]
 810149c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81014a0:	2b00      	cmp	r3, #0
 81014a2:	d003      	beq.n	81014ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81014a4:	69ba      	ldr	r2, [r7, #24]
 81014a6:	693b      	ldr	r3, [r7, #16]
 81014a8:	4313      	orrs	r3, r2
 81014aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81014ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81014b0:	69bb      	ldr	r3, [r7, #24]
 81014b2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81014b4:	697b      	ldr	r3, [r7, #20]
 81014b6:	685b      	ldr	r3, [r3, #4]
 81014b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81014ba:	693b      	ldr	r3, [r7, #16]
 81014bc:	43db      	mvns	r3, r3
 81014be:	69ba      	ldr	r2, [r7, #24]
 81014c0:	4013      	ands	r3, r2
 81014c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81014c4:	683b      	ldr	r3, [r7, #0]
 81014c6:	685b      	ldr	r3, [r3, #4]
 81014c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81014cc:	2b00      	cmp	r3, #0
 81014ce:	d003      	beq.n	81014d8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81014d0:	69ba      	ldr	r2, [r7, #24]
 81014d2:	693b      	ldr	r3, [r7, #16]
 81014d4:	4313      	orrs	r3, r2
 81014d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81014d8:	697b      	ldr	r3, [r7, #20]
 81014da:	69ba      	ldr	r2, [r7, #24]
 81014dc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81014de:	697b      	ldr	r3, [r7, #20]
 81014e0:	681b      	ldr	r3, [r3, #0]
 81014e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81014e4:	693b      	ldr	r3, [r7, #16]
 81014e6:	43db      	mvns	r3, r3
 81014e8:	69ba      	ldr	r2, [r7, #24]
 81014ea:	4013      	ands	r3, r2
 81014ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81014ee:	683b      	ldr	r3, [r7, #0]
 81014f0:	685b      	ldr	r3, [r3, #4]
 81014f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81014f6:	2b00      	cmp	r3, #0
 81014f8:	d003      	beq.n	8101502 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81014fa:	69ba      	ldr	r2, [r7, #24]
 81014fc:	693b      	ldr	r3, [r7, #16]
 81014fe:	4313      	orrs	r3, r2
 8101500:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8101502:	697b      	ldr	r3, [r7, #20]
 8101504:	69ba      	ldr	r2, [r7, #24]
 8101506:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8101508:	69fb      	ldr	r3, [r7, #28]
 810150a:	3301      	adds	r3, #1
 810150c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810150e:	683b      	ldr	r3, [r7, #0]
 8101510:	681a      	ldr	r2, [r3, #0]
 8101512:	69fb      	ldr	r3, [r7, #28]
 8101514:	fa22 f303 	lsr.w	r3, r2, r3
 8101518:	2b00      	cmp	r3, #0
 810151a:	f47f ae63 	bne.w	81011e4 <HAL_GPIO_Init+0x14>
  }
}
 810151e:	bf00      	nop
 8101520:	bf00      	nop
 8101522:	3724      	adds	r7, #36	; 0x24
 8101524:	46bd      	mov	sp, r7
 8101526:	f85d 7b04 	ldr.w	r7, [sp], #4
 810152a:	4770      	bx	lr
 810152c:	58000400 	.word	0x58000400

08101530 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8101530:	b480      	push	{r7}
 8101532:	b085      	sub	sp, #20
 8101534:	af00      	add	r7, sp, #0
 8101536:	6078      	str	r0, [r7, #4]
 8101538:	460b      	mov	r3, r1
 810153a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 810153c:	687b      	ldr	r3, [r7, #4]
 810153e:	691a      	ldr	r2, [r3, #16]
 8101540:	887b      	ldrh	r3, [r7, #2]
 8101542:	4013      	ands	r3, r2
 8101544:	2b00      	cmp	r3, #0
 8101546:	d002      	beq.n	810154e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8101548:	2301      	movs	r3, #1
 810154a:	73fb      	strb	r3, [r7, #15]
 810154c:	e001      	b.n	8101552 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 810154e:	2300      	movs	r3, #0
 8101550:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8101552:	7bfb      	ldrb	r3, [r7, #15]
}
 8101554:	4618      	mov	r0, r3
 8101556:	3714      	adds	r7, #20
 8101558:	46bd      	mov	sp, r7
 810155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810155e:	4770      	bx	lr

08101560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8101560:	b480      	push	{r7}
 8101562:	b083      	sub	sp, #12
 8101564:	af00      	add	r7, sp, #0
 8101566:	6078      	str	r0, [r7, #4]
 8101568:	460b      	mov	r3, r1
 810156a:	807b      	strh	r3, [r7, #2]
 810156c:	4613      	mov	r3, r2
 810156e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8101570:	787b      	ldrb	r3, [r7, #1]
 8101572:	2b00      	cmp	r3, #0
 8101574:	d003      	beq.n	810157e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8101576:	887a      	ldrh	r2, [r7, #2]
 8101578:	687b      	ldr	r3, [r7, #4]
 810157a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 810157c:	e003      	b.n	8101586 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 810157e:	887b      	ldrh	r3, [r7, #2]
 8101580:	041a      	lsls	r2, r3, #16
 8101582:	687b      	ldr	r3, [r7, #4]
 8101584:	619a      	str	r2, [r3, #24]
}
 8101586:	bf00      	nop
 8101588:	370c      	adds	r7, #12
 810158a:	46bd      	mov	sp, r7
 810158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101590:	4770      	bx	lr

08101592 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8101592:	b480      	push	{r7}
 8101594:	b085      	sub	sp, #20
 8101596:	af00      	add	r7, sp, #0
 8101598:	6078      	str	r0, [r7, #4]
 810159a:	460b      	mov	r3, r1
 810159c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 810159e:	687b      	ldr	r3, [r7, #4]
 81015a0:	695b      	ldr	r3, [r3, #20]
 81015a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 81015a4:	887a      	ldrh	r2, [r7, #2]
 81015a6:	68fb      	ldr	r3, [r7, #12]
 81015a8:	4013      	ands	r3, r2
 81015aa:	041a      	lsls	r2, r3, #16
 81015ac:	68fb      	ldr	r3, [r7, #12]
 81015ae:	43d9      	mvns	r1, r3
 81015b0:	887b      	ldrh	r3, [r7, #2]
 81015b2:	400b      	ands	r3, r1
 81015b4:	431a      	orrs	r2, r3
 81015b6:	687b      	ldr	r3, [r7, #4]
 81015b8:	619a      	str	r2, [r3, #24]
}
 81015ba:	bf00      	nop
 81015bc:	3714      	adds	r7, #20
 81015be:	46bd      	mov	sp, r7
 81015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015c4:	4770      	bx	lr
	...

081015c8 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81015c8:	b480      	push	{r7}
 81015ca:	b083      	sub	sp, #12
 81015cc:	af00      	add	r7, sp, #0
 81015ce:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81015d0:	4b05      	ldr	r3, [pc, #20]	; (81015e8 <HAL_HSEM_ActivateNotification+0x20>)
 81015d2:	681a      	ldr	r2, [r3, #0]
 81015d4:	4904      	ldr	r1, [pc, #16]	; (81015e8 <HAL_HSEM_ActivateNotification+0x20>)
 81015d6:	687b      	ldr	r3, [r7, #4]
 81015d8:	4313      	orrs	r3, r2
 81015da:	600b      	str	r3, [r1, #0]
#endif
}
 81015dc:	bf00      	nop
 81015de:	370c      	adds	r7, #12
 81015e0:	46bd      	mov	sp, r7
 81015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015e6:	4770      	bx	lr
 81015e8:	58026510 	.word	0x58026510

081015ec <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81015ec:	b580      	push	{r7, lr}
 81015ee:	b084      	sub	sp, #16
 81015f0:	af00      	add	r7, sp, #0
 81015f2:	60f8      	str	r0, [r7, #12]
 81015f4:	460b      	mov	r3, r1
 81015f6:	607a      	str	r2, [r7, #4]
 81015f8:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 81015fa:	4b37      	ldr	r3, [pc, #220]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81015fc:	681b      	ldr	r3, [r3, #0]
 81015fe:	f023 0201 	bic.w	r2, r3, #1
 8101602:	4935      	ldr	r1, [pc, #212]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101604:	68fb      	ldr	r3, [r7, #12]
 8101606:	4313      	orrs	r3, r2
 8101608:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810160a:	687b      	ldr	r3, [r7, #4]
 810160c:	2b00      	cmp	r3, #0
 810160e:	d123      	bne.n	8101658 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101610:	f7ff fdca 	bl	81011a8 <HAL_GetCurrentCPUID>
 8101614:	4603      	mov	r3, r0
 8101616:	2b03      	cmp	r3, #3
 8101618:	d158      	bne.n	81016cc <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810161a:	4b2f      	ldr	r3, [pc, #188]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810161c:	691b      	ldr	r3, [r3, #16]
 810161e:	4a2e      	ldr	r2, [pc, #184]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101620:	f023 0301 	bic.w	r3, r3, #1
 8101624:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101626:	4b2d      	ldr	r3, [pc, #180]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101628:	691b      	ldr	r3, [r3, #16]
 810162a:	4a2c      	ldr	r2, [pc, #176]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810162c:	f043 0304 	orr.w	r3, r3, #4
 8101630:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101632:	f3bf 8f4f 	dsb	sy
}
 8101636:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101638:	f3bf 8f6f 	isb	sy
}
 810163c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810163e:	7afb      	ldrb	r3, [r7, #11]
 8101640:	2b01      	cmp	r3, #1
 8101642:	d101      	bne.n	8101648 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101644:	bf30      	wfi
 8101646:	e000      	b.n	810164a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101648:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810164a:	4b24      	ldr	r3, [pc, #144]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810164c:	691b      	ldr	r3, [r3, #16]
 810164e:	4a23      	ldr	r2, [pc, #140]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101650:	f023 0304 	bic.w	r3, r3, #4
 8101654:	6113      	str	r3, [r2, #16]
 8101656:	e03c      	b.n	81016d2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101658:	687b      	ldr	r3, [r7, #4]
 810165a:	2b01      	cmp	r3, #1
 810165c:	d123      	bne.n	81016a6 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810165e:	f7ff fda3 	bl	81011a8 <HAL_GetCurrentCPUID>
 8101662:	4603      	mov	r3, r0
 8101664:	2b01      	cmp	r3, #1
 8101666:	d133      	bne.n	81016d0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101668:	4b1b      	ldr	r3, [pc, #108]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810166a:	695b      	ldr	r3, [r3, #20]
 810166c:	4a1a      	ldr	r2, [pc, #104]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810166e:	f023 0302 	bic.w	r3, r3, #2
 8101672:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101674:	4b19      	ldr	r3, [pc, #100]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101676:	691b      	ldr	r3, [r3, #16]
 8101678:	4a18      	ldr	r2, [pc, #96]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810167a:	f043 0304 	orr.w	r3, r3, #4
 810167e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101680:	f3bf 8f4f 	dsb	sy
}
 8101684:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101686:	f3bf 8f6f 	isb	sy
}
 810168a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810168c:	7afb      	ldrb	r3, [r7, #11]
 810168e:	2b01      	cmp	r3, #1
 8101690:	d101      	bne.n	8101696 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101692:	bf30      	wfi
 8101694:	e000      	b.n	8101698 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101696:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101698:	4b10      	ldr	r3, [pc, #64]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810169a:	691b      	ldr	r3, [r3, #16]
 810169c:	4a0f      	ldr	r2, [pc, #60]	; (81016dc <HAL_PWREx_EnterSTOPMode+0xf0>)
 810169e:	f023 0304 	bic.w	r3, r3, #4
 81016a2:	6113      	str	r3, [r2, #16]
 81016a4:	e015      	b.n	81016d2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81016a6:	f7ff fd7f 	bl	81011a8 <HAL_GetCurrentCPUID>
 81016aa:	4603      	mov	r3, r0
 81016ac:	2b03      	cmp	r3, #3
 81016ae:	d106      	bne.n	81016be <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81016b0:	4b09      	ldr	r3, [pc, #36]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81016b2:	691b      	ldr	r3, [r3, #16]
 81016b4:	4a08      	ldr	r2, [pc, #32]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81016b6:	f023 0304 	bic.w	r3, r3, #4
 81016ba:	6113      	str	r3, [r2, #16]
 81016bc:	e009      	b.n	81016d2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81016be:	4b06      	ldr	r3, [pc, #24]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81016c0:	695b      	ldr	r3, [r3, #20]
 81016c2:	4a05      	ldr	r2, [pc, #20]	; (81016d8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81016c4:	f023 0304 	bic.w	r3, r3, #4
 81016c8:	6153      	str	r3, [r2, #20]
 81016ca:	e002      	b.n	81016d2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81016cc:	bf00      	nop
 81016ce:	e000      	b.n	81016d2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81016d0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81016d2:	3710      	adds	r7, #16
 81016d4:	46bd      	mov	sp, r7
 81016d6:	bd80      	pop	{r7, pc}
 81016d8:	58024800 	.word	0x58024800
 81016dc:	e000ed00 	.word	0xe000ed00

081016e0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81016e0:	b580      	push	{r7, lr}
 81016e2:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81016e4:	f7ff fd60 	bl	81011a8 <HAL_GetCurrentCPUID>
 81016e8:	4603      	mov	r3, r0
 81016ea:	2b03      	cmp	r3, #3
 81016ec:	d101      	bne.n	81016f2 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81016ee:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81016f0:	e001      	b.n	81016f6 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81016f2:	bf40      	sev
    __WFE ();
 81016f4:	bf20      	wfe
}
 81016f6:	bf00      	nop
 81016f8:	bd80      	pop	{r7, pc}
	...

081016fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81016fc:	b480      	push	{r7}
 81016fe:	b089      	sub	sp, #36	; 0x24
 8101700:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101702:	4bb3      	ldr	r3, [pc, #716]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101704:	691b      	ldr	r3, [r3, #16]
 8101706:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810170a:	2b18      	cmp	r3, #24
 810170c:	f200 8155 	bhi.w	81019ba <HAL_RCC_GetSysClockFreq+0x2be>
 8101710:	a201      	add	r2, pc, #4	; (adr r2, 8101718 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101716:	bf00      	nop
 8101718:	0810177d 	.word	0x0810177d
 810171c:	081019bb 	.word	0x081019bb
 8101720:	081019bb 	.word	0x081019bb
 8101724:	081019bb 	.word	0x081019bb
 8101728:	081019bb 	.word	0x081019bb
 810172c:	081019bb 	.word	0x081019bb
 8101730:	081019bb 	.word	0x081019bb
 8101734:	081019bb 	.word	0x081019bb
 8101738:	081017a3 	.word	0x081017a3
 810173c:	081019bb 	.word	0x081019bb
 8101740:	081019bb 	.word	0x081019bb
 8101744:	081019bb 	.word	0x081019bb
 8101748:	081019bb 	.word	0x081019bb
 810174c:	081019bb 	.word	0x081019bb
 8101750:	081019bb 	.word	0x081019bb
 8101754:	081019bb 	.word	0x081019bb
 8101758:	081017a9 	.word	0x081017a9
 810175c:	081019bb 	.word	0x081019bb
 8101760:	081019bb 	.word	0x081019bb
 8101764:	081019bb 	.word	0x081019bb
 8101768:	081019bb 	.word	0x081019bb
 810176c:	081019bb 	.word	0x081019bb
 8101770:	081019bb 	.word	0x081019bb
 8101774:	081019bb 	.word	0x081019bb
 8101778:	081017af 	.word	0x081017af
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810177c:	4b94      	ldr	r3, [pc, #592]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810177e:	681b      	ldr	r3, [r3, #0]
 8101780:	f003 0320 	and.w	r3, r3, #32
 8101784:	2b00      	cmp	r3, #0
 8101786:	d009      	beq.n	810179c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101788:	4b91      	ldr	r3, [pc, #580]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810178a:	681b      	ldr	r3, [r3, #0]
 810178c:	08db      	lsrs	r3, r3, #3
 810178e:	f003 0303 	and.w	r3, r3, #3
 8101792:	4a90      	ldr	r2, [pc, #576]	; (81019d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101794:	fa22 f303 	lsr.w	r3, r2, r3
 8101798:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 810179a:	e111      	b.n	81019c0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 810179c:	4b8d      	ldr	r3, [pc, #564]	; (81019d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810179e:	61bb      	str	r3, [r7, #24]
    break;
 81017a0:	e10e      	b.n	81019c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81017a2:	4b8d      	ldr	r3, [pc, #564]	; (81019d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81017a4:	61bb      	str	r3, [r7, #24]
    break;
 81017a6:	e10b      	b.n	81019c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 81017a8:	4b8c      	ldr	r3, [pc, #560]	; (81019dc <HAL_RCC_GetSysClockFreq+0x2e0>)
 81017aa:	61bb      	str	r3, [r7, #24]
    break;
 81017ac:	e108      	b.n	81019c0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81017ae:	4b88      	ldr	r3, [pc, #544]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81017b2:	f003 0303 	and.w	r3, r3, #3
 81017b6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 81017b8:	4b85      	ldr	r3, [pc, #532]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81017bc:	091b      	lsrs	r3, r3, #4
 81017be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81017c2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 81017c4:	4b82      	ldr	r3, [pc, #520]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81017c8:	f003 0301 	and.w	r3, r3, #1
 81017cc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 81017ce:	4b80      	ldr	r3, [pc, #512]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81017d2:	08db      	lsrs	r3, r3, #3
 81017d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81017d8:	68fa      	ldr	r2, [r7, #12]
 81017da:	fb02 f303 	mul.w	r3, r2, r3
 81017de:	ee07 3a90 	vmov	s15, r3
 81017e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81017e6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 81017ea:	693b      	ldr	r3, [r7, #16]
 81017ec:	2b00      	cmp	r3, #0
 81017ee:	f000 80e1 	beq.w	81019b4 <HAL_RCC_GetSysClockFreq+0x2b8>
 81017f2:	697b      	ldr	r3, [r7, #20]
 81017f4:	2b02      	cmp	r3, #2
 81017f6:	f000 8083 	beq.w	8101900 <HAL_RCC_GetSysClockFreq+0x204>
 81017fa:	697b      	ldr	r3, [r7, #20]
 81017fc:	2b02      	cmp	r3, #2
 81017fe:	f200 80a1 	bhi.w	8101944 <HAL_RCC_GetSysClockFreq+0x248>
 8101802:	697b      	ldr	r3, [r7, #20]
 8101804:	2b00      	cmp	r3, #0
 8101806:	d003      	beq.n	8101810 <HAL_RCC_GetSysClockFreq+0x114>
 8101808:	697b      	ldr	r3, [r7, #20]
 810180a:	2b01      	cmp	r3, #1
 810180c:	d056      	beq.n	81018bc <HAL_RCC_GetSysClockFreq+0x1c0>
 810180e:	e099      	b.n	8101944 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101810:	4b6f      	ldr	r3, [pc, #444]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101812:	681b      	ldr	r3, [r3, #0]
 8101814:	f003 0320 	and.w	r3, r3, #32
 8101818:	2b00      	cmp	r3, #0
 810181a:	d02d      	beq.n	8101878 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810181c:	4b6c      	ldr	r3, [pc, #432]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810181e:	681b      	ldr	r3, [r3, #0]
 8101820:	08db      	lsrs	r3, r3, #3
 8101822:	f003 0303 	and.w	r3, r3, #3
 8101826:	4a6b      	ldr	r2, [pc, #428]	; (81019d4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101828:	fa22 f303 	lsr.w	r3, r2, r3
 810182c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810182e:	687b      	ldr	r3, [r7, #4]
 8101830:	ee07 3a90 	vmov	s15, r3
 8101834:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101838:	693b      	ldr	r3, [r7, #16]
 810183a:	ee07 3a90 	vmov	s15, r3
 810183e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101846:	4b62      	ldr	r3, [pc, #392]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810184a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810184e:	ee07 3a90 	vmov	s15, r3
 8101852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101856:	ed97 6a02 	vldr	s12, [r7, #8]
 810185a:	eddf 5a61 	vldr	s11, [pc, #388]	; 81019e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810185e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101866:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810186a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810186e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101872:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8101876:	e087      	b.n	8101988 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101878:	693b      	ldr	r3, [r7, #16]
 810187a:	ee07 3a90 	vmov	s15, r3
 810187e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101882:	eddf 6a58 	vldr	s13, [pc, #352]	; 81019e4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8101886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810188a:	4b51      	ldr	r3, [pc, #324]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810188e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101892:	ee07 3a90 	vmov	s15, r3
 8101896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810189a:	ed97 6a02 	vldr	s12, [r7, #8]
 810189e:	eddf 5a50 	vldr	s11, [pc, #320]	; 81019e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81018a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81018a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81018aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81018ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81018b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81018b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81018ba:	e065      	b.n	8101988 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81018bc:	693b      	ldr	r3, [r7, #16]
 81018be:	ee07 3a90 	vmov	s15, r3
 81018c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81018c6:	eddf 6a48 	vldr	s13, [pc, #288]	; 81019e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 81018ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81018ce:	4b40      	ldr	r3, [pc, #256]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81018d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81018d6:	ee07 3a90 	vmov	s15, r3
 81018da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81018de:	ed97 6a02 	vldr	s12, [r7, #8]
 81018e2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 81019e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81018e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81018ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81018ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81018f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81018f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81018fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81018fe:	e043      	b.n	8101988 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101900:	693b      	ldr	r3, [r7, #16]
 8101902:	ee07 3a90 	vmov	s15, r3
 8101906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810190a:	eddf 6a38 	vldr	s13, [pc, #224]	; 81019ec <HAL_RCC_GetSysClockFreq+0x2f0>
 810190e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101912:	4b2f      	ldr	r3, [pc, #188]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810191a:	ee07 3a90 	vmov	s15, r3
 810191e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101922:	ed97 6a02 	vldr	s12, [r7, #8]
 8101926:	eddf 5a2e 	vldr	s11, [pc, #184]	; 81019e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810192a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810192e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101932:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810193a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810193e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101942:	e021      	b.n	8101988 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101944:	693b      	ldr	r3, [r7, #16]
 8101946:	ee07 3a90 	vmov	s15, r3
 810194a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810194e:	eddf 6a26 	vldr	s13, [pc, #152]	; 81019e8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101956:	4b1e      	ldr	r3, [pc, #120]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810195a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810195e:	ee07 3a90 	vmov	s15, r3
 8101962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101966:	ed97 6a02 	vldr	s12, [r7, #8]
 810196a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 81019e0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810196e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101976:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810197a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810197e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101982:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101986:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8101988:	4b11      	ldr	r3, [pc, #68]	; (81019d0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810198a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810198c:	0a5b      	lsrs	r3, r3, #9
 810198e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8101992:	3301      	adds	r3, #1
 8101994:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8101996:	683b      	ldr	r3, [r7, #0]
 8101998:	ee07 3a90 	vmov	s15, r3
 810199c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81019a0:	edd7 6a07 	vldr	s13, [r7, #28]
 81019a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81019a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81019ac:	ee17 3a90 	vmov	r3, s15
 81019b0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81019b2:	e005      	b.n	81019c0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 81019b4:	2300      	movs	r3, #0
 81019b6:	61bb      	str	r3, [r7, #24]
    break;
 81019b8:	e002      	b.n	81019c0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 81019ba:	4b07      	ldr	r3, [pc, #28]	; (81019d8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81019bc:	61bb      	str	r3, [r7, #24]
    break;
 81019be:	bf00      	nop
  }

  return sysclockfreq;
 81019c0:	69bb      	ldr	r3, [r7, #24]
}
 81019c2:	4618      	mov	r0, r3
 81019c4:	3724      	adds	r7, #36	; 0x24
 81019c6:	46bd      	mov	sp, r7
 81019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81019cc:	4770      	bx	lr
 81019ce:	bf00      	nop
 81019d0:	58024400 	.word	0x58024400
 81019d4:	03d09000 	.word	0x03d09000
 81019d8:	003d0900 	.word	0x003d0900
 81019dc:	007a1200 	.word	0x007a1200
 81019e0:	46000000 	.word	0x46000000
 81019e4:	4c742400 	.word	0x4c742400
 81019e8:	4a742400 	.word	0x4a742400
 81019ec:	4af42400 	.word	0x4af42400

081019f0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81019f0:	b580      	push	{r7, lr}
 81019f2:	b084      	sub	sp, #16
 81019f4:	af00      	add	r7, sp, #0
 81019f6:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 81019f8:	687b      	ldr	r3, [r7, #4]
 81019fa:	2b00      	cmp	r3, #0
 81019fc:	d101      	bne.n	8101a02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 81019fe:	2301      	movs	r3, #1
 8101a00:	e0f1      	b.n	8101be6 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8101a02:	687b      	ldr	r3, [r7, #4]
 8101a04:	2200      	movs	r2, #0
 8101a06:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8101a08:	687b      	ldr	r3, [r7, #4]
 8101a0a:	681b      	ldr	r3, [r3, #0]
 8101a0c:	4a78      	ldr	r2, [pc, #480]	; (8101bf0 <HAL_SPI_Init+0x200>)
 8101a0e:	4293      	cmp	r3, r2
 8101a10:	d00f      	beq.n	8101a32 <HAL_SPI_Init+0x42>
 8101a12:	687b      	ldr	r3, [r7, #4]
 8101a14:	681b      	ldr	r3, [r3, #0]
 8101a16:	4a77      	ldr	r2, [pc, #476]	; (8101bf4 <HAL_SPI_Init+0x204>)
 8101a18:	4293      	cmp	r3, r2
 8101a1a:	d00a      	beq.n	8101a32 <HAL_SPI_Init+0x42>
 8101a1c:	687b      	ldr	r3, [r7, #4]
 8101a1e:	681b      	ldr	r3, [r3, #0]
 8101a20:	4a75      	ldr	r2, [pc, #468]	; (8101bf8 <HAL_SPI_Init+0x208>)
 8101a22:	4293      	cmp	r3, r2
 8101a24:	d005      	beq.n	8101a32 <HAL_SPI_Init+0x42>
 8101a26:	687b      	ldr	r3, [r7, #4]
 8101a28:	68db      	ldr	r3, [r3, #12]
 8101a2a:	2b0f      	cmp	r3, #15
 8101a2c:	d901      	bls.n	8101a32 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8101a2e:	2301      	movs	r3, #1
 8101a30:	e0d9      	b.n	8101be6 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8101a32:	6878      	ldr	r0, [r7, #4]
 8101a34:	f000 fdc3 	bl	81025be <SPI_GetPacketSize>
 8101a38:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8101a3a:	687b      	ldr	r3, [r7, #4]
 8101a3c:	681b      	ldr	r3, [r3, #0]
 8101a3e:	4a6c      	ldr	r2, [pc, #432]	; (8101bf0 <HAL_SPI_Init+0x200>)
 8101a40:	4293      	cmp	r3, r2
 8101a42:	d00c      	beq.n	8101a5e <HAL_SPI_Init+0x6e>
 8101a44:	687b      	ldr	r3, [r7, #4]
 8101a46:	681b      	ldr	r3, [r3, #0]
 8101a48:	4a6a      	ldr	r2, [pc, #424]	; (8101bf4 <HAL_SPI_Init+0x204>)
 8101a4a:	4293      	cmp	r3, r2
 8101a4c:	d007      	beq.n	8101a5e <HAL_SPI_Init+0x6e>
 8101a4e:	687b      	ldr	r3, [r7, #4]
 8101a50:	681b      	ldr	r3, [r3, #0]
 8101a52:	4a69      	ldr	r2, [pc, #420]	; (8101bf8 <HAL_SPI_Init+0x208>)
 8101a54:	4293      	cmp	r3, r2
 8101a56:	d002      	beq.n	8101a5e <HAL_SPI_Init+0x6e>
 8101a58:	68fb      	ldr	r3, [r7, #12]
 8101a5a:	2b08      	cmp	r3, #8
 8101a5c:	d811      	bhi.n	8101a82 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8101a5e:	687b      	ldr	r3, [r7, #4]
 8101a60:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8101a62:	4a63      	ldr	r2, [pc, #396]	; (8101bf0 <HAL_SPI_Init+0x200>)
 8101a64:	4293      	cmp	r3, r2
 8101a66:	d009      	beq.n	8101a7c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8101a68:	687b      	ldr	r3, [r7, #4]
 8101a6a:	681b      	ldr	r3, [r3, #0]
 8101a6c:	4a61      	ldr	r2, [pc, #388]	; (8101bf4 <HAL_SPI_Init+0x204>)
 8101a6e:	4293      	cmp	r3, r2
 8101a70:	d004      	beq.n	8101a7c <HAL_SPI_Init+0x8c>
 8101a72:	687b      	ldr	r3, [r7, #4]
 8101a74:	681b      	ldr	r3, [r3, #0]
 8101a76:	4a60      	ldr	r2, [pc, #384]	; (8101bf8 <HAL_SPI_Init+0x208>)
 8101a78:	4293      	cmp	r3, r2
 8101a7a:	d104      	bne.n	8101a86 <HAL_SPI_Init+0x96>
 8101a7c:	68fb      	ldr	r3, [r7, #12]
 8101a7e:	2b10      	cmp	r3, #16
 8101a80:	d901      	bls.n	8101a86 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8101a82:	2301      	movs	r3, #1
 8101a84:	e0af      	b.n	8101be6 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8101a86:	687b      	ldr	r3, [r7, #4]
 8101a88:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8101a8c:	b2db      	uxtb	r3, r3
 8101a8e:	2b00      	cmp	r3, #0
 8101a90:	d106      	bne.n	8101aa0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8101a92:	687b      	ldr	r3, [r7, #4]
 8101a94:	2200      	movs	r2, #0
 8101a96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8101a9a:	6878      	ldr	r0, [r7, #4]
 8101a9c:	f7ff f90a 	bl	8100cb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8101aa0:	687b      	ldr	r3, [r7, #4]
 8101aa2:	2202      	movs	r2, #2
 8101aa4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8101aa8:	687b      	ldr	r3, [r7, #4]
 8101aaa:	681b      	ldr	r3, [r3, #0]
 8101aac:	681a      	ldr	r2, [r3, #0]
 8101aae:	687b      	ldr	r3, [r7, #4]
 8101ab0:	681b      	ldr	r3, [r3, #0]
 8101ab2:	f022 0201 	bic.w	r2, r2, #1
 8101ab6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8101ab8:	687b      	ldr	r3, [r7, #4]
 8101aba:	681b      	ldr	r3, [r3, #0]
 8101abc:	689b      	ldr	r3, [r3, #8]
 8101abe:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8101ac2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8101ac4:	687b      	ldr	r3, [r7, #4]
 8101ac6:	699b      	ldr	r3, [r3, #24]
 8101ac8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8101acc:	d119      	bne.n	8101b02 <HAL_SPI_Init+0x112>
 8101ace:	687b      	ldr	r3, [r7, #4]
 8101ad0:	685b      	ldr	r3, [r3, #4]
 8101ad2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8101ad6:	d103      	bne.n	8101ae0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8101ad8:	687b      	ldr	r3, [r7, #4]
 8101ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8101adc:	2b00      	cmp	r3, #0
 8101ade:	d008      	beq.n	8101af2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8101ae0:	687b      	ldr	r3, [r7, #4]
 8101ae2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8101ae4:	2b00      	cmp	r3, #0
 8101ae6:	d10c      	bne.n	8101b02 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8101ae8:	687b      	ldr	r3, [r7, #4]
 8101aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8101aec:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8101af0:	d107      	bne.n	8101b02 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8101af2:	687b      	ldr	r3, [r7, #4]
 8101af4:	681b      	ldr	r3, [r3, #0]
 8101af6:	681a      	ldr	r2, [r3, #0]
 8101af8:	687b      	ldr	r3, [r7, #4]
 8101afa:	681b      	ldr	r3, [r3, #0]
 8101afc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8101b00:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8101b02:	687b      	ldr	r3, [r7, #4]
 8101b04:	69da      	ldr	r2, [r3, #28]
 8101b06:	687b      	ldr	r3, [r7, #4]
 8101b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8101b0a:	431a      	orrs	r2, r3
 8101b0c:	68bb      	ldr	r3, [r7, #8]
 8101b0e:	431a      	orrs	r2, r3
 8101b10:	687b      	ldr	r3, [r7, #4]
 8101b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8101b14:	ea42 0103 	orr.w	r1, r2, r3
 8101b18:	687b      	ldr	r3, [r7, #4]
 8101b1a:	68da      	ldr	r2, [r3, #12]
 8101b1c:	687b      	ldr	r3, [r7, #4]
 8101b1e:	681b      	ldr	r3, [r3, #0]
 8101b20:	430a      	orrs	r2, r1
 8101b22:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8101b24:	687b      	ldr	r3, [r7, #4]
 8101b26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8101b28:	687b      	ldr	r3, [r7, #4]
 8101b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8101b2c:	431a      	orrs	r2, r3
 8101b2e:	687b      	ldr	r3, [r7, #4]
 8101b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8101b32:	431a      	orrs	r2, r3
 8101b34:	687b      	ldr	r3, [r7, #4]
 8101b36:	699b      	ldr	r3, [r3, #24]
 8101b38:	431a      	orrs	r2, r3
 8101b3a:	687b      	ldr	r3, [r7, #4]
 8101b3c:	691b      	ldr	r3, [r3, #16]
 8101b3e:	431a      	orrs	r2, r3
 8101b40:	687b      	ldr	r3, [r7, #4]
 8101b42:	695b      	ldr	r3, [r3, #20]
 8101b44:	431a      	orrs	r2, r3
 8101b46:	687b      	ldr	r3, [r7, #4]
 8101b48:	6a1b      	ldr	r3, [r3, #32]
 8101b4a:	431a      	orrs	r2, r3
 8101b4c:	687b      	ldr	r3, [r7, #4]
 8101b4e:	685b      	ldr	r3, [r3, #4]
 8101b50:	431a      	orrs	r2, r3
 8101b52:	687b      	ldr	r3, [r7, #4]
 8101b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8101b56:	431a      	orrs	r2, r3
 8101b58:	687b      	ldr	r3, [r7, #4]
 8101b5a:	689b      	ldr	r3, [r3, #8]
 8101b5c:	431a      	orrs	r2, r3
 8101b5e:	687b      	ldr	r3, [r7, #4]
 8101b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8101b62:	ea42 0103 	orr.w	r1, r2, r3
 8101b66:	687b      	ldr	r3, [r7, #4]
 8101b68:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8101b6a:	687b      	ldr	r3, [r7, #4]
 8101b6c:	681b      	ldr	r3, [r3, #0]
 8101b6e:	430a      	orrs	r2, r1
 8101b70:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8101b72:	687b      	ldr	r3, [r7, #4]
 8101b74:	685b      	ldr	r3, [r3, #4]
 8101b76:	2b00      	cmp	r3, #0
 8101b78:	d113      	bne.n	8101ba2 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8101b7a:	687b      	ldr	r3, [r7, #4]
 8101b7c:	681b      	ldr	r3, [r3, #0]
 8101b7e:	689b      	ldr	r3, [r3, #8]
 8101b80:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8101b84:	687b      	ldr	r3, [r7, #4]
 8101b86:	681b      	ldr	r3, [r3, #0]
 8101b88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8101b8c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8101b8e:	687b      	ldr	r3, [r7, #4]
 8101b90:	681b      	ldr	r3, [r3, #0]
 8101b92:	689b      	ldr	r3, [r3, #8]
 8101b94:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8101b98:	687b      	ldr	r3, [r7, #4]
 8101b9a:	681b      	ldr	r3, [r3, #0]
 8101b9c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8101ba0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8101ba2:	687b      	ldr	r3, [r7, #4]
 8101ba4:	681b      	ldr	r3, [r3, #0]
 8101ba6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8101ba8:	687b      	ldr	r3, [r7, #4]
 8101baa:	681b      	ldr	r3, [r3, #0]
 8101bac:	f022 0201 	bic.w	r2, r2, #1
 8101bb0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8101bb2:	687b      	ldr	r3, [r7, #4]
 8101bb4:	685b      	ldr	r3, [r3, #4]
 8101bb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8101bba:	2b00      	cmp	r3, #0
 8101bbc:	d00a      	beq.n	8101bd4 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8101bbe:	687b      	ldr	r3, [r7, #4]
 8101bc0:	681b      	ldr	r3, [r3, #0]
 8101bc2:	68db      	ldr	r3, [r3, #12]
 8101bc4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8101bc8:	687b      	ldr	r3, [r7, #4]
 8101bca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8101bcc:	687b      	ldr	r3, [r7, #4]
 8101bce:	681b      	ldr	r3, [r3, #0]
 8101bd0:	430a      	orrs	r2, r1
 8101bd2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8101bd4:	687b      	ldr	r3, [r7, #4]
 8101bd6:	2200      	movs	r2, #0
 8101bd8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8101bdc:	687b      	ldr	r3, [r7, #4]
 8101bde:	2201      	movs	r2, #1
 8101be0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8101be4:	2300      	movs	r3, #0
}
 8101be6:	4618      	mov	r0, r3
 8101be8:	3710      	adds	r7, #16
 8101bea:	46bd      	mov	sp, r7
 8101bec:	bd80      	pop	{r7, pc}
 8101bee:	bf00      	nop
 8101bf0:	40013000 	.word	0x40013000
 8101bf4:	40003800 	.word	0x40003800
 8101bf8:	40003c00 	.word	0x40003c00

08101bfc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8101bfc:	b580      	push	{r7, lr}
 8101bfe:	b08a      	sub	sp, #40	; 0x28
 8101c00:	af02      	add	r7, sp, #8
 8101c02:	60f8      	str	r0, [r7, #12]
 8101c04:	60b9      	str	r1, [r7, #8]
 8101c06:	603b      	str	r3, [r7, #0]
 8101c08:	4613      	mov	r3, r2
 8101c0a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8101c0c:	68fb      	ldr	r3, [r7, #12]
 8101c0e:	681b      	ldr	r3, [r3, #0]
 8101c10:	3320      	adds	r3, #32
 8101c12:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8101c14:	2300      	movs	r3, #0
 8101c16:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8101c18:	68fb      	ldr	r3, [r7, #12]
 8101c1a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8101c1e:	2b01      	cmp	r3, #1
 8101c20:	d101      	bne.n	8101c26 <HAL_SPI_Transmit+0x2a>
 8101c22:	2302      	movs	r3, #2
 8101c24:	e1d4      	b.n	8101fd0 <HAL_SPI_Transmit+0x3d4>
 8101c26:	68fb      	ldr	r3, [r7, #12]
 8101c28:	2201      	movs	r2, #1
 8101c2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8101c2e:	f7ff f9a7 	bl	8100f80 <HAL_GetTick>
 8101c32:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8101c34:	68fb      	ldr	r3, [r7, #12]
 8101c36:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8101c3a:	b2db      	uxtb	r3, r3
 8101c3c:	2b01      	cmp	r3, #1
 8101c3e:	d007      	beq.n	8101c50 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8101c40:	2302      	movs	r3, #2
 8101c42:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8101c44:	68fb      	ldr	r3, [r7, #12]
 8101c46:	2200      	movs	r2, #0
 8101c48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8101c4c:	7efb      	ldrb	r3, [r7, #27]
 8101c4e:	e1bf      	b.n	8101fd0 <HAL_SPI_Transmit+0x3d4>
  }

  if ((pData == NULL) || (Size == 0UL))
 8101c50:	68bb      	ldr	r3, [r7, #8]
 8101c52:	2b00      	cmp	r3, #0
 8101c54:	d002      	beq.n	8101c5c <HAL_SPI_Transmit+0x60>
 8101c56:	88fb      	ldrh	r3, [r7, #6]
 8101c58:	2b00      	cmp	r3, #0
 8101c5a:	d107      	bne.n	8101c6c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 8101c5c:	2301      	movs	r3, #1
 8101c5e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8101c60:	68fb      	ldr	r3, [r7, #12]
 8101c62:	2200      	movs	r2, #0
 8101c64:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8101c68:	7efb      	ldrb	r3, [r7, #27]
 8101c6a:	e1b1      	b.n	8101fd0 <HAL_SPI_Transmit+0x3d4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8101c6c:	68fb      	ldr	r3, [r7, #12]
 8101c6e:	2203      	movs	r2, #3
 8101c70:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8101c74:	68fb      	ldr	r3, [r7, #12]
 8101c76:	2200      	movs	r2, #0
 8101c78:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8101c7c:	68fb      	ldr	r3, [r7, #12]
 8101c7e:	68ba      	ldr	r2, [r7, #8]
 8101c80:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8101c82:	68fb      	ldr	r3, [r7, #12]
 8101c84:	88fa      	ldrh	r2, [r7, #6]
 8101c86:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8101c8a:	68fb      	ldr	r3, [r7, #12]
 8101c8c:	88fa      	ldrh	r2, [r7, #6]
 8101c8e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8101c92:	68fb      	ldr	r3, [r7, #12]
 8101c94:	2200      	movs	r2, #0
 8101c96:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8101c98:	68fb      	ldr	r3, [r7, #12]
 8101c9a:	2200      	movs	r2, #0
 8101c9c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8101ca0:	68fb      	ldr	r3, [r7, #12]
 8101ca2:	2200      	movs	r2, #0
 8101ca4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 8101ca8:	68fb      	ldr	r3, [r7, #12]
 8101caa:	2200      	movs	r2, #0
 8101cac:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8101cae:	68fb      	ldr	r3, [r7, #12]
 8101cb0:	2200      	movs	r2, #0
 8101cb2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8101cb4:	68fb      	ldr	r3, [r7, #12]
 8101cb6:	689b      	ldr	r3, [r3, #8]
 8101cb8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8101cbc:	d107      	bne.n	8101cce <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8101cbe:	68fb      	ldr	r3, [r7, #12]
 8101cc0:	681b      	ldr	r3, [r3, #0]
 8101cc2:	681a      	ldr	r2, [r3, #0]
 8101cc4:	68fb      	ldr	r3, [r7, #12]
 8101cc6:	681b      	ldr	r3, [r3, #0]
 8101cc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8101ccc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8101cce:	68fb      	ldr	r3, [r7, #12]
 8101cd0:	681b      	ldr	r3, [r3, #0]
 8101cd2:	685b      	ldr	r3, [r3, #4]
 8101cd4:	0c1b      	lsrs	r3, r3, #16
 8101cd6:	041b      	lsls	r3, r3, #16
 8101cd8:	88f9      	ldrh	r1, [r7, #6]
 8101cda:	68fa      	ldr	r2, [r7, #12]
 8101cdc:	6812      	ldr	r2, [r2, #0]
 8101cde:	430b      	orrs	r3, r1
 8101ce0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8101ce2:	68fb      	ldr	r3, [r7, #12]
 8101ce4:	681b      	ldr	r3, [r3, #0]
 8101ce6:	681a      	ldr	r2, [r3, #0]
 8101ce8:	68fb      	ldr	r3, [r7, #12]
 8101cea:	681b      	ldr	r3, [r3, #0]
 8101cec:	f042 0201 	orr.w	r2, r2, #1
 8101cf0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8101cf2:	68fb      	ldr	r3, [r7, #12]
 8101cf4:	685b      	ldr	r3, [r3, #4]
 8101cf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8101cfa:	d107      	bne.n	8101d0c <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8101cfc:	68fb      	ldr	r3, [r7, #12]
 8101cfe:	681b      	ldr	r3, [r3, #0]
 8101d00:	681a      	ldr	r2, [r3, #0]
 8101d02:	68fb      	ldr	r3, [r7, #12]
 8101d04:	681b      	ldr	r3, [r3, #0]
 8101d06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8101d0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8101d0c:	68fb      	ldr	r3, [r7, #12]
 8101d0e:	68db      	ldr	r3, [r3, #12]
 8101d10:	2b0f      	cmp	r3, #15
 8101d12:	d947      	bls.n	8101da4 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8101d14:	e03f      	b.n	8101d96 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8101d16:	68fb      	ldr	r3, [r7, #12]
 8101d18:	681b      	ldr	r3, [r3, #0]
 8101d1a:	695b      	ldr	r3, [r3, #20]
 8101d1c:	f003 0302 	and.w	r3, r3, #2
 8101d20:	2b02      	cmp	r3, #2
 8101d22:	d114      	bne.n	8101d4e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8101d24:	68fb      	ldr	r3, [r7, #12]
 8101d26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8101d28:	68fb      	ldr	r3, [r7, #12]
 8101d2a:	681b      	ldr	r3, [r3, #0]
 8101d2c:	6812      	ldr	r2, [r2, #0]
 8101d2e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8101d30:	68fb      	ldr	r3, [r7, #12]
 8101d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101d34:	1d1a      	adds	r2, r3, #4
 8101d36:	68fb      	ldr	r3, [r7, #12]
 8101d38:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8101d3a:	68fb      	ldr	r3, [r7, #12]
 8101d3c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101d40:	b29b      	uxth	r3, r3
 8101d42:	3b01      	subs	r3, #1
 8101d44:	b29a      	uxth	r2, r3
 8101d46:	68fb      	ldr	r3, [r7, #12]
 8101d48:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8101d4c:	e023      	b.n	8101d96 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8101d4e:	f7ff f917 	bl	8100f80 <HAL_GetTick>
 8101d52:	4602      	mov	r2, r0
 8101d54:	697b      	ldr	r3, [r7, #20]
 8101d56:	1ad3      	subs	r3, r2, r3
 8101d58:	683a      	ldr	r2, [r7, #0]
 8101d5a:	429a      	cmp	r2, r3
 8101d5c:	d803      	bhi.n	8101d66 <HAL_SPI_Transmit+0x16a>
 8101d5e:	683b      	ldr	r3, [r7, #0]
 8101d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101d64:	d102      	bne.n	8101d6c <HAL_SPI_Transmit+0x170>
 8101d66:	683b      	ldr	r3, [r7, #0]
 8101d68:	2b00      	cmp	r3, #0
 8101d6a:	d114      	bne.n	8101d96 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8101d6c:	68f8      	ldr	r0, [r7, #12]
 8101d6e:	f000 fb58 	bl	8102422 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8101d72:	68fb      	ldr	r3, [r7, #12]
 8101d74:	2200      	movs	r2, #0
 8101d76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8101d7a:	68fb      	ldr	r3, [r7, #12]
 8101d7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8101d80:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8101d84:	68fb      	ldr	r3, [r7, #12]
 8101d86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8101d8a:	68fb      	ldr	r3, [r7, #12]
 8101d8c:	2201      	movs	r2, #1
 8101d8e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8101d92:	2303      	movs	r3, #3
 8101d94:	e11c      	b.n	8101fd0 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8101d96:	68fb      	ldr	r3, [r7, #12]
 8101d98:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101d9c:	b29b      	uxth	r3, r3
 8101d9e:	2b00      	cmp	r3, #0
 8101da0:	d1b9      	bne.n	8101d16 <HAL_SPI_Transmit+0x11a>
 8101da2:	e0ef      	b.n	8101f84 <HAL_SPI_Transmit+0x388>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8101da4:	68fb      	ldr	r3, [r7, #12]
 8101da6:	68db      	ldr	r3, [r3, #12]
 8101da8:	2b07      	cmp	r3, #7
 8101daa:	f240 80e4 	bls.w	8101f76 <HAL_SPI_Transmit+0x37a>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8101dae:	e05d      	b.n	8101e6c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8101db0:	68fb      	ldr	r3, [r7, #12]
 8101db2:	681b      	ldr	r3, [r3, #0]
 8101db4:	695b      	ldr	r3, [r3, #20]
 8101db6:	f003 0302 	and.w	r3, r3, #2
 8101dba:	2b02      	cmp	r3, #2
 8101dbc:	d132      	bne.n	8101e24 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8101dbe:	68fb      	ldr	r3, [r7, #12]
 8101dc0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101dc4:	b29b      	uxth	r3, r3
 8101dc6:	2b01      	cmp	r3, #1
 8101dc8:	d918      	bls.n	8101dfc <HAL_SPI_Transmit+0x200>
 8101dca:	68fb      	ldr	r3, [r7, #12]
 8101dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8101dce:	2b00      	cmp	r3, #0
 8101dd0:	d014      	beq.n	8101dfc <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8101dd2:	68fb      	ldr	r3, [r7, #12]
 8101dd4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8101dd6:	68fb      	ldr	r3, [r7, #12]
 8101dd8:	681b      	ldr	r3, [r3, #0]
 8101dda:	6812      	ldr	r2, [r2, #0]
 8101ddc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8101dde:	68fb      	ldr	r3, [r7, #12]
 8101de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101de2:	1d1a      	adds	r2, r3, #4
 8101de4:	68fb      	ldr	r3, [r7, #12]
 8101de6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8101de8:	68fb      	ldr	r3, [r7, #12]
 8101dea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101dee:	b29b      	uxth	r3, r3
 8101df0:	3b02      	subs	r3, #2
 8101df2:	b29a      	uxth	r2, r3
 8101df4:	68fb      	ldr	r3, [r7, #12]
 8101df6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8101dfa:	e037      	b.n	8101e6c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8101dfc:	68fb      	ldr	r3, [r7, #12]
 8101dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101e00:	881a      	ldrh	r2, [r3, #0]
 8101e02:	69fb      	ldr	r3, [r7, #28]
 8101e04:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8101e06:	68fb      	ldr	r3, [r7, #12]
 8101e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101e0a:	1c9a      	adds	r2, r3, #2
 8101e0c:	68fb      	ldr	r3, [r7, #12]
 8101e0e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8101e10:	68fb      	ldr	r3, [r7, #12]
 8101e12:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101e16:	b29b      	uxth	r3, r3
 8101e18:	3b01      	subs	r3, #1
 8101e1a:	b29a      	uxth	r2, r3
 8101e1c:	68fb      	ldr	r3, [r7, #12]
 8101e1e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8101e22:	e023      	b.n	8101e6c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8101e24:	f7ff f8ac 	bl	8100f80 <HAL_GetTick>
 8101e28:	4602      	mov	r2, r0
 8101e2a:	697b      	ldr	r3, [r7, #20]
 8101e2c:	1ad3      	subs	r3, r2, r3
 8101e2e:	683a      	ldr	r2, [r7, #0]
 8101e30:	429a      	cmp	r2, r3
 8101e32:	d803      	bhi.n	8101e3c <HAL_SPI_Transmit+0x240>
 8101e34:	683b      	ldr	r3, [r7, #0]
 8101e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101e3a:	d102      	bne.n	8101e42 <HAL_SPI_Transmit+0x246>
 8101e3c:	683b      	ldr	r3, [r7, #0]
 8101e3e:	2b00      	cmp	r3, #0
 8101e40:	d114      	bne.n	8101e6c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8101e42:	68f8      	ldr	r0, [r7, #12]
 8101e44:	f000 faed 	bl	8102422 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8101e48:	68fb      	ldr	r3, [r7, #12]
 8101e4a:	2200      	movs	r2, #0
 8101e4c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8101e50:	68fb      	ldr	r3, [r7, #12]
 8101e52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8101e56:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8101e5a:	68fb      	ldr	r3, [r7, #12]
 8101e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8101e60:	68fb      	ldr	r3, [r7, #12]
 8101e62:	2201      	movs	r2, #1
 8101e64:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8101e68:	2303      	movs	r3, #3
 8101e6a:	e0b1      	b.n	8101fd0 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8101e6c:	68fb      	ldr	r3, [r7, #12]
 8101e6e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101e72:	b29b      	uxth	r3, r3
 8101e74:	2b00      	cmp	r3, #0
 8101e76:	d19b      	bne.n	8101db0 <HAL_SPI_Transmit+0x1b4>
 8101e78:	e084      	b.n	8101f84 <HAL_SPI_Transmit+0x388>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8101e7a:	68fb      	ldr	r3, [r7, #12]
 8101e7c:	681b      	ldr	r3, [r3, #0]
 8101e7e:	695b      	ldr	r3, [r3, #20]
 8101e80:	f003 0302 	and.w	r3, r3, #2
 8101e84:	2b02      	cmp	r3, #2
 8101e86:	d152      	bne.n	8101f2e <HAL_SPI_Transmit+0x332>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8101e88:	68fb      	ldr	r3, [r7, #12]
 8101e8a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101e8e:	b29b      	uxth	r3, r3
 8101e90:	2b03      	cmp	r3, #3
 8101e92:	d918      	bls.n	8101ec6 <HAL_SPI_Transmit+0x2ca>
 8101e94:	68fb      	ldr	r3, [r7, #12]
 8101e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8101e98:	2b40      	cmp	r3, #64	; 0x40
 8101e9a:	d914      	bls.n	8101ec6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8101e9c:	68fb      	ldr	r3, [r7, #12]
 8101e9e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8101ea0:	68fb      	ldr	r3, [r7, #12]
 8101ea2:	681b      	ldr	r3, [r3, #0]
 8101ea4:	6812      	ldr	r2, [r2, #0]
 8101ea6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8101ea8:	68fb      	ldr	r3, [r7, #12]
 8101eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101eac:	1d1a      	adds	r2, r3, #4
 8101eae:	68fb      	ldr	r3, [r7, #12]
 8101eb0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8101eb2:	68fb      	ldr	r3, [r7, #12]
 8101eb4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101eb8:	b29b      	uxth	r3, r3
 8101eba:	3b04      	subs	r3, #4
 8101ebc:	b29a      	uxth	r2, r3
 8101ebe:	68fb      	ldr	r3, [r7, #12]
 8101ec0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8101ec4:	e057      	b.n	8101f76 <HAL_SPI_Transmit+0x37a>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8101ec6:	68fb      	ldr	r3, [r7, #12]
 8101ec8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101ecc:	b29b      	uxth	r3, r3
 8101ece:	2b01      	cmp	r3, #1
 8101ed0:	d917      	bls.n	8101f02 <HAL_SPI_Transmit+0x306>
 8101ed2:	68fb      	ldr	r3, [r7, #12]
 8101ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8101ed6:	2b00      	cmp	r3, #0
 8101ed8:	d013      	beq.n	8101f02 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8101eda:	68fb      	ldr	r3, [r7, #12]
 8101edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101ede:	881a      	ldrh	r2, [r3, #0]
 8101ee0:	69fb      	ldr	r3, [r7, #28]
 8101ee2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8101ee4:	68fb      	ldr	r3, [r7, #12]
 8101ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101ee8:	1c9a      	adds	r2, r3, #2
 8101eea:	68fb      	ldr	r3, [r7, #12]
 8101eec:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8101eee:	68fb      	ldr	r3, [r7, #12]
 8101ef0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101ef4:	b29b      	uxth	r3, r3
 8101ef6:	3b02      	subs	r3, #2
 8101ef8:	b29a      	uxth	r2, r3
 8101efa:	68fb      	ldr	r3, [r7, #12]
 8101efc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8101f00:	e039      	b.n	8101f76 <HAL_SPI_Transmit+0x37a>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8101f02:	68fb      	ldr	r3, [r7, #12]
 8101f04:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8101f06:	68fb      	ldr	r3, [r7, #12]
 8101f08:	681b      	ldr	r3, [r3, #0]
 8101f0a:	3320      	adds	r3, #32
 8101f0c:	7812      	ldrb	r2, [r2, #0]
 8101f0e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8101f10:	68fb      	ldr	r3, [r7, #12]
 8101f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101f14:	1c5a      	adds	r2, r3, #1
 8101f16:	68fb      	ldr	r3, [r7, #12]
 8101f18:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8101f1a:	68fb      	ldr	r3, [r7, #12]
 8101f1c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101f20:	b29b      	uxth	r3, r3
 8101f22:	3b01      	subs	r3, #1
 8101f24:	b29a      	uxth	r2, r3
 8101f26:	68fb      	ldr	r3, [r7, #12]
 8101f28:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8101f2c:	e023      	b.n	8101f76 <HAL_SPI_Transmit+0x37a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8101f2e:	f7ff f827 	bl	8100f80 <HAL_GetTick>
 8101f32:	4602      	mov	r2, r0
 8101f34:	697b      	ldr	r3, [r7, #20]
 8101f36:	1ad3      	subs	r3, r2, r3
 8101f38:	683a      	ldr	r2, [r7, #0]
 8101f3a:	429a      	cmp	r2, r3
 8101f3c:	d803      	bhi.n	8101f46 <HAL_SPI_Transmit+0x34a>
 8101f3e:	683b      	ldr	r3, [r7, #0]
 8101f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101f44:	d102      	bne.n	8101f4c <HAL_SPI_Transmit+0x350>
 8101f46:	683b      	ldr	r3, [r7, #0]
 8101f48:	2b00      	cmp	r3, #0
 8101f4a:	d114      	bne.n	8101f76 <HAL_SPI_Transmit+0x37a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8101f4c:	68f8      	ldr	r0, [r7, #12]
 8101f4e:	f000 fa68 	bl	8102422 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8101f52:	68fb      	ldr	r3, [r7, #12]
 8101f54:	2200      	movs	r2, #0
 8101f56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8101f5a:	68fb      	ldr	r3, [r7, #12]
 8101f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8101f60:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8101f64:	68fb      	ldr	r3, [r7, #12]
 8101f66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8101f6a:	68fb      	ldr	r3, [r7, #12]
 8101f6c:	2201      	movs	r2, #1
 8101f6e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 8101f72:	2303      	movs	r3, #3
 8101f74:	e02c      	b.n	8101fd0 <HAL_SPI_Transmit+0x3d4>
    while (hspi->TxXferCount > 0UL)
 8101f76:	68fb      	ldr	r3, [r7, #12]
 8101f78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8101f7c:	b29b      	uxth	r3, r3
 8101f7e:	2b00      	cmp	r3, #0
 8101f80:	f47f af7b 	bne.w	8101e7a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 8101f84:	683b      	ldr	r3, [r7, #0]
 8101f86:	9300      	str	r3, [sp, #0]
 8101f88:	697b      	ldr	r3, [r7, #20]
 8101f8a:	2200      	movs	r2, #0
 8101f8c:	2108      	movs	r1, #8
 8101f8e:	68f8      	ldr	r0, [r7, #12]
 8101f90:	f000 fae7 	bl	8102562 <SPI_WaitOnFlagUntilTimeout>
 8101f94:	4603      	mov	r3, r0
 8101f96:	2b00      	cmp	r3, #0
 8101f98:	d007      	beq.n	8101faa <HAL_SPI_Transmit+0x3ae>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8101f9a:	68fb      	ldr	r3, [r7, #12]
 8101f9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8101fa0:	f043 0220 	orr.w	r2, r3, #32
 8101fa4:	68fb      	ldr	r3, [r7, #12]
 8101fa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8101faa:	68f8      	ldr	r0, [r7, #12]
 8101fac:	f000 fa39 	bl	8102422 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8101fb0:	68fb      	ldr	r3, [r7, #12]
 8101fb2:	2200      	movs	r2, #0
 8101fb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8101fb8:	68fb      	ldr	r3, [r7, #12]
 8101fba:	2201      	movs	r2, #1
 8101fbc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8101fc0:	68fb      	ldr	r3, [r7, #12]
 8101fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8101fc6:	2b00      	cmp	r3, #0
 8101fc8:	d001      	beq.n	8101fce <HAL_SPI_Transmit+0x3d2>
  {
    return HAL_ERROR;
 8101fca:	2301      	movs	r3, #1
 8101fcc:	e000      	b.n	8101fd0 <HAL_SPI_Transmit+0x3d4>
  }
  return errorcode;
 8101fce:	7efb      	ldrb	r3, [r7, #27]
}
 8101fd0:	4618      	mov	r0, r3
 8101fd2:	3720      	adds	r7, #32
 8101fd4:	46bd      	mov	sp, r7
 8101fd6:	bd80      	pop	{r7, pc}

08101fd8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8101fd8:	b580      	push	{r7, lr}
 8101fda:	b08e      	sub	sp, #56	; 0x38
 8101fdc:	af02      	add	r7, sp, #8
 8101fde:	60f8      	str	r0, [r7, #12]
 8101fe0:	60b9      	str	r1, [r7, #8]
 8101fe2:	607a      	str	r2, [r7, #4]
 8101fe4:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8101fe6:	2300      	movs	r3, #0
 8101fe8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8101fec:	68fb      	ldr	r3, [r7, #12]
 8101fee:	681b      	ldr	r3, [r3, #0]
 8101ff0:	3320      	adds	r3, #32
 8101ff2:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8101ff4:	68fb      	ldr	r3, [r7, #12]
 8101ff6:	681b      	ldr	r3, [r3, #0]
 8101ff8:	3330      	adds	r3, #48	; 0x30
 8101ffa:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8101ffc:	68fb      	ldr	r3, [r7, #12]
 8101ffe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8102002:	2b01      	cmp	r3, #1
 8102004:	d101      	bne.n	810200a <HAL_SPI_TransmitReceive+0x32>
 8102006:	2302      	movs	r3, #2
 8102008:	e207      	b.n	810241a <HAL_SPI_TransmitReceive+0x442>
 810200a:	68fb      	ldr	r3, [r7, #12]
 810200c:	2201      	movs	r2, #1
 810200e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8102012:	f7fe ffb5 	bl	8100f80 <HAL_GetTick>
 8102016:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 8102018:	887b      	ldrh	r3, [r7, #2]
 810201a:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 810201c:	887b      	ldrh	r3, [r7, #2]
 810201e:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 8102020:	68fb      	ldr	r3, [r7, #12]
 8102022:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8102026:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8102028:	68fb      	ldr	r3, [r7, #12]
 810202a:	685b      	ldr	r3, [r3, #4]
 810202c:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 810202e:	7efb      	ldrb	r3, [r7, #27]
 8102030:	2b01      	cmp	r3, #1
 8102032:	d014      	beq.n	810205e <HAL_SPI_TransmitReceive+0x86>
 8102034:	697b      	ldr	r3, [r7, #20]
 8102036:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 810203a:	d106      	bne.n	810204a <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 810203c:	68fb      	ldr	r3, [r7, #12]
 810203e:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8102040:	2b00      	cmp	r3, #0
 8102042:	d102      	bne.n	810204a <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8102044:	7efb      	ldrb	r3, [r7, #27]
 8102046:	2b04      	cmp	r3, #4
 8102048:	d009      	beq.n	810205e <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 810204a:	2302      	movs	r3, #2
 810204c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8102050:	68fb      	ldr	r3, [r7, #12]
 8102052:	2200      	movs	r2, #0
 8102054:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8102058:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 810205c:	e1dd      	b.n	810241a <HAL_SPI_TransmitReceive+0x442>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 810205e:	68bb      	ldr	r3, [r7, #8]
 8102060:	2b00      	cmp	r3, #0
 8102062:	d005      	beq.n	8102070 <HAL_SPI_TransmitReceive+0x98>
 8102064:	687b      	ldr	r3, [r7, #4]
 8102066:	2b00      	cmp	r3, #0
 8102068:	d002      	beq.n	8102070 <HAL_SPI_TransmitReceive+0x98>
 810206a:	887b      	ldrh	r3, [r7, #2]
 810206c:	2b00      	cmp	r3, #0
 810206e:	d109      	bne.n	8102084 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 8102070:	2301      	movs	r3, #1
 8102072:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 8102076:	68fb      	ldr	r3, [r7, #12]
 8102078:	2200      	movs	r2, #0
 810207a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 810207e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8102082:	e1ca      	b.n	810241a <HAL_SPI_TransmitReceive+0x442>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8102084:	68fb      	ldr	r3, [r7, #12]
 8102086:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810208a:	b2db      	uxtb	r3, r3
 810208c:	2b04      	cmp	r3, #4
 810208e:	d003      	beq.n	8102098 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8102090:	68fb      	ldr	r3, [r7, #12]
 8102092:	2205      	movs	r2, #5
 8102094:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8102098:	68fb      	ldr	r3, [r7, #12]
 810209a:	2200      	movs	r2, #0
 810209c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 81020a0:	68fb      	ldr	r3, [r7, #12]
 81020a2:	687a      	ldr	r2, [r7, #4]
 81020a4:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 81020a6:	68fb      	ldr	r3, [r7, #12]
 81020a8:	887a      	ldrh	r2, [r7, #2]
 81020aa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 81020ae:	68fb      	ldr	r3, [r7, #12]
 81020b0:	887a      	ldrh	r2, [r7, #2]
 81020b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 81020b6:	68fb      	ldr	r3, [r7, #12]
 81020b8:	68ba      	ldr	r2, [r7, #8]
 81020ba:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 81020bc:	68fb      	ldr	r3, [r7, #12]
 81020be:	887a      	ldrh	r2, [r7, #2]
 81020c0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 81020c4:	68fb      	ldr	r3, [r7, #12]
 81020c6:	887a      	ldrh	r2, [r7, #2]
 81020c8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 81020cc:	68fb      	ldr	r3, [r7, #12]
 81020ce:	2200      	movs	r2, #0
 81020d0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 81020d2:	68fb      	ldr	r3, [r7, #12]
 81020d4:	2200      	movs	r2, #0
 81020d6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 81020d8:	68fb      	ldr	r3, [r7, #12]
 81020da:	681b      	ldr	r3, [r3, #0]
 81020dc:	685b      	ldr	r3, [r3, #4]
 81020de:	0c1b      	lsrs	r3, r3, #16
 81020e0:	041b      	lsls	r3, r3, #16
 81020e2:	8879      	ldrh	r1, [r7, #2]
 81020e4:	68fa      	ldr	r2, [r7, #12]
 81020e6:	6812      	ldr	r2, [r2, #0]
 81020e8:	430b      	orrs	r3, r1
 81020ea:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 81020ec:	68fb      	ldr	r3, [r7, #12]
 81020ee:	681b      	ldr	r3, [r3, #0]
 81020f0:	681a      	ldr	r2, [r3, #0]
 81020f2:	68fb      	ldr	r3, [r7, #12]
 81020f4:	681b      	ldr	r3, [r3, #0]
 81020f6:	f042 0201 	orr.w	r2, r2, #1
 81020fa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 81020fc:	68fb      	ldr	r3, [r7, #12]
 81020fe:	685b      	ldr	r3, [r3, #4]
 8102100:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8102104:	d107      	bne.n	8102116 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8102106:	68fb      	ldr	r3, [r7, #12]
 8102108:	681b      	ldr	r3, [r3, #0]
 810210a:	681a      	ldr	r2, [r3, #0]
 810210c:	68fb      	ldr	r3, [r7, #12]
 810210e:	681b      	ldr	r3, [r3, #0]
 8102110:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8102114:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8102116:	68fb      	ldr	r3, [r7, #12]
 8102118:	68db      	ldr	r3, [r3, #12]
 810211a:	2b0f      	cmp	r3, #15
 810211c:	d970      	bls.n	8102200 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810211e:	e068      	b.n	81021f2 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8102120:	68fb      	ldr	r3, [r7, #12]
 8102122:	681b      	ldr	r3, [r3, #0]
 8102124:	695b      	ldr	r3, [r3, #20]
 8102126:	f003 0302 	and.w	r3, r3, #2
 810212a:	2b02      	cmp	r3, #2
 810212c:	d11a      	bne.n	8102164 <HAL_SPI_TransmitReceive+0x18c>
 810212e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8102130:	2b00      	cmp	r3, #0
 8102132:	d017      	beq.n	8102164 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8102134:	68fb      	ldr	r3, [r7, #12]
 8102136:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8102138:	68fb      	ldr	r3, [r7, #12]
 810213a:	681b      	ldr	r3, [r3, #0]
 810213c:	6812      	ldr	r2, [r2, #0]
 810213e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8102140:	68fb      	ldr	r3, [r7, #12]
 8102142:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102144:	1d1a      	adds	r2, r3, #4
 8102146:	68fb      	ldr	r3, [r7, #12]
 8102148:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 810214a:	68fb      	ldr	r3, [r7, #12]
 810214c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8102150:	b29b      	uxth	r3, r3
 8102152:	3b01      	subs	r3, #1
 8102154:	b29a      	uxth	r2, r3
 8102156:	68fb      	ldr	r3, [r7, #12]
 8102158:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 810215c:	68fb      	ldr	r3, [r7, #12]
 810215e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8102162:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8102164:	68fb      	ldr	r3, [r7, #12]
 8102166:	681b      	ldr	r3, [r3, #0]
 8102168:	695a      	ldr	r2, [r3, #20]
 810216a:	f248 0308 	movw	r3, #32776	; 0x8008
 810216e:	4013      	ands	r3, r2
 8102170:	2b00      	cmp	r3, #0
 8102172:	d01a      	beq.n	81021aa <HAL_SPI_TransmitReceive+0x1d2>
 8102174:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8102176:	2b00      	cmp	r3, #0
 8102178:	d017      	beq.n	81021aa <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 810217a:	68fb      	ldr	r3, [r7, #12]
 810217c:	681a      	ldr	r2, [r3, #0]
 810217e:	68fb      	ldr	r3, [r7, #12]
 8102180:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102182:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8102184:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8102186:	68fb      	ldr	r3, [r7, #12]
 8102188:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810218a:	1d1a      	adds	r2, r3, #4
 810218c:	68fb      	ldr	r3, [r7, #12]
 810218e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 8102190:	68fb      	ldr	r3, [r7, #12]
 8102192:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8102196:	b29b      	uxth	r3, r3
 8102198:	3b01      	subs	r3, #1
 810219a:	b29a      	uxth	r2, r3
 810219c:	68fb      	ldr	r3, [r7, #12]
 810219e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 81021a2:	68fb      	ldr	r3, [r7, #12]
 81021a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81021a8:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 81021aa:	f7fe fee9 	bl	8100f80 <HAL_GetTick>
 81021ae:	4602      	mov	r2, r0
 81021b0:	69fb      	ldr	r3, [r7, #28]
 81021b2:	1ad3      	subs	r3, r2, r3
 81021b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81021b6:	429a      	cmp	r2, r3
 81021b8:	d803      	bhi.n	81021c2 <HAL_SPI_TransmitReceive+0x1ea>
 81021ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81021bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81021c0:	d102      	bne.n	81021c8 <HAL_SPI_TransmitReceive+0x1f0>
 81021c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81021c4:	2b00      	cmp	r3, #0
 81021c6:	d114      	bne.n	81021f2 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81021c8:	68f8      	ldr	r0, [r7, #12]
 81021ca:	f000 f92a 	bl	8102422 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81021ce:	68fb      	ldr	r3, [r7, #12]
 81021d0:	2200      	movs	r2, #0
 81021d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81021d6:	68fb      	ldr	r3, [r7, #12]
 81021d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81021dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81021e0:	68fb      	ldr	r3, [r7, #12]
 81021e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81021e6:	68fb      	ldr	r3, [r7, #12]
 81021e8:	2201      	movs	r2, #1
 81021ea:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81021ee:	2303      	movs	r3, #3
 81021f0:	e113      	b.n	810241a <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81021f2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81021f4:	2b00      	cmp	r3, #0
 81021f6:	d193      	bne.n	8102120 <HAL_SPI_TransmitReceive+0x148>
 81021f8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81021fa:	2b00      	cmp	r3, #0
 81021fc:	d190      	bne.n	8102120 <HAL_SPI_TransmitReceive+0x148>
 81021fe:	e0e5      	b.n	81023cc <HAL_SPI_TransmitReceive+0x3f4>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8102200:	68fb      	ldr	r3, [r7, #12]
 8102202:	68db      	ldr	r3, [r3, #12]
 8102204:	2b07      	cmp	r3, #7
 8102206:	f240 80db 	bls.w	81023c0 <HAL_SPI_TransmitReceive+0x3e8>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 810220a:	e066      	b.n	81022da <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check the TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 810220c:	68fb      	ldr	r3, [r7, #12]
 810220e:	681b      	ldr	r3, [r3, #0]
 8102210:	695b      	ldr	r3, [r3, #20]
 8102212:	f003 0302 	and.w	r3, r3, #2
 8102216:	2b02      	cmp	r3, #2
 8102218:	d119      	bne.n	810224e <HAL_SPI_TransmitReceive+0x276>
 810221a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 810221c:	2b00      	cmp	r3, #0
 810221e:	d016      	beq.n	810224e <HAL_SPI_TransmitReceive+0x276>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8102220:	68fb      	ldr	r3, [r7, #12]
 8102222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102224:	881a      	ldrh	r2, [r3, #0]
 8102226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102228:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 810222a:	68fb      	ldr	r3, [r7, #12]
 810222c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810222e:	1c9a      	adds	r2, r3, #2
 8102230:	68fb      	ldr	r3, [r7, #12]
 8102232:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8102234:	68fb      	ldr	r3, [r7, #12]
 8102236:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810223a:	b29b      	uxth	r3, r3
 810223c:	3b01      	subs	r3, #1
 810223e:	b29a      	uxth	r2, r3
 8102240:	68fb      	ldr	r3, [r7, #12]
 8102242:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8102246:	68fb      	ldr	r3, [r7, #12]
 8102248:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810224c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 810224e:	68fb      	ldr	r3, [r7, #12]
 8102250:	681b      	ldr	r3, [r3, #0]
 8102252:	695b      	ldr	r3, [r3, #20]
 8102254:	f003 0301 	and.w	r3, r3, #1
 8102258:	2b01      	cmp	r3, #1
 810225a:	d11a      	bne.n	8102292 <HAL_SPI_TransmitReceive+0x2ba>
 810225c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810225e:	2b00      	cmp	r3, #0
 8102260:	d017      	beq.n	8102292 <HAL_SPI_TransmitReceive+0x2ba>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8102262:	68fb      	ldr	r3, [r7, #12]
 8102264:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102266:	6a3a      	ldr	r2, [r7, #32]
 8102268:	8812      	ldrh	r2, [r2, #0]
 810226a:	b292      	uxth	r2, r2
 810226c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 810226e:	68fb      	ldr	r3, [r7, #12]
 8102270:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102272:	1c9a      	adds	r2, r3, #2
 8102274:	68fb      	ldr	r3, [r7, #12]
 8102276:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 8102278:	68fb      	ldr	r3, [r7, #12]
 810227a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810227e:	b29b      	uxth	r3, r3
 8102280:	3b01      	subs	r3, #1
 8102282:	b29a      	uxth	r2, r3
 8102284:	68fb      	ldr	r3, [r7, #12]
 8102286:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 810228a:	68fb      	ldr	r3, [r7, #12]
 810228c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8102290:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8102292:	f7fe fe75 	bl	8100f80 <HAL_GetTick>
 8102296:	4602      	mov	r2, r0
 8102298:	69fb      	ldr	r3, [r7, #28]
 810229a:	1ad3      	subs	r3, r2, r3
 810229c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810229e:	429a      	cmp	r2, r3
 81022a0:	d803      	bhi.n	81022aa <HAL_SPI_TransmitReceive+0x2d2>
 81022a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81022a8:	d102      	bne.n	81022b0 <HAL_SPI_TransmitReceive+0x2d8>
 81022aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81022ac:	2b00      	cmp	r3, #0
 81022ae:	d114      	bne.n	81022da <HAL_SPI_TransmitReceive+0x302>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 81022b0:	68f8      	ldr	r0, [r7, #12]
 81022b2:	f000 f8b6 	bl	8102422 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 81022b6:	68fb      	ldr	r3, [r7, #12]
 81022b8:	2200      	movs	r2, #0
 81022ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81022be:	68fb      	ldr	r3, [r7, #12]
 81022c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81022c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81022c8:	68fb      	ldr	r3, [r7, #12]
 81022ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81022ce:	68fb      	ldr	r3, [r7, #12]
 81022d0:	2201      	movs	r2, #1
 81022d2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81022d6:	2303      	movs	r3, #3
 81022d8:	e09f      	b.n	810241a <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81022da:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81022dc:	2b00      	cmp	r3, #0
 81022de:	d195      	bne.n	810220c <HAL_SPI_TransmitReceive+0x234>
 81022e0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81022e2:	2b00      	cmp	r3, #0
 81022e4:	d192      	bne.n	810220c <HAL_SPI_TransmitReceive+0x234>
 81022e6:	e071      	b.n	81023cc <HAL_SPI_TransmitReceive+0x3f4>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 81022e8:	68fb      	ldr	r3, [r7, #12]
 81022ea:	681b      	ldr	r3, [r3, #0]
 81022ec:	695b      	ldr	r3, [r3, #20]
 81022ee:	f003 0302 	and.w	r3, r3, #2
 81022f2:	2b02      	cmp	r3, #2
 81022f4:	d11b      	bne.n	810232e <HAL_SPI_TransmitReceive+0x356>
 81022f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81022f8:	2b00      	cmp	r3, #0
 81022fa:	d018      	beq.n	810232e <HAL_SPI_TransmitReceive+0x356>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 81022fc:	68fb      	ldr	r3, [r7, #12]
 81022fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8102300:	68fb      	ldr	r3, [r7, #12]
 8102302:	681b      	ldr	r3, [r3, #0]
 8102304:	3320      	adds	r3, #32
 8102306:	7812      	ldrb	r2, [r2, #0]
 8102308:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 810230a:	68fb      	ldr	r3, [r7, #12]
 810230c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810230e:	1c5a      	adds	r2, r3, #1
 8102310:	68fb      	ldr	r3, [r7, #12]
 8102312:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8102314:	68fb      	ldr	r3, [r7, #12]
 8102316:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810231a:	b29b      	uxth	r3, r3
 810231c:	3b01      	subs	r3, #1
 810231e:	b29a      	uxth	r2, r3
 8102320:	68fb      	ldr	r3, [r7, #12]
 8102322:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8102326:	68fb      	ldr	r3, [r7, #12]
 8102328:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810232c:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check the RXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 810232e:	68fb      	ldr	r3, [r7, #12]
 8102330:	681b      	ldr	r3, [r3, #0]
 8102332:	695b      	ldr	r3, [r3, #20]
 8102334:	f003 0301 	and.w	r3, r3, #1
 8102338:	2b01      	cmp	r3, #1
 810233a:	d11d      	bne.n	8102378 <HAL_SPI_TransmitReceive+0x3a0>
 810233c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 810233e:	2b00      	cmp	r3, #0
 8102340:	d01a      	beq.n	8102378 <HAL_SPI_TransmitReceive+0x3a0>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8102342:	68fb      	ldr	r3, [r7, #12]
 8102344:	681b      	ldr	r3, [r3, #0]
 8102346:	f103 0230 	add.w	r2, r3, #48	; 0x30
 810234a:	68fb      	ldr	r3, [r7, #12]
 810234c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810234e:	7812      	ldrb	r2, [r2, #0]
 8102350:	b2d2      	uxtb	r2, r2
 8102352:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8102354:	68fb      	ldr	r3, [r7, #12]
 8102356:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102358:	1c5a      	adds	r2, r3, #1
 810235a:	68fb      	ldr	r3, [r7, #12]
 810235c:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 810235e:	68fb      	ldr	r3, [r7, #12]
 8102360:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8102364:	b29b      	uxth	r3, r3
 8102366:	3b01      	subs	r3, #1
 8102368:	b29a      	uxth	r2, r3
 810236a:	68fb      	ldr	r3, [r7, #12]
 810236c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 8102370:	68fb      	ldr	r3, [r7, #12]
 8102372:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8102376:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8102378:	f7fe fe02 	bl	8100f80 <HAL_GetTick>
 810237c:	4602      	mov	r2, r0
 810237e:	69fb      	ldr	r3, [r7, #28]
 8102380:	1ad3      	subs	r3, r2, r3
 8102382:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8102384:	429a      	cmp	r2, r3
 8102386:	d803      	bhi.n	8102390 <HAL_SPI_TransmitReceive+0x3b8>
 8102388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810238a:	f1b3 3fff 	cmp.w	r3, #4294967295
 810238e:	d102      	bne.n	8102396 <HAL_SPI_TransmitReceive+0x3be>
 8102390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102392:	2b00      	cmp	r3, #0
 8102394:	d114      	bne.n	81023c0 <HAL_SPI_TransmitReceive+0x3e8>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 8102396:	68f8      	ldr	r0, [r7, #12]
 8102398:	f000 f843 	bl	8102422 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 810239c:	68fb      	ldr	r3, [r7, #12]
 810239e:	2200      	movs	r2, #0
 81023a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 81023a4:	68fb      	ldr	r3, [r7, #12]
 81023a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81023aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 81023ae:	68fb      	ldr	r3, [r7, #12]
 81023b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 81023b4:	68fb      	ldr	r3, [r7, #12]
 81023b6:	2201      	movs	r2, #1
 81023b8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 81023bc:	2303      	movs	r3, #3
 81023be:	e02c      	b.n	810241a <HAL_SPI_TransmitReceive+0x442>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 81023c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 81023c2:	2b00      	cmp	r3, #0
 81023c4:	d190      	bne.n	81022e8 <HAL_SPI_TransmitReceive+0x310>
 81023c6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 81023c8:	2b00      	cmp	r3, #0
 81023ca:	d18d      	bne.n	81022e8 <HAL_SPI_TransmitReceive+0x310>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 81023cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81023ce:	9300      	str	r3, [sp, #0]
 81023d0:	69fb      	ldr	r3, [r7, #28]
 81023d2:	2200      	movs	r2, #0
 81023d4:	2108      	movs	r1, #8
 81023d6:	68f8      	ldr	r0, [r7, #12]
 81023d8:	f000 f8c3 	bl	8102562 <SPI_WaitOnFlagUntilTimeout>
 81023dc:	4603      	mov	r3, r0
 81023de:	2b00      	cmp	r3, #0
 81023e0:	d007      	beq.n	81023f2 <HAL_SPI_TransmitReceive+0x41a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 81023e2:	68fb      	ldr	r3, [r7, #12]
 81023e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81023e8:	f043 0220 	orr.w	r2, r3, #32
 81023ec:	68fb      	ldr	r3, [r7, #12]
 81023ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 81023f2:	68f8      	ldr	r0, [r7, #12]
 81023f4:	f000 f815 	bl	8102422 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 81023f8:	68fb      	ldr	r3, [r7, #12]
 81023fa:	2200      	movs	r2, #0
 81023fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 8102400:	68fb      	ldr	r3, [r7, #12]
 8102402:	2201      	movs	r2, #1
 8102404:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8102408:	68fb      	ldr	r3, [r7, #12]
 810240a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810240e:	2b00      	cmp	r3, #0
 8102410:	d001      	beq.n	8102416 <HAL_SPI_TransmitReceive+0x43e>
  {
    return HAL_ERROR;
 8102412:	2301      	movs	r3, #1
 8102414:	e001      	b.n	810241a <HAL_SPI_TransmitReceive+0x442>
  }
  return errorcode;
 8102416:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 810241a:	4618      	mov	r0, r3
 810241c:	3730      	adds	r7, #48	; 0x30
 810241e:	46bd      	mov	sp, r7
 8102420:	bd80      	pop	{r7, pc}

08102422 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8102422:	b480      	push	{r7}
 8102424:	b085      	sub	sp, #20
 8102426:	af00      	add	r7, sp, #0
 8102428:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 810242a:	687b      	ldr	r3, [r7, #4]
 810242c:	681b      	ldr	r3, [r3, #0]
 810242e:	695b      	ldr	r3, [r3, #20]
 8102430:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8102432:	687b      	ldr	r3, [r7, #4]
 8102434:	681b      	ldr	r3, [r3, #0]
 8102436:	699a      	ldr	r2, [r3, #24]
 8102438:	687b      	ldr	r3, [r7, #4]
 810243a:	681b      	ldr	r3, [r3, #0]
 810243c:	f042 0208 	orr.w	r2, r2, #8
 8102440:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8102442:	687b      	ldr	r3, [r7, #4]
 8102444:	681b      	ldr	r3, [r3, #0]
 8102446:	699a      	ldr	r2, [r3, #24]
 8102448:	687b      	ldr	r3, [r7, #4]
 810244a:	681b      	ldr	r3, [r3, #0]
 810244c:	f042 0210 	orr.w	r2, r2, #16
 8102450:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8102452:	687b      	ldr	r3, [r7, #4]
 8102454:	681b      	ldr	r3, [r3, #0]
 8102456:	681a      	ldr	r2, [r3, #0]
 8102458:	687b      	ldr	r3, [r7, #4]
 810245a:	681b      	ldr	r3, [r3, #0]
 810245c:	f022 0201 	bic.w	r2, r2, #1
 8102460:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8102462:	687b      	ldr	r3, [r7, #4]
 8102464:	681b      	ldr	r3, [r3, #0]
 8102466:	691b      	ldr	r3, [r3, #16]
 8102468:	687a      	ldr	r2, [r7, #4]
 810246a:	6812      	ldr	r2, [r2, #0]
 810246c:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 8102470:	f023 0303 	bic.w	r3, r3, #3
 8102474:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8102476:	687b      	ldr	r3, [r7, #4]
 8102478:	681b      	ldr	r3, [r3, #0]
 810247a:	689a      	ldr	r2, [r3, #8]
 810247c:	687b      	ldr	r3, [r7, #4]
 810247e:	681b      	ldr	r3, [r3, #0]
 8102480:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8102484:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8102486:	687b      	ldr	r3, [r7, #4]
 8102488:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810248c:	b2db      	uxtb	r3, r3
 810248e:	2b04      	cmp	r3, #4
 8102490:	d014      	beq.n	81024bc <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8102492:	68fb      	ldr	r3, [r7, #12]
 8102494:	f003 0320 	and.w	r3, r3, #32
 8102498:	2b00      	cmp	r3, #0
 810249a:	d00f      	beq.n	81024bc <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 810249c:	687b      	ldr	r3, [r7, #4]
 810249e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81024a2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81024a6:	687b      	ldr	r3, [r7, #4]
 81024a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 81024ac:	687b      	ldr	r3, [r7, #4]
 81024ae:	681b      	ldr	r3, [r3, #0]
 81024b0:	699a      	ldr	r2, [r3, #24]
 81024b2:	687b      	ldr	r3, [r7, #4]
 81024b4:	681b      	ldr	r3, [r3, #0]
 81024b6:	f042 0220 	orr.w	r2, r2, #32
 81024ba:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 81024bc:	687b      	ldr	r3, [r7, #4]
 81024be:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81024c2:	b2db      	uxtb	r3, r3
 81024c4:	2b03      	cmp	r3, #3
 81024c6:	d014      	beq.n	81024f2 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 81024c8:	68fb      	ldr	r3, [r7, #12]
 81024ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81024ce:	2b00      	cmp	r3, #0
 81024d0:	d00f      	beq.n	81024f2 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81024d2:	687b      	ldr	r3, [r7, #4]
 81024d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81024d8:	f043 0204 	orr.w	r2, r3, #4
 81024dc:	687b      	ldr	r3, [r7, #4]
 81024de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81024e2:	687b      	ldr	r3, [r7, #4]
 81024e4:	681b      	ldr	r3, [r3, #0]
 81024e6:	699a      	ldr	r2, [r3, #24]
 81024e8:	687b      	ldr	r3, [r7, #4]
 81024ea:	681b      	ldr	r3, [r3, #0]
 81024ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 81024f0:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 81024f2:	68fb      	ldr	r3, [r7, #12]
 81024f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81024f8:	2b00      	cmp	r3, #0
 81024fa:	d00f      	beq.n	810251c <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 81024fc:	687b      	ldr	r3, [r7, #4]
 81024fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102502:	f043 0201 	orr.w	r2, r3, #1
 8102506:	687b      	ldr	r3, [r7, #4]
 8102508:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 810250c:	687b      	ldr	r3, [r7, #4]
 810250e:	681b      	ldr	r3, [r3, #0]
 8102510:	699a      	ldr	r2, [r3, #24]
 8102512:	687b      	ldr	r3, [r7, #4]
 8102514:	681b      	ldr	r3, [r3, #0]
 8102516:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 810251a:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 810251c:	68fb      	ldr	r3, [r7, #12]
 810251e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102522:	2b00      	cmp	r3, #0
 8102524:	d00f      	beq.n	8102546 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8102526:	687b      	ldr	r3, [r7, #4]
 8102528:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810252c:	f043 0208 	orr.w	r2, r3, #8
 8102530:	687b      	ldr	r3, [r7, #4]
 8102532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8102536:	687b      	ldr	r3, [r7, #4]
 8102538:	681b      	ldr	r3, [r3, #0]
 810253a:	699a      	ldr	r2, [r3, #24]
 810253c:	687b      	ldr	r3, [r7, #4]
 810253e:	681b      	ldr	r3, [r3, #0]
 8102540:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8102544:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8102546:	687b      	ldr	r3, [r7, #4]
 8102548:	2200      	movs	r2, #0
 810254a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 810254e:	687b      	ldr	r3, [r7, #4]
 8102550:	2200      	movs	r2, #0
 8102552:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8102556:	bf00      	nop
 8102558:	3714      	adds	r7, #20
 810255a:	46bd      	mov	sp, r7
 810255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102560:	4770      	bx	lr

08102562 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 8102562:	b580      	push	{r7, lr}
 8102564:	b084      	sub	sp, #16
 8102566:	af00      	add	r7, sp, #0
 8102568:	60f8      	str	r0, [r7, #12]
 810256a:	60b9      	str	r1, [r7, #8]
 810256c:	603b      	str	r3, [r7, #0]
 810256e:	4613      	mov	r3, r2
 8102570:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8102572:	e010      	b.n	8102596 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8102574:	f7fe fd04 	bl	8100f80 <HAL_GetTick>
 8102578:	4602      	mov	r2, r0
 810257a:	683b      	ldr	r3, [r7, #0]
 810257c:	1ad3      	subs	r3, r2, r3
 810257e:	69ba      	ldr	r2, [r7, #24]
 8102580:	429a      	cmp	r2, r3
 8102582:	d803      	bhi.n	810258c <SPI_WaitOnFlagUntilTimeout+0x2a>
 8102584:	69bb      	ldr	r3, [r7, #24]
 8102586:	f1b3 3fff 	cmp.w	r3, #4294967295
 810258a:	d102      	bne.n	8102592 <SPI_WaitOnFlagUntilTimeout+0x30>
 810258c:	69bb      	ldr	r3, [r7, #24]
 810258e:	2b00      	cmp	r3, #0
 8102590:	d101      	bne.n	8102596 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8102592:	2303      	movs	r3, #3
 8102594:	e00f      	b.n	81025b6 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8102596:	68fb      	ldr	r3, [r7, #12]
 8102598:	681b      	ldr	r3, [r3, #0]
 810259a:	695a      	ldr	r2, [r3, #20]
 810259c:	68bb      	ldr	r3, [r7, #8]
 810259e:	4013      	ands	r3, r2
 81025a0:	68ba      	ldr	r2, [r7, #8]
 81025a2:	429a      	cmp	r2, r3
 81025a4:	bf0c      	ite	eq
 81025a6:	2301      	moveq	r3, #1
 81025a8:	2300      	movne	r3, #0
 81025aa:	b2db      	uxtb	r3, r3
 81025ac:	461a      	mov	r2, r3
 81025ae:	79fb      	ldrb	r3, [r7, #7]
 81025b0:	429a      	cmp	r2, r3
 81025b2:	d0df      	beq.n	8102574 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 81025b4:	2300      	movs	r3, #0
}
 81025b6:	4618      	mov	r0, r3
 81025b8:	3710      	adds	r7, #16
 81025ba:	46bd      	mov	sp, r7
 81025bc:	bd80      	pop	{r7, pc}

081025be <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 81025be:	b480      	push	{r7}
 81025c0:	b085      	sub	sp, #20
 81025c2:	af00      	add	r7, sp, #0
 81025c4:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 81025c6:	687b      	ldr	r3, [r7, #4]
 81025c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81025ca:	095b      	lsrs	r3, r3, #5
 81025cc:	3301      	adds	r3, #1
 81025ce:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 81025d0:	687b      	ldr	r3, [r7, #4]
 81025d2:	68db      	ldr	r3, [r3, #12]
 81025d4:	3301      	adds	r3, #1
 81025d6:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 81025d8:	68bb      	ldr	r3, [r7, #8]
 81025da:	3307      	adds	r3, #7
 81025dc:	08db      	lsrs	r3, r3, #3
 81025de:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81025e0:	68bb      	ldr	r3, [r7, #8]
 81025e2:	68fa      	ldr	r2, [r7, #12]
 81025e4:	fb02 f303 	mul.w	r3, r2, r3
}
 81025e8:	4618      	mov	r0, r3
 81025ea:	3714      	adds	r7, #20
 81025ec:	46bd      	mov	sp, r7
 81025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025f2:	4770      	bx	lr

081025f4 <__libc_init_array>:
 81025f4:	b570      	push	{r4, r5, r6, lr}
 81025f6:	4d0d      	ldr	r5, [pc, #52]	; (810262c <__libc_init_array+0x38>)
 81025f8:	4c0d      	ldr	r4, [pc, #52]	; (8102630 <__libc_init_array+0x3c>)
 81025fa:	1b64      	subs	r4, r4, r5
 81025fc:	10a4      	asrs	r4, r4, #2
 81025fe:	2600      	movs	r6, #0
 8102600:	42a6      	cmp	r6, r4
 8102602:	d109      	bne.n	8102618 <__libc_init_array+0x24>
 8102604:	4d0b      	ldr	r5, [pc, #44]	; (8102634 <__libc_init_array+0x40>)
 8102606:	4c0c      	ldr	r4, [pc, #48]	; (8102638 <__libc_init_array+0x44>)
 8102608:	f000 f818 	bl	810263c <_init>
 810260c:	1b64      	subs	r4, r4, r5
 810260e:	10a4      	asrs	r4, r4, #2
 8102610:	2600      	movs	r6, #0
 8102612:	42a6      	cmp	r6, r4
 8102614:	d105      	bne.n	8102622 <__libc_init_array+0x2e>
 8102616:	bd70      	pop	{r4, r5, r6, pc}
 8102618:	f855 3b04 	ldr.w	r3, [r5], #4
 810261c:	4798      	blx	r3
 810261e:	3601      	adds	r6, #1
 8102620:	e7ee      	b.n	8102600 <__libc_init_array+0xc>
 8102622:	f855 3b04 	ldr.w	r3, [r5], #4
 8102626:	4798      	blx	r3
 8102628:	3601      	adds	r6, #1
 810262a:	e7f2      	b.n	8102612 <__libc_init_array+0x1e>
 810262c:	08102664 	.word	0x08102664
 8102630:	08102664 	.word	0x08102664
 8102634:	08102664 	.word	0x08102664
 8102638:	08102668 	.word	0x08102668

0810263c <_init>:
 810263c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810263e:	bf00      	nop
 8102640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8102642:	bc08      	pop	{r3}
 8102644:	469e      	mov	lr, r3
 8102646:	4770      	bx	lr

08102648 <_fini>:
 8102648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810264a:	bf00      	nop
 810264c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810264e:	bc08      	pop	{r3}
 8102650:	469e      	mov	lr, r3
 8102652:	4770      	bx	lr
