 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: S-2021.06-SP2
Date   : Tue Aug  2 02:11:38 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: idata[18] (input port clocked by clk)
  Endpoint: multiplication_reg_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    5.00       5.50 r
  idata[18] (in)                                          0.01       5.51 r
  U1617/Y (NOR2BX4)                                       0.19       5.71 r
  U1074/Y (BUFX20)                                        0.16       5.87 r
  U1073/Y (XNOR2X2)                                       0.18       6.05 f
  U473/Y (OAI22XL)                                        0.56       6.61 r
  U1919/S (ADDFX2)                                        0.71       7.32 f
  U1914/Y (NAND2X1)                                       0.29       7.61 r
  U1277/Y (INVXL)                                         0.20       7.81 f
  U649/Y (AOI21X1)                                        0.29       8.09 r
  U1915/Y (OAI21X2)                                       0.15       8.25 f
  U1916/Y (AO21X4)                                        0.21       8.46 f
  U1917/Y (AOI21X4)                                       0.17       8.63 r
  U747/Y (INVX1)                                          0.14       8.77 f
  U1918/Y (AOI21X2)                                       0.16       8.94 r
  U420/Y (XOR2X1)                                         0.22       9.16 f
  multiplication_reg_reg[34]/D (EDFFXL)                   0.00       9.16 f
  data arrival time                                                  9.16

  clock clk (rise edge)                                   9.12       9.12
  clock network delay (ideal)                             0.50       9.62
  clock uncertainty                                      -0.10       9.52
  multiplication_reg_reg[34]/CK (EDFFXL)                  0.00       9.52 r
  library setup time                                     -0.36       9.16
  data required time                                                 9.16
  --------------------------------------------------------------------------
  data required time                                                 9.16
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
