

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Dec  3 19:40:27 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12129|  12129|  12129|  12129|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  12128|  12128|       379|          -|          -|    32|    no    |
        | + Row_Loop    |    377|    377|        29|          -|          -|    13|    no    |
        |  ++ Col_Loop  |     26|     26|         3|          2|          1|    13|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i6 %f_0, -32" [pool/pooling.cpp:10]   --->   Operation 13 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 15 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %4, label %Filter_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %f_0 to i14" [pool/pooling.cpp:13]   --->   Operation 19 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %f_0 to i16" [pool/pooling.cpp:13]   --->   Operation 20 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 21 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 22 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul, 13" [pool/pooling.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [pool/pooling.cpp:13]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pool/pooling.cpp:13]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [pool/pooling.cpp:14]   --->   Operation 31 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %shl_ln to i10" [pool/pooling.cpp:28]   --->   Operation 33 'zext' 'zext_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 %zext_ln28, 26" [pool/pooling.cpp:28]   --->   Operation 34 'mul' 'mul_ln28' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 35 'or' 'or_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %or_ln25 to i10" [pool/pooling.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.78ns)   --->   "%mul_ln28_1 = mul i10 %zext_ln28_1, 26" [pool/pooling.cpp:28]   --->   Operation 37 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 38 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pool/pooling.cpp:38]   --->   Operation 39 'specregionend' 'empty_10' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 40 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop ]"   --->   Operation 41 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 42 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [pool/pooling.cpp:16]   --->   Operation 44 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop" [pool/pooling.cpp:16]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 46 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %shl_ln1 to i10" [pool/pooling.cpp:28]   --->   Operation 47 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28_2, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 48 'add' 'add_ln28' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i10 %add_ln28 to i1" [pool/pooling.cpp:28]   --->   Operation 49 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 50 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.97ns)   --->   "%or_ln28_7 = or i6 %tmp_13, %f_0" [pool/pooling.cpp:28]   --->   Operation 51 'or' 'or_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 52 'partselect' 'tmp_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_14, i6 %or_ln28_7)" [pool/pooling.cpp:28]   --->   Operation 53 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i15 %tmp_15 to i64" [pool/pooling.cpp:28]   --->   Operation 54 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 55 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln28_1 = add i10 %zext_ln28_2, %mul_ln28_1" [pool/pooling.cpp:28]   --->   Operation 56 'add' 'add_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i10 %add_ln28_1 to i1" [pool/pooling.cpp:28]   --->   Operation 57 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_17 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln28_1, i32 1, i32 9)" [pool/pooling.cpp:28]   --->   Operation 58 'partselect' 'tmp_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 59 'load' 'conv_1_out_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln1, 1" [pool/pooling.cpp:26]   --->   Operation 60 'or' 'or_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i5 %or_ln26 to i10" [pool/pooling.cpp:28]   --->   Operation 61 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln28_2 = add i10 %zext_ln28_5, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 62 'add' 'add_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_19 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_2, i5 0)" [pool/pooling.cpp:28]   --->   Operation 63 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i15 %tmp_19 to i16" [pool/pooling.cpp:28]   --->   Operation 64 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.94ns)   --->   "%add_ln28_3 = add i16 %zext_ln13_1, %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 65 'add' 'add_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i16 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 66 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 67 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln28_4 = add i10 %zext_ln28_5, %mul_ln28_1" [pool/pooling.cpp:28]   --->   Operation 68 'add' 'add_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 69 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [pool/pooling.cpp:35]   --->   Operation 70 'zext' 'zext_ln35' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %zext_ln35, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 71 'add' 'add_ln35' <Predicate = (!icmp_ln16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 19.4>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28_1, i5 0)" [pool/pooling.cpp:28]   --->   Operation 72 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.97ns)   --->   "%or_ln28_8 = or i6 %tmp_16, %f_0" [pool/pooling.cpp:28]   --->   Operation 73 'or' 'or_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_17, i6 %or_ln28_8)" [pool/pooling.cpp:28]   --->   Operation 74 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i15 %tmp_18 to i64" [pool/pooling.cpp:28]   --->   Operation 75 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%conv_1_out_addr_2 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 76 'getelementptr' 'conv_1_out_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 77 'load' 'conv_1_out_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 78 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 79 'partselect' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 80 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pool/pooling.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 82 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 83 'or' 'or_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_load, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 84 'fcmp' 'tmp_4' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pool/pooling.cpp:28]   --->   Operation 85 'and' 'and_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_load, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 86 'select' 'select_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_4, i5 0)" [pool/pooling.cpp:28]   --->   Operation 87 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i15 %tmp_20 to i16" [pool/pooling.cpp:28]   --->   Operation 88 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.94ns)   --->   "%add_ln28_5 = add i16 %zext_ln13_1, %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 89 'add' 'add_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i16 %add_ln28_5 to i64" [pool/pooling.cpp:28]   --->   Operation 90 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%conv_1_out_addr_3 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 91 'getelementptr' 'conv_1_out_addr_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 92 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 92 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 93 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 94 'partselect' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 95 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 96 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 97 'partselect' 'tmp_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 98 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 99 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 100 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 101 'or' 'or_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 102 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 103 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 104 'or' 'or_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 105 'and' 'and_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 106 'fcmp' 'tmp_7' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pool/pooling.cpp:28]   --->   Operation 107 'and' 'and_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 108 'select' 'select_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 109 [2/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 109 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 110 [2/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 110 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 6 <SV = 5> <Delay = 23.4>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 111 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:17]   --->   Operation 112 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [pool/pooling.cpp:18]   --->   Operation 113 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 114 [1/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 114 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_load_2 to i32" [pool/pooling.cpp:28]   --->   Operation 115 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 116 'partselect' 'tmp_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 117 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 118 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 119 'partselect' 'tmp_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 120 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 121 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 122 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 123 'or' 'or_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_9, -1" [pool/pooling.cpp:28]   --->   Operation 124 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 125 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 126 'or' 'or_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 127 'and' 'and_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_load_2, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 128 'fcmp' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pool/pooling.cpp:28]   --->   Operation 129 'and' 'and_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_load_2, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 130 'select' 'select_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 131 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_load_3 to i32" [pool/pooling.cpp:28]   --->   Operation 132 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 133 'partselect' 'tmp_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 134 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 135 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 136 'partselect' 'tmp_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 137 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 138 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 139 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 140 'or' 'or_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_11, -1" [pool/pooling.cpp:28]   --->   Operation 141 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 142 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 143 'or' 'or_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 144 'and' 'and_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_load_3, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 145 'fcmp' 'tmp_12' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pool/pooling.cpp:28]   --->   Operation 146 'and' 'and_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_load_3, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 147 'select' 'select_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_21 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 148 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_21 to i14" [pool/pooling.cpp:35]   --->   Operation 149 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln13, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 150 'add' 'add_ln35_1' <Predicate = (!icmp_ln16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 151 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 152 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 153 'store' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_2) nounwind" [pool/pooling.cpp:36]   --->   Operation 154 'specregionend' 'empty_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 155 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 156 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
f_0                 (phi              ) [ 00101110]
icmp_ln10           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
f                   (add              ) [ 01111111]
br_ln10             (br               ) [ 00000000]
specloopname_ln11   (specloopname     ) [ 00000000]
tmp                 (specregionbegin  ) [ 00011111]
zext_ln13           (zext             ) [ 00011111]
zext_ln13_1         (zext             ) [ 00011111]
br_ln13             (br               ) [ 00111111]
ret_ln39            (ret              ) [ 00000000]
r_0                 (phi              ) [ 00010000]
phi_mul             (phi              ) [ 00011110]
add_ln13            (add              ) [ 00111111]
icmp_ln13           (icmp             ) [ 00111111]
empty_6             (speclooptripcount) [ 00000000]
r                   (add              ) [ 00111111]
br_ln13             (br               ) [ 00000000]
specloopname_ln14   (specloopname     ) [ 00000000]
tmp_1               (specregionbegin  ) [ 00001111]
shl_ln              (bitconcatenate   ) [ 00000000]
zext_ln28           (zext             ) [ 00000000]
mul_ln28            (mul              ) [ 00001110]
or_ln25             (or               ) [ 00000000]
zext_ln28_1         (zext             ) [ 00000000]
mul_ln28_1          (mul              ) [ 00001110]
br_ln16             (br               ) [ 00111111]
empty_10            (specregionend    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
c_0                 (phi              ) [ 00001000]
icmp_ln16           (icmp             ) [ 00111111]
empty_7             (speclooptripcount) [ 00000000]
c                   (add              ) [ 00111111]
br_ln16             (br               ) [ 00000000]
shl_ln1             (bitconcatenate   ) [ 00000000]
zext_ln28_2         (zext             ) [ 00000000]
add_ln28            (add              ) [ 00000000]
trunc_ln28          (trunc            ) [ 00000000]
tmp_13              (bitconcatenate   ) [ 00000000]
or_ln28_7           (or               ) [ 00000000]
tmp_14              (partselect       ) [ 00000000]
tmp_15              (bitconcatenate   ) [ 00000000]
zext_ln28_3         (zext             ) [ 00000000]
conv_1_out_addr     (getelementptr    ) [ 00000100]
add_ln28_1          (add              ) [ 00000000]
trunc_ln28_1        (trunc            ) [ 00000100]
tmp_17              (partselect       ) [ 00000100]
or_ln26             (or               ) [ 00000000]
zext_ln28_5         (zext             ) [ 00000000]
add_ln28_2          (add              ) [ 00000000]
tmp_19              (bitconcatenate   ) [ 00000000]
zext_ln28_6         (zext             ) [ 00000000]
add_ln28_3          (add              ) [ 00000000]
zext_ln28_7         (zext             ) [ 00000000]
conv_1_out_addr_1   (getelementptr    ) [ 00000100]
add_ln28_4          (add              ) [ 00000100]
zext_ln35           (zext             ) [ 00000000]
add_ln35            (add              ) [ 00001110]
tmp_16              (bitconcatenate   ) [ 00000000]
or_ln28_8           (or               ) [ 00000000]
tmp_18              (bitconcatenate   ) [ 00000000]
zext_ln28_4         (zext             ) [ 00000000]
conv_1_out_addr_2   (getelementptr    ) [ 00001010]
conv_1_out_load     (load             ) [ 00000000]
bitcast_ln28        (bitcast          ) [ 00000000]
tmp_3               (partselect       ) [ 00000000]
trunc_ln28_2        (trunc            ) [ 00000000]
icmp_ln28           (icmp             ) [ 00000000]
icmp_ln28_1         (icmp             ) [ 00000000]
or_ln28             (or               ) [ 00000000]
tmp_4               (fcmp             ) [ 00000000]
and_ln28            (and              ) [ 00000000]
select_ln28         (select           ) [ 00000000]
tmp_20              (bitconcatenate   ) [ 00000000]
zext_ln28_8         (zext             ) [ 00000000]
add_ln28_5          (add              ) [ 00000000]
zext_ln28_9         (zext             ) [ 00000000]
conv_1_out_addr_3   (getelementptr    ) [ 00001010]
conv_1_out_load_1   (load             ) [ 00000000]
bitcast_ln28_1      (bitcast          ) [ 00000000]
tmp_5               (partselect       ) [ 00000000]
trunc_ln28_3        (trunc            ) [ 00000000]
bitcast_ln28_2      (bitcast          ) [ 00000000]
tmp_6               (partselect       ) [ 00000000]
trunc_ln28_4        (trunc            ) [ 00000000]
icmp_ln28_2         (icmp             ) [ 00000000]
icmp_ln28_3         (icmp             ) [ 00000000]
or_ln28_1           (or               ) [ 00000000]
icmp_ln28_4         (icmp             ) [ 00000000]
icmp_ln28_5         (icmp             ) [ 00000000]
or_ln28_2           (or               ) [ 00000000]
and_ln28_1          (and              ) [ 00000000]
tmp_7               (fcmp             ) [ 00000000]
and_ln28_2          (and              ) [ 00000000]
select_ln28_1       (select           ) [ 00001010]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_2               (specregionbegin  ) [ 00000000]
specpipeline_ln18   (specpipeline     ) [ 00000000]
conv_1_out_load_2   (load             ) [ 00000000]
bitcast_ln28_3      (bitcast          ) [ 00000000]
tmp_8               (partselect       ) [ 00000000]
trunc_ln28_5        (trunc            ) [ 00000000]
bitcast_ln28_4      (bitcast          ) [ 00000000]
tmp_9               (partselect       ) [ 00000000]
trunc_ln28_6        (trunc            ) [ 00000000]
icmp_ln28_6         (icmp             ) [ 00000000]
icmp_ln28_7         (icmp             ) [ 00000000]
or_ln28_3           (or               ) [ 00000000]
icmp_ln28_8         (icmp             ) [ 00000000]
icmp_ln28_9         (icmp             ) [ 00000000]
or_ln28_4           (or               ) [ 00000000]
and_ln28_3          (and              ) [ 00000000]
tmp_s               (fcmp             ) [ 00000000]
and_ln28_4          (and              ) [ 00000000]
select_ln28_2       (select           ) [ 00000000]
conv_1_out_load_3   (load             ) [ 00000000]
bitcast_ln28_5      (bitcast          ) [ 00000000]
tmp_10              (partselect       ) [ 00000000]
trunc_ln28_7        (trunc            ) [ 00000000]
bitcast_ln28_6      (bitcast          ) [ 00000000]
tmp_11              (partselect       ) [ 00000000]
trunc_ln28_8        (trunc            ) [ 00000000]
icmp_ln28_10        (icmp             ) [ 00000000]
icmp_ln28_11        (icmp             ) [ 00000000]
or_ln28_5           (or               ) [ 00000000]
icmp_ln28_12        (icmp             ) [ 00000000]
icmp_ln28_13        (icmp             ) [ 00000000]
or_ln28_6           (or               ) [ 00000000]
and_ln28_5          (and              ) [ 00000000]
tmp_12              (fcmp             ) [ 00000000]
and_ln28_6          (and              ) [ 00000000]
select_ln28_3       (select           ) [ 00000000]
tmp_21              (bitconcatenate   ) [ 00000000]
zext_ln35_1         (zext             ) [ 00000000]
add_ln35_1          (add              ) [ 00000000]
zext_ln35_2         (zext             ) [ 00000000]
max_pool_1_out_addr (getelementptr    ) [ 00000000]
store_ln35          (store            ) [ 00000000]
empty_8             (specregionend    ) [ 00000000]
br_ln16             (br               ) [ 00111111]
empty_9             (specregionend    ) [ 00000000]
br_ln13             (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="conv_1_out_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="15" slack="0"/>
<pin id="94" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="15" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
<pin id="113" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/4 conv_1_out_load_1/4 conv_1_out_load_2/5 conv_1_out_load_3/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="conv_1_out_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_1_out_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="15" slack="0"/>
<pin id="119" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_2/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv_1_out_addr_3_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_3/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="max_pool_1_out_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="14" slack="0"/>
<pin id="135" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln35_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="13" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="144" class="1005" name="f_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="1"/>
<pin id="146" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="f_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="r_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="r_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="phi_mul_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="phi_mul_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="c_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="1"/>
<pin id="181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="c_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/5 tmp_s/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/5 tmp_12/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln10_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="f_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln13_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln13_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln13_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln13_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln28_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="mul_ln28_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln25_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln28_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="mul_ln28_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln16_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="c_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln28_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln28_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="1"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln28_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_13_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln28_7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="2"/>
<pin id="317" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_14_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="5" slack="0"/>
<pin id="325" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_15_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="15" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln28_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="15" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln28_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="1"/>
<pin id="346" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln28_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_17_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="10" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="0" index="3" bw="5" slack="0"/>
<pin id="357" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="or_ln26_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln28_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln28_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="1"/>
<pin id="375" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_19_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="15" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln28_6_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="15" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln28_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="2"/>
<pin id="391" dir="0" index="1" bw="15" slack="0"/>
<pin id="392" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln28_7_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln28_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="1"/>
<pin id="402" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln35_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln35_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="1"/>
<pin id="411" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_16_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="1"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="or_ln28_8_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="3"/>
<pin id="424" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_8/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_18_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="1"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln28_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="15" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="bitcast_ln28_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="0" index="3" bw="6" slack="0"/>
<pin id="448" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln28_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln28_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln28_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="23" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln28_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="and_ln28_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln28_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_20_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="15" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="1"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln28_8_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="15" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln28_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="3"/>
<pin id="503" dir="0" index="1" bw="15" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln28_9_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="bitcast_ln28_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_5_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="6" slack="0"/>
<pin id="519" dir="0" index="3" bw="6" slack="0"/>
<pin id="520" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln28_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="bitcast_ln28_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/5 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln28_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln28_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln28_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="23" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln28_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln28_4_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln28_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="23" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln28_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="and_ln28_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="and_ln28_2_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln28_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="bitcast_ln28_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_8_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="6" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln28_5_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="bitcast_ln28_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln28_6_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln28_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln28_7_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="23" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln28_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln28_8_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln28_9_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="23" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/6 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln28_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="and_ln28_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="and_ln28_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln28_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="1"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="bitcast_ln28_5_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_10_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="6" slack="0"/>
<pin id="702" dir="0" index="3" bw="6" slack="0"/>
<pin id="703" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln28_7_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="bitcast_ln28_6_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_11_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="6" slack="0"/>
<pin id="720" dir="0" index="3" bw="6" slack="0"/>
<pin id="721" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="trunc_ln28_8_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_8/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln28_10_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln28_11_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="23" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="or_ln28_5_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="icmp_ln28_12_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln28_13_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="23" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln28_6_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="and_ln28_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="and_ln28_6_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="select_ln28_3_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="32" slack="0"/>
<pin id="781" dir="0" index="2" bw="32" slack="0"/>
<pin id="782" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_21_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="13" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="2"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln35_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="13" slack="0"/>
<pin id="796" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln35_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="6" slack="4"/>
<pin id="800" dir="0" index="1" bw="13" slack="0"/>
<pin id="801" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln35_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="14" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/6 "/>
</bind>
</comp>

<comp id="811" class="1005" name="f_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="816" class="1005" name="zext_ln13_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="14" slack="4"/>
<pin id="818" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="821" class="1005" name="zext_ln13_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="2"/>
<pin id="823" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln13_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="832" class="1005" name="icmp_ln13_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="836" class="1005" name="r_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="4" slack="0"/>
<pin id="838" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="841" class="1005" name="mul_ln28_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="1"/>
<pin id="843" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="847" class="1005" name="mul_ln28_1_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="1"/>
<pin id="849" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="icmp_ln16_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="1"/>
<pin id="855" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="857" class="1005" name="c_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="0"/>
<pin id="859" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="862" class="1005" name="conv_1_out_addr_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="15" slack="1"/>
<pin id="864" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="867" class="1005" name="trunc_ln28_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_17_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="9" slack="1"/>
<pin id="874" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="877" class="1005" name="conv_1_out_addr_1_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="15" slack="1"/>
<pin id="879" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="add_ln28_4_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="10" slack="1"/>
<pin id="884" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_4 "/>
</bind>
</comp>

<comp id="887" class="1005" name="add_ln35_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="2"/>
<pin id="889" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="892" class="1005" name="conv_1_out_addr_2_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="15" slack="1"/>
<pin id="894" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_2 "/>
</bind>
</comp>

<comp id="897" class="1005" name="conv_1_out_addr_3_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="15" slack="1"/>
<pin id="899" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_3 "/>
</bind>
</comp>

<comp id="902" class="1005" name="select_ln28_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="62" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="97" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="76" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="97" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="148" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="148" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="148" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="148" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="171" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="160" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="160" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="160" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="239" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="183" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="32" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="183" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="183" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="144" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="297" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="320" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="314" pin="2"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="347"><net_src comp="293" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="343" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="56" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="366"><net_src comp="285" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="403"><net_src comp="368" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="183" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="167" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="144" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="442"><net_src comp="97" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="456"><net_src comp="439" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="443" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="453" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="457" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="190" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="97" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="52" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="500"><net_src comp="490" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="509"><net_src comp="501" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="514"><net_src comp="97" pin="7"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="66" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="68" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="528"><net_src comp="511" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="481" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="66" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="68" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="529" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="515" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="72" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="525" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="74" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="547" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="533" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="72" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="543" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="74" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="565" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="559" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="196" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="97" pin="7"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="481" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="97" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="66" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="68" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="70" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="620"><net_src comp="603" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="630"><net_src comp="66" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="621" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="70" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="637"><net_src comp="621" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="607" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="72" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="617" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="74" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="624" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="72" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="634" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="74" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="656" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="650" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="190" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="97" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="686" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="697"><net_src comp="97" pin="7"/><net_sink comp="694" pin=0"/></net>

<net id="704"><net_src comp="66" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="68" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="707"><net_src comp="70" pin="0"/><net_sink comp="698" pin=3"/></net>

<net id="711"><net_src comp="694" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="686" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="66" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="712" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="68" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="70" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="712" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="698" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="72" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="708" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="74" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="730" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="716" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="72" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="726" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="74" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="748" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="742" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="196" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="772" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="97" pin="7"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="686" pin="3"/><net_sink comp="778" pin=2"/></net>

<net id="786"><net_src comp="778" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="792"><net_src comp="88" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="52" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="797"><net_src comp="787" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="806"><net_src comp="798" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="814"><net_src comp="207" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="819"><net_src comp="213" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="824"><net_src comp="217" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="830"><net_src comp="221" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="835"><net_src comp="227" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="233" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="844"><net_src comp="251" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="850"><net_src comp="267" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="856"><net_src comp="273" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="279" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="865"><net_src comp="90" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="870"><net_src comp="348" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="875"><net_src comp="352" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="880"><net_src comp="103" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="885"><net_src comp="399" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="890"><net_src comp="408" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="895"><net_src comp="115" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="900"><net_src comp="122" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="905"><net_src comp="595" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="686" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {6 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
		zext_ln28 : 2
		mul_ln28 : 3
		or_ln25 : 2
		zext_ln28_1 : 2
		mul_ln28_1 : 3
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
		zext_ln28_2 : 2
		add_ln28 : 3
		trunc_ln28 : 4
		tmp_13 : 5
		or_ln28_7 : 6
		tmp_14 : 4
		tmp_15 : 6
		zext_ln28_3 : 7
		conv_1_out_addr : 8
		add_ln28_1 : 3
		trunc_ln28_1 : 4
		tmp_17 : 4
		conv_1_out_load : 9
		or_ln26 : 2
		zext_ln28_5 : 2
		add_ln28_2 : 3
		tmp_19 : 4
		zext_ln28_6 : 5
		add_ln28_3 : 6
		zext_ln28_7 : 7
		conv_1_out_addr_1 : 8
		add_ln28_4 : 3
		conv_1_out_load_1 : 9
		zext_ln35 : 1
		add_ln35 : 2
	State 5
		or_ln28_8 : 1
		tmp_18 : 1
		zext_ln28_4 : 2
		conv_1_out_addr_2 : 3
		bitcast_ln28 : 1
		tmp_3 : 2
		trunc_ln28_2 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_4 : 1
		and_ln28 : 4
		select_ln28 : 4
		zext_ln28_8 : 1
		add_ln28_5 : 2
		zext_ln28_9 : 3
		conv_1_out_addr_3 : 4
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_3 : 2
		bitcast_ln28_2 : 5
		tmp_6 : 6
		trunc_ln28_4 : 6
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		icmp_ln28_4 : 7
		icmp_ln28_5 : 7
		or_ln28_2 : 8
		and_ln28_1 : 8
		tmp_7 : 5
		and_ln28_2 : 8
		select_ln28_1 : 8
		conv_1_out_load_2 : 4
		conv_1_out_load_3 : 5
	State 6
		bitcast_ln28_3 : 1
		tmp_8 : 2
		trunc_ln28_5 : 2
		tmp_9 : 1
		trunc_ln28_6 : 1
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		icmp_ln28_8 : 2
		icmp_ln28_9 : 2
		or_ln28_4 : 3
		and_ln28_3 : 4
		tmp_s : 1
		and_ln28_4 : 4
		select_ln28_2 : 4
		bitcast_ln28_5 : 1
		tmp_10 : 2
		trunc_ln28_7 : 2
		bitcast_ln28_6 : 5
		tmp_11 : 6
		trunc_ln28_8 : 6
		icmp_ln28_10 : 3
		icmp_ln28_11 : 3
		or_ln28_5 : 4
		icmp_ln28_12 : 7
		icmp_ln28_13 : 7
		or_ln28_6 : 8
		and_ln28_5 : 8
		tmp_12 : 5
		and_ln28_6 : 8
		select_ln28_3 : 8
		zext_ln35_1 : 1
		add_ln35_1 : 2
		zext_ln35_2 : 3
		max_pool_1_out_addr : 4
		store_ln35 : 9
		empty_8 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_190      |    0    |    66   |   239   |
|          |      grp_fu_196      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_201   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_227   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_273   |    0    |    0    |    9    |
|          |   icmp_ln28_fu_457   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_463  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_547  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_553  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_565  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_5_fu_571  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_638  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_644  |    0    |    0    |    18   |
|          |  icmp_ln28_8_fu_656  |    0    |    0    |    11   |
|          |  icmp_ln28_9_fu_662  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_730 |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_736 |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_748 |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_754 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_207       |    0    |    0    |    15   |
|          |    add_ln13_fu_221   |    0    |    0    |    15   |
|          |       r_fu_233       |    0    |    0    |    13   |
|          |       c_fu_279       |    0    |    0    |    13   |
|          |    add_ln28_fu_297   |    0    |    0    |    14   |
|    add   |   add_ln28_1_fu_343  |    0    |    0    |    14   |
|          |   add_ln28_2_fu_372  |    0    |    0    |    14   |
|          |   add_ln28_3_fu_389  |    0    |    0    |    21   |
|          |   add_ln28_4_fu_399  |    0    |    0    |    14   |
|          |    add_ln35_fu_408   |    0    |    0    |    15   |
|          |   add_ln28_5_fu_501  |    0    |    0    |    21   |
|          |   add_ln35_1_fu_798  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln28_fu_481  |    0    |    0    |    32   |
|  select  | select_ln28_1_fu_595 |    0    |    0    |    32   |
|          | select_ln28_2_fu_686 |    0    |    0    |    32   |
|          | select_ln28_3_fu_778 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_251   |    0    |    0    |    26   |
|          |   mul_ln28_1_fu_267  |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_257    |    0    |    0    |    0    |
|          |   or_ln28_7_fu_314   |    0    |    0    |    6    |
|          |    or_ln26_fu_362    |    0    |    0    |    0    |
|          |   or_ln28_8_fu_421   |    0    |    0    |    6    |
|          |    or_ln28_fu_469    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_559   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_577   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_650   |    0    |    0    |    2    |
|          |   or_ln28_4_fu_668   |    0    |    0    |    2    |
|          |   or_ln28_5_fu_742   |    0    |    0    |    2    |
|          |   or_ln28_6_fu_760   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_475   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_583  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_589  |    0    |    0    |    2    |
|    and   |   and_ln28_3_fu_674  |    0    |    0    |    2    |
|          |   and_ln28_4_fu_680  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_766  |    0    |    0    |    2    |
|          |   and_ln28_6_fu_772  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_213   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_217  |    0    |    0    |    0    |
|          |   zext_ln28_fu_247   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_263  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_293  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_338  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_368  |    0    |    0    |    0    |
|   zext   |  zext_ln28_6_fu_385  |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_394  |    0    |    0    |    0    |
|          |   zext_ln35_fu_404   |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_434  |    0    |    0    |    0    |
|          |  zext_ln28_8_fu_497  |    0    |    0    |    0    |
|          |  zext_ln28_9_fu_506  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_794  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_803  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_239    |    0    |    0    |    0    |
|          |    shl_ln1_fu_285    |    0    |    0    |    0    |
|          |     tmp_13_fu_306    |    0    |    0    |    0    |
|          |     tmp_15_fu_330    |    0    |    0    |    0    |
|bitconcatenate|     tmp_19_fu_377    |    0    |    0    |    0    |
|          |     tmp_16_fu_414    |    0    |    0    |    0    |
|          |     tmp_18_fu_427    |    0    |    0    |    0    |
|          |     tmp_20_fu_490    |    0    |    0    |    0    |
|          |     tmp_21_fu_787    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_302  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_348 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_453 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_525 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_4_fu_543 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_617 |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_634 |    0    |    0    |    0    |
|          |  trunc_ln28_7_fu_708 |    0    |    0    |    0    |
|          |  trunc_ln28_8_fu_726 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_14_fu_320    |    0    |    0    |    0    |
|          |     tmp_17_fu_352    |    0    |    0    |    0    |
|          |     tmp_3_fu_443     |    0    |    0    |    0    |
|          |     tmp_5_fu_515     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_533     |    0    |    0    |    0    |
|          |     tmp_8_fu_607     |    0    |    0    |    0    |
|          |     tmp_9_fu_624     |    0    |    0    |    0    |
|          |     tmp_10_fu_698    |    0    |    0    |    0    |
|          |     tmp_11_fu_716    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   132   |   1116  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln13_reg_827    |    8   |
|    add_ln28_4_reg_882   |   10   |
|     add_ln35_reg_887    |    8   |
|       c_0_reg_179       |    4   |
|        c_reg_857        |    4   |
|conv_1_out_addr_1_reg_877|   15   |
|conv_1_out_addr_2_reg_892|   15   |
|conv_1_out_addr_3_reg_897|   15   |
| conv_1_out_addr_reg_862 |   15   |
|       f_0_reg_144       |    6   |
|        f_reg_811        |    6   |
|    icmp_ln13_reg_832    |    1   |
|    icmp_ln16_reg_853    |    1   |
|    mul_ln28_1_reg_847   |   10   |
|     mul_ln28_reg_841    |   10   |
|     phi_mul_reg_167     |    8   |
|       r_0_reg_156       |    4   |
|        r_reg_836        |    4   |
|  select_ln28_1_reg_902  |   32   |
|      tmp_17_reg_872     |    9   |
|   trunc_ln28_1_reg_867  |    1   |
|   zext_ln13_1_reg_821   |   16   |
|    zext_ln13_reg_816    |   14   |
+-------------------------+--------+
|          Total          |   216  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   4  |  15  |   60   ||    21   |
| grp_access_fu_97 |  p2  |   4  |   0  |    0   ||    21   |
|    f_0_reg_144   |  p0  |   2  |   6  |   12   ||    9    |
|  phi_mul_reg_167 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_190    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_196    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   216  ||  10.797 ||    78   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   132  |  1116  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   78   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   348  |  1194  |
+-----------+--------+--------+--------+--------+
