<profile>

<section name = "Vitis HLS Report for 'krnl_LZW'" level="0">
<item name = "Date">Thu Dec  7 21:19:20 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">Final_Optimization</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Loop_VITIS_LOOP_325_2_proc_U0">Loop_VITIS_LOOP_325_2_proc, ?, ?, ?, ?, ?, ?, none</column>
<column name="Loop_VITIS_LOOP_318_1_proc_U0">Loop_VITIS_LOOP_318_1_proc, 77, 77, 0.513 us, 0.513 us, 77, 77, none</column>
<column name="Block_krnl_LZW_exit1_proc_U0">Block_krnl_LZW_exit1_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="krnl_LZW_entry4_U0">krnl_LZW_entry4, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, 1089, 737, -</column>
<column name="Instance">80, -, 4319, 18129, -</column>
<column name="Memory">4, -, 32, 2, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">19, 0, 3, 26, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_krnl_LZW_exit1_proc_U0">Block_krnl_LZW_exit1_proc, 0, 0, 67, 109, 0</column>
<column name="Loop_VITIS_LOOP_318_1_proc_U0">Loop_VITIS_LOOP_318_1_proc, 0, 0, 175, 525, 0</column>
<column name="Loop_VITIS_LOOP_325_2_proc_U0">Loop_VITIS_LOOP_325_2_proc, 76, 0, 2684, 15524, 0</column>
<column name="aximm0_m_axi_U">aximm0_m_axi, 2, 0, 537, 677, 0</column>
<column name="aximm1_m_axi_U">aximm1_m_axi, 2, 0, 537, 677, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="krnl_LZW_entry4_U0">krnl_LZW_entry4, 0, 0, 3, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_length_temp_U">input_length_temp, 0, 32, 2, 0, 4, 16, 1, 64</column>
<column name="store_array_i_U">store_array_i, 4, 0, 0, 0, 4096, 16, 1, 65536</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="inStream_in_U">0, 99, 0, -, 2, 8, 16</column>
<column name="input_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="input_length_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="num_chunks_loc_channel_U">0, 99, 0, -, 2, 8, 16</column>
<column name="outStream_code_U">0, 99, 0, -, 2, 13, 26</column>
<column name="outStream_code_flg_U">0, 99, 0, -, 2, 8, 16</column>
<column name="output_length_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="p_loc_channel_U">0, 99, 0, -, 2, 64, 128</column>
<column name="send_data_c115_U">0, 99, 0, -, 3, 64, 192</column>
<column name="send_data_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="send_data_cast_loc_channel_U">0, 99, 0, -, 2, 1, 2</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_krnl_LZW_exit1_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_318_1_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_318_1_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_325_2_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_input_length_temp">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_num_chunks_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_p_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_send_data_cast_loc_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="krnl_LZW_entry4_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_VITIS_LOOP_318_1_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_VITIS_LOOP_325_2_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_input_length_temp">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_num_chunks_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_p_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_send_data_cast_loc_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_krnl_LZW_entry4_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Loop_VITIS_LOOP_318_1_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_325_2_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_input_length_temp">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_num_chunks_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_p_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_send_data_cast_loc_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_krnl_LZW_entry4_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_318_1_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_325_2_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_input_length_temp">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_num_chunks_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_p_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_send_data_cast_loc_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_krnl_LZW_entry4_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, krnl_LZW, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, krnl_LZW, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, krnl_LZW, return value</column>
<column name="m_axi_aximm0_AWVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLEN">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WDATA">out, 32, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WSTRB">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WLAST">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLEN">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RDATA">in, 32, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RLAST">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm1_AWVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WDATA">out, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WSTRB">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WLAST">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RDATA">in, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RLAST">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BUSER">in, 1, m_axi, aximm1, pointer</column>
</table>
</item>
</section>
</profile>
