<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
</head>
<body bgcolor="#ffffff">
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">ethernut-4.3.3</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">nut</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000033.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000034.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000035.html">arm</a></div>
<h1>at91_rstc.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment"> *
 * $Log: at91_rstc.h,v $
 * Revision 1.2  2006/08/31 19:13:15  haraldkipp
 * Wakeup bit and LSB of external reset length added.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Reset Controller Control Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0"></a><!-- doxytag: member="at91_rstc.h::RSTC_CR" ref="a0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a0">RSTC_CR</a>&nbsp;&nbsp;&nbsp;(RSTC_BASE + 0x00)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset controller control register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a1"></a><!-- doxytag: member="at91_rstc.h::RSTC_PROCRST" ref="a1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a1">RSTC_PROCRST</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Processor reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2"></a><!-- doxytag: member="at91_rstc.h::RSTC_PERRST" ref="a2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a2">RSTC_PERRST</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3"></a><!-- doxytag: member="at91_rstc.h::RSTC_EXTRST" ref="a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a3">RSTC_EXTRST</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4"></a><!-- doxytag: member="at91_rstc.h::RSTC_KEY" ref="a4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a4">RSTC_KEY</a>&nbsp;&nbsp;&nbsp;0xA5000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Password. <br></td></tr>
<tr><td colspan="2"><br><h2>Reset Controller Status Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5"></a><!-- doxytag: member="at91_rstc.h::RSTC_SR" ref="a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a5">RSTC_SR</a>&nbsp;&nbsp;&nbsp;(RSTC_BASE + 0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset controller status register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6"></a><!-- doxytag: member="at91_rstc.h::RSTC_URSTS" ref="a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a6">RSTC_URSTS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7"></a><!-- doxytag: member="at91_rstc.h::RSTC_BODSTS" ref="a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a7">RSTC_BODSTS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Brownout detection status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8"></a><!-- doxytag: member="at91_rstc.h::RSTC_RSTTYP" ref="a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a8">RSTC_RSTTYP</a>&nbsp;&nbsp;&nbsp;0x00000700</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset type. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9"></a><!-- doxytag: member="at91_rstc.h::RSTC_RSTTYP_POWERUP" ref="a9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a9">RSTC_RSTTYP_POWERUP</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Power-up reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10"></a><!-- doxytag: member="at91_rstc.h::RSTC_RSTTYP_WAKEUP" ref="a10" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a10">RSTC_RSTTYP_WAKEUP</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VDDCORE rising. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11"></a><!-- doxytag: member="at91_rstc.h::RSTC_RSTTYP_WATCHDOG" ref="a11" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a11">RSTC_RSTTYP_WATCHDOG</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12"></a><!-- doxytag: member="at91_rstc.h::RSTC_RSTTYP_SOFTWARE" ref="a12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a12">RSTC_RSTTYP_SOFTWARE</a>&nbsp;&nbsp;&nbsp;0x00000300</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13"></a><!-- doxytag: member="at91_rstc.h::RSTC_RSTTYP_USER" ref="a13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a13">RSTC_RSTTYP_USER</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a14"></a><!-- doxytag: member="at91_rstc.h::RSTC_RSTTYP_BROWNOUT" ref="a14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a14">RSTC_RSTTYP_BROWNOUT</a>&nbsp;&nbsp;&nbsp;0x00000500</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Brownout reset. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a15"></a><!-- doxytag: member="at91_rstc.h::RSTC_NRSTL" ref="a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a15">RSTC_NRSTL</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NRST pin level. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a16"></a><!-- doxytag: member="at91_rstc.h::RSTC_SRCMP" ref="a16" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a16">RSTC_SRCMP</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset command in progress. <br></td></tr>
<tr><td colspan="2"><br><h2>Reset Controller Mode Register</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a17"></a><!-- doxytag: member="at91_rstc.h::RSTC_MR" ref="a17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a17">RSTC_MR</a>&nbsp;&nbsp;&nbsp;(RSTC_BASE + 0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset controller mode register address. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a18"></a><!-- doxytag: member="at91_rstc.h::RSTC_URSTEN" ref="a18" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a18">RSTC_URSTEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a19"></a><!-- doxytag: member="at91_rstc.h::RSTC_URSTIEN" ref="a19" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a19">RSTC_URSTIEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User reset interrupt enable. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a20"></a><!-- doxytag: member="at91_rstc.h::RSTC_ERSTL" ref="a20" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a20">RSTC_ERSTL</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External reset length. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a21"></a><!-- doxytag: member="at91_rstc.h::RSTC_ERSTL_LSB" ref="a21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a21">RSTC_ERSTL_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of external reset length. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a22"></a><!-- doxytag: member="at91_rstc.h::RSTC_BODIEN" ref="a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__rstc_8h.html#a22">RSTC_BODIEN</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Brown-out detection interrupt enable. <br></td></tr>
</table>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2006 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
