// Seed: 2088057754
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    output logic id_6,
    output logic id_7,
    output logic id_8,
    input id_9,
    output logic id_10,
    input logic id_11,
    input id_12,
    output id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    input id_17,
    input id_18,
    input logic id_19,
    output logic id_20
);
  logic id_21;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    input reg id_2,
    output id_3,
    output id_4
);
  logic id_21;
  reg   id_22;
  initial begin
    id_4  = id_12;
    id_22 = !id_2;
    if (1) begin
      if (id_2) begin
        id_10 <= 1;
        id_10 <= id_12;
        id_6 = 1'b0;
        id_5 <= id_15 ? 1 : 1;
        id_21 = !0;
        id_8  = id_0;
      end else id_4 <= id_16;
      id_4 = id_22;
      id_13 <= id_2;
    end else id_4 <= 1 + id_21;
  end
endmodule
