// Seed: 216872974
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri id_2
    , id_13,
    output wor id_3,
    output uwire id_4
    , id_14,
    input wire id_5,
    input tri id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri1 id_11
);
  wire id_15;
  wire id_16;
endmodule
module module_1 (
    inout logic id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wire id_12,
    inout wire id_13
);
  wire id_15;
  tri1 id_16 = 1'b0 * id_2;
  initial begin
    id_0 <= "" - id_10;
  end
  module_0(
      id_6, id_10, id_2, id_1, id_1, id_3, id_11, id_4, id_12, id_11, id_12, id_1
  );
endmodule
