// Seed: 89441851
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    output supply1 id_2,
    input  supply0 id_3
);
  assign id_2 = 1;
  wire id_5;
  assign id_0 = 1;
  supply1 id_6;
  wand id_7 = 1'h0;
  tri id_8;
  wire id_9;
  assign id_8 = id_6;
  assign id_6 = id_7;
  assign id_8 = 1 | 1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1
    , id_13,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wire id_5,
    input wire id_6,
    input uwire id_7,
    output tri id_8,
    input tri id_9,
    input tri0 id_10,
    output uwire id_11
);
  assign id_8 = 1;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_11,
      id_4
  );
endmodule
