
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_lp/OPT_AP_LP1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/design_1_cnn_0_0.dcp' for cell 'design_1_i/cnn_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0/design_1_cnn_0_bram_0.dcp' for cell 'design_1_i/cnn_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_bram_0_0/design_1_cnn_0_bram_0_0.dcp' for cell 'design_1_i/cnn_0_bram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 937.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3070 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 441 instances
  RAM16X1S => RAM32X1S (RAMS32): 2616 instances
  RAM32X1S => RAM32X1S (RAMS32): 13 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 937.094 ; gain = 532.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 960.086 ; gain = 22.992

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cb55ac69

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1546.484 ; gain = 586.398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 17 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2559d149b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1697.344 ; gain = 0.117
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 117 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1da98e12c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1697.344 ; gain = 0.117
INFO: [Opt 31-389] Phase Constant propagation created 82 cells and removed 377 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24f1fbc34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1697.344 ; gain = 0.117
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 452 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24f1fbc34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1697.344 ; gain = 0.117
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d84d8e1e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.344 ; gain = 0.117
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d84d8e1e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1697.344 ; gain = 0.117
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |             117  |                                              0  |
|  Constant propagation         |              82  |             377  |                                              0  |
|  Sweep                        |               0  |             452  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1697.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18da94150

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1697.344 ; gain = 0.117

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.900 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 90 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 180
Ending PowerOpt Patch Enables Task | Checksum: 1088ee425

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2199.605 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1088ee425

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2199.605 ; gain = 502.262

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1088ee425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.605 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2199.605 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 146a3998d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2199.605 ; gain = 1262.512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e72059ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2199.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 113f30188

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14190f31c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14190f31c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14190f31c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d46f782b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/cnn_0/inst/flat_array_c_24_V_U/cnn_flat_array_c_ePU_ram_U/flat_array_c_24_V_address0[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1008 to 337 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/cnn_0/inst/grp_dense_1_fu_5254/flat_array_c_24_V_address0[0]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1008 to 337 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/cnn_0/inst/grp_dense_1_fu_5254/flat_array_c_24_V_address0[1]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1008 to 337 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'design_1_i/cnn_0/inst/grp_dense_1_fu_5254/flat_array_c_24_V_address0[2]' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1008 to 337 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_92_fu_9661_p2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_78_fu_9063_p2. No change.
INFO: [Physopt 32-457] Pass 2. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2. No change.
INFO: [Physopt 32-666] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_107_fu_10302_p2. No change.
INFO: [Physopt 32-665] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_72_fu_8799_p2. 14 registers were pushed in.
INFO: [Physopt 32-666] Processed cell design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 28 new cells, deleted 14 existing cells and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2199.605 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           28  |             14  |                     3  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           28  |             14  |                     3  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: fec02017

Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1e17df121

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e17df121

Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b922aa15

Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9a0a274f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 123ed9212

Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15f7aeeb3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 99be6bc0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12472f183

Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1070b4a6c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12d4fa6cf

Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 21382f211

Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 21382f211

Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dedf6625

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net design_1_i/cnn_0/inst/grp_max_pool_2_fu_5288/ap_CS_fsm_reg[1]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dedf6625

Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.607. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 176b8ba19

Time (s): cpu = 00:01:13 ; elapsed = 00:01:20 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 176b8ba19

Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176b8ba19

Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 176b8ba19

Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 192116c52

Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2199.605 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 192116c52

Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 2199.605 ; gain = 0.000
Ending Placer Task | Checksum: 153a1a911

Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2199.605 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 2199.605 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 654b0759 ConstDB: 0 ShapeSum: ee56a1b8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c46a9b73

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2199.605 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1ec7b7fd NumContArr: a5a2e376 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c46a9b73

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c46a9b73

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2199.605 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c46a9b73

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2199.605 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a69a7da3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2199.605 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.620 | TNS=-38.750| WHS=-0.328 | THS=-133.272|

Phase 2 Router Initialization | Checksum: 217d45032

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2203.754 ; gain = 4.148

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27802
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27802
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 139ebc59e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2715
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.981 | TNS=-54.464| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17b8da35a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.022 | TNS=-52.756| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c260d783

Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 2203.754 ; gain = 4.148
Phase 4 Rip-up And Reroute | Checksum: c260d783

Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 89044204

Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 2203.754 ; gain = 4.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.968 | TNS=-52.308| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a88d8807

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a88d8807

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2203.754 ; gain = 4.148
Phase 5 Delay and Skew Optimization | Checksum: 1a88d8807

Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1367b0c4c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2203.754 ; gain = 4.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.954 | TNS=-48.860| WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ea807ad1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2203.754 ; gain = 4.148
Phase 6 Post Hold Fix | Checksum: 1ea807ad1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.11386 %
  Global Horizontal Routing Utilization  = 11.628 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e9bbf353

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e9bbf353

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20f0a4f55

Time (s): cpu = 00:00:54 ; elapsed = 00:00:52 . Memory (MB): peak = 2203.754 ; gain = 4.148

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.954 | TNS=-48.860| WHS=0.004  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20f0a4f55

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 2203.754 ; gain = 4.148
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 2203.754 ; gain = 4.148

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:54 . Memory (MB): peak = 2203.754 ; gain = 4.148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2203.754 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2203.754 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2203.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2203.754 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_ap_lp/cnn_opt_ap_lp.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2289.113 ; gain = 85.359
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2289.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p input design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p input design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_121_fu_3465_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_121_fu_3465_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_121_fu_3465_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_121_fu_3465_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_122_fu_3500_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_122_fu_3500_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_122_fu_3500_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_122_fu_3500_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_123_fu_3542_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_123_fu_3542_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_124_fu_3585_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_124_fu_3585_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_125_fu_3628_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_125_fu_3628_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_126_fu_3671_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_126_fu_3671_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_129_fu_4673_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_129_fu_4673_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_129_fu_4673_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_129_fu_4673_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_130_fu_4708_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_130_fu_4708_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_130_fu_4708_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_130_fu_4708_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_131_fu_4749_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_131_fu_4749_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_132_fu_4791_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_132_fu_4791_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_133_fu_4833_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_133_fu_4833_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_134_fu_4875_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_134_fu_4875_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_137_fu_4909_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_137_fu_4909_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_137_fu_4909_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_137_fu_4909_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_138_fu_4944_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_138_fu_4944_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_138_fu_4944_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_138_fu_4944_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_139_fu_4982_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_139_fu_4982_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_140_fu_5021_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_140_fu_5021_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_141_fu_5060_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_141_fu_5060_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_142_fu_5099_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_142_fu_5099_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2 input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p input design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_107_fu_10302_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_107_fu_10302_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_108_fu_10337_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_108_fu_10337_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_109_fu_10372_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_109_fu_10372_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_111_fu_10440_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_111_fu_10440_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_112_fu_10483_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_112_fu_10483_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_113_fu_10541_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_113_fu_10541_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_114_fu_10576_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_114_fu_10576_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_115_fu_10611_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_115_fu_10611_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_116_fu_10653_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_116_fu_10653_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_117_fu_10695_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_117_fu_10695_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_118_fu_10737_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_118_fu_10737_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_119_fu_10779_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_119_fu_10779_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_68_fu_8620_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_68_fu_8620_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_69_fu_8663_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_69_fu_8663_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_70_fu_8706_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_70_fu_8706_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_73_fu_8834_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_73_fu_8834_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_74_fu_8876_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_74_fu_8876_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_75_fu_8919_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_75_fu_8919_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_76_fu_8962_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_76_fu_8962_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_77_fu_9005_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_77_fu_9005_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_78_fu_9063_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_78_fu_9063_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_79_fu_9098_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_79_fu_9098_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_80_fu_9133_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_80_fu_9133_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_81_fu_9175_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_81_fu_9175_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_82_fu_9218_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_82_fu_9218_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_83_fu_9261_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_83_fu_9261_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_84_fu_9304_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_84_fu_9304_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_85_fu_9362_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_85_fu_9362_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_86_fu_9397_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_86_fu_9397_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_87_fu_9432_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_87_fu_9432_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_88_fu_9474_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_88_fu_9474_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_89_fu_9517_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_89_fu_9517_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_90_fu_9560_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_90_fu_9560_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_91_fu_9603_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_91_fu_9603_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_92_fu_9661_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_92_fu_9661_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_93_fu_9696_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_93_fu_9696_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_94_fu_9731_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_94_fu_9731_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_95_fu_9773_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_95_fu_9773_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_96_fu_9816_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_96_fu_9816_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_97_fu_9859_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_97_fu_9859_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_98_fu_9902_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_98_fu_9902_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_fu_8577_p2 input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_fu_8577_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p input design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_14_reg_4327_reg input design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_14_reg_4327_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_15_reg_4337_reg input design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_15_reg_4337_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_16_reg_4347_reg input design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_16_reg_4347_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_17_reg_4357_reg input design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_17_reg_4357_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_18_reg_4367_reg input design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_18_reg_4367_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_19_reg_4377_reg input design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_19_reg_4377_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_20_reg_4387_reg input design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_20_reg_4387_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p output design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p output design_1_i/cnn_0/inst/cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_122_fu_3500_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_122_fu_3500_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_123_fu_3542_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_123_fu_3542_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_124_fu_3585_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_124_fu_3585_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_125_fu_3628_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_125_fu_3628_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_130_fu_4708_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_130_fu_4708_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_131_fu_4749_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_131_fu_4749_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_132_fu_4791_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_132_fu_4791_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_133_fu_4833_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_133_fu_4833_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_138_fu_4944_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_138_fu_4944_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_139_fu_4982_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_139_fu_4982_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_140_fu_5021_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_140_fu_5021_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_141_fu_5060_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_141_fu_5060_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2 output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p output design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_107_fu_10302_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_107_fu_10302_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_108_fu_10337_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_108_fu_10337_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_109_fu_10372_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_109_fu_10372_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_111_fu_10440_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_111_fu_10440_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_112_fu_10483_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_112_fu_10483_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_114_fu_10576_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_114_fu_10576_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_115_fu_10611_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_115_fu_10611_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_116_fu_10653_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_116_fu_10653_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_117_fu_10695_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_117_fu_10695_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_118_fu_10737_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_118_fu_10737_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_68_fu_8620_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_68_fu_8620_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_69_fu_8663_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_69_fu_8663_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_70_fu_8706_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_70_fu_8706_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_72_fu_8799_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_72_fu_8799_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_73_fu_8834_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_73_fu_8834_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_74_fu_8876_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_74_fu_8876_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_75_fu_8919_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_75_fu_8919_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_76_fu_8962_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_76_fu_8962_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_77_fu_9005_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_77_fu_9005_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_79_fu_9098_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_79_fu_9098_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_80_fu_9133_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_80_fu_9133_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_81_fu_9175_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_81_fu_9175_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_82_fu_9218_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_82_fu_9218_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_83_fu_9261_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_83_fu_9261_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_84_fu_9304_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_84_fu_9304_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_86_fu_9397_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_86_fu_9397_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_87_fu_9432_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_87_fu_9432_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_88_fu_9474_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_88_fu_9474_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_89_fu_9517_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_89_fu_9517_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_90_fu_9560_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_90_fu_9560_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_91_fu_9603_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_91_fu_9603_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_93_fu_9696_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_93_fu_9696_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_94_fu_9731_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_94_fu_9731_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_95_fu_9773_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_95_fu_9773_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_96_fu_9816_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_96_fu_9816_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_97_fu_9859_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_97_fu_9859_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_98_fu_9902_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_98_fu_9902_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_fu_8577_p2 output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_fu_8577_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p output design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U373/cnn_mac_muladd_9nbkl_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U374/cnn_mac_muladd_9nbkl_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U375/cnn_mac_muladd_9nbkl_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U376/cnn_mac_muladd_9nbkl_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9nbkl_U377/cnn_mac_muladd_9nbkl_DSP48_9_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U423/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U424/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U425/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U426/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U427/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U428/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U429/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U430/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U431/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U432/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U433/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U434/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U435/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U436/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U437/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U438/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U439/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U440/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U441/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U442/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U443/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p output design_1_i/cnn_0/inst/grp_dense_1_fu_5254/cnn_mac_muladd_9sbll_U444/cnn_mac_muladd_9sbll_DSP48_10_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p multiplier stage design_1_i/cnn_0/inst/cnn_mac_muladd_4nfmZ_U556/cnn_mac_muladd_4nfmZ_DSP48_14_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p multiplier stage design_1_i/cnn_0/inst/cnn_mac_muladd_5nflZ_U555/cnn_mac_muladd_5nflZ_DSP48_13_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_120_fu_3263_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_121_fu_3465_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_121_fu_3465_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_123_fu_3542_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_123_fu_3542_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_124_fu_3585_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_124_fu_3585_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_125_fu_3628_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_125_fu_3628_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_126_fu_3671_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_126_fu_3671_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_127_fu_3871_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_128_fu_3970_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_129_fu_4673_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_129_fu_4673_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_131_fu_4749_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_131_fu_4749_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_132_fu_4791_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_132_fu_4791_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_133_fu_4833_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_133_fu_4833_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_134_fu_4875_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_134_fu_4875_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_135_fu_4402_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_136_fu_4441_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_137_fu_4909_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_137_fu_4909_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_139_fu_4982_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_139_fu_4982_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_140_fu_5021_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_140_fu_5021_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_141_fu_5060_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_141_fu_5060_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_142_fu_5099_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_142_fu_5099_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_fu_3220_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mac_muladd_6nhbi_U35/cnn_mac_muladd_6nhbi_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_14s_9fYi_U8/cnn_mul_mul_14s_9fYi_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U17/cnn_mul_mul_9s_14g8j_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p multiplier stage design_1_i/cnn_0/inst/grp_conv_1_fu_5234/cnn_mul_mul_9s_14g8j_U22/cnn_mul_mul_9s_14g8j_DSP48_1_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_111_fu_10440_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_111_fu_10440_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_112_fu_10483_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_112_fu_10483_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_113_fu_10541_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_113_fu_10541_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_116_fu_10653_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_116_fu_10653_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_117_fu_10695_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_117_fu_10695_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_118_fu_10737_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_118_fu_10737_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_119_fu_10779_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_119_fu_10779_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_68_fu_8620_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_68_fu_8620_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_69_fu_8663_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_69_fu_8663_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_70_fu_8706_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_70_fu_8706_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_74_fu_8876_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_74_fu_8876_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_75_fu_8919_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_75_fu_8919_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_76_fu_8962_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_76_fu_8962_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_77_fu_9005_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_77_fu_9005_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_78_fu_9063_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_78_fu_9063_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_81_fu_9175_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_81_fu_9175_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_82_fu_9218_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_82_fu_9218_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_83_fu_9261_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_83_fu_9261_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_84_fu_9304_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_84_fu_9304_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_85_fu_9362_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_85_fu_9362_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_88_fu_9474_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_88_fu_9474_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_89_fu_9517_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_89_fu_9517_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_90_fu_9560_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_90_fu_9560_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_91_fu_9603_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_91_fu_9603_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_92_fu_9661_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_92_fu_9661_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_95_fu_9773_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_95_fu_9773_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_96_fu_9816_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_96_fu_9816_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_97_fu_9859_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_97_fu_9859_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_98_fu_9902_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_98_fu_9902_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_fu_8577_p2 multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_fu_8577_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_5nbck_U98/cnn_mac_muladd_5nbck_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mac_muladd_7sbhl_U143/cnn_mac_muladd_7sbhl_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p multiplier stage design_1_i/cnn_0/inst/grp_conv_2_fu_5065/cnn_mul_mul_14s_8bdk_U99/cnn_mul_mul_14s_8bdk_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_14_reg_4327_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_14_reg_4327_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_15_reg_4337_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_15_reg_4337_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_16_reg_4347_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_16_reg_4347_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_17_reg_4357_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_17_reg_4357_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_18_reg_4367_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_18_reg_4367_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_19_reg_4377_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_19_reg_4377_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_20_reg_4387_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_20_reg_4387_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_21_reg_4397_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_21_reg_4397_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_22_reg_4407_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_22_reg_4407_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_23_reg_4417_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_23_reg_4417_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_24_reg_4427_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_24_reg_4427_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_25_reg_4437_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_25_reg_4437_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_26_reg_4447_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_26_reg_4447_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_27_reg_4457_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_27_reg_4457_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_28_reg_4467_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_28_reg_4467_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_29_reg_4477_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_29_reg_4477_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_30_reg_4487_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_30_reg_4487_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_31_reg_4497_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_31_reg_4497_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_32_reg_4507_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_32_reg_4507_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_33_reg_4517_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_33_reg_4517_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_34_reg_4527_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_34_reg_4527_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_35_reg_4544_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_35_reg_4544_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_36_reg_4554_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_36_reg_4554_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_37_reg_4564_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_37_reg_4564_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_38_reg_4574_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_38_reg_4574_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_39_reg_4584_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_39_reg_4584_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_40_reg_4594_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_40_reg_4594_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_41_reg_4604_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_41_reg_4604_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_42_reg_4614_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_42_reg_4614_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_43_reg_4624_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_43_reg_4624_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_44_reg_4634_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_44_reg_4634_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_45_reg_4644_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_45_reg_4644_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_46_reg_4654_reg multiplier stage design_1_i/cnn_0/inst/grp_dense_1_fu_5254/add_ln1117_46_reg_4654_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_71_fu_8764_p2: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 544 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 302 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2659.035 ; gain = 369.922
INFO: [Common 17-206] Exiting Vivado at Tue Aug 13 19:08:03 2024...
