<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: continuous assignment with delay test
rc: 10 (means success: 0)
should_fail_because: Illegal to procedurally assign to wire, IEEE Table 10-1
tags: 10.3 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-10
top_module: 
type: simulation
mode: simulation
files: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
defines: 
time_elapsed: 0.412s
ram usage: 32984 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfsnfqc16/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-10 <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-8" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:8</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-8" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:8</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-8" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:8</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_top of type 32 @ 8
Object:  of type 24 @ 0
Object:  of type 3 @ 14
Object:  of type 4001 @ 8
-Info: 	! This expression is unsupported in UHDM: <a href="../../../tests/chapter-10/10.3--proc-assignment--bad.sv.html#l-8" target="file-frame">tests/chapter-10/10.3--proc-assignment--bad.sv:8</a>
Object: w of type 608 @ 14
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 8
Object: a of type 44 @ 8
Object: b of type 44 @ 8
Object: a of type 36 @ 8
Object: b of type 36 @ 8
Object: w of type 36 @ 10
%Warning-WIDTH: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h1&#39; generates 32 bits.
                      : ... In instance work_top
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Error-PROCASSWIRE: Procedural assignment to wire, perhaps intended var (IEEE 2017 6.5): &#39;w&#39;
                          : ... In instance work_top
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>