

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Sat Oct 21 19:58:52 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol3 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      125|      126|  1.250 us|  1.260 us|  120|  120|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |      125|      125|        14|          8|          1|    15|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 8, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%br_ln6 = br void %rewind_header" [./source/lab4_z1.cpp:6]   --->   Operation 19 'br' 'br_ln6' <Predicate = true> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split, i1 1, void"   --->   Operation 20 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%j1 = phi i4 0, void, i4 %j, void %.split, i4 0, void"   --->   Operation 21 'phi' 'j1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_b_addr = getelementptr i32 %in_b, i64 0, i64 0"   --->   Operation 22 'getelementptr' 'in_b_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.15ns)   --->   "%in_b_load = load i4 %in_b_addr"   --->   Operation 23 'load' 'in_b_load' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%in_b_addr_1 = getelementptr i32 %in_b, i64 0, i64 1"   --->   Operation 24 'getelementptr' 'in_b_addr_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.15ns)   --->   "%in_b_load_1 = load i4 %in_b_addr_1"   --->   Operation 25 'load' 'in_b_load_1' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i4 %j1" [./source/lab4_z1.cpp:6]   --->   Operation 26 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%in_a_addr = getelementptr i32 %in_a, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:7]   --->   Operation 27 'getelementptr' 'in_a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.15ns)   --->   "%temp_a = load i4 %in_a_addr" [./source/lab4_z1.cpp:7]   --->   Operation 28 'load' 'temp_a' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 29 [1/1] (1.44ns)   --->   "%icmp_ln6 = icmp_eq  i4 %j1, i4 14" [./source/lab4_z1.cpp:6]   --->   Operation 29 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %rewind_header, void" [./source/lab4_z1.cpp:6]   --->   Operation 30 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 31 [1/2] (2.15ns)   --->   "%in_b_load = load i4 %in_b_addr"   --->   Operation 31 'load' 'in_b_load' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 32 [1/2] (2.15ns)   --->   "%in_b_load_1 = load i4 %in_b_addr_1"   --->   Operation 32 'load' 'in_b_load_1' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in_b_addr_2 = getelementptr i32 %in_b, i64 0, i64 2"   --->   Operation 33 'getelementptr' 'in_b_addr_2' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (2.15ns)   --->   "%in_b_load_2 = load i4 %in_b_addr_2"   --->   Operation 34 'load' 'in_b_load_2' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%in_b_addr_3 = getelementptr i32 %in_b, i64 0, i64 3"   --->   Operation 35 'getelementptr' 'in_b_addr_3' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (2.15ns)   --->   "%in_b_load_3 = load i4 %in_b_addr_3"   --->   Operation 36 'load' 'in_b_load_3' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_3 : Operation 37 [1/2] (2.15ns)   --->   "%temp_a = load i4 %in_a_addr" [./source/lab4_z1.cpp:7]   --->   Operation 37 'load' 'temp_a' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 38 [1/2] (2.15ns)   --->   "%in_b_load_2 = load i4 %in_b_addr_2"   --->   Operation 38 'load' 'in_b_load_2' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_4 : Operation 39 [1/2] (2.15ns)   --->   "%in_b_load_3 = load i4 %in_b_addr_3"   --->   Operation 39 'load' 'in_b_load_3' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%in_b_addr_4 = getelementptr i32 %in_b, i64 0, i64 4"   --->   Operation 40 'getelementptr' 'in_b_addr_4' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (2.15ns)   --->   "%in_b_load_4 = load i4 %in_b_addr_4"   --->   Operation 41 'load' 'in_b_load_4' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%in_b_addr_5 = getelementptr i32 %in_b, i64 0, i64 5"   --->   Operation 42 'getelementptr' 'in_b_addr_5' <Predicate = (do_init)> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (2.15ns)   --->   "%in_b_load_5 = load i4 %in_b_addr_5"   --->   Operation 43 'load' 'in_b_load_5' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 44 [1/2] (2.15ns)   --->   "%in_b_load_4 = load i4 %in_b_addr_4"   --->   Operation 44 'load' 'in_b_load_4' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_5 : Operation 45 [1/2] (2.15ns)   --->   "%in_b_load_5 = load i4 %in_b_addr_5"   --->   Operation 45 'load' 'in_b_load_5' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%in_b_addr_6 = getelementptr i32 %in_b, i64 0, i64 6"   --->   Operation 46 'getelementptr' 'in_b_addr_6' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.15ns)   --->   "%in_b_load_6 = load i4 %in_b_addr_6"   --->   Operation 47 'load' 'in_b_load_6' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%in_b_addr_7 = getelementptr i32 %in_b, i64 0, i64 7"   --->   Operation 48 'getelementptr' 'in_b_addr_7' <Predicate = (do_init)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.15ns)   --->   "%in_b_load_7 = load i4 %in_b_addr_7"   --->   Operation 49 'load' 'in_b_load_7' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 50 [1/2] (2.15ns)   --->   "%in_b_load_6 = load i4 %in_b_addr_6"   --->   Operation 50 'load' 'in_b_load_6' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_6 : Operation 51 [1/2] (2.15ns)   --->   "%in_b_load_7 = load i4 %in_b_addr_7"   --->   Operation 51 'load' 'in_b_load_7' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%in_b_addr_8 = getelementptr i32 %in_b, i64 0, i64 8"   --->   Operation 52 'getelementptr' 'in_b_addr_8' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (2.15ns)   --->   "%in_b_load_8 = load i4 %in_b_addr_8"   --->   Operation 53 'load' 'in_b_load_8' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%in_b_addr_9 = getelementptr i32 %in_b, i64 0, i64 9"   --->   Operation 54 'getelementptr' 'in_b_addr_9' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (2.15ns)   --->   "%in_b_load_9 = load i4 %in_b_addr_9"   --->   Operation 55 'load' 'in_b_load_9' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 56 [1/2] (2.15ns)   --->   "%in_b_load_8 = load i4 %in_b_addr_8"   --->   Operation 56 'load' 'in_b_load_8' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_7 : Operation 57 [1/2] (2.15ns)   --->   "%in_b_load_9 = load i4 %in_b_addr_9"   --->   Operation 57 'load' 'in_b_load_9' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%in_b_addr_10 = getelementptr i32 %in_b, i64 0, i64 10"   --->   Operation 58 'getelementptr' 'in_b_addr_10' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (2.15ns)   --->   "%in_b_load_10 = load i4 %in_b_addr_10"   --->   Operation 59 'load' 'in_b_load_10' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%in_b_addr_11 = getelementptr i32 %in_b, i64 0, i64 11"   --->   Operation 60 'getelementptr' 'in_b_addr_11' <Predicate = (do_init)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (2.15ns)   --->   "%in_b_load_11 = load i4 %in_b_addr_11"   --->   Operation 61 'load' 'in_b_load_11' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 62 [1/2] (2.15ns)   --->   "%in_b_load_10 = load i4 %in_b_addr_10"   --->   Operation 62 'load' 'in_b_load_10' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_8 : Operation 63 [1/2] (2.15ns)   --->   "%in_b_load_11 = load i4 %in_b_addr_11"   --->   Operation 63 'load' 'in_b_load_11' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%in_b_addr_12 = getelementptr i32 %in_b, i64 0, i64 12"   --->   Operation 64 'getelementptr' 'in_b_addr_12' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (2.15ns)   --->   "%in_b_load_12 = load i4 %in_b_addr_12"   --->   Operation 65 'load' 'in_b_load_12' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%in_b_addr_13 = getelementptr i32 %in_b, i64 0, i64 13"   --->   Operation 66 'getelementptr' 'in_b_addr_13' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 67 [2/2] (2.15ns)   --->   "%in_b_load_13 = load i4 %in_b_addr_13"   --->   Operation 67 'load' 'in_b_load_13' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 68 [1/2] (2.15ns)   --->   "%in_b_load_12 = load i4 %in_b_addr_12"   --->   Operation 68 'load' 'in_b_load_12' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_9 : Operation 69 [1/2] (2.15ns)   --->   "%in_b_load_13 = load i4 %in_b_addr_13"   --->   Operation 69 'load' 'in_b_load_13' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%in_b_addr_14 = getelementptr i32 %in_b, i64 0, i64 14"   --->   Operation 70 'getelementptr' 'in_b_addr_14' <Predicate = (do_init)> <Delay = 0.00>
ST_9 : Operation 71 [2/2] (2.15ns)   --->   "%in_b_load_14 = load i4 %in_b_addr_14"   --->   Operation 71 'load' 'in_b_load_14' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_9 : Operation 72 [1/1] (1.77ns)   --->   "%j = add i4 %j1, i4 1" [./source/lab4_z1.cpp:6]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln14 = br void %rewind_header" [./source/lab4_z1.cpp:14]   --->   Operation 73 'br' 'br_ln14' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%in_b_load_14_rewind = phi i32 0, void, i32 %in_b_load_14_phi, void %.split, i32 0, void"   --->   Operation 74 'phi' 'in_b_load_14_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%in_b_load_13_rewind = phi i32 0, void, i32 %in_b_load_13_phi, void %.split, i32 0, void"   --->   Operation 75 'phi' 'in_b_load_13_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%in_b_load_12_rewind = phi i32 0, void, i32 %in_b_load_12_phi, void %.split, i32 0, void"   --->   Operation 76 'phi' 'in_b_load_12_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%in_b_load_11_rewind = phi i32 0, void, i32 %in_b_load_11_phi, void %.split, i32 0, void"   --->   Operation 77 'phi' 'in_b_load_11_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%in_b_load_10_rewind = phi i32 0, void, i32 %in_b_load_10_phi, void %.split, i32 0, void"   --->   Operation 78 'phi' 'in_b_load_10_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%in_b_load_9_rewind = phi i32 0, void, i32 %in_b_load_9_phi, void %.split, i32 0, void"   --->   Operation 79 'phi' 'in_b_load_9_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%in_b_load_8_rewind = phi i32 0, void, i32 %in_b_load_8_phi, void %.split, i32 0, void"   --->   Operation 80 'phi' 'in_b_load_8_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%in_b_load_7_rewind = phi i32 0, void, i32 %in_b_load_7_phi, void %.split, i32 0, void"   --->   Operation 81 'phi' 'in_b_load_7_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%in_b_load_6_rewind = phi i32 0, void, i32 %in_b_load_6_phi, void %.split, i32 0, void"   --->   Operation 82 'phi' 'in_b_load_6_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%in_b_load_5_rewind = phi i32 0, void, i32 %in_b_load_5_phi, void %.split, i32 0, void"   --->   Operation 83 'phi' 'in_b_load_5_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%in_b_load_4_rewind = phi i32 0, void, i32 %in_b_load_4_phi, void %.split, i32 0, void"   --->   Operation 84 'phi' 'in_b_load_4_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%in_b_load_3_rewind = phi i32 0, void, i32 %in_b_load_3_phi, void %.split, i32 0, void"   --->   Operation 85 'phi' 'in_b_load_3_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%in_b_load_2_rewind = phi i32 0, void, i32 %in_b_load_2_phi, void %.split, i32 0, void"   --->   Operation 86 'phi' 'in_b_load_2_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%in_b_load_1_rewind = phi i32 0, void, i32 %in_b_load_1_phi, void %.split, i32 0, void"   --->   Operation 87 'phi' 'in_b_load_1_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%in_b_load_rewind = phi i32 0, void, i32 %in_b_load_phi, void %.split, i32 0, void"   --->   Operation 88 'phi' 'in_b_load_rewind' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.61ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 1.61>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 90 'spectopmodule' 'spectopmodule_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_a"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_b"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_10 : Operation 94 [1/2] (2.15ns)   --->   "%in_b_load_14 = load i4 %in_b_addr_14"   --->   Operation 94 'load' 'in_b_load_14' <Predicate = (do_init)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_10 : Operation 95 [1/1] (1.61ns)   --->   "%br_ln6 = br void %.split" [./source/lab4_z1.cpp:6]   --->   Operation 95 'br' 'br_ln6' <Predicate = (do_init)> <Delay = 1.61>

State 11 <SV = 10> <Delay = 7.20>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%in_b_load_14_phi = phi i32 %in_b_load_14, void %rewind_init, i32 %in_b_load_14_rewind, void %rewind_header"   --->   Operation 96 'phi' 'in_b_load_14_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%in_b_load_13_phi = phi i32 %in_b_load_13, void %rewind_init, i32 %in_b_load_13_rewind, void %rewind_header"   --->   Operation 97 'phi' 'in_b_load_13_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%in_b_load_12_phi = phi i32 %in_b_load_12, void %rewind_init, i32 %in_b_load_12_rewind, void %rewind_header"   --->   Operation 98 'phi' 'in_b_load_12_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%in_b_load_11_phi = phi i32 %in_b_load_11, void %rewind_init, i32 %in_b_load_11_rewind, void %rewind_header"   --->   Operation 99 'phi' 'in_b_load_11_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%in_b_load_10_phi = phi i32 %in_b_load_10, void %rewind_init, i32 %in_b_load_10_rewind, void %rewind_header"   --->   Operation 100 'phi' 'in_b_load_10_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%in_b_load_9_phi = phi i32 %in_b_load_9, void %rewind_init, i32 %in_b_load_9_rewind, void %rewind_header"   --->   Operation 101 'phi' 'in_b_load_9_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%in_b_load_8_phi = phi i32 %in_b_load_8, void %rewind_init, i32 %in_b_load_8_rewind, void %rewind_header"   --->   Operation 102 'phi' 'in_b_load_8_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%in_b_load_7_phi = phi i32 %in_b_load_7, void %rewind_init, i32 %in_b_load_7_rewind, void %rewind_header"   --->   Operation 103 'phi' 'in_b_load_7_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%in_b_load_6_phi = phi i32 %in_b_load_6, void %rewind_init, i32 %in_b_load_6_rewind, void %rewind_header"   --->   Operation 104 'phi' 'in_b_load_6_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%in_b_load_5_phi = phi i32 %in_b_load_5, void %rewind_init, i32 %in_b_load_5_rewind, void %rewind_header"   --->   Operation 105 'phi' 'in_b_load_5_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%in_b_load_4_phi = phi i32 %in_b_load_4, void %rewind_init, i32 %in_b_load_4_rewind, void %rewind_header"   --->   Operation 106 'phi' 'in_b_load_4_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%in_b_load_3_phi = phi i32 %in_b_load_3, void %rewind_init, i32 %in_b_load_3_rewind, void %rewind_header"   --->   Operation 107 'phi' 'in_b_load_3_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%in_b_load_2_phi = phi i32 %in_b_load_2, void %rewind_init, i32 %in_b_load_2_rewind, void %rewind_header"   --->   Operation 108 'phi' 'in_b_load_2_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%in_b_load_1_phi = phi i32 %in_b_load_1, void %rewind_init, i32 %in_b_load_1_rewind, void %rewind_header"   --->   Operation 109 'phi' 'in_b_load_1_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%in_b_load_phi = phi i32 %in_b_load, void %rewind_init, i32 %in_b_load_rewind, void %rewind_header"   --->   Operation 110 'phi' 'in_b_load_phi' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10 = add i32 %in_b_load_phi, i32 %in_b_load_2_phi" [./source/lab4_z1.cpp:10]   --->   Operation 111 'add' 'add_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 112 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln10_1 = add i32 %add_ln10, i32 %in_b_load_1_phi" [./source/lab4_z1.cpp:10]   --->   Operation 112 'add' 'add_ln10_1' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_2 = add i32 %in_b_load_3_phi, i32 %in_b_load_4_phi" [./source/lab4_z1.cpp:10]   --->   Operation 113 'add' 'add_ln10_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [1/1] (2.70ns)   --->   "%add_ln10_3 = add i32 %in_b_load_5_phi, i32 %in_b_load_6_phi" [./source/lab4_z1.cpp:10]   --->   Operation 114 'add' 'add_ln10_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln10_4 = add i32 %add_ln10_3, i32 %add_ln10_2" [./source/lab4_z1.cpp:10]   --->   Operation 115 'add' 'add_ln10_4' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 116 [1/1] (2.70ns)   --->   "%add_ln10_6 = add i32 %in_b_load_7_phi, i32 %in_b_load_8_phi" [./source/lab4_z1.cpp:10]   --->   Operation 116 'add' 'add_ln10_6' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (2.70ns)   --->   "%add_ln10_7 = add i32 %in_b_load_9_phi, i32 %in_b_load_10_phi" [./source/lab4_z1.cpp:10]   --->   Operation 117 'add' 'add_ln10_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_9 = add i32 %in_b_load_11_phi, i32 %in_b_load_12_phi" [./source/lab4_z1.cpp:10]   --->   Operation 118 'add' 'add_ln10_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 119 [1/1] (2.70ns)   --->   "%add_ln10_10 = add i32 %in_b_load_13_phi, i32 %in_b_load_14_phi" [./source/lab4_z1.cpp:10]   --->   Operation 119 'add' 'add_ln10_10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln10_11 = add i32 %add_ln10_10, i32 %add_ln10_9" [./source/lab4_z1.cpp:10]   --->   Operation 120 'add' 'add_ln10_11' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.50>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_8 = add i32 %add_ln10_7, i32 %add_ln10_6" [./source/lab4_z1.cpp:10]   --->   Operation 121 'add' 'add_ln10_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 122 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln10_12 = add i32 %add_ln10_11, i32 %add_ln10_8" [./source/lab4_z1.cpp:10]   --->   Operation 122 'add' 'add_ln10_12' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.50>
ST_13 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_5 = add i32 %add_ln10_4, i32 %add_ln10_1" [./source/lab4_z1.cpp:10]   --->   Operation 123 'add' 'add_ln10_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 124 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln10_13 = add i32 %add_ln10_12, i32 %add_ln10_5" [./source/lab4_z1.cpp:10]   --->   Operation 124 'add' 'add_ln10_13' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 8.47>
ST_14 : Operation 125 [1/1] (8.47ns)   --->   "%product = mul i32 %temp_a, i32 %add_ln10_13" [./source/lab4_z1.cpp:10]   --->   Operation 125 'mul' 'product' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 126 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./source/lab4_z1.cpp:6]   --->   Operation 127 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.cpp:6]   --->   Operation 128 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:12]   --->   Operation 129 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (2.15ns)   --->   "%store_ln12 = store i32 %product, i4 %res_addr" [./source/lab4_z1.cpp:12]   --->   Operation 130 'store' 'store_ln12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%return_ln14 = return void @_ssdm_op_Return" [./source/lab4_z1.cpp:14]   --->   Operation 131 'return' 'return_ln14' <Predicate = (icmp_ln6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [9]  (1.61 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('in_b_addr') [32]  (0 ns)
	'load' operation ('in_b_load') on array 'in_b' [33]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load') on array 'in_b' [33]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load_2') on array 'in_b' [37]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load_4') on array 'in_b' [41]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load_6') on array 'in_b' [45]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load_8') on array 'in_b' [49]  (2.15 ns)

 <State 8>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load_10') on array 'in_b' [53]  (2.15 ns)

 <State 9>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load_12') on array 'in_b' [57]  (2.15 ns)

 <State 10>: 2.15ns
The critical path consists of the following:
	'load' operation ('in_b_load_14') on array 'in_b' [61]  (2.15 ns)

 <State 11>: 7.21ns
The critical path consists of the following:
	'phi' operation ('in_b_load_6_phi') with incoming values : ('in_b_load_6') [72]  (0 ns)
	'add' operation ('add_ln10_3', ./source/lab4_z1.cpp:10) [88]  (2.7 ns)
	'add' operation ('add_ln10_4', ./source/lab4_z1.cpp:10) [89]  (4.5 ns)

 <State 12>: 4.5ns
The critical path consists of the following:
	'add' operation ('add_ln10_8', ./source/lab4_z1.cpp:10) [93]  (0 ns)
	'add' operation ('add_ln10_12', ./source/lab4_z1.cpp:10) [97]  (4.5 ns)

 <State 13>: 4.5ns
The critical path consists of the following:
	'add' operation ('add_ln10_5', ./source/lab4_z1.cpp:10) [90]  (0 ns)
	'add' operation ('add_ln10_13', ./source/lab4_z1.cpp:10) [98]  (4.5 ns)

 <State 14>: 8.47ns
The critical path consists of the following:
	'mul' operation ('product', ./source/lab4_z1.cpp:10) [99]  (8.47 ns)

 <State 15>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('res_addr', ./source/lab4_z1.cpp:12) [100]  (0 ns)
	'store' operation ('store_ln12', ./source/lab4_z1.cpp:12) of variable 'product', ./source/lab4_z1.cpp:10 on array 'res' [101]  (2.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
