-- VHDL for IBM SMS ALD page 17.15.04.1
-- Title: COMPARE MATRIX
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/10/2020 2:41:32 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_17_15_04_1_COMPARE_MATRIX is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_A_CH_B_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_B_BIT:	 in STD_LOGIC;
		PS_A_CH_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_B_CH_B_BIT:	 in STD_LOGIC;
		PS_B_CH_A_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_B_BIT:	 in STD_LOGIC;
		PS_A_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_HI_ZONE:	 out STD_LOGIC;
		PS_CMP_ZONE_EQUAL:	 out STD_LOGIC;
		MS_CMP_ZONE_UNEQUAL:	 out STD_LOGIC;
		PS_LOW_ZONE:	 out STD_LOGIC;
		PS_ZONES:	 out STD_LOGIC;
		PS_NO_ZONES:	 out STD_LOGIC);
end ALD_17_15_04_1_COMPARE_MATRIX;

architecture behavioral of ALD_17_15_04_1_COMPARE_MATRIX is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_1A_K: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_1B_P: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_3C_NoPin: STD_LOGIC;
	signal OUT_2C_A: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_2D_K: STD_LOGIC;
	signal OUT_1D_K: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_1E_P: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_2F_P: STD_LOGIC;
	signal OUT_1F_K: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_1G_K: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_3H_NoPin: STD_LOGIC;
	signal OUT_2H_A: STD_LOGIC;
	signal OUT_1H_K: STD_LOGIC;
	signal OUT_4I_G: STD_LOGIC;
	signal OUT_3I_NoPin: STD_LOGIC;
	signal OUT_2I_G: STD_LOGIC;
	signal OUT_1I_B: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PS_B_CH_NOT_B_BIT AND PS_A_CH_B_BIT );
	OUT_1A_K <= NOT(OUT_4A_G AND OUT_2B_C );
	OUT_4B_NoPin <= NOT(PS_B_CH_NOT_A_BIT AND PS_A_CH_A_BIT );
	OUT_3B_D <= NOT(OUT_4B_NoPin );
	OUT_2B_C <= NOT(OUT_3B_D AND OUT_2C_A );
	OUT_1B_P <= NOT(OUT_4A_G AND OUT_2B_C );
	OUT_4C_NoPin <= NOT(PS_B_CH_NOT_B_BIT AND PS_A_CH_NOT_B_BIT );
	OUT_3C_NoPin <= NOT(PS_A_CH_B_BIT AND PS_B_CH_B_BIT );
	OUT_2C_A <= NOT(OUT_4C_NoPin AND OUT_3C_NoPin );
	OUT_4D_NoPin <= NOT(PS_A_CH_NOT_A_BIT AND PS_B_CH_NOT_A_BIT );
	OUT_2D_K <= NOT(OUT_2C_A AND OUT_3E_E );
	OUT_1D_K <= NOT OUT_2D_K;
	OUT_4E_NoPin <= NOT(PS_B_CH_A_BIT AND PS_A_CH_A_BIT );
	OUT_3E_E <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin );
	OUT_1E_P <= NOT(OUT_DOT_1E );
	OUT_4F_NoPin <= NOT(PS_B_CH_A_BIT AND PS_A_CH_NOT_A_BIT );
	OUT_3F_F <= NOT(OUT_4F_NoPin );
	OUT_2F_P <= NOT(OUT_2C_A AND OUT_3F_F );
	OUT_1F_K <= NOT(OUT_2F_P AND OUT_4G_C );
	OUT_4G_C <= NOT(PS_B_CH_B_BIT AND PS_A_CH_NOT_B_BIT );
	OUT_1G_K <= NOT(OUT_2F_P AND OUT_4G_C );
	OUT_4H_NoPin <= NOT(PS_A_CH_NOT_B_BIT AND PS_A_CH_NOT_A_BIT );
	OUT_3H_NoPin <= NOT(PS_B_CH_NOT_B_BIT AND PS_B_CH_NOT_A_BIT );
	OUT_2H_A <= NOT(OUT_4H_NoPin AND OUT_3H_NoPin );
	OUT_1H_K <= NOT OUT_2H_A;
	OUT_4I_G <= NOT(PS_A_CH_NOT_B_BIT AND PS_A_CH_NOT_A_BIT );
	OUT_3I_NoPin <= NOT(PS_B_CH_NOT_B_BIT AND PS_B_CH_NOT_A_BIT );
	OUT_2I_G <= NOT(OUT_4I_G AND OUT_3I_NoPin );
	OUT_1I_B <= OUT_2I_G;
	OUT_DOT_1E <= OUT_1B_P OR OUT_1F_K;

	PS_HI_ZONE <= OUT_1A_K;
	PS_CMP_ZONE_EQUAL <= OUT_1D_K;
	MS_CMP_ZONE_UNEQUAL <= OUT_1E_P;
	PS_LOW_ZONE <= OUT_1G_K;
	PS_ZONES <= OUT_1H_K;
	PS_NO_ZONES <= OUT_1I_B;


end;
