<stg><name>dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0</name>


<trans_list>

<trans id="181" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:0  %data_9_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:1  %data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:2  %data_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:3  %data_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:4  %data_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:5  %data_4_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:6  %data_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:7  %data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:8  %data_1_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:9  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:12  %sext_ln1118 = sext i16 %data_0_V_read_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:13  %mul_ln1118 = mul i26 %sext_ln1118, 283

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:15  %mul_ln1118_2 = mul i26 %sext_ln1118, -403

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:17  %mul_ln1118_3 = mul i26 %sext_ln1118, -710

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:19  %sext_ln1118_4 = sext i16 %data_1_V_read_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:20  %sext_ln1118_5 = sext i16 %data_1_V_read_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:21  %mul_ln1118_4 = mul i26 %sext_ln1118_5, -427

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:23  %mul_ln1118_5 = mul i23 %sext_ln1118_4, -54

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:26  %mul_ln1118_6 = mul i26 %sext_ln1118_5, 464

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:43  %sext_ln1118_10 = sext i16 %data_3_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:44  %sext_ln1118_11 = sext i16 %data_3_V_read_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:45  %mul_ln1118_9 = mul i25 %sext_ln1118_11, -146

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:48  %mul_ln1118_10 = mul i26 %sext_ln1118_10, 494

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:50  %mul_ln1118_11 = mul i26 %sext_ln1118_10, 430

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:52  %sext_ln1118_12 = sext i16 %data_4_V_read_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:53  %sext_ln1118_13 = sext i16 %data_4_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:54  %mul_ln1118_12 = mul i26 %sext_ln1118_13, -679

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:56  %mul_ln1118_13 = mul i23 %sext_ln1118_12, 37

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:59  %mul_ln1118_14 = mul i26 %sext_ln1118_13, 382

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:13  %mul_ln1118 = mul i26 %sext_ln1118, 283

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:14  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:15  %mul_ln1118_2 = mul i26 %sext_ln1118, -403

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:16  %trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:17  %mul_ln1118_3 = mul i26 %sext_ln1118, -710

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:21  %mul_ln1118_4 = mul i26 %sext_ln1118_5, -427

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:22  %trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:23  %mul_ln1118_5 = mul i23 %sext_ln1118_4, -54

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  %trunc_ln708_6 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_5, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:26  %mul_ln1118_6 = mul i26 %sext_ln1118_5, 464

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:27  %trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_6, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:28  %sext_ln1118_6 = sext i16 %data_2_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:29  %sext_ln1118_7 = sext i16 %data_2_V_read_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:30  %mul_ln1118_7 = mul i24 %sext_ln1118_7, 95

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:33  %mul_ln1118_8 = mul i26 %sext_ln1118_6, -573

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
arrayctor.loop1.preheader:35  %shl_ln = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %data_2_V_read_2, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="24">
<![CDATA[
arrayctor.loop1.preheader:36  %sext_ln1118_8 = sext i24 %shl_ln to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:37  %sub_ln1118 = sub i25 0, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:38  %shl_ln1118_2 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_2_V_read_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="25" op_0_bw="19">
<![CDATA[
arrayctor.loop1.preheader:39  %sext_ln1118_9 = sext i19 %shl_ln1118_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:40  %sub_ln1118_1 = sub i25 %sub_ln1118, %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:41  %trunc_ln708_s = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sub_ln1118_1, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:45  %mul_ln1118_9 = mul i25 %sext_ln1118_11, -146

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %trunc_ln708_1 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_9, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:48  %mul_ln1118_10 = mul i26 %sext_ln1118_10, 494

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:49  %trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_10, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:50  %mul_ln1118_11 = mul i26 %sext_ln1118_10, 430

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:51  %trunc_ln708_10 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_11, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:54  %mul_ln1118_12 = mul i26 %sext_ln1118_13, -679

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:55  %trunc_ln708_11 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_12, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:56  %mul_ln1118_13 = mul i23 %sext_ln1118_12, 37

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:57  %trunc_ln708_12 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_13, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:59  %mul_ln1118_14 = mul i26 %sext_ln1118_13, 382

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:60  %trunc_ln708_13 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_14, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:61  %sext_ln1118_14 = sext i16 %data_5_V_read_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:62  %sext_ln1118_15 = sext i16 %data_5_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:63  %mul_ln1118_15 = mul i26 %sext_ln1118_15, 490

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:65  %mul_ln1118_16 = mul i23 %sext_ln1118_14, -49

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:68  %mul_ln1118_17 = mul i26 %sext_ln1118_15, -364

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:70  %sext_ln1118_16 = sext i16 %data_6_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:71  %sext_ln1118_17 = sext i16 %data_6_V_read_2 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:72  %mul_ln1118_18 = mul i24 %sext_ln1118_17, -98

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:75  %mul_ln1118_19 = mul i26 %sext_ln1118_16, 571

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
arrayctor.loop1.preheader:77  %shl_ln1118_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %data_6_V_read_2, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="25" op_0_bw="24">
<![CDATA[
arrayctor.loop1.preheader:78  %sext_ln1118_18 = sext i24 %shl_ln1118_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
arrayctor.loop1.preheader:79  %shl_ln1118_4 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %data_6_V_read_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="25" op_0_bw="18">
<![CDATA[
arrayctor.loop1.preheader:80  %sext_ln1118_19 = sext i18 %shl_ln1118_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:81  %sub_ln1118_2 = sub i25 %sext_ln1118_19, %sext_ln1118_18

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:82  %trunc_ln708_19 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sub_ln1118_2, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:84  %sext_ln1118_20 = sext i16 %data_7_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
arrayctor.loop1.preheader:85  %shl_ln1118_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %data_7_V_read_2, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="25" op_0_bw="24">
<![CDATA[
arrayctor.loop1.preheader:86  %sext_ln1118_21 = sext i24 %shl_ln1118_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
arrayctor.loop1.preheader:87  %shl_ln1118_6 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_7_V_read_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="19">
<![CDATA[
arrayctor.loop1.preheader:88  %sext_ln1118_22 = sext i19 %shl_ln1118_6 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:89  %sub_ln1118_3 = sub i25 %sext_ln1118_22, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:90  %trunc_ln708_20 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %sub_ln1118_3, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:92  %mul_ln1118_20 = mul i26 %sext_ln1118_20, 562

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:94  %mul_ln1118_21 = mul i26 %sext_ln1118_20, -373

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="25" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:96  %sext_ln1118_23 = sext i16 %data_8_V_read_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:97  %sext_ln1118_24 = sext i16 %data_8_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:98  %mul_ln1118_22 = mul i26 %sext_ln1118_24, -261

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:100  %mul_ln1118_23 = mul i25 %sext_ln1118_23, 146

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:103  %mul_ln1118_24 = mul i26 %sext_ln1118_24, 334

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="16">
<![CDATA[
arrayctor.loop1.preheader:105  %sext_ln1118_25 = sext i16 %data_9_V_read_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:106  %mul_ln1118_25 = mul i26 %sext_ln1118_25, 666

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:108  %mul_ln1118_26 = mul i26 %sext_ln1118_25, -619

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:110  %mul_ln1118_27 = mul i26 %sext_ln1118_25, 351

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:25  %sext_ln708 = sext i13 %trunc_ln708_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:30  %mul_ln1118_7 = mul i24 %sext_ln1118_7, 95

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:31  %trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_7, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:33  %mul_ln1118_8 = mul i26 %sext_ln1118_6, -573

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:34  %trunc_ln708_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_8, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:47  %sext_ln708_4 = sext i15 %trunc_ln708_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:58  %sext_ln708_5 = sext i13 %trunc_ln708_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_5"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:63  %mul_ln1118_15 = mul i26 %sext_ln1118_15, 490

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:64  %trunc_ln708_14 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_15, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayctor.loop1.preheader:65  %mul_ln1118_16 = mul i23 %sext_ln1118_14, -49

]]></Node>
<StgValue><ssdm name="mul_ln1118_16"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:66  %trunc_ln708_15 = call i13 @_ssdm_op_PartSelect.i13.i23.i32.i32(i23 %mul_ln1118_16, i32 10, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:68  %mul_ln1118_17 = mul i26 %sext_ln1118_15, -364

]]></Node>
<StgValue><ssdm name="mul_ln1118_17"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:69  %trunc_ln708_16 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_17, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayctor.loop1.preheader:72  %mul_ln1118_18 = mul i24 %sext_ln1118_17, -98

]]></Node>
<StgValue><ssdm name="mul_ln1118_18"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:73  %trunc_ln708_17 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %mul_ln1118_18, i32 10, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:75  %mul_ln1118_19 = mul i26 %sext_ln1118_16, 571

]]></Node>
<StgValue><ssdm name="mul_ln1118_19"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:76  %trunc_ln708_18 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_19, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:92  %mul_ln1118_20 = mul i26 %sext_ln1118_20, 562

]]></Node>
<StgValue><ssdm name="mul_ln1118_20"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:93  %trunc_ln708_21 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_20, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:94  %mul_ln1118_21 = mul i26 %sext_ln1118_20, -373

]]></Node>
<StgValue><ssdm name="mul_ln1118_21"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:95  %trunc_ln708_22 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_21, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:98  %mul_ln1118_22 = mul i26 %sext_ln1118_24, -261

]]></Node>
<StgValue><ssdm name="mul_ln1118_22"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:99  %trunc_ln708_23 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_22, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
arrayctor.loop1.preheader:100  %mul_ln1118_23 = mul i25 %sext_ln1118_23, 146

]]></Node>
<StgValue><ssdm name="mul_ln1118_23"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:101  %trunc_ln708_24 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %mul_ln1118_23, i32 10, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:103  %mul_ln1118_24 = mul i26 %sext_ln1118_24, 334

]]></Node>
<StgValue><ssdm name="mul_ln1118_24"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:104  %trunc_ln708_25 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_24, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:106  %mul_ln1118_25 = mul i26 %sext_ln1118_25, 666

]]></Node>
<StgValue><ssdm name="mul_ln1118_25"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:107  %trunc_ln708_26 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_25, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:108  %mul_ln1118_26 = mul i26 %sext_ln1118_25, -619

]]></Node>
<StgValue><ssdm name="mul_ln1118_26"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:109  %trunc_ln708_27 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_26, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
arrayctor.loop1.preheader:110  %mul_ln1118_27 = mul i26 %sext_ln1118_25, 351

]]></Node>
<StgValue><ssdm name="mul_ln1118_27"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:111  %trunc_ln708_28 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_27, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:112  %add_ln703 = add i16 %trunc_ln, %trunc_ln708_5

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:113  %add_ln703_1 = add i16 %trunc_ln708_11, %sext_ln708_4

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:121  %add_ln703_9 = add i16 %trunc_ln708_3, %sext_ln708

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:122  %add_ln703_10 = add i16 %sext_ln708_5, %trunc_ln708_2

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:130  %add_ln703_18 = add i16 %trunc_ln708_4, %trunc_ln708_7

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:131  %add_ln703_19 = add i16 %trunc_ln708_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop1.preheader:32  %sext_ln708_2 = sext i14 %trunc_ln708_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:42  %sext_ln708_3 = sext i15 %trunc_ln708_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_3"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="13">
<![CDATA[
arrayctor.loop1.preheader:67  %sext_ln708_6 = sext i13 %trunc_ln708_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_6"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="14">
<![CDATA[
arrayctor.loop1.preheader:74  %sext_ln708_7 = sext i14 %trunc_ln708_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:83  %sext_ln708_8 = sext i15 %trunc_ln708_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_8"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:91  %sext_ln708_9 = sext i15 %trunc_ln708_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_9"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="15">
<![CDATA[
arrayctor.loop1.preheader:102  %sext_ln708_10 = sext i15 %trunc_ln708_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_10"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:114  %add_ln703_2 = add i16 %sext_ln708_2, %add_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:115  %add_ln703_3 = add i16 %add_ln703, %add_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:116  %add_ln703_4 = add i16 %sext_ln708_7, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:117  %add_ln703_5 = add i16 %trunc_ln708_26, %trunc_ln708_23

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:118  %add_ln703_6 = add i16 %sext_ln708_9, %add_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:123  %add_ln703_11 = add i16 %trunc_ln708_9, %add_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:124  %add_ln703_12 = add i16 %add_ln703_9, %add_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:125  %add_ln703_13 = add i16 %trunc_ln708_18, %sext_ln708_6

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:126  %add_ln703_14 = add i16 %trunc_ln708_27, %sext_ln708_10

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:127  %add_ln703_15 = add i16 %trunc_ln708_21, %add_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:132  %add_ln703_20 = add i16 %sext_ln708_3, %add_ln703_19

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:133  %add_ln703_21 = add i16 %add_ln703_18, %add_ln703_20

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:134  %add_ln703_22 = add i16 %sext_ln708_8, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:135  %add_ln703_23 = add i16 %trunc_ln708_28, %trunc_ln708_25

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:136  %add_ln703_24 = add i16 %trunc_ln708_22, %add_ln703_23

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln48"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecResourceLimit(i32 30, [4 x i8]* @p_str15, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln82"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:119  %add_ln703_7 = add i16 %add_ln703_4, %add_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:120  %add_ln703_8 = add i16 %add_ln703_3, %add_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:128  %add_ln703_16 = add i16 %add_ln703_13, %add_ln703_15

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:129  %acc_1_V = add i16 %add_ln703_12, %add_ln703_16

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:137  %add_ln703_25 = add i16 %add_ln703_22, %add_ln703_24

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:138  %acc_2_V = add i16 %add_ln703_21, %add_ln703_25

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:139  %mrv = insertvalue { i16, i16, i16 } undef, i16 %add_ln703_8, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:140  %mrv_1 = insertvalue { i16, i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="48" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:141  %mrv_2 = insertvalue { i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="48">
<![CDATA[
arrayctor.loop1.preheader:142  ret { i16, i16, i16 } %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
