// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rx_axis_words25_HH_
#define _rx_axis_words25_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct rx_axis_words25 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > axis_V_V_TDATA;
    sc_in< sc_logic > axis_V_V_TVALID;
    sc_out< sc_logic > axis_V_V_TREADY;
    sc_in< sc_lv<14> > loop_count_V;
    sc_in< sc_lv<11> > final_burst_length_V;
    sc_in< sc_lv<14> > val_assign;
    sc_out< sc_lv<9> > cache_V_address0;
    sc_out< sc_logic > cache_V_ce0;
    sc_out< sc_logic > cache_V_we0;
    sc_out< sc_lv<64> > cache_V_d0;
    sc_in< sc_lv<29> > rx_buffer_V_offset;
    sc_out< sc_lv<29> > rx_buffer_V_offset_out_din;
    sc_in< sc_logic > rx_buffer_V_offset_out_full_n;
    sc_out< sc_logic > rx_buffer_V_offset_out_write;
    sc_out< sc_lv<22> > ap_return;


    // Module declarations
    rx_axis_words25(sc_module_name name);
    SC_HAS_PROCESS(rx_axis_words25);

    ~rx_axis_words25();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > axis_V_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond1_i_i_i_fu_215_p2;
    sc_signal< sc_lv<1> > tmp_5_i_i_i_fu_230_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond1_i_i_i_reg_302;
    sc_signal< sc_lv<1> > tmp_5_i_i_i_reg_311;
    sc_signal< sc_lv<1> > tmp_6_1_i_i_i_reg_320;
    sc_signal< sc_logic > rx_buffer_V_offset_out_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > i_i_i_i_reg_144;
    sc_signal< sc_lv<13> > tmp_fu_179_p1;
    sc_signal< sc_lv<13> > tmp_reg_292;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > tmp_i_i_i_fu_197_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_reg_297;
    sc_signal< bool > ap_predicate_op34_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > i_fu_221_p2;
    sc_signal< sc_lv<10> > i_reg_306;
    sc_signal< sc_lv<32> > tmp_V_reg_315;
    sc_signal< sc_lv<1> > tmp_6_1_i_i_i_fu_242_p2;
    sc_signal< bool > ap_predicate_op41_read_state4;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_i_i_i_i_phi_fu_148_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_p_1_1_i_i_i_reg_156;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_p_1_1_i_i_i_reg_156;
    sc_signal< sc_lv<64> > ap_phi_mux_p_094_1_i_i_i_phi_fu_171_p4;
    sc_signal< sc_lv<64> > axi_word_V_1_i_i_i_fu_264_p3;
    sc_signal< sc_lv<64> > tmp_7_i_i_i_fu_272_p1;
    sc_signal< sc_lv<11> > p_098_1_i_i_i_fu_90;
    sc_signal< sc_lv<11> > final_burst_length_V_4_fu_203_p3;
    sc_signal< sc_lv<11> > data_length_V_1_1_i_s_fu_248_p2;
    sc_signal< sc_lv<11> > data_length_V_1_i_i_s_fu_236_p2;
    sc_signal< sc_lv<15> > lhs_V_cast_i_i_i_fu_183_p1;
    sc_signal< sc_lv<15> > tmp_cast_i_i_i_fu_193_p1;
    sc_signal< sc_lv<15> > r_V_fu_187_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_84;
    sc_signal< bool > ap_condition_172;
    sc_signal< bool > ap_condition_137;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_state6;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<15> ap_const_lv15_7FFF;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<11> ap_const_lv11_7FE;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_condition_137();
    void thread_ap_condition_172();
    void thread_ap_condition_84();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_i_i_i_phi_fu_148_p4();
    void thread_ap_phi_mux_p_094_1_i_i_i_phi_fu_171_p4();
    void thread_ap_phi_reg_pp0_iter0_p_1_1_i_i_i_reg_156();
    void thread_ap_predicate_op34_read_state3();
    void thread_ap_predicate_op41_read_state4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_axi_word_V_1_i_i_i_fu_264_p3();
    void thread_axis_V_V_TDATA_blk_n();
    void thread_axis_V_V_TREADY();
    void thread_cache_V_address0();
    void thread_cache_V_ce0();
    void thread_cache_V_d0();
    void thread_cache_V_we0();
    void thread_data_length_V_1_1_i_s_fu_248_p2();
    void thread_data_length_V_1_i_i_s_fu_236_p2();
    void thread_exitcond1_i_i_i_fu_215_p2();
    void thread_final_burst_length_V_4_fu_203_p3();
    void thread_i_fu_221_p2();
    void thread_lhs_V_cast_i_i_i_fu_183_p1();
    void thread_r_V_fu_187_p2();
    void thread_rx_buffer_V_offset_out_blk_n();
    void thread_rx_buffer_V_offset_out_din();
    void thread_rx_buffer_V_offset_out_write();
    void thread_tmp_5_i_i_i_fu_230_p2();
    void thread_tmp_6_1_i_i_i_fu_242_p2();
    void thread_tmp_7_i_i_i_fu_272_p1();
    void thread_tmp_cast_i_i_i_fu_193_p1();
    void thread_tmp_fu_179_p1();
    void thread_tmp_i_i_i_fu_197_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
