{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606097650625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606097650662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 21:14:10 2020 " "Processing started: Sun Nov 22 21:14:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606097650662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097650662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097650662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606097653356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606097653356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register_Nov14-arch " "Found design unit 1: mejia_register_Nov14-arch" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669799 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register_Nov14 " "Found entity 1: mejia_register_Nov14" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register_Nov14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14-arch " "Found design unit 1: mejia_accumulator_Nov14-arch" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669849 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14 " "Found entity 1: mejia_accumulator_Nov14" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14_tb-arch_tb " "Found design unit 1: mejia_accumulator_Nov14_tb-arch_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669865 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14_tb " "Found entity 1: mejia_accumulator_Nov14_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_accumulator_Nov14_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addsub_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addsub_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addsub_nov14-SYN " "Found design unit 1: mejia_addsub_nov14-SYN" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_addsub_Nov14.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addsub_Nov14 " "Found entity 1: mejia_addsub_Nov14" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_addsub_Nov14.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Nov16-arch " "Found design unit 1: mejia_register32_Nov16-arch" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register32_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669909 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Nov16 " "Found entity 1: mejia_register32_Nov16" {  } { { "mejia_register32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_register32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_regsiter64_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_regsiter64_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register64_Nov16-arch " "Found design unit 1: mejia_register64_Nov16-arch" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_regsiter64_Nov16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669911 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register64_Nov16 " "Found entity 1: mejia_register64_Nov16" {  } { { "mejia_regsiter64_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_regsiter64_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_Nov16-arch " "Found design unit 1: mejia_and_Nov16-arch" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669912 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_Nov16 " "Found entity 1: mejia_and_Nov16" {  } { { "mejia_and_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fulladd_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fulladd_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_fulladd_Nov16-arch " "Found design unit 1: mejia_fulladd_Nov16-arch" {  } { { "mejia_fulladd_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd_Nov16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669914 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_fulladd_Nov16 " "Found entity 1: mejia_fulladd_Nov16" {  } { { "mejia_fulladd_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and32_Nov16-arch " "Found design unit 1: mejia_and32_Nov16-arch" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and32_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669915 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and32_Nov16 " "Found entity 1: mejia_and32_Nov16" {  } { { "mejia_and32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_and32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fulladd32_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fulladd32_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_fulladd32_Nov16-arch " "Found design unit 1: mejia_fulladd32_Nov16-arch" {  } { { "mejia_fulladd32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd32_Nov16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669916 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_fulladd32_Nov16 " "Found entity 1: mejia_fulladd32_Nov16" {  } { { "mejia_fulladd32_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_fulladd32_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult_nov16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult_nov16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult_Nov16-arch " "Found design unit 1: mejia_arr_mult_Nov16-arch" {  } { { "mejia_arr_mult_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669918 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult_Nov16 " "Found entity 1: mejia_arr_mult_Nov16" {  } { { "mejia_arr_mult_Nov16.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult_nov16_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult_nov16_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult_Nov16_tb-arch_tb " "Found design unit 1: mejia_arr_mult_Nov16_tb-arch_tb" {  } { { "mejia_arr_mult_Nov16_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669919 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult_Nov16_tb " "Found entity 1: mejia_arr_mult_Nov16_tb" {  } { { "mejia_arr_mult_Nov16_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult_Nov16_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_nbadder_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_nbadder_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_nbadder_nov17-SYN " "Found design unit 1: mejia_nbadder_nov17-SYN" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_nbadder_Nov17.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669926 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_nbadder_Nov17 " "Found entity 1: mejia_nbadder_Nov17" {  } { { "mejia_nbadder_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_nbadder_Nov17.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_nov17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_nov17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Nov17-arch " "Found design unit 1: mejia_arr_mult2_Nov17-arch" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669928 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Nov17 " "Found entity 1: mejia_arr_mult2_Nov17" {  } { { "mejia_arr_mult2_Nov17.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_nov17_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_nov17_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Nov17_tb-arch_tb " "Found design unit 1: mejia_arr_mult2_Nov17_tb-arch_tb" {  } { { "mejia_arr_mult2_Nov17_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669929 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Nov17_tb " "Found entity 1: mejia_arr_mult2_Nov17_tb" {  } { { "mejia_arr_mult2_Nov17_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_arr_mult2_Nov17_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_fs_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_fs_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_FS_Nov19-arch " "Found design unit 1: mejia_FS_Nov19-arch" {  } { { "mejia_FS_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_FS_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669930 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_FS_Nov19 " "Found entity 1: mejia_FS_Nov19" {  } { { "mejia_FS_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_FS_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_not_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_not_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_not_Nov19-arch " "Found design unit 1: mejia_not_Nov19-arch" {  } { { "mejia_not_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_not_Nov19.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669931 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_not_Nov19 " "Found entity 1: mejia_not_Nov19" {  } { { "mejia_not_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_not_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux2to1_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux2to1_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux2to1_nov19-SYN " "Found design unit 1: mejia_mux2to1_nov19-SYN" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669938 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux2to1_Nov19 " "Found entity 1: mejia_mux2to1_Nov19" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div_Nov19-arch " "Found design unit 1: mejia_div_Nov19-arch" {  } { { "mejia_div_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669939 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div_Nov19 " "Found entity 1: mejia_div_Nov19" {  } { { "mejia_div_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div32_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div32_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div32_Nov19-arch " "Found design unit 1: mejia_div32_Nov19-arch" {  } { { "mejia_div32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669940 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div32_Nov19 " "Found entity 1: mejia_div32_Nov19" {  } { { "mejia_div32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider_Nov19-arch " "Found design unit 1: mejia_divider_Nov19-arch" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669942 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider_Nov19 " "Found entity 1: mejia_divider_Nov19" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divide32_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divide32_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divide32_nov19-SYN " "Found design unit 1: mejia_divide32_nov19-SYN" {  } { { "mejia_divide32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divide32_Nov19.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669951 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divide32_Nov19 " "Found entity 1: mejia_divide32_Nov19" {  } { { "mejia_divide32_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divide32_Nov19.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider2_nov19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider2_nov19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider2_Nov19-arch " "Found design unit 1: mejia_divider2_Nov19-arch" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669968 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider2_Nov19 " "Found entity 1: mejia_divider2_Nov19" {  } { { "mejia_divider2_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_divider2_nov19_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_divider2_nov19_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_divider2_Nov19_tb-arch_tb " "Found design unit 1: mejia_divider2_Nov19_tb-arch_tb" {  } { { "mejia_divider2_Nov19_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669985 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_divider2_Nov19_tb " "Found entity 1: mejia_divider2_Nov19_tb" {  } { { "mejia_divider2_Nov19_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider2_Nov19_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097669985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097669985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_divider_Nov19 " "Elaborating entity \"mejia_divider_Nov19\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606097670312 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o1 mejia_divider_Nov19.vhd(28) " "VHDL Signal Declaration warning at mejia_divider_Nov19.vhd(28): used explicit default value for signal \"o1\" because signal was never assigned a value" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606097670373 "|mejia_divider_Nov19"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "o2 mejia_divider_Nov19.vhd(29) " "VHDL Signal Declaration warning at mejia_divider_Nov19.vhd(29): used explicit default value for signal \"o2\" because signal was never assigned a value" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606097670373 "|mejia_divider_Nov19"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t32 mejia_divider_Nov19.vhd(37) " "Verilog HDL or VHDL warning at mejia_divider_Nov19.vhd(37): object \"t32\" assigned a value but never read" {  } { { "mejia_divider_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606097670374 "|mejia_divider_Nov19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Nov16 mejia_register32_Nov16:REG_A " "Elaborating entity \"mejia_register32_Nov16\" for hierarchy \"mejia_register32_Nov16:REG_A\"" {  } { { "mejia_divider_Nov19.vhd" "REG_A" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_div32_Nov19 mejia_div32_Nov19:row1 " "Elaborating entity \"mejia_div32_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\"" {  } { { "mejia_divider_Nov19.vhd" "row1" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_divider_Nov19.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_div_Nov19 mejia_div32_Nov19:row1\|mejia_div_Nov19:div1 " "Elaborating entity \"mejia_div_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\"" {  } { { "mejia_div32_Nov19.vhd" "div1" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_FS_Nov19 mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_FS_Nov19:FS " "Elaborating entity \"mejia_FS_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_FS_Nov19:FS\"" {  } { { "mejia_div_Nov19.vhd" "FS" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux2to1_Nov19 mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX " "Elaborating entity \"mejia_mux2to1_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\"" {  } { { "mejia_div_Nov19.vhd" "MUX" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div_Nov19.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "mejia_mux2to1_Nov19.vhd" "LPM_MUX_component" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\"" {  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097670957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606097670959 ""}  } { { "mejia_mux2to1_Nov19.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_mux2to1_Nov19.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606097670959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_40e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_40e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_40e " "Found entity 1: mux_40e" {  } { { "db/mux_40e.tdf" "" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/db/mux_40e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606097671098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097671098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_40e mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\|mux_40e:auto_generated " "Elaborating entity \"mux_40e\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_div_Nov19:div1\|mejia_mux2to1_Nov19:MUX\|LPM_MUX:LPM_MUX_component\|mux_40e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097671098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_not_Nov19 mejia_div32_Nov19:row1\|mejia_not_Nov19:not1 " "Elaborating entity \"mejia_not_Nov19\" for hierarchy \"mejia_div32_Nov19:row1\|mejia_not_Nov19:not1\"" {  } { { "mejia_div32_Nov19.vhd" "not1" { Text "D:/Documents/Quartus Projects/Assignment 6/Assignment6/mejia_div32_Nov19.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097671399 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606097695372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606097710859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606097710859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2317 " "Implemented 2317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606097712005 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606097712005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2186 " "Implemented 2186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606097712005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606097712005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606097712275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 21:15:12 2020 " "Processing ended: Sun Nov 22 21:15:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606097712275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606097712275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606097712275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606097712275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1606097716740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606097716747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 21:15:15 2020 " "Processing started: Sun Nov 22 21:15:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606097716747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1606097716747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1606097716747 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1606097717792 ""}
{ "Info" "0" "" "Project  = mejia_assign6_Nov19" {  } {  } 0 0 "Project  = mejia_assign6_Nov19" 0 0 "Fitter" 0 0 1606097717792 ""}
{ "Info" "0" "" "Revision = mejia_assign6_Nov19" {  } {  } 0 0 "Revision = mejia_assign6_Nov19" 0 0 "Fitter" 0 0 1606097717792 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1606097717984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606097717984 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mejia_assign6_Nov19 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"mejia_assign6_Nov19\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606097718001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606097718045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606097718045 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606097718659 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606097719197 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606097720334 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "131 131 " "No exact pin location assignment(s) for 131 pins of 131 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606097720789 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606097729860 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 128 global CLKCTRL_G10 " "clk~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606097730621 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clr~inputCLKENA0 128 global CLKCTRL_G8 " "clr~inputCLKENA0 with 128 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606097730621 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606097730621 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606097730622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606097730851 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606097730856 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606097730858 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606097730860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606097730862 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606097730863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mejia_assign6_Nov19.sdc " "Synopsys Design Constraints File file not found: 'mejia_assign6_Nov19.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606097732870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606097732893 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606097732926 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606097732927 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606097732943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606097733124 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606097733125 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606097733125 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606097733937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606097740381 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606097741034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606097748782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606097761501 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606097769314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606097769314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606097771613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/Documents/Quartus Projects/Assignment 6/Assignment6/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606097780554 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606097780554 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1606097814946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1606097822822 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606097822822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606097822827 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.51 " "Total time spent on timing analysis during the Fitter is 3.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606097830297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606097830359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606097832216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606097832218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606097834872 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606097840881 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Quartus Projects/Assignment 6/Assignment6/output_files/mejia_assign6_Nov19.fit.smsg " "Generated suppressed messages file D:/Documents/Quartus Projects/Assignment 6/Assignment6/output_files/mejia_assign6_Nov19.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606097842077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6730 " "Peak virtual memory: 6730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606097843661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 21:17:23 2020 " "Processing ended: Sun Nov 22 21:17:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606097843661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606097843661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606097843661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606097843661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1606097847469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606097847476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 21:17:27 2020 " "Processing started: Sun Nov 22 21:17:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606097847476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1606097847476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mejia_assign6_Nov19 -c mejia_assign6_Nov19" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1606097847476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1606097848407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1606097858234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606097859029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 21:17:39 2020 " "Processing ended: Sun Nov 22 21:17:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606097859029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606097859029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606097859029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1606097859029 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1606097859865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1606097860729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606097860736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 21:17:40 2020 " "Processing started: Sun Nov 22 21:17:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606097860736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097860736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mejia_assign6_Nov19 -c mejia_assign6_Nov19 " "Command: quartus_sta mejia_assign6_Nov19 -c mejia_assign6_Nov19" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097860736 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1606097860833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097861686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097861686 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097861727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097861727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mejia_assign6_Nov19.sdc " "Synopsys Design Constraints File file not found: 'mejia_assign6_Nov19.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097862409 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097862410 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1606097862415 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097862415 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097862424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097862424 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1606097862447 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606097862587 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1606097862980 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097862980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -261.196 " "Worst-case setup slack is -261.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097862985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097862985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -261.196          -12570.723 clk  " " -261.196          -12570.723 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097862985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097862985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.607 " "Worst-case hold slack is 0.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097863006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097863006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.607               0.000 clk  " "    0.607               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097863006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097863006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097863013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097863020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097863028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097863028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -142.771 clk  " "   -0.724            -142.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097863028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097863028 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606097863086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097863152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097865989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1606097866255 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -247.840 " "Worst-case setup slack is -247.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -247.840          -11930.759 clk  " " -247.840          -11930.759 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.578 " "Worst-case hold slack is 0.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 clk  " "    0.578               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -142.671 clk  " "   -0.724            -142.671 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097866303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866303 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606097866334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097866609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097868791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1606097869046 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -118.142 " "Worst-case setup slack is -118.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -118.142           -5671.021 clk  " " -118.142           -5671.021 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk  " "    0.259               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090             -10.984 clk  " "   -0.090             -10.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869121 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1606097869171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1606097869432 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -105.815 " "Worst-case setup slack is -105.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -105.815           -5079.883 clk  " " -105.815           -5079.883 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 clk  " "    0.236               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091             -11.115 clk  " "   -0.091             -11.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606097869492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097869492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097871469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097871470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606097871639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 21:17:51 2020 " "Processing ended: Sun Nov 22 21:17:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606097871639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606097871639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606097871639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097871639 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus Prime Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1606097872455 ""}
