verilog work "../../lab6_files/lab6_files/bad_ALU.v"
