#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jul 29 10:45:54 2023
# Process ID: 12887
# Current directory: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado
# Command line: vivado
# Log file: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/vivado.log
# Journal file: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/vivado.jou
# Running On: stefano-Victus-by-HP-Laptop-16-e0xxx, OS: Linux, CPU Frequency: 3547.401 MHz, CPU Physical cores: 16, Host memory: 16065 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.xpr
INFO: [Project 1-313] Project file moved from '/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform/fpga/vivado/cv32e41s_soc' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_int_bus.sv /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_tcm.sv /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_incore.sv}
update_compile_order -fileset sources_1
add_files -norecurse /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_rpm.sv
update_compile_order -fileset sources_1
add_files -norecurse {/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_ram_struct.sv /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_pmp_walker_64.sv /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu_test.sv /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_xpmp.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu.sv] -no_script -reset -force -quiet
remove_files  /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu.sv
file delete -force /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/cv32e41s_mpu.sv
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp with file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of package 'cv32e41s_pkg' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:29]
[Sat Jul 29 11:15:12 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of package 'cv32e41s_pkg' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:29]
[Sat Jul 29 11:16:21 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of package 'cv32e41s_pkg' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:29]
[Sat Jul 29 11:17:45 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of package 'cv32e41s_pkg' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:29]
[Sat Jul 29 11:18:35 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [HDL 9-3756] overwriting previous definition of package 'cv32e41s_pkg' [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/cv32e41s_core/include/cv32e41s_pkg.sv:29]
[Sat Jul 29 11:21:22 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.16 . Memory (MB): peak = 7590.172 ; gain = 0.000 ; free physical = 2300 ; free virtual = 9539
INFO: [Netlist 29-17] Analyzing 1673 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7762.570 ; gain = 0.000 ; free physical = 2149 ; free virtual = 9385
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 8018.270 ; gain = 702.312 ; free physical = 2031 ; free virtual = 9274
report_utilization -name utilization_1
launch_runs impl_1 -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8372.137 ; gain = 0.000 ; free physical = 1495 ; free virtual = 8751
[Sat Jul 29 11:31:13 2023] Launched impl_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8412.156 ; gain = 0.000 ; free physical = 2663 ; free virtual = 9358
INFO: [Netlist 29-17] Analyzing 1673 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8426.164 ; gain = 5.000 ; free physical = 2483 ; free virtual = 9174
Restored from archive | CPU: 1.300000 secs | Memory: 24.612656 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8426.164 ; gain = 5.000 ; free physical = 2483 ; free virtual = 9174
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8426.164 ; gain = 0.000 ; free physical = 2483 ; free virtual = 9174
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 8619.855 ; gain = 0.000 ; free physical = 2190 ; free virtual = 8856
INFO: [Netlist 29-17] Analyzing 1673 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8683.820 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8772
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

report_utilization -name utilization_1
export_ip_user_files -of_objects  [get_files /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/include/cv32e41s_pkg.sv] -no_script -reset -force -quiet
remove_files  /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/include/cv32e41s_pkg.sv
file delete -force /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/sources_1/imports/include/cv32e41s_pkg.sv
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp with file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp
launch_runs synth_1 -jobs 8
[Sat Jul 29 11:49:35 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
close_design
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8895.684 ; gain = 0.000 ; free physical = 2553 ; free virtual = 9160
INFO: [Netlist 29-17] Analyzing 1673 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8895.684 ; gain = 0.000 ; free physical = 2475 ; free virtual = 9083
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

report_utilization -name utilization_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp with file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp
launch_runs synth_1 -jobs 16
[Sat Jul 29 11:59:02 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8988.609 ; gain = 0.000 ; free physical = 2616 ; free virtual = 9228
INFO: [Netlist 29-17] Analyzing 1673 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8988.609 ; gain = 0.000 ; free physical = 2511 ; free virtual = 9124
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

report_utilization -name utilization_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp with file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp
launch_runs synth_1 -jobs 16
[Sat Jul 29 12:08:03 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9067.648 ; gain = 0.000 ; free physical = 2463 ; free virtual = 9048
INFO: [Netlist 29-17] Analyzing 1672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9067.648 ; gain = 0.000 ; free physical = 2467 ; free virtual = 9044
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

report_utilization -name utilization_1
launch_runs impl_1 -jobs 16
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9067.648 ; gain = 0.000 ; free physical = 2428 ; free virtual = 9008
[Sat Jul 29 12:13:46 2023] Launched impl_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 9067.648 ; gain = 0.000 ; free physical = 2759 ; free virtual = 9135
INFO: [Netlist 29-17] Analyzing 1672 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9067.648 ; gain = 0.000 ; free physical = 2660 ; free virtual = 9036
Restored from archive | CPU: 1.300000 secs | Memory: 22.148048 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9067.648 ; gain = 0.000 ; free physical = 2660 ; free virtual = 9036
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9067.648 ; gain = 0.000 ; free physical = 2660 ; free virtual = 9036
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_utilization -name utilization_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp with file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp
launch_runs impl_1 -jobs 16
[Sat Jul 29 12:23:05 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
[Sat Jul 29 12:23:05 2023] Launched impl_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/impl_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9120.672 ; gain = 0.000 ; free physical = 2699 ; free virtual = 9076
INFO: [Netlist 29-17] Analyzing 1846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9120.672 ; gain = 0.000 ; free physical = 2632 ; free virtual = 9007
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp with file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp
launch_runs synth_1 -jobs 16
[Sat Jul 29 12:40:00 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9120.672 ; gain = 0.000 ; free physical = 2699 ; free virtual = 8848
INFO: [Netlist 29-17] Analyzing 1846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
Finished Parsing XDC File [/home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/constrs_1/imports/constraints/pins_nexys7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9120.672 ; gain = 0.000 ; free physical = 2690 ; free virtual = 8836
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

report_utilization -name utilization_1
launch_runs impl_1 -jobs 16
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9120.676 ; gain = 0.000 ; free physical = 2685 ; free virtual = 8822
[Sat Jul 29 12:46:35 2023] Launched impl_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9120.676 ; gain = 0.000 ; free physical = 2832 ; free virtual = 8927
INFO: [Netlist 29-17] Analyzing 1846 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9120.676 ; gain = 0.000 ; free physical = 2746 ; free virtual = 8838
Restored from archive | CPU: 1.350000 secs | Memory: 25.840431 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9120.676 ; gain = 0.000 ; free physical = 2746 ; free virtual = 8838
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9120.676 ; gain = 0.000 ; free physical = 2746 ; free virtual = 8837
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 13 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.srcs/utils_1/imports/synth_1/top_nexys7.dcp with file /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/top_nexys7.dcp
launch_runs impl_1 -jobs 16
[Sat Jul 29 12:53:17 2023] Launched synth_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/synth_1/runme.log
[Sat Jul 29 12:53:17 2023] Launched impl_1...
Run output will be captured here: /home/stefano/Desktop/PhD/Lavori/InProgress/uVTx/implementation/platform_x/fpga/vivado/cv32e41s_soc/cv32e41s_soc.runs/impl_1/runme.log
close_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
