"""
circuit_ir.py
=============
Serialize a folded FX graph (from constant_fold_views) into:
  1. A flat gate-list IR with globally unique IDs
  2. A Lisp-like text representation of that IR
  3. A self-contained C file that evaluates the circuit

Gate ID space
-------------
  0 .. n_inputs-1          : input wires  (flat index into bool input array)
  n_inputs .. n_inputs+G-1 : gate outputs (in topological order)

Each gate:
  GateOp  : AND | OR | XOR | NOT | WIRE | CONST_FALSE | CONST_TRUE
  in0, in1: gate IDs for the two inputs (-1 if unused, e.g. NOT / WIRE / CONST)
  out_id  : this gate's unique ID
"""

from __future__ import annotations
from dataclasses import dataclass, field
from enum import Enum, auto
from datetime import datetime
import operator
import json
import numpy as np

import torch
import torch.fx


# ---------------------------------------------------------------------------
# Gate model
# ---------------------------------------------------------------------------

class GateOp(Enum):
    CONST_FALSE = auto()
    CONST_TRUE  = auto()
    WIRE        = auto()   # pass-through of one input
    NOT         = auto()
    AND         = auto()
    OR          = auto()
    XOR         = auto()
    NAND        = auto()
    NOR         = auto()
    XNOR        = auto()
    AND_NOT_B   = auto()   # a & ~b
    AND_NOT_A   = auto()   # ~a & b
    OR_NOT_B    = auto()   # a | ~b   (b->a)
    OR_NOT_A    = auto()   # ~a | b   (a->b)
    NOT_A       = auto()   # alias for NOT with explicit "which input"
    NOT_B       = auto()


LUT_ID_TO_GATE = {
    0:  (GateOp.CONST_FALSE, False, False),  # (op, uses_a, uses_b)
    1:  (GateOp.AND,         True,  True),
    2:  (GateOp.AND_NOT_B,   True,  True),
    3:  (GateOp.WIRE,        True,  False),
    4:  (GateOp.AND_NOT_A,   True,  True),
    5:  (GateOp.WIRE,        False, True),   # wire b
    6:  (GateOp.XOR,         True,  True),
    7:  (GateOp.OR,          True,  True),
    8:  (GateOp.NOR,         True,  True),
    9:  (GateOp.XNOR,        True,  True),
    10: (GateOp.NOT,         False, True),   # not b
    11: (GateOp.OR_NOT_B,    True,  True),
    12: (GateOp.NOT,         True,  False),  # not a
    13: (GateOp.OR_NOT_A,    True,  True),
    14: (GateOp.NAND,        True,  True),
    15: (GateOp.CONST_TRUE,  False, False),
}

# Verilog expression templates; a/b are Verilog signal name strings
GATE_OP_VERILOG = {
    GateOp.CONST_FALSE: "1'b0",
    GateOp.CONST_TRUE:  "1'b1",
    GateOp.WIRE:        "{a}",
    GateOp.NOT:         "~{a}",
    GateOp.AND:         "({a} & {b})",
    GateOp.OR:          "({a} | {b})",
    GateOp.XOR:         "({a} ^ {b})",
    GateOp.NAND:        "~({a} & {b})",
    GateOp.NOR:         "~({a} | {b})",
    GateOp.XNOR:        "~({a} ^ {b})",
    GateOp.AND_NOT_B:   "({a} & ~{b})",
    GateOp.AND_NOT_A:   "(~{a} & {b})",
    GateOp.OR_NOT_B:    "({a} | ~{b})",
    GateOp.OR_NOT_A:    "(~{a} | {b})",
    GateOp.NOT_A:       "~{a}",
    GateOp.NOT_B:       "~{b}",
}

# C expression templates; a/b are C identifier strings
GATE_OP_C = {
    GateOp.CONST_FALSE: "false",
    GateOp.CONST_TRUE:  "true",
    GateOp.WIRE:        "{a}",
    GateOp.NOT:         "(!{a})",
    GateOp.AND:         "({a} & {b})",
    GateOp.OR:          "({a} | {b})",
    GateOp.XOR:         "({a} ^ {b})",
    GateOp.NAND:        "(!({a} & {b}))",
    GateOp.NOR:         "(!({a} | {b}))",
    GateOp.XNOR:        "(!({a} ^ {b}))",
    GateOp.AND_NOT_B:   "({a} & !{b})",
    GateOp.AND_NOT_A:   "((!{a}) & {b})",
    GateOp.OR_NOT_B:    "({a} | !{b})",
    GateOp.OR_NOT_A:    "((!{a}) | {b})",
    GateOp.NOT_A:       "(!{a})",
    GateOp.NOT_B:       "(!{b})",
}

# Bit-packed C expression templates (uint{N}_t words, bitwise ops process N samples in parallel).
# Uses ~ (bitwise NOT) instead of ! (logical NOT) so all N bits are inverted.
# {T} is replaced with the concrete C type (e.g. "uint32_t") before use.
GATE_OP_C_PACKED = {
    GateOp.CONST_FALSE: "({T})0",
    GateOp.CONST_TRUE:  "~({T})0",
    GateOp.WIRE:        "{a}",
    GateOp.NOT:         "~{a}",
    GateOp.AND:         "({a} & {b})",
    GateOp.OR:          "({a} | {b})",
    GateOp.XOR:         "({a} ^ {b})",
    GateOp.NAND:        "~({a} & {b})",
    GateOp.NOR:         "~({a} | {b})",
    GateOp.XNOR:        "~({a} ^ {b})",
    GateOp.AND_NOT_B:   "({a} & ~{b})",
    GateOp.AND_NOT_A:   "(~{a} & {b})",
    GateOp.OR_NOT_B:    "({a} | ~{b})",
    GateOp.OR_NOT_A:    "(~{a} | {b})",
    GateOp.NOT_A:       "~{a}",
    GateOp.NOT_B:       "~{b}",
}

def _eval_gate_op(op: GateOp, a: bool, b: bool) -> bool:
    if op == GateOp.CONST_FALSE: return False
    if op == GateOp.CONST_TRUE:  return True
    if op == GateOp.WIRE:        return a
    if op == GateOp.NOT:         return not a
    if op == GateOp.NOT_A:       return not a
    if op == GateOp.NOT_B:       return not b
    if op == GateOp.AND:         return a and b
    if op == GateOp.OR:          return a or b
    if op == GateOp.XOR:         return a != b
    if op == GateOp.NAND:        return not (a and b)
    if op == GateOp.NOR:         return not (a or b)
    if op == GateOp.XNOR:        return a == b
    if op == GateOp.AND_NOT_B:   return a and not b
    if op == GateOp.AND_NOT_A:   return not a and b
    if op == GateOp.OR_NOT_B:    return a or not b
    if op == GateOp.OR_NOT_A:    return not a or b
    return False  # unreachable


@dataclass
class Gate:
    gate_id: int
    op:      GateOp
    in0:     int = -1   # -1 = unused
    in1:     int = -1
    node_idx: int = -1


@dataclass
class SumReduction:
    node_id:   int
    input_ids: list[int]
    tau:       float = 1.0
    beta:      float = 0.0



    def get_max_value(self) -> int | None:
        """Return the max possible integer output, or None if the output is float (tau≠1 or fractional beta)."""
        if self.tau != 1.0 or self.beta != round(self.beta):
            return None
        return len(self.input_ids) + int(round(self.beta))


def _c_output_dtype(reductions: list[SumReduction]) -> str:
    """Return the narrowest C type for a set of SumReduction outputs."""
    max_vals = [sr.get_max_value() for sr in reductions]
    if any(v is None for v in max_vals):
        return "float"
    m = max(max_vals, default=0)
    if m <= 0xFF:        return "uint8_t"
    if m <= 0xFFFF:      return "uint16_t"
    if m <= 0xFFFFFFFF:  return "uint32_t"
    return "uint64_t"


@dataclass
class AIGGraph: # starts the class definition, and this is the object that to_and_inverter_graph() returns # and the object that write_to_aiger_file() gets called on
    n_inputs: int # tells @dataclass dectorator "every AIGGraph instance needs exactly these three attrributes with these types"
    and_gates: list # tells @dataclass dectorator "every AIGGraph instance needs exactly these three attrributes with these types"
    outputs: list # tells @dataclass dectorator "every AIGGraph instance needs exactly these three attrributes with these types"

    def write_to_aiger_file(self, path="circuit.aig"):
        # make sure that 3rd party tools can read AIG file

        # M I L O A
        # maximum variable index
        # number of inputs
        # number of latches
        # number of outputs
        # number of AND gates

        # input variable indices 1, 2, ... , I
        # latch variable indices I+1, I+2, ... , (I+L)
        # AND variable indices I+L+1, I+L+2, ... , (I+L+A) == M
        # 
        # The corresponding unsigned literals are
        # # input literals 2, 4, ... , 2*I
        # latch literals 2*I+2, 2*I+4, ... , 2*(I+L)
        # AND literals 2*(I+L)+2, 2*(I+L)+4, ... , 2*(I+L+A) == 2*M
        # lhs > rhs0 >= rhs1
        
        i = self.n_inputs # note that it's not "i = n_inputs" because n_inputs is a field that belongs to 'this specific AIGGraph instance', not a local variable or parameter of write_to_aiger_file
        l = 0
        # len(x) is basically length of x
        o = len(self.outputs)
        a = len(self.and_gates)
        m = i + l + a
        with open(path, "wb") as f: #opens file at path (such as "circuit.aig") in write-binary mode, creates it, shortens it, and returns a 'file object' you can call .write() on
            f.write(f"aig {m} {i} {l} {o} {a}\n".encode())
            for lit in self.outputs:
                f.write(f"{lit}\n".encode()) #this loop goes through all the outputs and writes their respective literals ( conversion process took place back in Circuit.to_and_inverter_graph()); pure serialization
            for lhs, rhs0, rhs1 in self.and_gates:
                # remember that lhs > rhs0 >= rhs1
                # if we see that rhs0 < rhs1, then we simply swap them
                if rhs0 < rhs1:
                    rhs0, rhs1 = rhs1, rhs0
                
                # delta0 >= 0 since lhs > rhs0
                delta0 = lhs - rhs0

                # delta1 >= 0 since rhs0 > 1
                delta1 = rhs0 - rhs1

                # making sure that delta0, delta1 >= 0
                assert delta0 >= 0 and delta1 >= 0, f"negative delta: lhs = {lhs}, rhs0 = {rhs0}, rhs1 = {rhs1}"
                
                # this next part is basically just storing everything
                n = delta0
                delta0_bytes = []

                # this part was especially confusing, but the main idea of this part is to store numbers under 7 bits if possible
                # we use the 8th bit to determine if the number is greater than 128
                # take n = 300, and in binary, 300 is 100101100
                # if we split up into "the last 7 bits" and everything else, we get 10 (2, which is n // 128) and 0101100 (44, which is n % 128)
                # byte 1 = continuation-flag bit + the bottom 7 bits of 300 → 1 + 0101100 = 10101100 (172)
                # byte 2 = the leftover bits after removing those 7 → just 2, written as 00000010
                while n>= 128:
                    remain = n % 128
                    delta0_bytes.append(remain + 128)
                    n = n // 128
                delta0_bytes.append(n)
                f.write(bytes(delta0_bytes))
                n1 = delta1
                delta1_bytes = []
                while n1>= 128:
                    remain = n1 % 128
                    delta1_bytes.append(remain + 128)
                    n1 = n1 // 128
                delta1_bytes.append(n1)
                f.write(bytes(delta1_bytes))
        
        
        
        
        
        
    


@dataclass
class Circuit:
    n_inputs:    int
    input_shape: list[int]          # original shape of the input tensor
    gates:       list[Gate] = field(default_factory=list)
    outputs:     list[int] = field(default_factory=list)   # ordered node IDs (gates or SumReduction)
    output_shape: list[int] = field(default_factory=list)
    sum_nodes:   list[SumReduction] = field(default_factory=list)

    @property
    def _sum_by_id(self) -> dict[int, SumReduction]:
        return {sr.node_id: sr for sr in self.sum_nodes}
    
    def to_and_inverter_graph(self):
        # format is lhs rhs0 rhs1
        # delta0 = lhs - rhs0
        # delta1 = rhs0 - rhs1        
        # convert logic gate operators in AND-not

        # Step 1: give every input a "literal" number.
        # Even = use the value as-is, odd = use the opposite (NOT) of it.
        # literal 0 = always False, literal 1 = always True.
        # Input i gets literal 2 * (i+1).

        # lit_of = {} serves as a dictionary that will map every gate ID
        # and every input index to its AIG literal
        # it's basically the LUT
        lit_of = {}
        
        for i in range(self.n_inputs):
            lit_of[i] = 2 * (i + 1)
        # for each of the circuit's (1st, 2nd, n_inputs) primary inputs (indices 0 to n_inputs - 1)
        # assign it a literal following the AIGER number convention
        # input 0 -> variable 1 -> literal 2
        # input 1 -> variable 2 -> litearl 4
        # input i -> variable i + 1 -> literal 2 * (i + 1)

        # Every new AND gate needs its own fresh variable number, counting up
        # from the last input. and_gates stores one (lhs, rhs0, rhs1) tuple
        # per AND gate we create.
        and_gates = []
        # define and_gates
        next_var = self.n_inputs + 1
        # define this

        # Step 2a: go through every gate and figure out its literal.
        # Some ops are "free" - they don't need a new AND gate at all,
        # they just reuse or flip an existing literal.

        # iterates over every gate in the circuit, and importantly in the order they were built in
        # the ordering of the gates matters a lot
        for g in self.gates:
            
            a_lit = lit_of[g.in0] if g.in0 >= 0 else 0
            # this is a gate ID (integer), not a literal (you can tell because it's not var * 2)
            # specifically 2 cases to look out for here
            # g.in0 >= 0 means a real input exists either as a primary input
            # whose literal was set up in Step 1, or an earlier gate,
            # whose literal got stored in
            # lit_of[g.gate_id] - lit at the bottom of a previous loop iteration
            # otherwise, g.in0 == -1 means that the gate doesn't use an "A" input at all which defaults to literal 0

            b_lit = lit_of[g.in1] if g.in1 >= 0 else 0
            # same idea, for the "B" input

            if g.op == GateOp.CONST_FALSE:
                lit = 0
            elif g.op == GateOp.CONST_TRUE:
                lit = 1
            elif g.op == GateOp.WIRE:
                lit = a_lit
            elif g.op in (GateOp.NOT, GateOp.NOT_A):
                lit = a_lit ^ 1
            elif g.op == GateOp.NOT_B:
                lit = b_lit ^ 1
            elif g.op == GateOp.AND:
                # i'm writing this because var and next_var are a bit confusing
                #
                # treat next_var as a running counter, basically the next unused
                # variable number in the entire AIG
                # since every input already has a number, like 1st input, 2nd input, etc
                # so this counter starts right after those and assigns a new number
                # everytime a new ANG gate is created

                # although it might be better to just next_var directly everywhere skipping var,
                # next_var keeps changing as we create more gates
                var = next_var
                # basically snapshot the current value of the counter
                # this snapshot is the ID for the AND gate you're building right now

                next_var = next_var + 1
                # this increases the counter, so the NEXT time anything asks for a new variable,
                # it gets a different number
                and_gates.append( (2 * var, a_lit, b_lit) )
                # remember that this is formatted as
                # and_gates.append( (lhs, rhs0, rhs1) )
                # lhs, rhs0, rhs1 are all literals, literals = var_num * 2
                # XOR-ing it with 1 flips it "as-is" and "negated" (even = positive, odd = negated)
                # the tuple is basically "define a new gate w/ output literal lhs"
                # "computed as rhs0 AND rhs1"
                lit = var * 2
            elif g.op == GateOp.NAND:
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, a_lit, b_lit) )
                lit = (var * 2) ^ 1
            elif g.op == GateOp.OR:
                var = next_var
                next_var = next_var + 1
                and_gates.append( ( 2 * var, a_lit ^ 1, b_lit ^ 1) )
                lit = (var * 2 ) ^ 1
            elif g.op == GateOp.NOR:
                var = next_var
                next_var = next_var + 1
                # !A AND !B
                and_gates.append( (2 * var, a_lit ^ 1, b_lit ^ 1))
                lit = var * 2
            elif g.op == GateOp.AND_NOT_B:
                var = next_var
                next_var = next_var + 1
                # A AND NOT B (A AND !B)
                and_gates.append( (2 * var, a_lit, b_lit ^ 1) )
                lit = var * 2
            elif g.op == GateOp.AND_NOT_A:
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, a_lit ^ 1, b_lit) )
                lit = var * 2
            elif g.op == GateOp.OR_NOT_B:
                var = next_var
                next_var = next_var + 1
                # A OR NOT B !(!A AND B)
                and_gates.append( (2 * var, a_lit ^ 1, b_lit) )
                lit = (var * 2) ^ 1
            elif g.op == GateOp.OR_NOT_A:
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, a_lit, b_lit ^ 1) )
                lit = (var * 2) ^ 1
            elif g.op == GateOp.XOR:
                # XNOR !(!(type A) AND !(type B)), type A = A AND B, type B = !A AND !B
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, a_lit, b_lit ^ 1) )
                t1 = (var * 2)
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, a_lit ^ 1, b_lit) )
                t2 = (var * 2)
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, t1 ^ 1, t2 ^ 1) )
                lit = (var * 2) ^ 1
            elif g.op == GateOp.XNOR:
                # XNOR (!(type A) AND !(type B)), type A = A AND B, type B = !A AND !B
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, a_lit, b_lit ^ 1) )
                t1 = (var * 2)
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, a_lit ^ 1, b_lit) )
                t2 = (var * 2)
                var = next_var
                next_var = next_var + 1
                and_gates.append( (2 * var, t1 ^ 1, t2 ^ 1) )
                lit = (var * 2)

            lit_of[g.gate_id] = lit

        # Step 4a: turn self.outputs (a list of ids) into a list of literals.
        # Most output ids are just plain gates - lit_of already has those.
        # Some ids instead point to a SumReduction (e.g. from GroupSum) -
        # those represent a whole integer, not a single bit, so they can't
        # be given a literal yet. Leave them as None for now (step 4b).


        outputs = []
        # we need a new, empty list, which will hold AIG literals

        # this loop will walk through the circuit's original output list, one ID at a time in order
        for out_id in self.outputs:
            # "fork in the road"
            if out_id in self._sum_by_id:
                # Self._sum_by_id is a LUT that maps an output’s ID to a SumReduction object but only for outputs that are sums 
                # (like GroupSum’s class scores). If out_id shows up as a key, it means the output is just a bundle of many wires
                # that need to be added together into one number. If it’s not there, it’s a single-bit output and gets handled differently.
                
                sr = self._sum_by_id[out_id]
                # Grabs actual SumReduction object and stores it in variable sr (sum reduction)
                # It holds everything we need to build the sum: which gate outputs are added together (sr.input_ids)
                # and tau/beta numbers from the original GroupSum layer.

                # beta - number that gets added to sum
                # A digital circuit made up of AND/NOT gates represents integers in binary, so there’s no way to wire up “half a bit”
                # this checks if beta is a whole number
                if sr.beta != round(sr.beta):
                    # round(sr.beta) rounds it to the nearest integer
                    # If sr.beta does not equal its own rounded value,
                    # the two won’t be equal so the code stops and yields an error message
                    raise ValueError("beta must be a whole number to export to AIG")
                

                max_value = len(sr.input_ids) + int(round(sr.beta))
                # Calculates the largest number this sum could ever be
                # sr.input_ids is a list of wires (each one is 0 or 1) being added together
                # The biggest total happens when all the wires are 1 at the same time
                # The maximum sum equals number of wires there are (len(sr.input_ids)
                # Then we add the (now-confirmed-whole-number) beta on top,
                # since beta gets added after the summing
                # int(round(sr.beta)) converts it cleanly to a plain integer

                n_bits = max(1, max_value.bit_length())
                # We know the biggest number to store (max_value) so we need to know the number of bits required to write that number down
                # e.g., 5.bit_length() is 3, because 5 in binary is 101, which is 3 digits

                beta_int = int(round(sr.beta))
                # Takes sr.beta and converts it to python int.

                accumulator = []
                # Empty list - represents the running total in binary, one entry per digit
                # Accumulator[0] is the least-significant bit
                # Goes all the way up to accumulator[n_bits - 1]

                for i in range(n_bits):
                # Loops over every bit position from 0 to n_bits - 1
                # n_bits is exactly how many digits we calculated earlier are enough to hold the worst-case sum.

                    bit = (beta_int // (2**i)) % 2
                    # Pulls out a single binary digit (bit number i) from beta_int without using bitwise operators
                    # 2**i is that digit's "place value" (1, 2, 4, 8, ...)
                    # Dividing beta_int by it (integer division //) pushes all the lower digits off the end,
                    # leaving digit i sitting in the ones place
                    # % 2 (remainder after dividing by 2) strips away everything except that very last digit — giving back exactly 0 or 1
                    # e.g., beta_int = 6 (binary 110)
                    # For i=1: 6 // 2 = 3, then 3 % 2 = 1

                    # 1 means "the constant wire that is always True,"
                    # 0 means "the constant wire that is always False"
                    # by the end of this loop, accumulator holds beta's value spelled out in binary,
                    # but as a list of wires rather than plain digits

                    if bit == 1:
                        accumulator.append(1)
                    else:
                        accumulator.append(0)
                

                for gid in sr.input_ids:
                    wire_lit = lit_of[gid]
                    carry = wire_lit
                    # lines 525-527
                    # Loop over every wire that needs to be counted
                    # wire_lit is that wire's AIG literal. carry is set to the wire itself
                    # because we're about to add this single bit (0 or 1) into accumulator,
                    # and this loop reuses the variable carry to mean "the thing currently being added into this bit position."
                    # For bit 0, that "thing" is the wire itself; for every bit after that,
                    # it becomes the actual carry produced by the previous bit's addition.


                    # Computing the new bit value — a hand-built XOR
                    for i in range(n_bits):
                        var = next_var
                        next_var = next_var + 1
                        and_gates.append( (2 * var, accumulator[i], carry ^ 1) )
                        t1 = (var * 2)
                        var = next_var
                        next_var = next_var + 1
                        and_gates.append( (2 * var, accumulator[i] ^ 1, carry) )
                        t2 = (var * 2)
                        var = next_var
                        next_var = next_var + 1
                        and_gates.append( (2 * var, t1 ^ 1, t2 ^ 1) )
                        sum_lit = (var * 2) ^ 1

                        var = next_var
                        next_var = next_var + 1
                        and_gates.append( (2 * var, accumulator[i], carry) )   
                        carry_lit = (var * 2)
                        # lines 554-555
                        # "overflow" part of addition — no XOR trick needed,
                        # since two bits only overflow into the next column when both were 1,
                        # which is just a plain AND.

                        accumulator[i] = sum_lit
                        carry = carry_lit
                        # accumulator[i] gets replaced with its new value
                        # carry gets replaced with the carry-out
                        # which becomes the carry-in for bit i+1 in the next pass of the inner loop.
                        # This is the "ripple": each bit's overflow flows into the next bit.
                        # Once all bit positions are done,
                        # the outer loop moves to the next wire gid and repeats the whole process,
                        # using the now-updated accumulator as the new starting point.

                

                # once every wire for this particular sum has been folded in
                # accumulator  holds the finished total written out as n_bits separate AIG literals
                # these all get added to the graph's output list
                # so one GroupSum class score becomes several output wires and not just one

                outputs.extend(accumulator)
            else:
                # other branch of the very first if in this function:
                # any output that isn't a sum is just a single existing wire
                # so it is appended directly with no adder involved
                outputs.append(lit_of[out_id])
        return AIGGraph(n_inputs = self.n_inputs, and_gates = and_gates, outputs = outputs)
        # finally, once every output has been processed this way
        # the function returns the finished AIGGraph
        # - the complete list of inputs, every AND-gate built (both original logic-gate conversions and newly built adder gates),
        # and the final output list -
        # which is exactly the object that later gets written out to the .aig file
    
    
          
        
    def write_to_aiger_file(self, path="circuit.aig"):
        # defines a method on the Circuit class itself
        deliverable = self.to_and_inverter_graph()
        # calls the big conversion function - the one that loops over every gate and sum-node 
        # and builds the AND-inverter graph
        # that function returns an AIGGraph object (which holds n_inputs, and_gates, outputs)
        # all of this is stored in a local variable called deliverable

        deliverable.write_to_aiger_file(path)
        # call write-to_aiger_file again but this on the deliverable (the AIGGraph object), not on the Circuit
        # This is the version that actually opens the file and
        # writes the VLQ-encoded bytes
        # it forwards along the same path the caller originally passed in

    def __repr__(self) -> str:
        return (
            f"Circuit(\n"
            f"  n_inputs={self.n_inputs},\n"
            f"  input_shape={self.input_shape},\n"
            f"  logic_nodes={len(self.gates)},\n"
            f"  sum_nodes={len(self.sum_nodes)},\n"
            f"  output_shape={self.output_shape}\n"
            f")"
        )

    @classmethod
    def from_model(cls, model: torch.nn.Module, input_shape: list[int]) -> Circuit:
        """
        Build a Circuit from a PyTorch model by tracing and folding it.

        The model should be in export mode (if applicable) and should have
        been traced and folded with the appropriate utilities to ensure the
        FX graph is in the expected form.
        """
        from torchlogix.utils import set_export_mode  # local import - keeps Circuit standalone
        from torch.fx.experimental.proxy_tensor import make_fx
        model.eval()
        set_export_mode(model, enabled=True)
        x_dummy = torch.zeros(1, *input_shape, dtype=torch.bool)
        gm = make_fx(model)(x_dummy)
        # Trace with (1, *input_shape) so the FX graph's batch-dimension ops
        # resolve correctly; then strip the leading 1 from the stored shape.
        circuit = cls.from_fx_graph(gm, [1, *input_shape])
        circuit.input_shape = list(input_shape)
        return circuit

    @classmethod
    def from_fx_graph(cls, gm: torch.fx.GraphModule, input_shape: list[int]) -> Circuit:
        """
        Build a Circuit directly from a folded FX graph.

        This is the core logic for walking the FX graph and constructing the
        flat gate list. Assumptions (satisfied after constant_fold_views):
        - Exactly one placeholder node ('input')
        - Wiring is done via aten.index.Tensor with folded constant index tensors
        - LUT dispatch is a cascade of aten.eq + aten.where nodes
        - Layers are connected by further aten.index.Tensor nodes
        """

        gm = constant_fold_views(gm)

        n_inputs = 1
        for d in input_shape:
            n_inputs *= d

        circuit = Circuit(n_inputs=n_inputs, input_shape=list(input_shape))
        next_id = n_inputs   # gate IDs start after input IDs

        # node_name -> list[int]  (flat list of gate/input IDs produced by that node)
        wire_map: dict[str, list[int]] = {}
        # Maps node name -> list of node IDs (gate IDs or SumReduction node_ids).
        # Used to track which nodes contribute to the circuit's final outputs,
        # including mixed boolean + reduction chains.
        _output_chain: dict[str, list[int]] = {}
        # Maps SumReduction node_id -> SumReduction object for tau/beta mutation.
        _sum_by_chain_id: dict[int, SumReduction] = {}

        nodes = list(gm.graph.nodes)

        def resolve(fx_node: torch.fx.Node) -> list[int]:
            return wire_map[fx_node.name]

        # ------------------------------------------------------------------
        # Pass 1: find placeholder and seed wire_map with flat input indices
        # ------------------------------------------------------------------
        for node in nodes:
            if node.op == 'placeholder':
                wire_map[node.name] = list(range(n_inputs))
                wire_map[f'__shape_{node.name}'] = list(input_shape)
                break

        # ------------------------------------------------------------------
        # Pass 2: walk nodes in order
        # ------------------------------------------------------------------
        i = 0
        while i < len(nodes):
            node = nodes[i]

            # ---- get_attr: fold constant bool tensors into CONST gates; skip others ----
            if node.op == 'get_attr':
                val = _get_attr_val(gm, node)
                if isinstance(val, torch.Tensor) and val.dtype == torch.bool:
                    # Skip boolean tensors used exclusively as index masks -
                    # they are routing metadata, not circuit data. The index.Tensor
                    # and index_put_ handlers retrieve them via _get_attr_val directly.
                    _index_targets = {
                        torch.ops.aten.index.Tensor,
                        torch.ops.aten.index_put_.default,
                    }
                    if node.users and all(
                        u.op == 'call_function' and u.target in _index_targets
                        for u in node.users
                    ):
                        i += 1
                        continue
                    flat = val.flatten().tolist()
                    gate_ids = []
                    for b in flat:
                        op = GateOp.CONST_TRUE if b else GateOp.CONST_FALSE
                        g = Gate(gate_id=next_id, op=op)
                        circuit.gates.append(g)
                        gate_ids.append(next_id)
                        next_id += 1
                    wire_map[node.name] = gate_ids
                    wire_map[f'__shape_{node.name}'] = list(val.shape)
                i += 1
                continue

            # ---- placeholder already handled ----
            if node.op == 'placeholder':
                i += 1
                continue

            # ---- call_module (_guards_fn etc.) : skip ----
            if node.op == 'call_module':
                i += 1
                continue

            # ---- output ----
            if node.op == 'output':
                ret = node.args[0]
                def _collect(n):
                    if not isinstance(n, torch.fx.Node):
                        return []
                    if n.name in _output_chain:
                        return list(_output_chain[n.name])
                    if n.name in wire_map:
                        return list(wire_map[n.name])
                    return []
                if isinstance(ret, torch.fx.Node):
                    circuit.outputs = _collect(ret)
                elif isinstance(ret, (tuple, list)):
                    for r in ret:
                        circuit.outputs.extend(_collect(r))
                circuit.output_shape = [len(circuit.outputs)]
                i += 1
                continue

            if node.op != 'call_function':
                i += 1
                continue

            tgt = node.target

            # ----------------------------------------------------------------
            # aten.index.Tensor  ->  wiring step
            # Gathers inputs for the next layer. The result is a tensor whose
            # first non-batch dimension is 2 (the a/b inputs), so we split it.
            # After folding, the index tensors are flat integer arrays telling
            # us which upstream gate ID to use for each position.
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.index.Tensor:
                src_node = node.args[0]
                if not isinstance(src_node, torch.fx.Node) or src_node.name not in wire_map:
                    i += 1
                    continue
                src_ids   = resolve(src_node)
                idx_list  = node.args[1]   # list of None | fx.Node

                has_non_none = any(idx is not None for idx in idx_list)
                if not has_non_none:
                    wire_map[node.name] = src_ids
                    wire_map[f'__shape_{node.name}'] = wire_map.get(
                        f'__shape_{src_node.name}', list(input_shape))
                else:
                    src_shape = wire_map.get(f'__shape_{src_node.name}', list(input_shape))
                    # Build the index tuple directly from idx_list, replacing None
                    # with slice(None).  Using the raw list avoids accidentally
                    # padding extra slice(None) args after a multi-dimensional
                    # boolean mask (which implicitly spans several dimensions).
                    index_args = []
                    ok = True
                    for idx_node in idx_list:
                        if idx_node is None:
                            index_args.append(slice(None))
                        elif isinstance(idx_node, torch.fx.Node):
                            if idx_node.op == 'get_attr':
                                index_args.append(_get_attr_val(gm, idx_node))
                            elif idx_node.name in wire_map:
                                index_args.append(torch.tensor(
                                    resolve(idx_node), dtype=torch.long))
                            else:
                                ok = False
                                break
                        else:
                            index_args.append(idx_node)
                    if ok:
                        id_tensor = torch.tensor(src_ids, dtype=torch.long).reshape(src_shape)
                        gathered  = id_tensor[tuple(index_args)]
                        wire_map[node.name] = [int(x) for x in gathered.flatten().tolist()]
                        wire_map[f'__shape_{node.name}'] = list(gathered.shape)

                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.select.int  ->  slice one dimension
            # Used to split the a/b inputs after gather
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.select.int:
                src_ids = resolve(node.args[0])
                dim = node.args[1]
                idx = node.args[2]

                src_shape = wire_map.get(f'__shape_{node.args[0].name}')
                if src_shape is None:
                    i += 1
                    continue

                id_tensor = torch.tensor(src_ids, dtype=torch.long).reshape(src_shape)
                selected  = id_tensor.select(dim, idx)
                wire_map[node.name] = [int(x) for x in selected.flatten().tolist()]
                wire_map[f'__shape_{node.name}'] = list(selected.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.clone  ->  identity (no new gates)
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.clone.default:
                src_node = node.args[0]
                if isinstance(src_node, torch.fx.Node) and src_node.name in wire_map:
                    wire_map[node.name] = wire_map[src_node.name]
                    shape_key = f'__shape_{src_node.name}'
                    if shape_key in wire_map:
                        wire_map[f'__shape_{node.name}'] = wire_map[shape_key]
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.unsqueeze  ->  insert a size-1 dim in the shape (no new gates)
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.unsqueeze.default:
                src_node = node.args[0]
                dim      = int(node.args[1])
                if isinstance(src_node, torch.fx.Node) and src_node.name in wire_map:
                    src_ids   = resolve(src_node)
                    src_shape = list(wire_map.get(f'__shape_{src_node.name}', [len(src_ids)]))
                    new_shape = src_shape[:]
                    if dim < 0:
                        dim = len(new_shape) + 1 + dim
                    new_shape.insert(dim, 1)
                    wire_map[node.name] = src_ids
                    wire_map[f'__shape_{node.name}'] = new_shape
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.squeeze.dim  ->  remove a size-1 dim (no new gates)
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.squeeze.dim:
                src_node = node.args[0]
                dim      = int(node.args[1])
                if isinstance(src_node, torch.fx.Node) and src_node.name in wire_map:
                    src_ids   = resolve(src_node)
                    src_shape = list(wire_map.get(f'__shape_{src_node.name}', [len(src_ids)]))
                    if dim < 0:
                        dim = len(src_shape) + dim
                    new_shape = [s for idx, s in enumerate(src_shape) if idx != dim or s != 1]
                    wire_map[node.name] = src_ids
                    wire_map[f'__shape_{node.name}'] = new_shape
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.flip  ->  reorder gate IDs along the flipped dims
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.flip.default:
                src_node = node.args[0]
                dims     = node.args[1]
                if isinstance(src_node, torch.fx.Node) and src_node.name in wire_map:
                    src_ids   = resolve(src_node)
                    src_shape = list(wire_map.get(f'__shape_{src_node.name}', [len(src_ids)]))
                    id_tensor = torch.tensor(src_ids, dtype=torch.long).reshape(src_shape)
                    flipped   = torch.flip(id_tensor, dims=dims)
                    wire_map[node.name] = [int(x) for x in flipped.flatten().tolist()]
                    wire_map[f'__shape_{node.name}'] = list(flipped.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.reshape / aten.view  ->  just reshape the ID list (no new gates)
            # ----------------------------------------------------------------
            if tgt in (torch.ops.aten.reshape.default, torch.ops.aten.view.default,
                       torch.ops.aten._unsafe_view.default):
                src_ids  = resolve(node.args[0])
                new_shape = node.args[1]
                wire_map[node.name] = src_ids
                wire_map[f'__shape_{node.name}'] = list(new_shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.permute  ->  reorder axes of the ID tensor (no new gates)
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.permute.default:
                src_node = node.args[0]
                dims     = node.args[1]
                if isinstance(src_node, torch.fx.Node) and src_node.name in wire_map:
                    src_ids   = resolve(src_node)
                    src_shape = list(wire_map.get(f'__shape_{src_node.name}', [len(src_ids)]))
                    id_tensor = torch.tensor(src_ids, dtype=torch.long).reshape(src_shape)
                    permuted  = id_tensor.permute(dims)
                    wire_map[node.name] = [int(x) for x in permuted.contiguous().flatten().tolist()]
                    wire_map[f'__shape_{node.name}'] = list(permuted.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.flatten.using_ints  ->  flatten a range of dims (no new gates)
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.flatten.using_ints:
                src_ids   = resolve(node.args[0])
                src_shape = wire_map.get(f'__shape_{node.args[0].name}')
                if src_shape is None:
                    i += 1
                    continue
                start_dim = node.args[1] if len(node.args) > 1 else 0
                end_dim   = node.args[2] if len(node.args) > 2 else -1
                id_tensor = torch.tensor(src_ids, dtype=torch.long).reshape(src_shape)
                flattened = id_tensor.flatten(start_dim, end_dim)
                wire_map[node.name] = [int(x) for x in flattened.flatten().tolist()]
                wire_map[f'__shape_{node.name}'] = list(flattened.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.unfold  ->  sliding-window view (no new gates, just a remap)
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.unfold.default:
                src_ids   = resolve(node.args[0])
                src_shape = wire_map.get(f'__shape_{node.args[0].name}')
                if src_shape is None:
                    i += 1
                    continue
                dim  = node.args[1]
                size = node.args[2]
                step = node.args[3]
                id_tensor = torch.tensor(src_ids, dtype=torch.long).reshape(src_shape)
                unfolded  = id_tensor.unfold(dim, size, step)
                wire_map[node.name] = [int(x) for x in unfolded.flatten().tolist()]
                wire_map[f'__shape_{node.name}'] = list(unfolded.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.pad / aten.constant_pad_nd  ->  pad (inserts const gates)
            # make_fx decomposes F.pad to aten.constant_pad_nd.default
            # ----------------------------------------------------------------
            if tgt in (torch.ops.aten.pad.default,
                       torch.ops.aten.constant_pad_nd.default):
                src_ids   = resolve(node.args[0])
                src_shape = wire_map.get(f'__shape_{node.args[0].name}')
                if src_shape is None:
                    i += 1
                    continue
                pad_list = list(node.args[1])
                if all(p == 0 for p in pad_list):
                    # No-op: zero-size padding
                    wire_map[node.name] = src_ids
                    wire_map[f'__shape_{node.name}'] = list(src_shape)
                else:
                    value    = float(node.args[3]) if len(node.args) > 3 else 0.0
                    const_op = GateOp.CONST_TRUE if value != 0.0 else GateOp.CONST_FALSE
                    id_tensor = torch.tensor(src_ids, dtype=torch.float).reshape(src_shape)
                    padded    = torch.nn.functional.pad(id_tensor, pad_list,
                                                        mode='constant', value=-1.0)
                    result_ids = []
                    for v in padded.flatten().tolist():
                        if v < 0:
                            g = Gate(gate_id=next_id, op=const_op)
                            circuit.gates.append(g)
                            result_ids.append(next_id)
                            next_id += 1
                        else:
                            result_ids.append(int(v))
                    wire_map[node.name] = result_ids
                    wire_map[f'__shape_{node.name}'] = list(padded.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.slice.Tensor  ->  slice one dimension of the ID tensor
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.slice.Tensor:
                src_ids   = resolve(node.args[0])
                src_shape = wire_map.get(f'__shape_{node.args[0].name}')
                if src_shape is None:
                    i += 1
                    continue
                dim   = node.args[1] if len(node.args) > 1 else 0
                start = node.args[2] if len(node.args) > 2 else None
                end   = node.args[3] if len(node.args) > 3 else None
                step  = node.args[4] if len(node.args) > 4 else 1
                # torch.export uses 9223372036854775807 (sys.maxsize) to mean "end of dim"
                if end == 9223372036854775807:
                    end = None
                id_tensor = torch.tensor(src_ids, dtype=torch.long).reshape(src_shape)
                slices = [slice(None)] * len(src_shape)
                slices[dim] = slice(start, end, step)
                sliced = id_tensor[tuple(slices)]
                wire_map[node.name] = [int(x) for x in sliced.flatten().tolist()]
                wire_map[f'__shape_{node.name}'] = list(sliced.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.cat  ->  concatenate ID tensors along a dimension.
            # Both wire_map (gate IDs) and _output_chain (any node IDs) are
            # dict[str, list[int]], so mixing is handled uniformly: collect IDs
            # from whichever dict knows each input, in order.
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.cat.default:
                cat_nodes = node.args[0]
                dim = node.args[1] if len(node.args) > 1 else 0
                # Check whether any input is in _output_chain (has sum nodes)
                has_output_chain = any(
                    isinstance(n2, torch.fx.Node) and n2.name in _output_chain
                    for n2 in cat_nodes
                )
                if has_output_chain:
                    # Unified path: mix gate IDs and sum-node IDs freely
                    combined: list[int] = []
                    ok = True
                    for n2 in cat_nodes:
                        if not isinstance(n2, torch.fx.Node):
                            ok = False; break
                        if n2.name in _output_chain:
                            combined.extend(_output_chain[n2.name])
                        elif n2.name in wire_map:
                            combined.extend(wire_map[n2.name])
                        else:
                            ok = False; break
                    if ok:
                        _output_chain[node.name] = combined
                else:
                    id_tensors = []
                    ok = True
                    for n2 in cat_nodes:
                        if not (isinstance(n2, torch.fx.Node) and n2.name in wire_map):
                            ok = False
                            break
                        shape = wire_map.get(f'__shape_{n2.name}')
                        if shape is None:
                            ok = False
                            break
                        id_tensors.append(
                            torch.tensor(resolve(n2), dtype=torch.long).reshape(shape))
                    if ok and id_tensors:
                        catted = torch.cat(id_tensors, dim=dim)
                        wire_map[node.name] = [int(x) for x in catted.flatten().tolist()]
                        wire_map[f'__shape_{node.name}'] = list(catted.shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.alias  ->  identity / pass-through (no new gates)
            # Appears when a native-ops lambda returns its input unchanged,
            # e.g. WIRE A: lambda a, b: a
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.alias.default:
                src = node.args[0]
                if isinstance(src, torch.fx.Node) and src.name in wire_map:
                    wire_map[node.name] = wire_map[src.name]
                    shape = wire_map.get(f'__shape_{src.name}')
                    if shape is not None:
                        wire_map[f'__shape_{node.name}'] = list(shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.empty_like  ->  initialise result buffer (filled by index_put_)
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.empty_like.default:
                ref = node.args[0]
                if isinstance(ref, torch.fx.Node) and ref.name in wire_map:
                    ref_shape = wire_map.get(f'__shape_{ref.name}', [len(resolve(ref))])
                    n = 1
                    for d in ref_shape:
                        n *= d
                    wire_map[node.name] = [-1] * n
                    wire_map[f'__shape_{node.name}'] = list(ref_shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.bitwise_{and,or}.Scalar  ->  constant gate or pass-through
            # Emitted by _map[0] (a & False) and _map[15] (True | a).
            # ----------------------------------------------------------------
            if tgt in (torch.ops.aten.bitwise_and.Scalar,
                       torch.ops.aten.bitwise_or.Scalar):
                x_arg = node.args[0]
                scalar = node.args[1]
                if isinstance(x_arg, torch.fx.Node) and x_arg.name in wire_map:
                    x_ids = resolve(x_arg)
                    shape = wire_map.get(f'__shape_{x_arg.name}', [len(x_ids)])
                    scalar_bool = bool(scalar)
                    # Determine if this is an identity or a constant op
                    if tgt == torch.ops.aten.bitwise_and.Scalar:
                        const_op = GateOp.CONST_FALSE if not scalar_bool else None
                    else:  # bitwise_or.Scalar
                        const_op = GateOp.CONST_TRUE if scalar_bool else None
                    if const_op is None:
                        # Identity: scalar is 1 for AND or 0 for OR
                        wire_map[node.name] = x_ids
                        wire_map[f'__shape_{node.name}'] = shape
                    else:
                        gate_ids = []
                        for _ in x_ids:
                            g = Gate(gate_id=next_id, op=const_op)
                            circuit.gates.append(g)
                            gate_ids.append(next_id)
                            next_id += 1
                        wire_map[node.name] = gate_ids
                        wire_map[f'__shape_{node.name}'] = shape
                i += 1
                continue

            # ----------------------------------------------------------------
            # aten.index_put_  ->  scatter gate IDs back into the result buffer
            # Used by apply_luts_vectorized_export_mode to write per-LUT results.
            # Assumes the non-None index is a bool mask (folded from aten.eq.Scalar).
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.index_put_.default:
                result_arg = node.args[0]
                indices    = node.args[1]
                value_arg  = node.args[2]
                if (isinstance(result_arg, torch.fx.Node) and result_arg.name in wire_map
                        and isinstance(value_arg, torch.fx.Node) and value_arg.name in wire_map):
                    result_ids   = list(resolve(result_arg))
                    result_shape = list(wire_map.get(f'__shape_{result_arg.name}',
                                                     [len(result_ids)]))
                    value_ids    = resolve(value_arg)
                    # Find the boolean mask among index args
                    for idx_node in indices:
                        if idx_node is None:
                            continue
                        if not isinstance(idx_node, torch.fx.Node):
                            continue
                        mask_t = (_get_attr_val(gm, idx_node) if idx_node.op == 'get_attr'
                                  else None)
                        if mask_t is None or mask_t.dtype != torch.bool:
                            continue
                        # Flatten multi-dim mask to get 1-D positions within the
                        # non-batch dims of the result buffer.
                        positions = mask_t.reshape(-1).nonzero(as_tuple=False).reshape(-1).tolist()
                        if positions:
                            batch   = result_shape[0] if result_shape else 1
                            out_dim = len(result_ids) // batch   # total non-batch elements
                            n_pos   = len(positions)
                            for b in range(batch):
                                for j, pos in enumerate(positions):
                                    result_ids[b * out_dim + pos] = value_ids[b * n_pos + j]
                        break
                    wire_map[node.name] = [int(x) for x in result_ids]
                    wire_map[f'__shape_{node.name}'] = result_shape
                i += 1
                continue

            # ----------------------------------------------------------------
            # Direct boolean binary/unary ops (e.g. OrPooling2d)
            # These appear outside LUT cascades with both operands in wire_map.
            # ----------------------------------------------------------------
            _DIRECT_BINARY_GATE = {
                torch.ops.aten.__or__.Tensor:       GateOp.OR,
                torch.ops.aten.__and__.Tensor:      GateOp.AND,
                torch.ops.aten.__xor__.Tensor:      GateOp.XOR,
                torch.ops.aten.bitwise_or.Tensor:   GateOp.OR,
                torch.ops.aten.bitwise_and.Tensor:  GateOp.AND,
                torch.ops.aten.bitwise_xor.Tensor:  GateOp.XOR,
            }
            if tgt in _DIRECT_BINARY_GATE:
                a_node_arg = node.args[0]
                b_node_arg = node.args[1]
                if (isinstance(a_node_arg, torch.fx.Node) and a_node_arg.name in wire_map
                        and isinstance(b_node_arg, torch.fx.Node) and b_node_arg.name in wire_map):
                    a_ids   = resolve(a_node_arg)
                    b_ids   = resolve(b_node_arg)
                    gate_op = _DIRECT_BINARY_GATE[tgt]
                    shape   = wire_map.get(f'__shape_{a_node_arg.name}', [len(a_ids)])
                    gate_ids = []
                    for a_id, b_id in zip(a_ids, b_ids):
                        g = Gate(gate_id=next_id, op=gate_op, in0=a_id, in1=b_id)
                        circuit.gates.append(g)
                        gate_ids.append(next_id)
                        next_id += 1
                    wire_map[node.name] = gate_ids
                    wire_map[f'__shape_{node.name}'] = list(shape)
                i += 1
                continue

            if tgt == torch.ops.aten.bitwise_not.default:
                a_node_arg = node.args[0]
                if isinstance(a_node_arg, torch.fx.Node) and a_node_arg.name in wire_map:
                    a_ids = resolve(a_node_arg)
                    shape = wire_map.get(f'__shape_{a_node_arg.name}', [len(a_ids)])
                    gate_ids = []
                    for a_id in a_ids:
                        g = Gate(gate_id=next_id, op=GateOp.NOT, in0=a_id)
                        circuit.gates.append(g)
                        gate_ids.append(next_id)
                        next_id += 1
                    wire_map[node.name] = gate_ids
                    wire_map[f'__shape_{node.name}'] = list(shape)
                i += 1
                continue

            # ----------------------------------------------------------------
            # zeros_like / ones_like  ->  constant gate per position
            # ----------------------------------------------------------------
            if tgt in (torch.ops.aten.zeros_like.default,
                    torch.ops.aten.ones_like.default):
                ref_ids = resolve(node.args[0])
                op = GateOp.CONST_FALSE if tgt == torch.ops.aten.zeros_like.default \
                    else GateOp.CONST_TRUE
                gate_ids = []
                for _ in ref_ids:
                    g = Gate(gate_id=next_id, op=op)
                    circuit.gates.append(g)
                    gate_ids.append(next_id)
                    next_id += 1
                wire_map[node.name] = gate_ids
                src_shape = wire_map.get(f'__shape_{node.args[0].name}', [len(ref_ids)])
                wire_map[f'__shape_{node.name}'] = src_shape
                i += 1
                continue

            # ----------------------------------------------------------------
            # SumReduction: any last-dim reduction -> one SumReduction per row.
            # The reshape before the sum is already absorbed into wire_map, so
            # x_shape encodes the full structure without needing explicit k/g.
            # ----------------------------------------------------------------
            if tgt == torch.ops.aten.sum.dim_IntList:
                x_node = node.args[0]
                dim_list = node.args[1]
                if isinstance(x_node, torch.fx.Node) and x_node.name in wire_map:
                    x_shape = wire_map.get(f'__shape_{x_node.name}', [])
                    last_dim = len(x_shape) - 1
                    if dim_list in ([-1], [last_dim]) and len(x_shape) >= 2:
                        x_ids = resolve(x_node)
                        id_tensor = torch.tensor(x_ids, dtype=torch.long).reshape(x_shape)
                        flat_outer = id_tensor.reshape(-1, x_shape[-1])
                        new_sr_ids = []
                        for row in flat_outer:
                            sr = SumReduction(
                                node_id=next_id,
                                input_ids=[int(v) for v in row],
                            )
                            circuit.sum_nodes.append(sr)
                            _sum_by_chain_id[next_id] = sr
                            new_sr_ids.append(next_id)
                            next_id += 1
                        _output_chain[node.name] = new_sr_ids
                i += 1
                continue

            if tgt == torch.ops.aten.to.dtype:
                src = node.args[0]
                if isinstance(src, torch.fx.Node) and src.name in wire_map:
                    wire_map[node.name] = wire_map[src.name]
                    shape = wire_map.get(f'__shape_{src.name}')
                    if shape is not None:
                        wire_map[f'__shape_{node.name}'] = list(shape)
                    if src.name in _output_chain:
                        _output_chain[node.name] = _output_chain[src.name]
                elif isinstance(src, torch.fx.Node) and src.name in _output_chain:
                    _output_chain[node.name] = _output_chain[src.name]
                i += 1
                continue

            # Scalar add/div/mul following a sum node (tau/beta adjustment).
            # Only the SumReduction nodes from that specific sum are updated.
            _SCALAR_OPS = (
                torch.ops.aten.add.Tensor,  torch.ops.aten.add.Scalar,
                torch.ops.aten.div.Tensor,  torch.ops.aten.div.Scalar,
                torch.ops.aten.mul.Tensor,  torch.ops.aten.mul.Scalar,
            )
            if tgt in _SCALAR_OPS:
                x_node = node.args[0]
                if (isinstance(x_node, torch.fx.Node) and x_node.name in _output_chain):
                    chain_ids = _output_chain[x_node.name]
                    scalar = node.args[1]
                    if isinstance(scalar, (int, float)):
                        for sr_id in chain_ids:
                            sr = _sum_by_chain_id.get(sr_id)
                            if sr is None:
                                continue
                            if tgt in (torch.ops.aten.add.Tensor, torch.ops.aten.add.Scalar):
                                sr.beta += float(scalar)
                            elif tgt in (torch.ops.aten.div.Tensor, torch.ops.aten.div.Scalar):
                                sr.tau *= float(scalar)
                            elif tgt in (torch.ops.aten.mul.Tensor, torch.ops.aten.mul.Scalar):
                                sr.tau /= float(scalar)
                    _output_chain[node.name] = chain_ids
                    i += 1
                    continue

            # ---- skip everything else (sym_size, asserts, etc.) ----
            i += 1

        return circuit
    

    def simplify(self, n_max=1000) -> None:
        for _ in range(n_max):
            before_gates = len(self.gates)
            before_sr    = sum(len(sr.input_ids) for sr in self.sum_nodes)
            self.constant_fold_gates()
            self.constant_fold_sum_reductions()
            self.bypass_wires()
            self.fuse_not_inputs()
            self.dedup()
            self.eliminate_dead_gates()
            after_gates = len(self.gates)
            after_sr    = sum(len(sr.input_ids) for sr in self.sum_nodes)
            if after_gates == before_gates and after_sr == before_sr:
                break

    def fuse_not_inputs(self) -> None:
        """Absorb NOT gates into their single downstream consumer.

        Recognises patterns that arise when native-torch boolean ops are used
        instead of all 16 gates, and folds them into the equivalent single-gate form:
            AND(x, NOT_1use(y))  -> AND_NOT_B(x, y)
            AND(NOT_1use(x), y)  -> AND_NOT_A(x, y)
            OR(x,  NOT_1use(y))  -> OR_NOT_B(x, y)
            OR(NOT_1use(x), y)   -> OR_NOT_A(x, y)
            NOT(AND(x, y))_1use  -> NAND(x, y)
            NOT(OR(x, y))_1use   -> NOR(x, y)
            NOT(XOR(x, y))_1use  -> XNOR(x, y)

        After fusion the absorbed NOT gates become dead and are removed by the
        next eliminate_dead_gates() call (which simplify() already calls).
        """
        gate_by_id = {g.gate_id: g for g in self.gates}

        # Count uses of each gate so we only absorb single-use NOTs.
        sum_by_id = self._sum_by_id
        use_count: dict[int, int] = {}
        for out_id in self.outputs:
            if out_id not in sum_by_id:
                use_count[out_id] = use_count.get(out_id, 0) + 1
        for sr in self.sum_nodes:
            for gid in sr.input_ids:
                use_count[gid] = use_count.get(gid, 0) + 1
        for g in self.gates:
            for inp in (g.in0, g.in1):
                if inp >= 0:
                    use_count[inp] = use_count.get(inp, 0) + 1

        for g in self.gates:
            # --- AND / OR: absorb a NOT on one input ---
            if g.op in (GateOp.AND, GateOp.OR):
                in0_g = gate_by_id.get(g.in0)
                in1_g = gate_by_id.get(g.in1)
                if in1_g is not None and in1_g.op == GateOp.NOT and use_count.get(g.in1, 0) == 1:
                    g.op  = GateOp.AND_NOT_B if g.op == GateOp.AND else GateOp.OR_NOT_B
                    g.in1 = in1_g.in0
                    in1_g.op = GateOp.WIRE   # will be dead after eliminate_dead_gates
                elif in0_g is not None and in0_g.op == GateOp.NOT and use_count.get(g.in0, 0) == 1:
                    g.op  = GateOp.AND_NOT_A if g.op == GateOp.AND else GateOp.OR_NOT_A
                    g.in0 = in0_g.in0
                    in0_g.op = GateOp.WIRE

            # --- NOT(binary): fold into NAND / NOR / XNOR ---
            elif g.op == GateOp.NOT and g.in0 >= 0 and use_count.get(g.gate_id, 0) >= 1:
                src = gate_by_id.get(g.in0)
                if src is not None and use_count.get(g.in0, 0) == 1:
                    if src.op == GateOp.AND:
                        g.op, g.in0, g.in1 = GateOp.NAND, src.in0, src.in1
                        src.op = GateOp.WIRE
                    elif src.op == GateOp.OR:
                        g.op, g.in0, g.in1 = GateOp.NOR, src.in0, src.in1
                        src.op = GateOp.WIRE
                    elif src.op == GateOp.XOR:
                        g.op, g.in0, g.in1 = GateOp.XNOR, src.in0, src.in1
                        src.op = GateOp.WIRE


    def eliminate_dead_gates(self) -> None:
        """
        Remove gates that do not contribute to the output (i.e. not on a path
        from any output ID back to an input ID).
        """
        gate_by_id = {g.gate_id: g for g in self.gates}

        # Backward BFS: seed from boolean outputs and all sum-node input_ids
        sum_by_id = self._sum_by_id
        visited: set[int] = set()
        queue: list[int] = []
        for out_id in self.outputs:
            if out_id in sum_by_id:
                queue.extend(sum_by_id[out_id].input_ids)
            else:
                queue.append(out_id)
        while queue:
            gid = queue.pop()
            if gid in visited or gid < self.n_inputs:
                continue
            visited.add(gid)
            g = gate_by_id.get(gid)
            if g is None:
                continue
            if g.in0 >= 0:
                queue.append(g.in0)
            if g.in1 >= 0:
                queue.append(g.in1)

        self.gates = [g for g in self.gates if g.gate_id in visited]


    def constant_fold_sum_reductions(self) -> None:
        """
        For each SumReduction, fold CONST_TRUE / CONST_FALSE inputs directly into
        beta, leaving only genuinely variable inputs in input_ids.

        After this pass, a fully-folded reduction has input_ids == [] and beta
        encodes the entire sum; codegen emits a constant rather than a loop.
        output_ids is rebuilt from the remaining live inputs so that
        eliminate_dead_gates can remove the constant gates that were folded away.
        """
        if not self.sum_nodes:
            return
        gate_by_id = {g.gate_id: g for g in self.gates}
        for sr in self.sum_nodes:
            live = []
            for gid in sr.input_ids:
                g = gate_by_id.get(gid)
                if g is not None and g.op == GateOp.CONST_TRUE:
                    sr.beta += 1.0
                elif g is not None and g.op == GateOp.CONST_FALSE:
                    pass  # contributes 0 - drop silently
                else:
                    live.append(gid)
            sr.input_ids = live
        # No output_ids to rebuild: eliminate_dead_gates reads from self.outputs directly.

    def constant_fold_gates(self) -> None:
        """
        Evaluate gates that have constant inputs and replace them with CONST_TRUE
        or CONST_FALSE gates as appropriate. This can simplify the circuit and
        reduce the number of gates.
        """
        const_val: dict[int, bool] = {}
        new_gates = []
        for g in self.gates:
            a_c = const_val.get(g.in0) if g.in0 >= 0 else None
            b_c = const_val.get(g.in1) if g.in1 >= 0 else None
            new_op, new_in0, new_in1, known = _simplify_gate(
                g.op, g.in0, g.in1, a_c, b_c)
            if known is not None:
                const_val[g.gate_id] = known
            new_gates.append(Gate(gate_id=g.gate_id, op=new_op,
                                in0=new_in0, in1=new_in1,
                                node_idx=g.node_idx))
        self.gates = new_gates


    def bypass_wires(self) -> None:
        """
        Eliminate trivial aliases:
            WIRE(x)    -> x
            NOT(NOT(x)) -> x

        Rewrites all fanins/output IDs transitively and removes dead alias gates.

        This pass is intentionally conservative and cheap.
        """

        gate_by_id = {g.gate_id: g for g in self.gates}

        # ------------------------------------------------------------------
        # Build alias map
        #
        # alias[gid] = replacement_gid
        # ------------------------------------------------------------------
        alias: dict[int, int] = {}

        changed = True
        while changed:
            changed = False

            for g in self.gates:

                # ----------------------------------------------------------
                # WIRE(x) -> x
                # ----------------------------------------------------------
                if g.op == GateOp.WIRE and g.in0 >= 0:
                    target = alias.get(g.in0, g.in0)

                    if alias.get(g.gate_id) != target:
                        alias[g.gate_id] = target
                        changed = True

                # ----------------------------------------------------------
                # NOT(NOT(x)) -> x
                # ----------------------------------------------------------
                elif g.op == GateOp.NOT and g.in0 >= 0:
                    src = gate_by_id.get(g.in0)

                    if src is not None and src.op == GateOp.NOT:
                        target = alias.get(src.in0, src.in0)

                        if alias.get(g.gate_id) != target:
                            alias[g.gate_id] = target
                            changed = True

        # ------------------------------------------------------------------
        # Resolve aliases transitively
        # ------------------------------------------------------------------
        def resolve(gid: int) -> int:
            while gid in alias:
                nxt = alias[gid]

                if nxt == gid:
                    break

                gid = nxt

            return gid

        # ------------------------------------------------------------------
        # Rewrite all fanins
        # ------------------------------------------------------------------
        for g in self.gates:
            if g.in0 >= 0:
                g.in0 = resolve(g.in0)

            if g.in1 >= 0:
                g.in1 = resolve(g.in1)

        # ------------------------------------------------------------------
        # Rewrite outputs and sum-node input_ids.
        # resolve() only aliases gate IDs; sum-node IDs pass through unchanged.
        # ------------------------------------------------------------------
        self.outputs = [resolve(oid) for oid in self.outputs]
        for sr in self.sum_nodes:
            sr.input_ids = [resolve(gid) for gid in sr.input_ids]

        # ------------------------------------------------------------------
        # Remove aliased gates themselves
        # ------------------------------------------------------------------
        self.gates = [g for g in self.gates if g.gate_id not in alias]


    def dedup(self) -> None:
        """
        Structural hashing / common-subexpression elimination.

        Deduplicates gates with identical:
            (op, in0, in1)

        Commutative ops are canonicalized so:
            AND(a,b) == AND(b,a)

        After deduplication, all fanins/output IDs are rewritten to the
        canonical representative and duplicate gates are removed.
        """

        COMMUTATIVE = {
            GateOp.AND,
            GateOp.OR,
            GateOp.XOR,
            GateOp.NAND,
            GateOp.NOR,
            GateOp.XNOR,
        }

        # ------------------------------------------------------------------
        # Canonical representative for each structural key
        # ------------------------------------------------------------------
        canonical: dict[tuple, int] = {}

        # duplicate_gid -> canonical_gid
        replace: dict[int, int] = {}

        # ------------------------------------------------------------------
        # Build replacement map
        # ------------------------------------------------------------------
        for g in self.gates:

            in0 = g.in0
            in1 = g.in1

            # Normalize commutative ops
            if g.op in COMMUTATIVE and in0 > in1:
                in0, in1 = in1, in0

            key = (g.op, in0, in1)

            if key in canonical:
                replace[g.gate_id] = canonical[key]
            else:
                canonical[key] = g.gate_id

        # ------------------------------------------------------------------
        # Resolve transitively
        # ------------------------------------------------------------------
        def resolve(gid: int) -> int:
            while gid in replace:
                nxt = replace[gid]

                if nxt == gid:
                    break

                gid = nxt

            return gid

        # ------------------------------------------------------------------
        # Rewrite fanins
        # ------------------------------------------------------------------
        for g in self.gates:

            if g.in0 >= 0:
                g.in0 = resolve(g.in0)

            if g.in1 >= 0:
                g.in1 = resolve(g.in1)

            # Keep commutative gates normalized afterward
            if g.op in COMMUTATIVE and g.in0 > g.in1:
                g.in0, g.in1 = g.in1, g.in0

        # ------------------------------------------------------------------
        # Rewrite outputs and sum-node input_ids.
        # resolve() only aliases gate IDs; sum-node IDs pass through unchanged.
        # ------------------------------------------------------------------
        self.outputs = [resolve(oid) for oid in self.outputs]
        for sr in self.sum_nodes:
            sr.input_ids = [resolve(gid) for gid in sr.input_ids]

        # ------------------------------------------------------------------
        # Remove duplicate gates
        # ------------------------------------------------------------------
        self.gates = [g for g in self.gates if g.gate_id not in replace]
        

    def compile(self, opt_level: int = 1, pack_bits: int = None) -> None:
        """
        Write C code to a temp file, compile to a shared library, and load it.
        After calling this, circuit(x) will use the compiled implementation.
        """
        import ctypes
        import subprocess
        import tempfile

        c_code = self.get_c_code(pack_bits=pack_bits)
        tmp_c = tempfile.NamedTemporaryFile(suffix='.c', delete=False, mode='w')
        tmp_c.write(c_code)
        tmp_c.close()
        so_path = tmp_c.name.replace('.c', '.so')

        result = subprocess.run(
            ['gcc', f"-O{opt_level}", '-shared', '-fPIC', '-o', so_path, tmp_c.name],
            capture_output=True, text=True,
        )

        if result.returncode != 0:
            raise RuntimeError(f"Compilation failed:\n{result.stderr}")

        _ctype_map = {
            None: ctypes.c_bool,
            8:    ctypes.c_uint8,
            16:   ctypes.c_uint16,
            32:   ctypes.c_uint32,
            64:   ctypes.c_uint64,
        }
        _reduction_ctype_map = {
            "float":    ctypes.c_float,
            "uint8_t":  ctypes.c_uint8,
            "uint16_t": ctypes.c_uint16,
            "uint32_t": ctypes.c_uint32,
            "uint64_t": ctypes.c_uint64,
        }
        in_ctype  = _ctype_map[pack_bits]
        red_outs  = [sr for sr in self.sum_nodes if sr.node_id in set(self.outputs)]
        out_ctype = _reduction_ctype_map[_c_output_dtype(red_outs)] if red_outs else in_ctype
        lib = ctypes.CDLL(so_path)
        lib.circuit.argtypes = [
            ctypes.POINTER(in_ctype),
            ctypes.POINTER(out_ctype),
        ]
        lib.circuit.restype = None
        lib.circuit_bench.argtypes = [
            ctypes.POINTER(in_ctype),
            ctypes.POINTER(out_ctype),
            ctypes.c_int,
        ]
        lib.circuit_bench.restype = None
        if pack_bits is not None:
            # Bool-input wrapper: packing/unpacking happens inside C, no Python loop needed.
            bool_out_ctype = out_ctype if red_outs else ctypes.c_bool
            lib.circuit_bench_bool.argtypes = [
                ctypes.POINTER(ctypes.c_bool),
                ctypes.POINTER(bool_out_ctype),
                ctypes.c_int,
            ]
            lib.circuit_bench_bool.restype = None
        self._lib = lib
        self._pack_bits = pack_bits


    def __call__(self, input: torch.Tensor, use_compiled: bool = False) -> torch.Tensor:
        """
        Evaluate the circuit on a given input tensor (shape: batch x n_inputs).

        Uses the compiled C library when available (after compile()), otherwise
        evaluates the gate list in Python.

        Returns a tensor of shape (batch, len(outputs)). The dtype is determined
        by _c_output_dtype over the output sum nodes: uint{N}_t when
        all tau=1, float when tau≠1, bool when there are no sum nodes in outputs.

        Attention: For a fair performance comparison, the compiled code does not
        do type conversions or looping over batches. Instead, it expects numpy
        inputs of the correct shape (batch dim must match number of packed bits)
        """
        import ctypes

        batch_size = input.shape[0]
        sum_by_id  = self._sum_by_id
        red_outs   = [sr for sr in self.sum_nodes if sr.node_id in set(self.outputs)]
        has_reductions = bool(red_outs)

        if use_compiled:

            pack = self._pack_bits

            _reduction_dtype_map = {
                "float":    (np.float32,  ctypes.c_float),
                "uint8_t":  (np.uint8,    ctypes.c_uint8),
                "uint16_t": (np.uint16,   ctypes.c_uint16),
                "uint32_t": (np.uint32,   ctypes.c_uint32),
                "uint64_t": (np.uint64,   ctypes.c_uint64),
            }
            n_out = len(self.outputs)
            if not has_reductions:
                np_dtype_out = np.bool_
                c_dtype_out = ctypes.c_bool
            else:
                np_dtype_out, c_dtype_out = _reduction_dtype_map[_c_output_dtype(red_outs)]

            if not hasattr(self, '_lib'):
                raise RuntimeError("Circuit not compiled yet. Call compile() first.")

            # check input is boolean numpy array (not torch)
            assert isinstance(input, np.ndarray) and input.dtype == np.bool_, (
                "Compiled circuit expects boolean numpy array input, "
                "got {t} with dtype {dt}".format(t=type(input), dt=input.dtype)
            )

            assert batch_size % pack == 0 if pack is not None else True, (
                f"batch_size={batch_size} must be a multiple of pack_bits={pack}"
            )

            if pack is None:
                n_iter = batch_size
                flat = input.reshape(batch_size, -1)  # (batch_size, n_in), C-contiguous
                in_arr = flat.ctypes.data_as(ctypes.POINTER(ctypes.c_bool))
                out_np = np.zeros(batch_size * n_out, dtype=np_dtype_out)
                out_arr = out_np.ctypes.data_as(ctypes.POINTER(c_dtype_out))
                self._lib.circuit_bench(in_arr, out_arr, ctypes.c_int(n_iter))
                return out_np.reshape(batch_size, n_out)

            else:
                # circuit_bench_bool handles packing, circuit evaluation, and unpacking
                # entirely in C - no Python loops or intermediate arrays needed.
                flat = input.reshape(batch_size, -1)
                in_arr = flat.ctypes.data_as(ctypes.POINTER(ctypes.c_bool))
                if has_reductions:
                    out_np = np.zeros(batch_size * n_out, dtype=np_dtype_out)
                    out_arr = out_np.ctypes.data_as(ctypes.POINTER(c_dtype_out))
                else:
                    out_np = np.zeros(batch_size * n_out, dtype=np.bool_)
                    out_arr = out_np.ctypes.data_as(ctypes.POINTER(ctypes.c_bool))
                self._lib.circuit_bench_bool(in_arr, out_arr, ctypes.c_int(batch_size))
                return out_np.reshape(batch_size, n_out)

        else:
            def _eval_gates(inp_row):
                gate_vals: dict[int, bool] = {
                    gid: bool(inp_row.flatten()[gid].item())
                    for gid in range(self.n_inputs)
                }
                for g in self.gates:
                    a = gate_vals.get(g.in0, False) if g.in0 >= 0 else False
                    b = gate_vals.get(g.in1, False) if g.in1 >= 0 else False
                    gate_vals[g.gate_id] = _eval_gate_op(g.op, a, b)
                return gate_vals

            if has_reductions:
                _torch_dtype_map = {
                    "float":    torch.float32,
                    "uint8_t":  torch.uint8,
                    "uint16_t": torch.int32,   # torch has no uint16
                    "uint32_t": torch.int32,
                    "uint64_t": torch.int64,
                }
                out_dtype = _torch_dtype_map[_c_output_dtype(red_outs)]
                is_int = out_dtype != torch.float32
                results = torch.zeros(batch_size, len(self.outputs), dtype=out_dtype)
                for i in range(batch_size):
                    gate_vals = _eval_gates(input[i])
                    for j, out_id in enumerate(self.outputs):
                        sr = sum_by_id.get(out_id)
                        if sr is not None:
                            s = sum(int(gate_vals.get(gid, False)) for gid in sr.input_ids)
                            results[i, j] = s + int(round(sr.beta)) if is_int else (s + sr.beta) / sr.tau
                        else:
                            results[i, j] = int(gate_vals.get(out_id, False))
                return results

            raw = torch.zeros(batch_size, len(self.outputs), dtype=torch.bool)
            for i in range(batch_size):
                gate_vals = _eval_gates(input[i])
                for k, out_id in enumerate(self.outputs):
                    raw[i, k] = gate_vals.get(out_id, False)
            return raw


    def get_c_code(self, inline_single_use: bool = False, pack_bits=None) -> str:
        """
        Generate a self-contained C function that evaluates the circuit.

        inline_single_use=True (default): gates used by only one other gate are
        inlined into their parent's expression rather than emitted as variables.
        This eliminates most temporaries and makes each output a single expression
        tree rooted at the inputs.
        """

        assert pack_bits in (None, 8, 16, 32, 64), "pack_bits must be one of None, 8, 16, 32, or 64"

        if pack_bits is not None:
            ctype     = f"uint{pack_bits}_t"
            gate_ops  = {op: tmpl.replace("{T}", ctype)
                         for op, tmpl in GATE_OP_C_PACKED.items()}
            const_false = f"({ctype})0"
        else:
            ctype     = "bool"
            gate_ops  = GATE_OP_C
            const_false = "false"

        n_in  = self.n_inputs
        n_g   = len(self.gates)
        # Derived output quantities
        sum_by_id  = self._sum_by_id
        n_total    = len(self.outputs)   # total output slots

        # Build raw[] layout: sum-reduction input gate IDs in outputs order
        raw_ids: list[int] = []
        sum_raw_offset: dict[int, tuple[int, int]] = {}  # node_id -> (start, end) in raw[]
        for out_id in self.outputs:
            sr = sum_by_id.get(out_id)
            if sr is not None and out_id not in sum_raw_offset:
                start = len(raw_ids)
                raw_ids.extend(sr.input_ids)
                sum_raw_offset[out_id] = (start, len(raw_ids))
        n_raw = len(raw_ids)

        red_outs      = [sum_by_id[oid] for oid in self.outputs if oid in sum_by_id]
        has_reductions = bool(red_outs)
        red_dtype      = _c_output_dtype(red_outs) if has_reductions else "bool"
        out_ctype      = red_dtype if has_reductions else ctype
        is_int_red     = has_reductions and red_dtype != "float"
        # Packed boolean-only circuits use bit-packed output (one word per output slot).
        # Circuits with reductions use per-sample layout (pack_bits values per slot).
        if has_reductions and pack_bits is not None:
            out_n = n_total * pack_bits
        else:
            out_n = n_total

        gate_by_id = {g.gate_id: g for g in self.gates}

        # ------------------------------------------------------------------ #
        # Count how many times each gate's output is consumed                 #
        # ------------------------------------------------------------------ #
        use_count: dict[int, int] = {}
        if inline_single_use:
            for g in self.gates:
                use_count.setdefault(g.gate_id, 0)
                for dep in (g.in0, g.in1):
                    if dep >= n_in:
                        use_count[dep] = use_count.get(dep, 0) + 1
            for out_id in self.outputs:
                sr = sum_by_id.get(out_id)
                if sr is not None:
                    for gid in sr.input_ids:
                        if gid >= n_in:
                            use_count[gid] = use_count.get(gid, 0) + 1
                elif out_id >= n_in:
                    use_count[out_id] = use_count.get(out_id, 0) + 1

        def should_inline(gid: int) -> bool:
            return inline_single_use and use_count.get(gid, 0) <= 1

        # Build expression strings for inlined gates (memoised)
        _expr_cache: dict[int, str] = {}

        def expr_of(gid: int) -> str:
            """Return C expression for gate gid (inlined if single-use)."""
            if gid < 0:
                return const_false
            if gid < n_in:
                return f"in[{gid}]"
            if not should_inline(gid):
                return f"g{gid}"
            if gid in _expr_cache:
                return _expr_cache[gid]
            g = gate_by_id.get(gid)
            if g is None:
                return f"g{gid}"
            a = expr_of(g.in0)
            b = expr_of(g.in1)
            result = gate_ops[g.op].format(a=a, b=b)
            _expr_cache[gid] = result
            return result

        pack_str = f"  pack_bits={pack_bits}" if pack_bits else ""

        gate_lines = []
        for gate in self.gates:
            if should_inline(gate.gate_id):
                continue
            a = expr_of(gate.in0)
            b = expr_of(gate.in1)
            expr = gate_ops[gate.op].format(a=a, b=b)
            gate_lines.append(f"    {ctype} g{gate.gate_id} = {expr};")
        gates_str = "\n".join(gate_lines)

        def _c_float(v: float) -> str:
            s = f"{v:.9g}"
            if '.' not in s and 'e' not in s and 'E' not in s:
                s += '.0'
            return s + 'f'

        def _sr_assign(dest: str, sr: SumReduction, s_expr: str) -> str:
            if is_int_red:
                b = int(round(sr.beta))
                return f"{dest} = {s_expr}{f' + {b}' if b else ''};"
            return f"{dest} = ((float){s_expr} + {_c_float(sr.beta)}) / {_c_float(sr.tau)};"

        if pack_bits is None:
            # Non-packed: one output value per output node
            out_lines = []
            for j, out_id in enumerate(self.outputs):
                sr = sum_by_id.get(out_id)
                if sr is not None:
                    start, end = sum_raw_offset[out_id]
                    if start == end:
                        val = int(round(sr.beta)) if is_int_red else _c_float(sr.beta / sr.tau)
                        out_lines.append(f"    out[{j}] = {val};")
                    else:
                        assign = _sr_assign(f"out[{j}]", sr, "s")
                        out_lines.append(
                            f"    {{\n"
                            f"        int s = 0;\n"
                            f"        for (int i = {start}; i < {end}; i++) s += (int)raw[i];\n"
                            f"        {assign}\n"
                            f"    }}"
                        )
                else:
                    cast = f"({out_ctype})" if has_reductions else ""
                    out_lines.append(f"    out[{j}] = {cast}{expr_of(out_id)};")
            out_section = "\n".join(out_lines)

            if n_raw > 0:
                raw_assigns = "\n".join(
                    f"    raw[{k}] = {expr_of(gid)};"
                    for k, gid in enumerate(raw_ids)
                )
                raw_section = f"\n    // --- raw inputs to sum reductions ---\n    bool raw[{n_raw}];\n{raw_assigns}\n"
            else:
                raw_section = ""
            output_section = f"""
{raw_section}
    // --- outputs ---
{out_section}"""
        elif not has_reductions:
            # Packed boolean-only: each out[j] is a bit-packed word (N samples in N bits).
            # This is the classical SIMD circuit evaluation format.
            out_assigns = "\n".join(
                f"    out[{j}] = {expr_of(out_id)};"
                for j, out_id in enumerate(self.outputs)
            )
            output_section = f"""

    // --- packed outputs ---
{out_assigns}"""
        else:
            # Packed with reductions (or mixed): per-sample layout out[p * n_total + j].
            pack_lines = []
            for j, out_id in enumerate(self.outputs):
                sr = sum_by_id.get(out_id)
                if sr is not None:
                    start, end = sum_raw_offset[out_id]
                    if start == end:
                        val = int(round(sr.beta)) if is_int_red else sr.beta / sr.tau
                        pack_lines.append(f"        out[p * {n_total} + {j}] = {val if is_int_red else _c_float(val)};")
                    else:
                        assign = _sr_assign(f"out[p * {n_total} + {j}]", sr, "s")
                        pack_lines.append(
                            f"        {{\n"
                            f"            int s = 0;\n"
                            f"            for (int i = {start}; i < {end}; i++)"
                            f" s += (int)((raw[i] >> p) & 1);\n"
                            f"            {assign}\n"
                            f"        }}"
                        )
                else:
                    pack_lines.append(
                        f"        out[p * {n_total} + {j}] = ({out_ctype})(({expr_of(out_id)} >> p) & 1);"
                    )
            pack_section = "\n".join(pack_lines)

            if n_raw > 0:
                raw_assigns = "\n".join(
                    f"    raw[{k}] = {expr_of(gid)};"
                    for k, gid in enumerate(raw_ids)
                )
                raw_section = f"\n    // --- raw packed inputs to sum reductions ---\n    {ctype} raw[{n_raw}];\n{raw_assigns}\n"
            else:
                raw_section = ""
            output_section = f"""
{raw_section}
    // --- outputs: sample p at out[p * {n_total} + j] ---
    for (int p = 0; p < {pack_bits}; p++) {{
{pack_section}
    }}"""

        return f"""\
// Auto-generated circuit - do not edit
// Gate IDs 0..{n_in - 1} are inputs, {n_in}..{n_in + n_g - 1} are gates

#include <stdbool.h>
#include <stdint.h>

// Input shape:  {self.input_shape}
// Output shape: {self.output_shape}
// n_inputs={n_in}  n_gates={n_g}  n_outputs={n_total}{pack_str}

void circuit(
    const {ctype} in[{n_in}],
    {out_ctype}   out[{out_n}])
{{
{gates_str}{output_section}
}}

void circuit_bench(
    const {ctype} in[{n_in}],
    {out_ctype}   out[{out_n}],
    int           n_iter)
{{
    for (int i = 0; i < n_iter; i++)
        circuit(in + i * {n_in}, out + i * {out_n});
}}

{"" if pack_bits is None else f"""
// Packs raw bool input, runs packed circuit, unpacks output - no Python packing needed.
void circuit_bench_bool(
    const bool   *in_bool,  // (batch_size, {n_in}) bool, row-major
    {'bool' if not has_reductions else out_ctype}  *out,  // (batch_size, {n_total}) {'bool' if not has_reductions else out_ctype}, row-major
    int           batch_size)
{{
    int n_iter = batch_size / {pack_bits};
    {ctype} packed_in[{n_in}];
    {out_ctype} packed_out[{out_n}];

    for (int iter = 0; iter < n_iter; iter++) {{

        // Pack {pack_bits} bool samples per input wire into one {ctype} word
        for (int k = 0; k < {n_in}; k++) {{
            {ctype} w = ({ctype})0;
            for (int b = 0; b < {pack_bits}; b++)
                w |= ({ctype})in_bool[(iter * {pack_bits} + b) * {n_in} + k] << b;
            packed_in[k] = w;
        }}

        circuit(packed_in, packed_out);

        // {'Unpack packed-word outputs to individual bools' if not has_reductions else 'Copy per-sample outputs (already unpacked by circuit)'}
        for (int b = 0; b < {pack_bits}; b++)
            for (int j = 0; j < {n_total}; j++)
                out[(iter * {pack_bits} + b) * {n_total} + j] =
                    {f'(packed_out[j] >> b) & 1' if not has_reductions else f'packed_out[b * {n_total} + j]'};
    }}
}}"""}"""


    def to_dict(self) -> dict:
        """
        Convert the circuit representation to a JSON-serializable format.
        """
        d = {
            'n_inputs': self.n_inputs,
            'input_shape': self.input_shape,
            'outputs': self.outputs,
            'output_shape': self.output_shape,
            'gates': [
                {
                    'gate_id': g.gate_id,
                    'op': g.op.name,
                    'in0': g.in0,
                    'in1': g.in1,
                    'node_idx': g.node_idx,
                }
                for g in self.gates
            ],
        }
        if self.sum_nodes:
            d['sum_nodes'] = [
                {'node_id': sr.node_id, 'input_ids': sr.input_ids,
                 'tau': sr.tau, 'beta': sr.beta}
                for sr in self.sum_nodes
            ]
        return d

    @classmethod
    def from_dict(cls, data: dict) -> Circuit:
        """
        Create a Circuit instance from a (JSON-deserialized) dictionary.
        """
        circuit = cls(n_inputs=data['n_inputs'], input_shape=data['input_shape'])
        circuit.outputs = data.get('outputs', [])
        circuit.output_shape = data.get('output_shape', [])
        for g_data in data.get('gates', []):
            g = Gate(
                gate_id=g_data['gate_id'],
                op=GateOp[g_data['op']],
                in0=g_data['in0'],
                in1=g_data['in1'],
                node_idx=g_data.get('node_idx', -1),
            )
            circuit.gates.append(g)
        if 'sum_nodes' in data:
            circuit.sum_nodes = [
                SumReduction(
                    node_id=sr['node_id'],
                    input_ids=sr['input_ids'],
                    tau=sr.get('tau', 1.0),
                    beta=sr.get('beta', 0.0),
                )
                for sr in data['sum_nodes']
            ]
        return circuit
    
    @classmethod
    def from_json_file(cls, file_path: str) -> Circuit:
        """
        Load a Circuit instance from a JSON file.
        """
        with open(file_path, 'r') as f:
            data = json.load(f)
        return cls.from_dict(data)


    def get_verilog_code(self, inline_single_use: bool = False) -> str:
        """
        Generate a Verilog module that implements the circuit.

        Each gate becomes a continuous assignment:
            wire g<id> = <expr>;
        Outputs are assigned to an output bus:
            assign out[k] = <expr>;

        inline_single_use=True: single-use gates are folded into their parent
        expression rather than named wires (same semantics as in emit_c).
        """
        n_in      = self.n_inputs
        n_total   = len(self.outputs)
        sum_by_id = self._sum_by_id
        gate_by_id = {g.gate_id: g for g in self.gates}

        # Build raw[] layout for sum reductions (same as get_c_code)
        raw_ids: list[int] = []
        sum_raw_offset_v: dict[int, tuple[int, int]] = {}
        for out_id in self.outputs:
            sr = sum_by_id.get(out_id)
            if sr is not None and out_id not in sum_raw_offset_v:
                start = len(raw_ids)
                raw_ids.extend(sr.input_ids)
                sum_raw_offset_v[out_id] = (start, len(raw_ids))
        n_raw = len(raw_ids)

        red_outs  = [sum_by_id[oid] for oid in self.outputs if oid in sum_by_id]
        has_red   = bool(red_outs)

        # ---- use-count for optional inlining --------------------------------
        use_count: dict[int, int] = {}
        if inline_single_use:
            for g in self.gates:
                use_count.setdefault(g.gate_id, 0)
                for dep in (g.in0, g.in1):
                    if dep >= n_in:
                        use_count[dep] = use_count.get(dep, 0) + 1
            for out_id in self.outputs:
                sr = sum_by_id.get(out_id)
                if sr is not None:
                    for gid in sr.input_ids:
                        if gid >= n_in:
                            use_count[gid] = use_count.get(gid, 0) + 1
                elif out_id >= n_in:
                    use_count[out_id] = use_count.get(out_id, 0) + 1

        def should_inline(gid: int) -> bool:
            return inline_single_use and use_count.get(gid, 0) <= 1

        _expr_cache: dict[int, str] = {}

        def vexpr(gid: int) -> str:
            """Return a Verilog expression for gate gid (inlined if single-use)."""
            if gid < 0:
                return "1'b0"
            if gid < n_in:
                return f"inp[{gid}]"
            if not should_inline(gid):
                return f"g{gid}"
            if gid in _expr_cache:
                return _expr_cache[gid]
            g = gate_by_id.get(gid)
            if g is None:
                return f"g{gid}"
            a = vexpr(g.in0)
            b = vexpr(g.in1)
            result = GATE_OP_VERILOG[g.op].format(a=a, b=b)
            _expr_cache[gid] = result
            return result

        gate_lines = []
        for gate in self.gates:
            if should_inline(gate.gate_id):
                continue
            a = vexpr(gate.in0)
            b = vexpr(gate.in1)
            expr = GATE_OP_VERILOG[gate.op].format(a=a, b=b)
            gate_lines.append(f"    wire g{gate.gate_id} = {expr};")
        gates_str = "\n".join(gate_lines)

        if has_red:
            _dtype_bits = {"float": 32, "uint8_t": 8, "uint16_t": 16, "uint32_t": 32, "uint64_t": 64}
            score_bits = _dtype_bits[_c_output_dtype(red_outs)]
            reduction_comment = (
                f"// {n_total} output(s) - scores_flat = {n_total} x {score_bits}-bit values\n"
            )
            module_port = f"    output reg  [{n_total * score_bits - 1}:0] scores_flat"

            # Build always block body: one entry per output in order
            sv_lines = []
            sv_vars = set()
            for j, out_id in enumerate(self.outputs):
                sr = sum_by_id.get(out_id)
                slot = f"scores_flat[{j}*{score_bits} +: {score_bits}]"
                if sr is not None:
                    sv_vars.add(f"s_{j}")
                    start, end = sum_raw_offset_v[out_id]
                    if start == end:
                        val = int(round(sr.beta)) if sr.tau == 1.0 else sr.beta / sr.tau
                        sv_lines.append(f"        s_{j} = 0;\n        {slot} = {val};")
                    else:
                        sv_lines.append(
                            f"        s_{j} = 0;\n"
                            f"        for (i = {start}; i < {end}; i = i + 1)"
                            f" s_{j} = s_{j} + raw[i];\n"
                            f"        {slot} = s_{j};"
                        )
                else:
                    sv_lines.append(f"        {slot} = {vexpr(out_id)};")

            sum_vars_decl = ", ".join(sorted(sv_vars)) + ", i" if sv_vars else "i"
            sum_body = "\n".join(sv_lines)

            if n_raw > 0:
                raw_assigns = "\n".join(
                    f"    assign raw[{k}] = {vexpr(gid)};"
                    for k, gid in enumerate(raw_ids)
                )
                raw_section = f"\n    // --- raw inputs to sum reductions ---\n    wire [{n_raw - 1}:0] raw;\n{raw_assigns}\n"
            else:
                raw_section = ""

            output_section = f"""
{raw_section}
    // --- outputs (behavioral - synthesizer maps to carry chain) ---
    integer {sum_vars_decl};
    always @(*) begin
{sum_body}
    end"""
        else:
            reduction_comment = ""
            module_port = f"    output wire [{n_total - 1}:0] out"
            out_assigns = "\n".join(
                f"    assign out[{k}] = {vexpr(out_id)};"
                for k, out_id in enumerate(self.outputs)
            )
            output_section = f"""

    // --- outputs ---
{out_assigns}"""

        return f"""\
// Auto-generated by circuit_ir - do not edit
// Input shape:  {self.input_shape}
// Output shape: {self.output_shape}
// n_inputs={n_in}  n_gates={len(self.gates)}  n_outputs={n_total}

{reduction_comment}module circuit (
    input  wire [{n_in - 1}:0] inp,
{module_port}
);
{gates_str}{output_section}

endmodule"""


    def write_c_code(self, path: str) -> None:
        """
        Write the generated C code to a file.
        """
        c_code = self.get_c_code()
        with open(path, 'w') as f:
            f.write(c_code)

    def write_verilog_code(self, path: str) -> None:
        """
        Write the generated Verilog code to a file.
        """
        verilog_code = self.get_verilog_code()
        with open(path, 'w') as f:
            f.write(verilog_code)

    def write_json(self, path: str) -> None:
        """
        Write the circuit representation to a JSON file.
        """
        json_data = self.to_dict()
        with open(path, 'w') as f:
            json.dump(json_data, f)


# ---------------------------------------------------------------------------
# Helper
# ---------------------------------------------------------------------------

def _get_attr_val(gm: torch.fx.GraphModule, node: torch.fx.Node):
    obj = gm
    for part in node.target.split('.'):
        obj = getattr(obj, part)
    return obj


# ---------------------------------------------------------------------------
# Constant-fold view ops on weight tensors
# ---------------------------------------------------------------------------

def constant_fold_views(gm: torch.fx.GraphModule) -> torch.fx.GraphModule:
    """
    Pre-evaluate shape/index ops (movedim, reshape, select, slice, unbind,
    lift_fresh_copy) that operate on constant weight tensors.

    This is *required* (not optional) before build_circuit because the wiring
    step (aten.index.Tensor) needs concrete integer index tensors.  Without
    folding, those tensors remain as unevaluated call_function nodes whose
    result is not available at graph-build time; the fallback in build_circuit
    would use gate IDs instead of actual index values and produce wrong wiring.
    """
    env: dict = {}

    def get_attr_value(gm, target: str):
        obj = gm
        for attr in target.split('.'):
            obj = getattr(obj, attr)
        return obj

    VIEW_OPS = {
        torch.ops.aten.movedim.int,
        torch.ops.aten.reshape.default,
        torch.ops.aten.permute.default,   # needed for conv wiring (permute → unbind chain)
        torch.ops.aten.select.int,
        torch.ops.aten.slice.Tensor,
        torch.ops.aten.moveaxis.int,
        torch.ops.aten.unbind.int,
        torch.ops.aten.lift_fresh_copy.default,
        torch.ops.aten.eq.Scalar,         # folds lut_ids == k → concrete bool mask
    }

    for node in gm.graph.nodes:
        if node.op == 'placeholder':
            continue
        if node.op == 'get_attr':
            env[node] = get_attr_value(gm, node.target)
            continue
        if node.op == 'call_function' and node.target in VIEW_OPS:
            args_resolved = []
            all_const = True
            for a in node.args:
                if isinstance(a, torch.fx.Node):
                    if a in env:
                        args_resolved.append(env[a])
                    else:
                        all_const = False
                        break
                else:
                    args_resolved.append(a)
            if all_const:
                result = node.target(*args_resolved, **node.kwargs)
                env[node] = result
        # aten.ones.default / aten.zeros.default: constant tensor creation
        elif node.op == 'call_function' and node.target in (
                torch.ops.aten.ones.default, torch.ops.aten.zeros.default):
            size = node.args[0]
            if all(isinstance(s, int) for s in size):
                dtype  = node.kwargs.get('dtype', None)
                device = node.kwargs.get('device', torch.device('cpu'))
                if node.target == torch.ops.aten.ones.default:
                    env[node] = torch.ones(size, dtype=dtype, device=device)
                else:
                    env[node] = torch.zeros(size, dtype=dtype, device=device)
        # aten.fill_.Tensor: in-place fill through a (possibly sliced) view
        elif node.op == 'call_function' and node.target == torch.ops.aten.fill_.Tensor:
            target_arg, fill_val_arg = node.args[0], node.args[1]
            if isinstance(target_arg, torch.fx.Node) and target_arg in env:
                if isinstance(fill_val_arg, torch.fx.Node) and fill_val_arg in env:
                    fill_val = env[fill_val_arg]
                else:
                    fill_val = fill_val_arg
                env[target_arg].fill_(fill_val)
                env[node] = env[target_arg]
        # aten.triu.default: upper-triangular mask of a constant tensor
        elif node.op == 'call_function' and node.target == torch.ops.aten.triu.default:
            input_node = node.args[0]
            if isinstance(input_node, torch.fx.Node) and input_node in env:
                diag = node.args[1] if len(node.args) > 1 else 0
                env[node] = torch.triu(env[input_node], diagonal=diag)
        # aten.index.Tensor has a list-of-(None|Node) as second arg;
        # fold it when every element is also a constant.
        elif node.op == 'call_function' and node.target == torch.ops.aten.index.Tensor:
            tensor_arg = node.args[0]
            indices    = node.args[1]
            if isinstance(tensor_arg, torch.fx.Node) and tensor_arg in env:
                idx_vals   = []
                all_idx_const = True
                for idx in indices:
                    if idx is None:
                        idx_vals.append(None)
                    elif isinstance(idx, torch.fx.Node):
                        if idx in env:
                            idx_vals.append(env[idx])
                        else:
                            all_idx_const = False
                            break
                    else:
                        idx_vals.append(idx)
                if all_idx_const:
                    src = env[tensor_arg]
                    env[node] = src[tuple(
                        slice(None) if v is None else v for v in idx_vals
                    )]

    for node, value in env.items():
        if node.op in ('placeholder', 'get_attr'):
            continue

        const_name = f"_folded_{node.name}"

        if isinstance(value, torch.Tensor):
            gm.register_buffer(const_name, value)
            with gm.graph.inserting_before(node):
                new_node = gm.graph.get_attr(const_name)
            node.replace_all_uses_with(new_node)

        elif isinstance(value, (tuple, list)):
            for user in list(node.users):
                if user.op == 'call_function' and user.target is operator.getitem:
                    idx = user.args[1]
                    item = value[idx]
                    item_name = f"_folded_{node.name}_{idx}"
                    if isinstance(item, torch.Tensor):
                        gm.register_buffer(item_name, item)
                        with gm.graph.inserting_before(user):
                            new_node = gm.graph.get_attr(item_name)
                        user.replace_all_uses_with(new_node)

    gm.graph.eliminate_dead_code()
    gm.recompile()
    return gm


# ---------------------------------------------------------------------------
# Constant-gate folding (algebraic simplification)
# ---------------------------------------------------------------------------

def _simplify_gate(op, in0, in1, a_const, b_const):
    """
    Given a gate op and the known constant values (True/False/None) of its
    two inputs, return (new_op, new_in0, new_in1, known_output_or_None).
    """
    CF = GateOp.CONST_FALSE
    CT = GateOp.CONST_TRUE

    if op == GateOp.CONST_FALSE:
        return op, -1, -1, False
    if op == GateOp.CONST_TRUE:
        return op, -1, -1, True

    # Single-input ops
    if op in (GateOp.WIRE, GateOp.NOT, GateOp.NOT_A):
        if a_const is not None:
            v = a_const if op == GateOp.WIRE else not a_const
            return (CT if v else CF), -1, -1, v
        return op, in0, in1, None

    if op == GateOp.NOT_B:
        if b_const is not None:
            v = not b_const
            return (CT if v else CF), -1, -1, v
        return op, in0, in1, None

    # Two-input ops
    if op == GateOp.AND:
        if a_const is False or b_const is False:  return CF, -1, -1, False
        if a_const is True and b_const is True:   return CT, -1, -1, True
        if a_const is True:   return GateOp.WIRE, in1, -1, None
        if b_const is True:   return GateOp.WIRE, in0, -1, None

    elif op == GateOp.OR:
        if a_const is True or b_const is True:    return CT, -1, -1, True
        if a_const is False and b_const is False:  return CF, -1, -1, False
        if a_const is False:  return GateOp.WIRE, in1, -1, None
        if b_const is False:  return GateOp.WIRE, in0, -1, None

    elif op == GateOp.XOR:
        if a_const is False and b_const is False:  return CF, -1, -1, False
        if a_const is True  and b_const is True:   return CF, -1, -1, False
        if a_const is False:  return GateOp.WIRE, in1, -1, None
        if b_const is False:  return GateOp.WIRE, in0, -1, None
        if a_const is True:   return GateOp.NOT,  in1, -1, None
        if b_const is True:   return GateOp.NOT,  in0, -1, None

    elif op == GateOp.NAND:
        if a_const is False or b_const is False:   return CT, -1, -1, True
        if a_const is True and b_const is True:    return CF, -1, -1, False
        if a_const is True:   return GateOp.NOT, in1, -1, None
        if b_const is True:   return GateOp.NOT, in0, -1, None

    elif op == GateOp.NOR:
        if a_const is True  or b_const is True:    return CF, -1, -1, False
        if a_const is False and b_const is False:   return CT, -1, -1, True
        if a_const is False:  return GateOp.NOT, in1, -1, None
        if b_const is False:  return GateOp.NOT, in0, -1, None

    elif op == GateOp.XNOR:
        if a_const is False and b_const is False:   return CT, -1, -1, True
        if a_const is True  and b_const is True:    return CT, -1, -1, True
        if a_const is False:  return GateOp.NOT,  in1, -1, None
        if b_const is False:  return GateOp.NOT,  in0, -1, None
        if a_const is True:   return GateOp.WIRE, in1, -1, None
        if b_const is True:   return GateOp.WIRE, in0, -1, None

    elif op == GateOp.AND_NOT_B:   # a & !b
        if b_const is True:   return CF, -1, -1, False   # a & false
        if b_const is False:  return GateOp.WIRE, in0, -1, None  # a & true
        if a_const is False:  return CF, -1, -1, False
        if a_const is True:   return GateOp.NOT, in1, -1, None

    elif op == GateOp.AND_NOT_A:   # !a & b
        if a_const is True:   return CF, -1, -1, False
        if a_const is False:  return GateOp.WIRE, in1, -1, None
        if b_const is False:  return CF, -1, -1, False
        if b_const is True:   return GateOp.NOT, in0, -1, None

    elif op == GateOp.OR_NOT_B:    # a | !b
        if b_const is True:   return GateOp.WIRE, in0, -1, None  # a | false
        if b_const is False:  return CT, -1, -1, True              # a | true
        if a_const is True:   return CT, -1, -1, True
        if a_const is False:  return GateOp.NOT, in1, -1, None

    elif op == GateOp.OR_NOT_A:    # !a | b
        if a_const is True:   return GateOp.WIRE, in1, -1, None
        if a_const is False:  return CT, -1, -1, True
        if b_const is True:   return CT, -1, -1, True
        if b_const is False:  return GateOp.NOT, in0, -1, None

    return op, in0, in1, None
