
01_4_FreeRTOS_Static_Task_Thread.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004628  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  080047b8  080047b8  000147b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004864  08004864  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004864  08004864  00014864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800486c  0800486c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800486c  0800486c  0001486c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004870  08004870  00014870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a0c  20000074  080048e8  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a80  080048e8  00020a80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ddcf  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002391  00000000  00000000  0002de73  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000988  00000000  00000000  00030208  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000870  00000000  00000000  00030b90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022209  00000000  00000000  00031400  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009633  00000000  00000000  00053609  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c814a  00000000  00000000  0005cc3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00124d86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a20  00000000  00000000  00124e04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080047a0 	.word	0x080047a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080047a0 	.word	0x080047a0

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b972 	b.w	80004cc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	4688      	mov	r8, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14b      	bne.n	80002a6 <__udivmoddi4+0xa6>
 800020e:	428a      	cmp	r2, r1
 8000210:	4615      	mov	r5, r2
 8000212:	d967      	bls.n	80002e4 <__udivmoddi4+0xe4>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0720 	rsb	r7, r2, #32
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	fa20 f707 	lsr.w	r7, r0, r7
 8000226:	4095      	lsls	r5, r2
 8000228:	ea47 0803 	orr.w	r8, r7, r3
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbb8 f7fe 	udiv	r7, r8, lr
 8000238:	fa1f fc85 	uxth.w	ip, r5
 800023c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000244:	fb07 f10c 	mul.w	r1, r7, ip
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18eb      	adds	r3, r5, r3
 800024e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000252:	f080 811b 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8118 	bls.w	800048c <__udivmoddi4+0x28c>
 800025c:	3f02      	subs	r7, #2
 800025e:	442b      	add	r3, r5
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0fe 	udiv	r0, r3, lr
 8000268:	fb0e 3310 	mls	r3, lr, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fc0c 	mul.w	ip, r0, ip
 8000274:	45a4      	cmp	ip, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	192c      	adds	r4, r5, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000282:	45a4      	cmp	ip, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x290>
 8000288:	3802      	subs	r0, #2
 800028a:	442c      	add	r4, r5
 800028c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000290:	eba4 040c 	sub.w	r4, r4, ip
 8000294:	2700      	movs	r7, #0
 8000296:	b11e      	cbz	r6, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c6 4300 	strd	r4, r3, [r6]
 80002a0:	4639      	mov	r1, r7
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xbe>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80eb 	beq.w	8000486 <__udivmoddi4+0x286>
 80002b0:	2700      	movs	r7, #0
 80002b2:	e9c6 0100 	strd	r0, r1, [r6]
 80002b6:	4638      	mov	r0, r7
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f783 	clz	r7, r3
 80002c2:	2f00      	cmp	r7, #0
 80002c4:	d147      	bne.n	8000356 <__udivmoddi4+0x156>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd0>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80fa 	bhi.w	80004c4 <__udivmoddi4+0x2c4>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4698      	mov	r8, r3
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa0>
 80002de:	e9c6 4800 	strd	r4, r8, [r6]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa0>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xe8>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 808f 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f2:	1b49      	subs	r1, r1, r5
 80002f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f8:	fa1f f885 	uxth.w	r8, r5
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fb0e 111c 	mls	r1, lr, ip, r1
 8000308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030c:	fb08 f10c 	mul.w	r1, r8, ip
 8000310:	4299      	cmp	r1, r3
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0x124>
 8000314:	18eb      	adds	r3, r5, r3
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4299      	cmp	r1, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 8000322:	4684      	mov	ip, r0
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x14c>
 800033c:	192c      	adds	r4, r5, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x14a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80b6 	bhi.w	80004b6 <__udivmoddi4+0x2b6>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e79f      	b.n	8000296 <__udivmoddi4+0x96>
 8000356:	f1c7 0c20 	rsb	ip, r7, #32
 800035a:	40bb      	lsls	r3, r7
 800035c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000360:	ea4e 0e03 	orr.w	lr, lr, r3
 8000364:	fa01 f407 	lsl.w	r4, r1, r7
 8000368:	fa20 f50c 	lsr.w	r5, r0, ip
 800036c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000370:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000374:	4325      	orrs	r5, r4
 8000376:	fbb3 f9f8 	udiv	r9, r3, r8
 800037a:	0c2c      	lsrs	r4, r5, #16
 800037c:	fb08 3319 	mls	r3, r8, r9, r3
 8000380:	fa1f fa8e 	uxth.w	sl, lr
 8000384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000388:	fb09 f40a 	mul.w	r4, r9, sl
 800038c:	429c      	cmp	r4, r3
 800038e:	fa02 f207 	lsl.w	r2, r2, r7
 8000392:	fa00 f107 	lsl.w	r1, r0, r7
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1e 0303 	adds.w	r3, lr, r3
 800039c:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a0:	f080 8087 	bcs.w	80004b2 <__udivmoddi4+0x2b2>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f240 8084 	bls.w	80004b2 <__udivmoddi4+0x2b2>
 80003aa:	f1a9 0902 	sub.w	r9, r9, #2
 80003ae:	4473      	add	r3, lr
 80003b0:	1b1b      	subs	r3, r3, r4
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b8:	fb08 3310 	mls	r3, r8, r0, r3
 80003bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1e 0404 	adds.w	r4, lr, r4
 80003cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d0:	d26b      	bcs.n	80004aa <__udivmoddi4+0x2aa>
 80003d2:	45a2      	cmp	sl, r4
 80003d4:	d969      	bls.n	80004aa <__udivmoddi4+0x2aa>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4474      	add	r4, lr
 80003da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003de:	fba0 8902 	umull	r8, r9, r0, r2
 80003e2:	eba4 040a 	sub.w	r4, r4, sl
 80003e6:	454c      	cmp	r4, r9
 80003e8:	46c2      	mov	sl, r8
 80003ea:	464b      	mov	r3, r9
 80003ec:	d354      	bcc.n	8000498 <__udivmoddi4+0x298>
 80003ee:	d051      	beq.n	8000494 <__udivmoddi4+0x294>
 80003f0:	2e00      	cmp	r6, #0
 80003f2:	d069      	beq.n	80004c8 <__udivmoddi4+0x2c8>
 80003f4:	ebb1 050a 	subs.w	r5, r1, sl
 80003f8:	eb64 0403 	sbc.w	r4, r4, r3
 80003fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000400:	40fd      	lsrs	r5, r7
 8000402:	40fc      	lsrs	r4, r7
 8000404:	ea4c 0505 	orr.w	r5, ip, r5
 8000408:	e9c6 5400 	strd	r5, r4, [r6]
 800040c:	2700      	movs	r7, #0
 800040e:	e747      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000410:	f1c2 0320 	rsb	r3, r2, #32
 8000414:	fa20 f703 	lsr.w	r7, r0, r3
 8000418:	4095      	lsls	r5, r2
 800041a:	fa01 f002 	lsl.w	r0, r1, r2
 800041e:	fa21 f303 	lsr.w	r3, r1, r3
 8000422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000426:	4338      	orrs	r0, r7
 8000428:	0c01      	lsrs	r1, r0, #16
 800042a:	fbb3 f7fe 	udiv	r7, r3, lr
 800042e:	fa1f f885 	uxth.w	r8, r5
 8000432:	fb0e 3317 	mls	r3, lr, r7, r3
 8000436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043a:	fb07 f308 	mul.w	r3, r7, r8
 800043e:	428b      	cmp	r3, r1
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x256>
 8000446:	1869      	adds	r1, r5, r1
 8000448:	f107 3cff 	add.w	ip, r7, #4294967295
 800044c:	d22f      	bcs.n	80004ae <__udivmoddi4+0x2ae>
 800044e:	428b      	cmp	r3, r1
 8000450:	d92d      	bls.n	80004ae <__udivmoddi4+0x2ae>
 8000452:	3f02      	subs	r7, #2
 8000454:	4429      	add	r1, r5
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	b281      	uxth	r1, r0
 800045a:	fbb3 f0fe 	udiv	r0, r3, lr
 800045e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb00 f308 	mul.w	r3, r0, r8
 800046a:	428b      	cmp	r3, r1
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x27e>
 800046e:	1869      	adds	r1, r5, r1
 8000470:	f100 3cff 	add.w	ip, r0, #4294967295
 8000474:	d217      	bcs.n	80004a6 <__udivmoddi4+0x2a6>
 8000476:	428b      	cmp	r3, r1
 8000478:	d915      	bls.n	80004a6 <__udivmoddi4+0x2a6>
 800047a:	3802      	subs	r0, #2
 800047c:	4429      	add	r1, r5
 800047e:	1ac9      	subs	r1, r1, r3
 8000480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000484:	e73b      	b.n	80002fe <__udivmoddi4+0xfe>
 8000486:	4637      	mov	r7, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e709      	b.n	80002a0 <__udivmoddi4+0xa0>
 800048c:	4607      	mov	r7, r0
 800048e:	e6e7      	b.n	8000260 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x8c>
 8000494:	4541      	cmp	r1, r8
 8000496:	d2ab      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 8000498:	ebb8 0a02 	subs.w	sl, r8, r2
 800049c:	eb69 020e 	sbc.w	r2, r9, lr
 80004a0:	3801      	subs	r0, #1
 80004a2:	4613      	mov	r3, r2
 80004a4:	e7a4      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a6:	4660      	mov	r0, ip
 80004a8:	e7e9      	b.n	800047e <__udivmoddi4+0x27e>
 80004aa:	4618      	mov	r0, r3
 80004ac:	e795      	b.n	80003da <__udivmoddi4+0x1da>
 80004ae:	4667      	mov	r7, ip
 80004b0:	e7d1      	b.n	8000456 <__udivmoddi4+0x256>
 80004b2:	4681      	mov	r9, r0
 80004b4:	e77c      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	442c      	add	r4, r5
 80004ba:	e747      	b.n	800034c <__udivmoddi4+0x14c>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	442b      	add	r3, r5
 80004c2:	e72f      	b.n	8000324 <__udivmoddi4+0x124>
 80004c4:	4638      	mov	r0, r7
 80004c6:	e708      	b.n	80002da <__udivmoddi4+0xda>
 80004c8:	4637      	mov	r7, r6
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0xa0>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	60f8      	str	r0, [r7, #12]
 80004d8:	60b9      	str	r1, [r7, #8]
 80004da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	4a07      	ldr	r2, [pc, #28]	; (80004fc <vApplicationGetIdleTaskMemory+0x2c>)
 80004e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	4a06      	ldr	r2, [pc, #24]	; (8000500 <vApplicationGetIdleTaskMemory+0x30>)
 80004e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2280      	movs	r2, #128	; 0x80
 80004ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004ee:	bf00      	nop
 80004f0:	3714      	adds	r7, #20
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	20000090 	.word	0x20000090
 8000500:	200000e4 	.word	0x200000e4

08000504 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	60f8      	str	r0, [r7, #12]
 800050c:	60b9      	str	r1, [r7, #8]
 800050e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	4a07      	ldr	r2, [pc, #28]	; (8000530 <vApplicationGetTimerTaskMemory+0x2c>)
 8000514:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000516:	68bb      	ldr	r3, [r7, #8]
 8000518:	4a06      	ldr	r2, [pc, #24]	; (8000534 <vApplicationGetTimerTaskMemory+0x30>)
 800051a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000522:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000524:	bf00      	nop
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	200002e4 	.word	0x200002e4
 8000534:	20000338 	.word	0x20000338

08000538 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000540:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000544:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000548:	f003 0301 	and.w	r3, r3, #1
 800054c:	2b00      	cmp	r3, #0
 800054e:	d013      	beq.n	8000578 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000550:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000554:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000558:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800055c:	2b00      	cmp	r3, #0
 800055e:	d00b      	beq.n	8000578 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000560:	e000      	b.n	8000564 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000562:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000564:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d0f9      	beq.n	8000562 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800056e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	b2d2      	uxtb	r2, r2
 8000576:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000578:	687b      	ldr	r3, [r7, #4]
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr

08000586 <_write>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
void StartDefaultTask(void const * argument);

int _write(int file,char *ptr, int len)
{
 8000586:	b580      	push	{r7, lr}
 8000588:	b086      	sub	sp, #24
 800058a:	af00      	add	r7, sp, #0
 800058c:	60f8      	str	r0, [r7, #12]
 800058e:	60b9      	str	r1, [r7, #8]
 8000590:	607a      	str	r2, [r7, #4]
	int i=0;
 8000592:	2300      	movs	r3, #0
 8000594:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++)
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]
 800059a:	e009      	b.n	80005b0 <_write+0x2a>
		ITM_SendChar((*ptr++));
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	1c5a      	adds	r2, r3, #1
 80005a0:	60ba      	str	r2, [r7, #8]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff ffc7 	bl	8000538 <ITM_SendChar>
	for(i=0;i<len;i++)
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	3301      	adds	r3, #1
 80005ae:	617b      	str	r3, [r7, #20]
 80005b0:	697a      	ldr	r2, [r7, #20]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	dbf1      	blt.n	800059c <_write+0x16>
	return len;
 80005b8:	687b      	ldr	r3, [r7, #4]

}
 80005ba:	4618      	mov	r0, r3
 80005bc:	3718      	adds	r7, #24
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
	...

080005c4 <TaskA>:
/* Structure that will hold the TCB of the task being created. */
StaticTask_t xTaskBuffer,xTaskBuffer1;
TaskHandle_t xHandle1,xHandle2;

void TaskA(void * pvParameters)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
while(1)
{
	printf("Blue\n");
 80005cc:	480b      	ldr	r0, [pc, #44]	; (80005fc <TaskA+0x38>)
 80005ce:	f003 fcdb 	bl	8003f88 <puts>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005d8:	4809      	ldr	r0, [pc, #36]	; (8000600 <TaskA+0x3c>)
 80005da:	f000 fd2b 	bl	8001034 <HAL_GPIO_WritePin>
	  vTaskDelay(500);
 80005de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005e2:	f002 f817 	bl	8002614 <vTaskDelay>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005ec:	4804      	ldr	r0, [pc, #16]	; (8000600 <TaskA+0x3c>)
 80005ee:	f000 fd21 	bl	8001034 <HAL_GPIO_WritePin>
	  vTaskDelay(500);
 80005f2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005f6:	f002 f80d 	bl	8002614 <vTaskDelay>
	printf("Blue\n");
 80005fa:	e7e7      	b.n	80005cc <TaskA+0x8>
 80005fc:	080047b8 	.word	0x080047b8
 8000600:	40020c00 	.word	0x40020c00

08000604 <TaskB>:

}
}

void TaskB(void * pvParameters)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
while(1)
{
	printf("Red\n");
 800060c:	480b      	ldr	r0, [pc, #44]	; (800063c <TaskB+0x38>)
 800060e:	f003 fcbb 	bl	8003f88 <puts>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000612:	2201      	movs	r2, #1
 8000614:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000618:	4809      	ldr	r0, [pc, #36]	; (8000640 <TaskB+0x3c>)
 800061a:	f000 fd0b 	bl	8001034 <HAL_GPIO_WritePin>
	  vTaskDelay(500);
 800061e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000622:	f001 fff7 	bl	8002614 <vTaskDelay>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800062c:	4804      	ldr	r0, [pc, #16]	; (8000640 <TaskB+0x3c>)
 800062e:	f000 fd01 	bl	8001034 <HAL_GPIO_WritePin>
	  vTaskDelay(500);
 8000632:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000636:	f001 ffed 	bl	8002614 <vTaskDelay>
	printf("Red\n");
 800063a:	e7e7      	b.n	800060c <TaskB+0x8>
 800063c:	080047c0 	.word	0x080047c0
 8000640:	40020c00 	.word	0x40020c00

08000644 <main>:
}
}


int main(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b086      	sub	sp, #24
 8000648:	af04      	add	r7, sp, #16
	TaskHandle_t xHandle = NULL;
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]

	TaskHandle_t xHandle1 = NULL;
 800064e:	2300      	movs	r3, #0
 8000650:	603b      	str	r3, [r7, #0]

  HAL_Init();
 8000652:	f000 f9fd 	bl	8000a50 <HAL_Init>

  SystemClock_Config();
 8000656:	f000 f831 	bl	80006bc <SystemClock_Config>

  MX_GPIO_Init();
 800065a:	f000 f88d 	bl	8000778 <MX_GPIO_Init>

  xHandle= xTaskCreateStatic(TaskA,
 800065e:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <main+0x60>)
 8000660:	9302      	str	r3, [sp, #8]
 8000662:	23c8      	movs	r3, #200	; 0xc8
 8000664:	9301      	str	r3, [sp, #4]
 8000666:	2301      	movs	r3, #1
 8000668:	9300      	str	r3, [sp, #0]
 800066a:	2301      	movs	r3, #1
 800066c:	22c8      	movs	r2, #200	; 0xc8
 800066e:	490e      	ldr	r1, [pc, #56]	; (80006a8 <main+0x64>)
 8000670:	480e      	ldr	r0, [pc, #56]	; (80006ac <main+0x68>)
 8000672:	f001 fe85 	bl	8002380 <xTaskCreateStatic>
 8000676:	6078      	str	r0, [r7, #4]
					((void *)1),
					1,
					200,
					&xTaskBuffer);

  xHandle1= xTaskCreateStatic(TaskB,
 8000678:	4b0d      	ldr	r3, [pc, #52]	; (80006b0 <main+0x6c>)
 800067a:	9302      	str	r3, [sp, #8]
 800067c:	23c8      	movs	r3, #200	; 0xc8
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	2301      	movs	r3, #1
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2301      	movs	r3, #1
 8000686:	22c8      	movs	r2, #200	; 0xc8
 8000688:	490a      	ldr	r1, [pc, #40]	; (80006b4 <main+0x70>)
 800068a:	480b      	ldr	r0, [pc, #44]	; (80006b8 <main+0x74>)
 800068c:	f001 fe78 	bl	8002380 <xTaskCreateStatic>
 8000690:	6038      	str	r0, [r7, #0]
					((void *)1),
					1,
					200,
					&xTaskBuffer1);

vTaskSuspend(xHandle);
 8000692:	6878      	ldr	r0, [r7, #4]
 8000694:	f001 fff2 	bl	800267c <vTaskSuspend>
vTaskSuspend(xHandle1);
 8000698:	6838      	ldr	r0, [r7, #0]
 800069a:	f001 ffef 	bl	800267c <vTaskSuspend>
//    								NULL,
//    								1,
//  								&xHandle2
//    								);

  vTaskStartScheduler();
 800069e:	f002 f87f 	bl	80027a0 <vTaskStartScheduler>


  while (1)
 80006a2:	e7fe      	b.n	80006a2 <main+0x5e>
 80006a4:	2000098c 	.word	0x2000098c
 80006a8:	080047c4 	.word	0x080047c4
 80006ac:	080005c5 	.word	0x080005c5
 80006b0:	200009e0 	.word	0x200009e0
 80006b4:	080047d0 	.word	0x080047d0
 80006b8:	08000605 	.word	0x08000605

080006bc <SystemClock_Config>:

  }
}

void SystemClock_Config(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b094      	sub	sp, #80	; 0x50
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	f107 0320 	add.w	r3, r7, #32
 80006c6:	2230      	movs	r2, #48	; 0x30
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f003 fbf7 	bl	8003ebe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d0:	f107 030c 	add.w	r3, r7, #12
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e0:	2300      	movs	r3, #0
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	4b22      	ldr	r3, [pc, #136]	; (8000770 <SystemClock_Config+0xb4>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e8:	4a21      	ldr	r2, [pc, #132]	; (8000770 <SystemClock_Config+0xb4>)
 80006ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ee:	6413      	str	r3, [r2, #64]	; 0x40
 80006f0:	4b1f      	ldr	r3, [pc, #124]	; (8000770 <SystemClock_Config+0xb4>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006f8:	60bb      	str	r3, [r7, #8]
 80006fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006fc:	2300      	movs	r3, #0
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	4b1c      	ldr	r3, [pc, #112]	; (8000774 <SystemClock_Config+0xb8>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a1b      	ldr	r2, [pc, #108]	; (8000774 <SystemClock_Config+0xb8>)
 8000706:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800070a:	6013      	str	r3, [r2, #0]
 800070c:	4b19      	ldr	r3, [pc, #100]	; (8000774 <SystemClock_Config+0xb8>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000714:	607b      	str	r3, [r7, #4]
 8000716:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000718:	2302      	movs	r3, #2
 800071a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800071c:	2301      	movs	r3, #1
 800071e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000720:	2310      	movs	r3, #16
 8000722:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000724:	2300      	movs	r3, #0
 8000726:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000728:	f107 0320 	add.w	r3, r7, #32
 800072c:	4618      	mov	r0, r3
 800072e:	f000 fc9b 	bl	8001068 <HAL_RCC_OscConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000738:	f000 f870 	bl	800081c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073c:	230f      	movs	r3, #15
 800073e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000740:	2300      	movs	r3, #0
 8000742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000750:	f107 030c 	add.w	r3, r7, #12
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f000 fef6 	bl	8001548 <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000762:	f000 f85b 	bl	800081c <Error_Handler>
  }
}
 8000766:	bf00      	nop
 8000768:	3750      	adds	r7, #80	; 0x50
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000

08000778 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b088      	sub	sp, #32
 800077c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
 800078c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	4b20      	ldr	r3, [pc, #128]	; (8000814 <MX_GPIO_Init+0x9c>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a1f      	ldr	r2, [pc, #124]	; (8000814 <MX_GPIO_Init+0x9c>)
 8000798:	f043 0308 	orr.w	r3, r3, #8
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b1d      	ldr	r3, [pc, #116]	; (8000814 <MX_GPIO_Init+0x9c>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0308 	and.w	r3, r3, #8
 80007a6:	60bb      	str	r3, [r7, #8]
 80007a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	4b19      	ldr	r3, [pc, #100]	; (8000814 <MX_GPIO_Init+0x9c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a18      	ldr	r2, [pc, #96]	; (8000814 <MX_GPIO_Init+0x9c>)
 80007b4:	f043 0301 	orr.w	r3, r3, #1
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b16      	ldr	r3, [pc, #88]	; (8000814 <MX_GPIO_Init+0x9c>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	603b      	str	r3, [r7, #0]
 80007ca:	4b12      	ldr	r3, [pc, #72]	; (8000814 <MX_GPIO_Init+0x9c>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a11      	ldr	r2, [pc, #68]	; (8000814 <MX_GPIO_Init+0x9c>)
 80007d0:	f043 0302 	orr.w	r3, r3, #2
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <MX_GPIO_Init+0x9c>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0302 	and.w	r3, r3, #2
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80007e8:	480b      	ldr	r0, [pc, #44]	; (8000818 <MX_GPIO_Init+0xa0>)
 80007ea:	f000 fc23 	bl	8001034 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80007ee:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80007f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2301      	movs	r3, #1
 80007f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	4619      	mov	r1, r3
 8000806:	4804      	ldr	r0, [pc, #16]	; (8000818 <MX_GPIO_Init+0xa0>)
 8000808:	f000 fa7a 	bl	8000d00 <HAL_GPIO_Init>

}
 800080c:	bf00      	nop
 800080e:	3720      	adds	r7, #32
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40023800 	.word	0x40023800
 8000818:	40020c00 	.word	0x40020c00

0800081c <Error_Handler>:

void Error_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000820:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000822:	e7fe      	b.n	8000822 <Error_Handler+0x6>

08000824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	4b12      	ldr	r3, [pc, #72]	; (8000878 <HAL_MspInit+0x54>)
 8000830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000832:	4a11      	ldr	r2, [pc, #68]	; (8000878 <HAL_MspInit+0x54>)
 8000834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000838:	6453      	str	r3, [r2, #68]	; 0x44
 800083a:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <HAL_MspInit+0x54>)
 800083c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800083e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	603b      	str	r3, [r7, #0]
 800084a:	4b0b      	ldr	r3, [pc, #44]	; (8000878 <HAL_MspInit+0x54>)
 800084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084e:	4a0a      	ldr	r2, [pc, #40]	; (8000878 <HAL_MspInit+0x54>)
 8000850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000854:	6413      	str	r3, [r2, #64]	; 0x40
 8000856:	4b08      	ldr	r3, [pc, #32]	; (8000878 <HAL_MspInit+0x54>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000862:	2200      	movs	r2, #0
 8000864:	210f      	movs	r1, #15
 8000866:	f06f 0001 	mvn.w	r0, #1
 800086a:	f000 fa20 	bl	8000cae <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40023800 	.word	0x40023800

0800087c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000880:	e7fe      	b.n	8000880 <NMI_Handler+0x4>

08000882 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000882:	b480      	push	{r7}
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000886:	e7fe      	b.n	8000886 <HardFault_Handler+0x4>

08000888 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800088c:	e7fe      	b.n	800088c <MemManage_Handler+0x4>

0800088e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800088e:	b480      	push	{r7}
 8000890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000892:	e7fe      	b.n	8000892 <BusFault_Handler+0x4>

08000894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000898:	e7fe      	b.n	8000898 <UsageFault_Handler+0x4>

0800089a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800089a:	b480      	push	{r7}
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800089e:	bf00      	nop
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr

080008a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ac:	f000 f922 	bl	8000af4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80008b0:	f002 fbaa 	bl	8003008 <xTaskGetSchedulerState>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d001      	beq.n	80008be <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80008ba:	f003 f98d 	bl	8003bd8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}

080008c2 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	b086      	sub	sp, #24
 80008c6:	af00      	add	r7, sp, #0
 80008c8:	60f8      	str	r0, [r7, #12]
 80008ca:	60b9      	str	r1, [r7, #8]
 80008cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	e00a      	b.n	80008ea <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008d4:	f3af 8000 	nop.w
 80008d8:	4601      	mov	r1, r0
 80008da:	68bb      	ldr	r3, [r7, #8]
 80008dc:	1c5a      	adds	r2, r3, #1
 80008de:	60ba      	str	r2, [r7, #8]
 80008e0:	b2ca      	uxtb	r2, r1
 80008e2:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	3301      	adds	r3, #1
 80008e8:	617b      	str	r3, [r7, #20]
 80008ea:	697a      	ldr	r2, [r7, #20]
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	429a      	cmp	r2, r3
 80008f0:	dbf0      	blt.n	80008d4 <_read+0x12>
	}

return len;
 80008f2:	687b      	ldr	r3, [r7, #4]
}
 80008f4:	4618      	mov	r0, r3
 80008f6:	3718      	adds	r7, #24
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <_close>:
	}
	return len;
}

int _close(int file)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
	return -1;
 8000904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000908:	4618      	mov	r0, r3
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr

08000914 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000924:	605a      	str	r2, [r3, #4]
	return 0;
 8000926:	2300      	movs	r3, #0
}
 8000928:	4618      	mov	r0, r3
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr

08000934 <_isatty>:

int _isatty(int file)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
	return 1;
 800093c:	2301      	movs	r3, #1
}
 800093e:	4618      	mov	r0, r3
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800094a:	b480      	push	{r7}
 800094c:	b085      	sub	sp, #20
 800094e:	af00      	add	r7, sp, #0
 8000950:	60f8      	str	r0, [r7, #12]
 8000952:	60b9      	str	r1, [r7, #8]
 8000954:	607a      	str	r2, [r7, #4]
	return 0;
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	3714      	adds	r7, #20
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800096c:	4a14      	ldr	r2, [pc, #80]	; (80009c0 <_sbrk+0x5c>)
 800096e:	4b15      	ldr	r3, [pc, #84]	; (80009c4 <_sbrk+0x60>)
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000978:	4b13      	ldr	r3, [pc, #76]	; (80009c8 <_sbrk+0x64>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d102      	bne.n	8000986 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000980:	4b11      	ldr	r3, [pc, #68]	; (80009c8 <_sbrk+0x64>)
 8000982:	4a12      	ldr	r2, [pc, #72]	; (80009cc <_sbrk+0x68>)
 8000984:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000986:	4b10      	ldr	r3, [pc, #64]	; (80009c8 <_sbrk+0x64>)
 8000988:	681a      	ldr	r2, [r3, #0]
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4413      	add	r3, r2
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	429a      	cmp	r2, r3
 8000992:	d207      	bcs.n	80009a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000994:	f003 fa5e 	bl	8003e54 <__errno>
 8000998:	4602      	mov	r2, r0
 800099a:	230c      	movs	r3, #12
 800099c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800099e:	f04f 33ff 	mov.w	r3, #4294967295
 80009a2:	e009      	b.n	80009b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009a4:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <_sbrk+0x64>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009aa:	4b07      	ldr	r3, [pc, #28]	; (80009c8 <_sbrk+0x64>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	4413      	add	r3, r2
 80009b2:	4a05      	ldr	r2, [pc, #20]	; (80009c8 <_sbrk+0x64>)
 80009b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009b6:	68fb      	ldr	r3, [r7, #12]
}
 80009b8:	4618      	mov	r0, r3
 80009ba:	3718      	adds	r7, #24
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20020000 	.word	0x20020000
 80009c4:	00000400 	.word	0x00000400
 80009c8:	20000738 	.word	0x20000738
 80009cc:	20000a80 	.word	0x20000a80

080009d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009d4:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <SystemInit+0x28>)
 80009d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009da:	4a07      	ldr	r2, [pc, #28]	; (80009f8 <SystemInit+0x28>)
 80009dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009e4:	4b04      	ldr	r3, [pc, #16]	; (80009f8 <SystemInit+0x28>)
 80009e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009ea:	609a      	str	r2, [r3, #8]
#endif
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	e000ed00 	.word	0xe000ed00

080009fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a34 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a00:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a02:	e003      	b.n	8000a0c <LoopCopyDataInit>

08000a04 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a06:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a08:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a0a:	3104      	adds	r1, #4

08000a0c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a0c:	480b      	ldr	r0, [pc, #44]	; (8000a3c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	; (8000a40 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a10:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a12:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a14:	d3f6      	bcc.n	8000a04 <CopyDataInit>
  ldr  r2, =_sbss
 8000a16:	4a0b      	ldr	r2, [pc, #44]	; (8000a44 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a18:	e002      	b.n	8000a20 <LoopFillZerobss>

08000a1a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a1a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a1c:	f842 3b04 	str.w	r3, [r2], #4

08000a20 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a22:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a24:	d3f9      	bcc.n	8000a1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a26:	f7ff ffd3 	bl	80009d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a2a:	f003 fa19 	bl	8003e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a2e:	f7ff fe09 	bl	8000644 <main>
  bx  lr    
 8000a32:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a34:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000a38:	08004874 	.word	0x08004874
  ldr  r0, =_sdata
 8000a3c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a40:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000a44:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000a48:	20000a80 	.word	0x20000a80

08000a4c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a4c:	e7fe      	b.n	8000a4c <ADC_IRQHandler>
	...

08000a50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a54:	4b0e      	ldr	r3, [pc, #56]	; (8000a90 <HAL_Init+0x40>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a0d      	ldr	r2, [pc, #52]	; (8000a90 <HAL_Init+0x40>)
 8000a5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a60:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <HAL_Init+0x40>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a0a      	ldr	r2, [pc, #40]	; (8000a90 <HAL_Init+0x40>)
 8000a66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a6c:	4b08      	ldr	r3, [pc, #32]	; (8000a90 <HAL_Init+0x40>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a07      	ldr	r2, [pc, #28]	; (8000a90 <HAL_Init+0x40>)
 8000a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a78:	2003      	movs	r0, #3
 8000a7a:	f000 f90d 	bl	8000c98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a7e:	200f      	movs	r0, #15
 8000a80:	f000 f808 	bl	8000a94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a84:	f7ff fece 	bl	8000824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40023c00 	.word	0x40023c00

08000a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a9c:	4b12      	ldr	r3, [pc, #72]	; (8000ae8 <HAL_InitTick+0x54>)
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	4b12      	ldr	r3, [pc, #72]	; (8000aec <HAL_InitTick+0x58>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f000 f917 	bl	8000ce6 <HAL_SYSTICK_Config>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	e00e      	b.n	8000ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2b0f      	cmp	r3, #15
 8000ac6:	d80a      	bhi.n	8000ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	6879      	ldr	r1, [r7, #4]
 8000acc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad0:	f000 f8ed 	bl	8000cae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad4:	4a06      	ldr	r2, [pc, #24]	; (8000af0 <HAL_InitTick+0x5c>)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ada:	2300      	movs	r3, #0
 8000adc:	e000      	b.n	8000ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3708      	adds	r7, #8
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	20000008 	.word	0x20000008
 8000af0:	20000004 	.word	0x20000004

08000af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af8:	4b06      	ldr	r3, [pc, #24]	; (8000b14 <HAL_IncTick+0x20>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	461a      	mov	r2, r3
 8000afe:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <HAL_IncTick+0x24>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4413      	add	r3, r2
 8000b04:	4a04      	ldr	r2, [pc, #16]	; (8000b18 <HAL_IncTick+0x24>)
 8000b06:	6013      	str	r3, [r2, #0]
}
 8000b08:	bf00      	nop
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000008 	.word	0x20000008
 8000b18:	20000a38 	.word	0x20000a38

08000b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b20:	4b03      	ldr	r3, [pc, #12]	; (8000b30 <HAL_GetTick+0x14>)
 8000b22:	681b      	ldr	r3, [r3, #0]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	20000a38 	.word	0x20000a38

08000b34 <__NVIC_SetPriorityGrouping>:
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	f003 0307 	and.w	r3, r3, #7
 8000b42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b50:	4013      	ands	r3, r2
 8000b52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b66:	4a04      	ldr	r2, [pc, #16]	; (8000b78 <__NVIC_SetPriorityGrouping+0x44>)
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	60d3      	str	r3, [r2, #12]
}
 8000b6c:	bf00      	nop
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_GetPriorityGrouping>:
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b80:	4b04      	ldr	r3, [pc, #16]	; (8000b94 <__NVIC_GetPriorityGrouping+0x18>)
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	0a1b      	lsrs	r3, r3, #8
 8000b86:	f003 0307 	and.w	r3, r3, #7
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <__NVIC_SetPriority>:
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	6039      	str	r1, [r7, #0]
 8000ba2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	db0a      	blt.n	8000bc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	490c      	ldr	r1, [pc, #48]	; (8000be4 <__NVIC_SetPriority+0x4c>)
 8000bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb6:	0112      	lsls	r2, r2, #4
 8000bb8:	b2d2      	uxtb	r2, r2
 8000bba:	440b      	add	r3, r1
 8000bbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000bc0:	e00a      	b.n	8000bd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4908      	ldr	r1, [pc, #32]	; (8000be8 <__NVIC_SetPriority+0x50>)
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	f003 030f 	and.w	r3, r3, #15
 8000bce:	3b04      	subs	r3, #4
 8000bd0:	0112      	lsls	r2, r2, #4
 8000bd2:	b2d2      	uxtb	r2, r2
 8000bd4:	440b      	add	r3, r1
 8000bd6:	761a      	strb	r2, [r3, #24]
}
 8000bd8:	bf00      	nop
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr
 8000be4:	e000e100 	.word	0xe000e100
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <NVIC_EncodePriority>:
{
 8000bec:	b480      	push	{r7}
 8000bee:	b089      	sub	sp, #36	; 0x24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	f003 0307 	and.w	r3, r3, #7
 8000bfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c00:	69fb      	ldr	r3, [r7, #28]
 8000c02:	f1c3 0307 	rsb	r3, r3, #7
 8000c06:	2b04      	cmp	r3, #4
 8000c08:	bf28      	it	cs
 8000c0a:	2304      	movcs	r3, #4
 8000c0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	3304      	adds	r3, #4
 8000c12:	2b06      	cmp	r3, #6
 8000c14:	d902      	bls.n	8000c1c <NVIC_EncodePriority+0x30>
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	3b03      	subs	r3, #3
 8000c1a:	e000      	b.n	8000c1e <NVIC_EncodePriority+0x32>
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c20:	f04f 32ff 	mov.w	r2, #4294967295
 8000c24:	69bb      	ldr	r3, [r7, #24]
 8000c26:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2a:	43da      	mvns	r2, r3
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	401a      	ands	r2, r3
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c34:	f04f 31ff 	mov.w	r1, #4294967295
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3e:	43d9      	mvns	r1, r3
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c44:	4313      	orrs	r3, r2
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3724      	adds	r7, #36	; 0x24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
	...

08000c54 <SysTick_Config>:
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c64:	d301      	bcc.n	8000c6a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000c66:	2301      	movs	r3, #1
 8000c68:	e00f      	b.n	8000c8a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	; (8000c94 <SysTick_Config+0x40>)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c72:	210f      	movs	r1, #15
 8000c74:	f04f 30ff 	mov.w	r0, #4294967295
 8000c78:	f7ff ff8e 	bl	8000b98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c7c:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <SysTick_Config+0x40>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c82:	4b04      	ldr	r3, [pc, #16]	; (8000c94 <SysTick_Config+0x40>)
 8000c84:	2207      	movs	r2, #7
 8000c86:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	e000e010 	.word	0xe000e010

08000c98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ca0:	6878      	ldr	r0, [r7, #4]
 8000ca2:	f7ff ff47 	bl	8000b34 <__NVIC_SetPriorityGrouping>
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}

08000cae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	b086      	sub	sp, #24
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	60b9      	str	r1, [r7, #8]
 8000cb8:	607a      	str	r2, [r7, #4]
 8000cba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cc0:	f7ff ff5c 	bl	8000b7c <__NVIC_GetPriorityGrouping>
 8000cc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cc6:	687a      	ldr	r2, [r7, #4]
 8000cc8:	68b9      	ldr	r1, [r7, #8]
 8000cca:	6978      	ldr	r0, [r7, #20]
 8000ccc:	f7ff ff8e 	bl	8000bec <NVIC_EncodePriority>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cd6:	4611      	mov	r1, r2
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff ff5d 	bl	8000b98 <__NVIC_SetPriority>
}
 8000cde:	bf00      	nop
 8000ce0:	3718      	adds	r7, #24
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}

08000ce6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ce6:	b580      	push	{r7, lr}
 8000ce8:	b082      	sub	sp, #8
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cee:	6878      	ldr	r0, [r7, #4]
 8000cf0:	f7ff ffb0 	bl	8000c54 <SysTick_Config>
 8000cf4:	4603      	mov	r3, r0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b089      	sub	sp, #36	; 0x24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d12:	2300      	movs	r3, #0
 8000d14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
 8000d1a:	e16b      	b.n	8000ff4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	fa02 f303 	lsl.w	r3, r2, r3
 8000d24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	697a      	ldr	r2, [r7, #20]
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	f040 815a 	bne.w	8000fee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d00b      	beq.n	8000d5a <HAL_GPIO_Init+0x5a>
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d007      	beq.n	8000d5a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d4e:	2b11      	cmp	r3, #17
 8000d50:	d003      	beq.n	8000d5a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	2b12      	cmp	r3, #18
 8000d58:	d130      	bne.n	8000dbc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	2203      	movs	r2, #3
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	68da      	ldr	r2, [r3, #12]
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7e:	69ba      	ldr	r2, [r7, #24]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	69ba      	ldr	r2, [r7, #24]
 8000d88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d90:	2201      	movs	r2, #1
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	43db      	mvns	r3, r3
 8000d9a:	69ba      	ldr	r2, [r7, #24]
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	091b      	lsrs	r3, r3, #4
 8000da6:	f003 0201 	and.w	r2, r3, #1
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	69ba      	ldr	r2, [r7, #24]
 8000dba:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	69ba      	ldr	r2, [r7, #24]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	689a      	ldr	r2, [r3, #8]
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d003      	beq.n	8000dfc <HAL_GPIO_Init+0xfc>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b12      	cmp	r3, #18
 8000dfa:	d123      	bne.n	8000e44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	08da      	lsrs	r2, r3, #3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	3208      	adds	r2, #8
 8000e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	f003 0307 	and.w	r3, r3, #7
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	220f      	movs	r2, #15
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	691a      	ldr	r2, [r3, #16]
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	08da      	lsrs	r2, r3, #3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	3208      	adds	r2, #8
 8000e3e:	69b9      	ldr	r1, [r7, #24]
 8000e40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	2203      	movs	r2, #3
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	43db      	mvns	r3, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f003 0203 	and.w	r2, r3, #3
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	69ba      	ldr	r2, [r7, #24]
 8000e76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	f000 80b4 	beq.w	8000fee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	4b5f      	ldr	r3, [pc, #380]	; (8001008 <HAL_GPIO_Init+0x308>)
 8000e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e8e:	4a5e      	ldr	r2, [pc, #376]	; (8001008 <HAL_GPIO_Init+0x308>)
 8000e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e94:	6453      	str	r3, [r2, #68]	; 0x44
 8000e96:	4b5c      	ldr	r3, [pc, #368]	; (8001008 <HAL_GPIO_Init+0x308>)
 8000e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ea2:	4a5a      	ldr	r2, [pc, #360]	; (800100c <HAL_GPIO_Init+0x30c>)
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	089b      	lsrs	r3, r3, #2
 8000ea8:	3302      	adds	r3, #2
 8000eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	f003 0303 	and.w	r3, r3, #3
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	220f      	movs	r2, #15
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a51      	ldr	r2, [pc, #324]	; (8001010 <HAL_GPIO_Init+0x310>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d02b      	beq.n	8000f26 <HAL_GPIO_Init+0x226>
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4a50      	ldr	r2, [pc, #320]	; (8001014 <HAL_GPIO_Init+0x314>)
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d025      	beq.n	8000f22 <HAL_GPIO_Init+0x222>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4a4f      	ldr	r2, [pc, #316]	; (8001018 <HAL_GPIO_Init+0x318>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d01f      	beq.n	8000f1e <HAL_GPIO_Init+0x21e>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4a4e      	ldr	r2, [pc, #312]	; (800101c <HAL_GPIO_Init+0x31c>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d019      	beq.n	8000f1a <HAL_GPIO_Init+0x21a>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a4d      	ldr	r2, [pc, #308]	; (8001020 <HAL_GPIO_Init+0x320>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d013      	beq.n	8000f16 <HAL_GPIO_Init+0x216>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a4c      	ldr	r2, [pc, #304]	; (8001024 <HAL_GPIO_Init+0x324>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d00d      	beq.n	8000f12 <HAL_GPIO_Init+0x212>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a4b      	ldr	r2, [pc, #300]	; (8001028 <HAL_GPIO_Init+0x328>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d007      	beq.n	8000f0e <HAL_GPIO_Init+0x20e>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a4a      	ldr	r2, [pc, #296]	; (800102c <HAL_GPIO_Init+0x32c>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d101      	bne.n	8000f0a <HAL_GPIO_Init+0x20a>
 8000f06:	2307      	movs	r3, #7
 8000f08:	e00e      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f0a:	2308      	movs	r3, #8
 8000f0c:	e00c      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f0e:	2306      	movs	r3, #6
 8000f10:	e00a      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f12:	2305      	movs	r3, #5
 8000f14:	e008      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f16:	2304      	movs	r3, #4
 8000f18:	e006      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e004      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f1e:	2302      	movs	r3, #2
 8000f20:	e002      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f22:	2301      	movs	r3, #1
 8000f24:	e000      	b.n	8000f28 <HAL_GPIO_Init+0x228>
 8000f26:	2300      	movs	r3, #0
 8000f28:	69fa      	ldr	r2, [r7, #28]
 8000f2a:	f002 0203 	and.w	r2, r2, #3
 8000f2e:	0092      	lsls	r2, r2, #2
 8000f30:	4093      	lsls	r3, r2
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f38:	4934      	ldr	r1, [pc, #208]	; (800100c <HAL_GPIO_Init+0x30c>)
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	089b      	lsrs	r3, r3, #2
 8000f3e:	3302      	adds	r3, #2
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f46:	4b3a      	ldr	r3, [pc, #232]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	43db      	mvns	r3, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4013      	ands	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d003      	beq.n	8000f6a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f6a:	4a31      	ldr	r2, [pc, #196]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f70:	4b2f      	ldr	r3, [pc, #188]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d003      	beq.n	8000f94 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000f8c:	69ba      	ldr	r2, [r7, #24]
 8000f8e:	693b      	ldr	r3, [r7, #16]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f94:	4a26      	ldr	r2, [pc, #152]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000f96:	69bb      	ldr	r3, [r7, #24]
 8000f98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f9a:	4b25      	ldr	r3, [pc, #148]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d003      	beq.n	8000fbe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	693b      	ldr	r3, [r7, #16]
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fbe:	4a1c      	ldr	r2, [pc, #112]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000fc0:	69bb      	ldr	r3, [r7, #24]
 8000fc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000fc6:	68db      	ldr	r3, [r3, #12]
 8000fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d003      	beq.n	8000fe8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	693b      	ldr	r3, [r7, #16]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fe8:	4a11      	ldr	r2, [pc, #68]	; (8001030 <HAL_GPIO_Init+0x330>)
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	61fb      	str	r3, [r7, #28]
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	2b0f      	cmp	r3, #15
 8000ff8:	f67f ae90 	bls.w	8000d1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ffc:	bf00      	nop
 8000ffe:	3724      	adds	r7, #36	; 0x24
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	40023800 	.word	0x40023800
 800100c:	40013800 	.word	0x40013800
 8001010:	40020000 	.word	0x40020000
 8001014:	40020400 	.word	0x40020400
 8001018:	40020800 	.word	0x40020800
 800101c:	40020c00 	.word	0x40020c00
 8001020:	40021000 	.word	0x40021000
 8001024:	40021400 	.word	0x40021400
 8001028:	40021800 	.word	0x40021800
 800102c:	40021c00 	.word	0x40021c00
 8001030:	40013c00 	.word	0x40013c00

08001034 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	807b      	strh	r3, [r7, #2]
 8001040:	4613      	mov	r3, r2
 8001042:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001044:	787b      	ldrb	r3, [r7, #1]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800104a:	887a      	ldrh	r2, [r7, #2]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001050:	e003      	b.n	800105a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001052:	887b      	ldrh	r3, [r7, #2]
 8001054:	041a      	lsls	r2, r3, #16
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	619a      	str	r2, [r3, #24]
}
 800105a:	bf00      	nop
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
	...

08001068 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e25b      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	2b00      	cmp	r3, #0
 8001084:	d075      	beq.n	8001172 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001086:	4ba3      	ldr	r3, [pc, #652]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f003 030c 	and.w	r3, r3, #12
 800108e:	2b04      	cmp	r3, #4
 8001090:	d00c      	beq.n	80010ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001092:	4ba0      	ldr	r3, [pc, #640]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800109a:	2b08      	cmp	r3, #8
 800109c:	d112      	bne.n	80010c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800109e:	4b9d      	ldr	r3, [pc, #628]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010aa:	d10b      	bne.n	80010c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010ac:	4b99      	ldr	r3, [pc, #612]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d05b      	beq.n	8001170 <HAL_RCC_OscConfig+0x108>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d157      	bne.n	8001170 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e236      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010cc:	d106      	bne.n	80010dc <HAL_RCC_OscConfig+0x74>
 80010ce:	4b91      	ldr	r3, [pc, #580]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4a90      	ldr	r2, [pc, #576]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010d8:	6013      	str	r3, [r2, #0]
 80010da:	e01d      	b.n	8001118 <HAL_RCC_OscConfig+0xb0>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010e4:	d10c      	bne.n	8001100 <HAL_RCC_OscConfig+0x98>
 80010e6:	4b8b      	ldr	r3, [pc, #556]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a8a      	ldr	r2, [pc, #552]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010f0:	6013      	str	r3, [r2, #0]
 80010f2:	4b88      	ldr	r3, [pc, #544]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a87      	ldr	r2, [pc, #540]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80010f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010fc:	6013      	str	r3, [r2, #0]
 80010fe:	e00b      	b.n	8001118 <HAL_RCC_OscConfig+0xb0>
 8001100:	4b84      	ldr	r3, [pc, #528]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a83      	ldr	r2, [pc, #524]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001106:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800110a:	6013      	str	r3, [r2, #0]
 800110c:	4b81      	ldr	r3, [pc, #516]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a80      	ldr	r2, [pc, #512]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001112:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001116:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d013      	beq.n	8001148 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001120:	f7ff fcfc 	bl	8000b1c <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001126:	e008      	b.n	800113a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001128:	f7ff fcf8 	bl	8000b1c <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b64      	cmp	r3, #100	; 0x64
 8001134:	d901      	bls.n	800113a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e1fb      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800113a:	4b76      	ldr	r3, [pc, #472]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001142:	2b00      	cmp	r3, #0
 8001144:	d0f0      	beq.n	8001128 <HAL_RCC_OscConfig+0xc0>
 8001146:	e014      	b.n	8001172 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001148:	f7ff fce8 	bl	8000b1c <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001150:	f7ff fce4 	bl	8000b1c <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	; 0x64
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e1e7      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001162:	4b6c      	ldr	r3, [pc, #432]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1f0      	bne.n	8001150 <HAL_RCC_OscConfig+0xe8>
 800116e:	e000      	b.n	8001172 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001170:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	2b00      	cmp	r3, #0
 800117c:	d063      	beq.n	8001246 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800117e:	4b65      	ldr	r3, [pc, #404]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001180:	689b      	ldr	r3, [r3, #8]
 8001182:	f003 030c 	and.w	r3, r3, #12
 8001186:	2b00      	cmp	r3, #0
 8001188:	d00b      	beq.n	80011a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800118a:	4b62      	ldr	r3, [pc, #392]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001192:	2b08      	cmp	r3, #8
 8001194:	d11c      	bne.n	80011d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001196:	4b5f      	ldr	r3, [pc, #380]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d116      	bne.n	80011d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a2:	4b5c      	ldr	r3, [pc, #368]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d005      	beq.n	80011ba <HAL_RCC_OscConfig+0x152>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d001      	beq.n	80011ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e1bb      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011ba:	4b56      	ldr	r3, [pc, #344]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	00db      	lsls	r3, r3, #3
 80011c8:	4952      	ldr	r1, [pc, #328]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80011ca:	4313      	orrs	r3, r2
 80011cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ce:	e03a      	b.n	8001246 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d020      	beq.n	800121a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011d8:	4b4f      	ldr	r3, [pc, #316]	; (8001318 <HAL_RCC_OscConfig+0x2b0>)
 80011da:	2201      	movs	r2, #1
 80011dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011de:	f7ff fc9d 	bl	8000b1c <HAL_GetTick>
 80011e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e4:	e008      	b.n	80011f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011e6:	f7ff fc99 	bl	8000b1c <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d901      	bls.n	80011f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	e19c      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011f8:	4b46      	ldr	r3, [pc, #280]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0302 	and.w	r3, r3, #2
 8001200:	2b00      	cmp	r3, #0
 8001202:	d0f0      	beq.n	80011e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001204:	4b43      	ldr	r3, [pc, #268]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	4940      	ldr	r1, [pc, #256]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 8001214:	4313      	orrs	r3, r2
 8001216:	600b      	str	r3, [r1, #0]
 8001218:	e015      	b.n	8001246 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800121a:	4b3f      	ldr	r3, [pc, #252]	; (8001318 <HAL_RCC_OscConfig+0x2b0>)
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001220:	f7ff fc7c 	bl	8000b1c <HAL_GetTick>
 8001224:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001226:	e008      	b.n	800123a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001228:	f7ff fc78 	bl	8000b1c <HAL_GetTick>
 800122c:	4602      	mov	r2, r0
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b02      	cmp	r3, #2
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e17b      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800123a:	4b36      	ldr	r3, [pc, #216]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d1f0      	bne.n	8001228 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0308 	and.w	r3, r3, #8
 800124e:	2b00      	cmp	r3, #0
 8001250:	d030      	beq.n	80012b4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d016      	beq.n	8001288 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800125a:	4b30      	ldr	r3, [pc, #192]	; (800131c <HAL_RCC_OscConfig+0x2b4>)
 800125c:	2201      	movs	r2, #1
 800125e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001260:	f7ff fc5c 	bl	8000b1c <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001268:	f7ff fc58 	bl	8000b1c <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e15b      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800127a:	4b26      	ldr	r3, [pc, #152]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 800127c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0f0      	beq.n	8001268 <HAL_RCC_OscConfig+0x200>
 8001286:	e015      	b.n	80012b4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001288:	4b24      	ldr	r3, [pc, #144]	; (800131c <HAL_RCC_OscConfig+0x2b4>)
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800128e:	f7ff fc45 	bl	8000b1c <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001296:	f7ff fc41 	bl	8000b1c <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e144      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012a8:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80012aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d1f0      	bne.n	8001296 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f003 0304 	and.w	r3, r3, #4
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f000 80a0 	beq.w	8001402 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012c2:	2300      	movs	r3, #0
 80012c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012c6:	4b13      	ldr	r3, [pc, #76]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d10f      	bne.n	80012f2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
 80012d6:	4b0f      	ldr	r3, [pc, #60]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012da:	4a0e      	ldr	r2, [pc, #56]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80012dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012e0:	6413      	str	r3, [r2, #64]	; 0x40
 80012e2:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <HAL_RCC_OscConfig+0x2ac>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ea:	60bb      	str	r3, [r7, #8]
 80012ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ee:	2301      	movs	r3, #1
 80012f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <HAL_RCC_OscConfig+0x2b8>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d121      	bne.n	8001342 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012fe:	4b08      	ldr	r3, [pc, #32]	; (8001320 <HAL_RCC_OscConfig+0x2b8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a07      	ldr	r2, [pc, #28]	; (8001320 <HAL_RCC_OscConfig+0x2b8>)
 8001304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001308:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800130a:	f7ff fc07 	bl	8000b1c <HAL_GetTick>
 800130e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001310:	e011      	b.n	8001336 <HAL_RCC_OscConfig+0x2ce>
 8001312:	bf00      	nop
 8001314:	40023800 	.word	0x40023800
 8001318:	42470000 	.word	0x42470000
 800131c:	42470e80 	.word	0x42470e80
 8001320:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001324:	f7ff fbfa 	bl	8000b1c <HAL_GetTick>
 8001328:	4602      	mov	r2, r0
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e0fd      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001336:	4b81      	ldr	r3, [pc, #516]	; (800153c <HAL_RCC_OscConfig+0x4d4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133e:	2b00      	cmp	r3, #0
 8001340:	d0f0      	beq.n	8001324 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	2b01      	cmp	r3, #1
 8001348:	d106      	bne.n	8001358 <HAL_RCC_OscConfig+0x2f0>
 800134a:	4b7d      	ldr	r3, [pc, #500]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 800134c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800134e:	4a7c      	ldr	r2, [pc, #496]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6713      	str	r3, [r2, #112]	; 0x70
 8001356:	e01c      	b.n	8001392 <HAL_RCC_OscConfig+0x32a>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	2b05      	cmp	r3, #5
 800135e:	d10c      	bne.n	800137a <HAL_RCC_OscConfig+0x312>
 8001360:	4b77      	ldr	r3, [pc, #476]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001362:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001364:	4a76      	ldr	r2, [pc, #472]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001366:	f043 0304 	orr.w	r3, r3, #4
 800136a:	6713      	str	r3, [r2, #112]	; 0x70
 800136c:	4b74      	ldr	r3, [pc, #464]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 800136e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001370:	4a73      	ldr	r2, [pc, #460]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6713      	str	r3, [r2, #112]	; 0x70
 8001378:	e00b      	b.n	8001392 <HAL_RCC_OscConfig+0x32a>
 800137a:	4b71      	ldr	r3, [pc, #452]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 800137c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800137e:	4a70      	ldr	r2, [pc, #448]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001380:	f023 0301 	bic.w	r3, r3, #1
 8001384:	6713      	str	r3, [r2, #112]	; 0x70
 8001386:	4b6e      	ldr	r3, [pc, #440]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800138a:	4a6d      	ldr	r2, [pc, #436]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 800138c:	f023 0304 	bic.w	r3, r3, #4
 8001390:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d015      	beq.n	80013c6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800139a:	f7ff fbbf 	bl	8000b1c <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013a0:	e00a      	b.n	80013b8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013a2:	f7ff fbbb 	bl	8000b1c <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d901      	bls.n	80013b8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80013b4:	2303      	movs	r3, #3
 80013b6:	e0bc      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b8:	4b61      	ldr	r3, [pc, #388]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 80013ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013bc:	f003 0302 	and.w	r3, r3, #2
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d0ee      	beq.n	80013a2 <HAL_RCC_OscConfig+0x33a>
 80013c4:	e014      	b.n	80013f0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c6:	f7ff fba9 	bl	8000b1c <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013cc:	e00a      	b.n	80013e4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013ce:	f7ff fba5 	bl	8000b1c <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80013dc:	4293      	cmp	r3, r2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e0a6      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013e4:	4b56      	ldr	r3, [pc, #344]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 80013e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d1ee      	bne.n	80013ce <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80013f0:	7dfb      	ldrb	r3, [r7, #23]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d105      	bne.n	8001402 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013f6:	4b52      	ldr	r3, [pc, #328]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	4a51      	ldr	r2, [pc, #324]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 80013fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001400:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	2b00      	cmp	r3, #0
 8001408:	f000 8092 	beq.w	8001530 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800140c:	4b4c      	ldr	r3, [pc, #304]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	f003 030c 	and.w	r3, r3, #12
 8001414:	2b08      	cmp	r3, #8
 8001416:	d05c      	beq.n	80014d2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	2b02      	cmp	r3, #2
 800141e:	d141      	bne.n	80014a4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001420:	4b48      	ldr	r3, [pc, #288]	; (8001544 <HAL_RCC_OscConfig+0x4dc>)
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001426:	f7ff fb79 	bl	8000b1c <HAL_GetTick>
 800142a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800142e:	f7ff fb75 	bl	8000b1c <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e078      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001440:	4b3f      	ldr	r3, [pc, #252]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1f0      	bne.n	800142e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	69da      	ldr	r2, [r3, #28]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6a1b      	ldr	r3, [r3, #32]
 8001454:	431a      	orrs	r2, r3
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145a:	019b      	lsls	r3, r3, #6
 800145c:	431a      	orrs	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001462:	085b      	lsrs	r3, r3, #1
 8001464:	3b01      	subs	r3, #1
 8001466:	041b      	lsls	r3, r3, #16
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800146e:	061b      	lsls	r3, r3, #24
 8001470:	4933      	ldr	r1, [pc, #204]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001472:	4313      	orrs	r3, r2
 8001474:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001476:	4b33      	ldr	r3, [pc, #204]	; (8001544 <HAL_RCC_OscConfig+0x4dc>)
 8001478:	2201      	movs	r2, #1
 800147a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147c:	f7ff fb4e 	bl	8000b1c <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001484:	f7ff fb4a 	bl	8000b1c <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e04d      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001496:	4b2a      	ldr	r3, [pc, #168]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d0f0      	beq.n	8001484 <HAL_RCC_OscConfig+0x41c>
 80014a2:	e045      	b.n	8001530 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014a4:	4b27      	ldr	r3, [pc, #156]	; (8001544 <HAL_RCC_OscConfig+0x4dc>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014aa:	f7ff fb37 	bl	8000b1c <HAL_GetTick>
 80014ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014b0:	e008      	b.n	80014c4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014b2:	f7ff fb33 	bl	8000b1c <HAL_GetTick>
 80014b6:	4602      	mov	r2, r0
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	1ad3      	subs	r3, r2, r3
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e036      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014c4:	4b1e      	ldr	r3, [pc, #120]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d1f0      	bne.n	80014b2 <HAL_RCC_OscConfig+0x44a>
 80014d0:	e02e      	b.n	8001530 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d101      	bne.n	80014de <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e029      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <HAL_RCC_OscConfig+0x4d8>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d11c      	bne.n	800152c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d115      	bne.n	800152c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001506:	4013      	ands	r3, r2
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800150c:	4293      	cmp	r3, r2
 800150e:	d10d      	bne.n	800152c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800151a:	429a      	cmp	r2, r3
 800151c:	d106      	bne.n	800152c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001528:	429a      	cmp	r2, r3
 800152a:	d001      	beq.n	8001530 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40007000 	.word	0x40007000
 8001540:	40023800 	.word	0x40023800
 8001544:	42470060 	.word	0x42470060

08001548 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e0cc      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800155c:	4b68      	ldr	r3, [pc, #416]	; (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 030f 	and.w	r3, r3, #15
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d90c      	bls.n	8001584 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156a:	4b65      	ldr	r3, [pc, #404]	; (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001572:	4b63      	ldr	r3, [pc, #396]	; (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	429a      	cmp	r2, r3
 800157e:	d001      	beq.n	8001584 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e0b8      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	2b00      	cmp	r3, #0
 800158e:	d020      	beq.n	80015d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	d005      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800159c:	4b59      	ldr	r3, [pc, #356]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 800159e:	689b      	ldr	r3, [r3, #8]
 80015a0:	4a58      	ldr	r2, [pc, #352]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0308 	and.w	r3, r3, #8
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d005      	beq.n	80015c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015b4:	4b53      	ldr	r3, [pc, #332]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	4a52      	ldr	r2, [pc, #328]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c0:	4b50      	ldr	r3, [pc, #320]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	494d      	ldr	r1, [pc, #308]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d044      	beq.n	8001668 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d107      	bne.n	80015f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e6:	4b47      	ldr	r3, [pc, #284]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d119      	bne.n	8001626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	e07f      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d003      	beq.n	8001606 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001602:	2b03      	cmp	r3, #3
 8001604:	d107      	bne.n	8001616 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001606:	4b3f      	ldr	r3, [pc, #252]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d109      	bne.n	8001626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e06f      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001616:	4b3b      	ldr	r3, [pc, #236]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e067      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001626:	4b37      	ldr	r3, [pc, #220]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	f023 0203 	bic.w	r2, r3, #3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4934      	ldr	r1, [pc, #208]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001634:	4313      	orrs	r3, r2
 8001636:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001638:	f7ff fa70 	bl	8000b1c <HAL_GetTick>
 800163c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800163e:	e00a      	b.n	8001656 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001640:	f7ff fa6c 	bl	8000b1c <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	f241 3288 	movw	r2, #5000	; 0x1388
 800164e:	4293      	cmp	r3, r2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e04f      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001656:	4b2b      	ldr	r3, [pc, #172]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 020c 	and.w	r2, r3, #12
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	429a      	cmp	r2, r3
 8001666:	d1eb      	bne.n	8001640 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001668:	4b25      	ldr	r3, [pc, #148]	; (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 030f 	and.w	r3, r3, #15
 8001670:	683a      	ldr	r2, [r7, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d20c      	bcs.n	8001690 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001676:	4b22      	ldr	r3, [pc, #136]	; (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800167e:	4b20      	ldr	r3, [pc, #128]	; (8001700 <HAL_RCC_ClockConfig+0x1b8>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 030f 	and.w	r3, r3, #15
 8001686:	683a      	ldr	r2, [r7, #0]
 8001688:	429a      	cmp	r2, r3
 800168a:	d001      	beq.n	8001690 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e032      	b.n	80016f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0304 	and.w	r3, r3, #4
 8001698:	2b00      	cmp	r3, #0
 800169a:	d008      	beq.n	80016ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800169c:	4b19      	ldr	r3, [pc, #100]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	4916      	ldr	r1, [pc, #88]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016aa:	4313      	orrs	r3, r2
 80016ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d009      	beq.n	80016ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016ba:	4b12      	ldr	r3, [pc, #72]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	691b      	ldr	r3, [r3, #16]
 80016c6:	00db      	lsls	r3, r3, #3
 80016c8:	490e      	ldr	r1, [pc, #56]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016ca:	4313      	orrs	r3, r2
 80016cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016ce:	f000 f821 	bl	8001714 <HAL_RCC_GetSysClockFreq>
 80016d2:	4601      	mov	r1, r0
 80016d4:	4b0b      	ldr	r3, [pc, #44]	; (8001704 <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	091b      	lsrs	r3, r3, #4
 80016da:	f003 030f 	and.w	r3, r3, #15
 80016de:	4a0a      	ldr	r2, [pc, #40]	; (8001708 <HAL_RCC_ClockConfig+0x1c0>)
 80016e0:	5cd3      	ldrb	r3, [r2, r3]
 80016e2:	fa21 f303 	lsr.w	r3, r1, r3
 80016e6:	4a09      	ldr	r2, [pc, #36]	; (800170c <HAL_RCC_ClockConfig+0x1c4>)
 80016e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80016ea:	4b09      	ldr	r3, [pc, #36]	; (8001710 <HAL_RCC_ClockConfig+0x1c8>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff f9d0 	bl	8000a94 <HAL_InitTick>

  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40023c00 	.word	0x40023c00
 8001704:	40023800 	.word	0x40023800
 8001708:	080047f0 	.word	0x080047f0
 800170c:	20000000 	.word	0x20000000
 8001710:	20000004 	.word	0x20000004

08001714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	2300      	movs	r3, #0
 8001724:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001726:	2300      	movs	r3, #0
 8001728:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800172a:	4b50      	ldr	r3, [pc, #320]	; (800186c <HAL_RCC_GetSysClockFreq+0x158>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 030c 	and.w	r3, r3, #12
 8001732:	2b04      	cmp	r3, #4
 8001734:	d007      	beq.n	8001746 <HAL_RCC_GetSysClockFreq+0x32>
 8001736:	2b08      	cmp	r3, #8
 8001738:	d008      	beq.n	800174c <HAL_RCC_GetSysClockFreq+0x38>
 800173a:	2b00      	cmp	r3, #0
 800173c:	f040 808d 	bne.w	800185a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001740:	4b4b      	ldr	r3, [pc, #300]	; (8001870 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001742:	60bb      	str	r3, [r7, #8]
       break;
 8001744:	e08c      	b.n	8001860 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001746:	4b4b      	ldr	r3, [pc, #300]	; (8001874 <HAL_RCC_GetSysClockFreq+0x160>)
 8001748:	60bb      	str	r3, [r7, #8]
      break;
 800174a:	e089      	b.n	8001860 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800174c:	4b47      	ldr	r3, [pc, #284]	; (800186c <HAL_RCC_GetSysClockFreq+0x158>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001754:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001756:	4b45      	ldr	r3, [pc, #276]	; (800186c <HAL_RCC_GetSysClockFreq+0x158>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d023      	beq.n	80017aa <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001762:	4b42      	ldr	r3, [pc, #264]	; (800186c <HAL_RCC_GetSysClockFreq+0x158>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	099b      	lsrs	r3, r3, #6
 8001768:	f04f 0400 	mov.w	r4, #0
 800176c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001770:	f04f 0200 	mov.w	r2, #0
 8001774:	ea03 0501 	and.w	r5, r3, r1
 8001778:	ea04 0602 	and.w	r6, r4, r2
 800177c:	4a3d      	ldr	r2, [pc, #244]	; (8001874 <HAL_RCC_GetSysClockFreq+0x160>)
 800177e:	fb02 f106 	mul.w	r1, r2, r6
 8001782:	2200      	movs	r2, #0
 8001784:	fb02 f205 	mul.w	r2, r2, r5
 8001788:	440a      	add	r2, r1
 800178a:	493a      	ldr	r1, [pc, #232]	; (8001874 <HAL_RCC_GetSysClockFreq+0x160>)
 800178c:	fba5 0101 	umull	r0, r1, r5, r1
 8001790:	1853      	adds	r3, r2, r1
 8001792:	4619      	mov	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f04f 0400 	mov.w	r4, #0
 800179a:	461a      	mov	r2, r3
 800179c:	4623      	mov	r3, r4
 800179e:	f7fe fd17 	bl	80001d0 <__aeabi_uldivmod>
 80017a2:	4603      	mov	r3, r0
 80017a4:	460c      	mov	r4, r1
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	e049      	b.n	800183e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017aa:	4b30      	ldr	r3, [pc, #192]	; (800186c <HAL_RCC_GetSysClockFreq+0x158>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	099b      	lsrs	r3, r3, #6
 80017b0:	f04f 0400 	mov.w	r4, #0
 80017b4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80017b8:	f04f 0200 	mov.w	r2, #0
 80017bc:	ea03 0501 	and.w	r5, r3, r1
 80017c0:	ea04 0602 	and.w	r6, r4, r2
 80017c4:	4629      	mov	r1, r5
 80017c6:	4632      	mov	r2, r6
 80017c8:	f04f 0300 	mov.w	r3, #0
 80017cc:	f04f 0400 	mov.w	r4, #0
 80017d0:	0154      	lsls	r4, r2, #5
 80017d2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80017d6:	014b      	lsls	r3, r1, #5
 80017d8:	4619      	mov	r1, r3
 80017da:	4622      	mov	r2, r4
 80017dc:	1b49      	subs	r1, r1, r5
 80017de:	eb62 0206 	sbc.w	r2, r2, r6
 80017e2:	f04f 0300 	mov.w	r3, #0
 80017e6:	f04f 0400 	mov.w	r4, #0
 80017ea:	0194      	lsls	r4, r2, #6
 80017ec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80017f0:	018b      	lsls	r3, r1, #6
 80017f2:	1a5b      	subs	r3, r3, r1
 80017f4:	eb64 0402 	sbc.w	r4, r4, r2
 80017f8:	f04f 0100 	mov.w	r1, #0
 80017fc:	f04f 0200 	mov.w	r2, #0
 8001800:	00e2      	lsls	r2, r4, #3
 8001802:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001806:	00d9      	lsls	r1, r3, #3
 8001808:	460b      	mov	r3, r1
 800180a:	4614      	mov	r4, r2
 800180c:	195b      	adds	r3, r3, r5
 800180e:	eb44 0406 	adc.w	r4, r4, r6
 8001812:	f04f 0100 	mov.w	r1, #0
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	02a2      	lsls	r2, r4, #10
 800181c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001820:	0299      	lsls	r1, r3, #10
 8001822:	460b      	mov	r3, r1
 8001824:	4614      	mov	r4, r2
 8001826:	4618      	mov	r0, r3
 8001828:	4621      	mov	r1, r4
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f04f 0400 	mov.w	r4, #0
 8001830:	461a      	mov	r2, r3
 8001832:	4623      	mov	r3, r4
 8001834:	f7fe fccc 	bl	80001d0 <__aeabi_uldivmod>
 8001838:	4603      	mov	r3, r0
 800183a:	460c      	mov	r4, r1
 800183c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800183e:	4b0b      	ldr	r3, [pc, #44]	; (800186c <HAL_RCC_GetSysClockFreq+0x158>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	0c1b      	lsrs	r3, r3, #16
 8001844:	f003 0303 	and.w	r3, r3, #3
 8001848:	3301      	adds	r3, #1
 800184a:	005b      	lsls	r3, r3, #1
 800184c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800184e:	68fa      	ldr	r2, [r7, #12]
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	fbb2 f3f3 	udiv	r3, r2, r3
 8001856:	60bb      	str	r3, [r7, #8]
      break;
 8001858:	e002      	b.n	8001860 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800185a:	4b05      	ldr	r3, [pc, #20]	; (8001870 <HAL_RCC_GetSysClockFreq+0x15c>)
 800185c:	60bb      	str	r3, [r7, #8]
      break;
 800185e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001860:	68bb      	ldr	r3, [r7, #8]
}
 8001862:	4618      	mov	r0, r3
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800
 8001870:	00f42400 	.word	0x00f42400
 8001874:	017d7840 	.word	0x017d7840

08001878 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f103 0208 	add.w	r2, r3, #8
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f04f 32ff 	mov.w	r2, #4294967295
 8001890:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f103 0208 	add.w	r2, r3, #8
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f103 0208 	add.w	r2, r3, #8
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80018ac:	bf00      	nop
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80018c6:	bf00      	nop
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80018d2:	b480      	push	{r7}
 80018d4:	b085      	sub	sp, #20
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	68fa      	ldr	r2, [r7, #12]
 80018e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	683a      	ldr	r2, [r7, #0]
 80018f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	1c5a      	adds	r2, r3, #1
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	601a      	str	r2, [r3, #0]
}
 800190e:	bf00      	nop
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800191a:	b480      	push	{r7}
 800191c:	b085      	sub	sp, #20
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001930:	d103      	bne.n	800193a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	e00c      	b.n	8001954 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	3308      	adds	r3, #8
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	e002      	b.n	8001948 <vListInsert+0x2e>
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	429a      	cmp	r2, r3
 8001952:	d2f6      	bcs.n	8001942 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	685a      	ldr	r2, [r3, #4]
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	601a      	str	r2, [r3, #0]
}
 8001980:	bf00      	nop
 8001982:	3714      	adds	r7, #20
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	691b      	ldr	r3, [r3, #16]
 8001998:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	6892      	ldr	r2, [r2, #8]
 80019a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6852      	ldr	r2, [r2, #4]
 80019ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d103      	bne.n	80019c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	1e5a      	subs	r2, r3, #1
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	3714      	adds	r7, #20
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d109      	bne.n	8001a08 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80019f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019f8:	f383 8811 	msr	BASEPRI, r3
 80019fc:	f3bf 8f6f 	isb	sy
 8001a00:	f3bf 8f4f 	dsb	sy
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	e7fe      	b.n	8001a06 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001a08:	f002 f858 	bl	8003abc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a14:	68f9      	ldr	r1, [r7, #12]
 8001a16:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a18:	fb01 f303 	mul.w	r3, r1, r3
 8001a1c:	441a      	add	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2200      	movs	r2, #0
 8001a26:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a38:	3b01      	subs	r3, #1
 8001a3a:	68f9      	ldr	r1, [r7, #12]
 8001a3c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a3e:	fb01 f303 	mul.w	r3, r1, r3
 8001a42:	441a      	add	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	22ff      	movs	r2, #255	; 0xff
 8001a4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	22ff      	movs	r2, #255	; 0xff
 8001a54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d114      	bne.n	8001a88 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d01a      	beq.n	8001a9c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	3310      	adds	r3, #16
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f001 f916 	bl	8002c9c <xTaskRemoveFromEventList>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d012      	beq.n	8001a9c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001a76:	4b0d      	ldr	r3, [pc, #52]	; (8001aac <xQueueGenericReset+0xcc>)
 8001a78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	f3bf 8f4f 	dsb	sy
 8001a82:	f3bf 8f6f 	isb	sy
 8001a86:	e009      	b.n	8001a9c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	3310      	adds	r3, #16
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fef3 	bl	8001878 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	3324      	adds	r3, #36	; 0x24
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff feee 	bl	8001878 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001a9c:	f002 f83c 	bl	8003b18 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001aa0:	2301      	movs	r3, #1
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	e000ed04 	.word	0xe000ed04

08001ab0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08e      	sub	sp, #56	; 0x38
 8001ab4:	af02      	add	r7, sp, #8
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
 8001abc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d109      	bne.n	8001ad8 <xQueueGenericCreateStatic+0x28>
 8001ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ac8:	f383 8811 	msr	BASEPRI, r3
 8001acc:	f3bf 8f6f 	isb	sy
 8001ad0:	f3bf 8f4f 	dsb	sy
 8001ad4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ad6:	e7fe      	b.n	8001ad6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d109      	bne.n	8001af2 <xQueueGenericCreateStatic+0x42>
 8001ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ae2:	f383 8811 	msr	BASEPRI, r3
 8001ae6:	f3bf 8f6f 	isb	sy
 8001aea:	f3bf 8f4f 	dsb	sy
 8001aee:	627b      	str	r3, [r7, #36]	; 0x24
 8001af0:	e7fe      	b.n	8001af0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d002      	beq.n	8001afe <xQueueGenericCreateStatic+0x4e>
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <xQueueGenericCreateStatic+0x52>
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <xQueueGenericCreateStatic+0x54>
 8001b02:	2300      	movs	r3, #0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d109      	bne.n	8001b1c <xQueueGenericCreateStatic+0x6c>
 8001b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b0c:	f383 8811 	msr	BASEPRI, r3
 8001b10:	f3bf 8f6f 	isb	sy
 8001b14:	f3bf 8f4f 	dsb	sy
 8001b18:	623b      	str	r3, [r7, #32]
 8001b1a:	e7fe      	b.n	8001b1a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d102      	bne.n	8001b28 <xQueueGenericCreateStatic+0x78>
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d101      	bne.n	8001b2c <xQueueGenericCreateStatic+0x7c>
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e000      	b.n	8001b2e <xQueueGenericCreateStatic+0x7e>
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d109      	bne.n	8001b46 <xQueueGenericCreateStatic+0x96>
 8001b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b36:	f383 8811 	msr	BASEPRI, r3
 8001b3a:	f3bf 8f6f 	isb	sy
 8001b3e:	f3bf 8f4f 	dsb	sy
 8001b42:	61fb      	str	r3, [r7, #28]
 8001b44:	e7fe      	b.n	8001b44 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001b46:	2348      	movs	r3, #72	; 0x48
 8001b48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	2b48      	cmp	r3, #72	; 0x48
 8001b4e:	d009      	beq.n	8001b64 <xQueueGenericCreateStatic+0xb4>
 8001b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b54:	f383 8811 	msr	BASEPRI, r3
 8001b58:	f3bf 8f6f 	isb	sy
 8001b5c:	f3bf 8f4f 	dsb	sy
 8001b60:	61bb      	str	r3, [r7, #24]
 8001b62:	e7fe      	b.n	8001b62 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001b64:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d00d      	beq.n	8001b8c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001b78:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	4613      	mov	r3, r2
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	68f8      	ldr	r0, [r7, #12]
 8001b88:	f000 f805 	bl	8001b96 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3730      	adds	r7, #48	; 0x30
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b084      	sub	sp, #16
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	607a      	str	r2, [r7, #4]
 8001ba2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d103      	bne.n	8001bb2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	e002      	b.n	8001bb8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	687a      	ldr	r2, [r7, #4]
 8001bb6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	68ba      	ldr	r2, [r7, #8]
 8001bc2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	69b8      	ldr	r0, [r7, #24]
 8001bc8:	f7ff ff0a 	bl	80019e0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001bcc:	bf00      	nop
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08e      	sub	sp, #56	; 0x38
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
 8001be0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001be2:	2300      	movs	r3, #0
 8001be4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d109      	bne.n	8001c04 <xQueueGenericSend+0x30>
 8001bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bf4:	f383 8811 	msr	BASEPRI, r3
 8001bf8:	f3bf 8f6f 	isb	sy
 8001bfc:	f3bf 8f4f 	dsb	sy
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c02:	e7fe      	b.n	8001c02 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d103      	bne.n	8001c12 <xQueueGenericSend+0x3e>
 8001c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <xQueueGenericSend+0x42>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <xQueueGenericSend+0x44>
 8001c16:	2300      	movs	r3, #0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d109      	bne.n	8001c30 <xQueueGenericSend+0x5c>
 8001c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c20:	f383 8811 	msr	BASEPRI, r3
 8001c24:	f3bf 8f6f 	isb	sy
 8001c28:	f3bf 8f4f 	dsb	sy
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c2e:	e7fe      	b.n	8001c2e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d103      	bne.n	8001c3e <xQueueGenericSend+0x6a>
 8001c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d101      	bne.n	8001c42 <xQueueGenericSend+0x6e>
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e000      	b.n	8001c44 <xQueueGenericSend+0x70>
 8001c42:	2300      	movs	r3, #0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d109      	bne.n	8001c5c <xQueueGenericSend+0x88>
 8001c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c4c:	f383 8811 	msr	BASEPRI, r3
 8001c50:	f3bf 8f6f 	isb	sy
 8001c54:	f3bf 8f4f 	dsb	sy
 8001c58:	623b      	str	r3, [r7, #32]
 8001c5a:	e7fe      	b.n	8001c5a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001c5c:	f001 f9d4 	bl	8003008 <xTaskGetSchedulerState>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d102      	bne.n	8001c6c <xQueueGenericSend+0x98>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <xQueueGenericSend+0x9c>
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e000      	b.n	8001c72 <xQueueGenericSend+0x9e>
 8001c70:	2300      	movs	r3, #0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d109      	bne.n	8001c8a <xQueueGenericSend+0xb6>
 8001c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c7a:	f383 8811 	msr	BASEPRI, r3
 8001c7e:	f3bf 8f6f 	isb	sy
 8001c82:	f3bf 8f4f 	dsb	sy
 8001c86:	61fb      	str	r3, [r7, #28]
 8001c88:	e7fe      	b.n	8001c88 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001c8a:	f001 ff17 	bl	8003abc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d302      	bcc.n	8001ca0 <xQueueGenericSend+0xcc>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d129      	bne.n	8001cf4 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	68b9      	ldr	r1, [r7, #8]
 8001ca4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001ca6:	f000 f9ff 	bl	80020a8 <prvCopyDataToQueue>
 8001caa:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d010      	beq.n	8001cd6 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb6:	3324      	adds	r3, #36	; 0x24
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 ffef 	bl	8002c9c <xTaskRemoveFromEventList>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d013      	beq.n	8001cec <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001cc4:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <xQueueGenericSend+0x1f0>)
 8001cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	f3bf 8f4f 	dsb	sy
 8001cd0:	f3bf 8f6f 	isb	sy
 8001cd4:	e00a      	b.n	8001cec <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d007      	beq.n	8001cec <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001cdc:	4b39      	ldr	r3, [pc, #228]	; (8001dc4 <xQueueGenericSend+0x1f0>)
 8001cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	f3bf 8f4f 	dsb	sy
 8001ce8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001cec:	f001 ff14 	bl	8003b18 <vPortExitCritical>
				return pdPASS;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e063      	b.n	8001dbc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d103      	bne.n	8001d02 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001cfa:	f001 ff0d 	bl	8003b18 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	e05c      	b.n	8001dbc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001d02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d106      	bne.n	8001d16 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f001 f827 	bl	8002d60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001d12:	2301      	movs	r3, #1
 8001d14:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001d16:	f001 feff 	bl	8003b18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001d1a:	f000 fda5 	bl	8002868 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d1e:	f001 fecd 	bl	8003abc <vPortEnterCritical>
 8001d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d28:	b25b      	sxtb	r3, r3
 8001d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d2e:	d103      	bne.n	8001d38 <xQueueGenericSend+0x164>
 8001d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d32:	2200      	movs	r2, #0
 8001d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d3e:	b25b      	sxtb	r3, r3
 8001d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d44:	d103      	bne.n	8001d4e <xQueueGenericSend+0x17a>
 8001d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d4e:	f001 fee3 	bl	8003b18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d52:	1d3a      	adds	r2, r7, #4
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f001 f816 	bl	8002d8c <xTaskCheckForTimeOut>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d124      	bne.n	8001db0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001d66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d68:	f000 fa96 	bl	8002298 <prvIsQueueFull>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d018      	beq.n	8001da4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001d72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d74:	3310      	adds	r3, #16
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	4611      	mov	r1, r2
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 ff40 	bl	8002c00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001d80:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d82:	f000 fa21 	bl	80021c8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001d86:	f000 fd7d 	bl	8002884 <xTaskResumeAll>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f47f af7c 	bne.w	8001c8a <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001d92:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <xQueueGenericSend+0x1f0>)
 8001d94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	f3bf 8f4f 	dsb	sy
 8001d9e:	f3bf 8f6f 	isb	sy
 8001da2:	e772      	b.n	8001c8a <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001da4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001da6:	f000 fa0f 	bl	80021c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001daa:	f000 fd6b 	bl	8002884 <xTaskResumeAll>
 8001dae:	e76c      	b.n	8001c8a <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001db0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001db2:	f000 fa09 	bl	80021c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001db6:	f000 fd65 	bl	8002884 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001dba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3738      	adds	r7, #56	; 0x38
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	e000ed04 	.word	0xe000ed04

08001dc8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08e      	sub	sp, #56	; 0x38
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
 8001dd4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d109      	bne.n	8001df4 <xQueueGenericSendFromISR+0x2c>
 8001de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001de4:	f383 8811 	msr	BASEPRI, r3
 8001de8:	f3bf 8f6f 	isb	sy
 8001dec:	f3bf 8f4f 	dsb	sy
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
 8001df2:	e7fe      	b.n	8001df2 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d103      	bne.n	8001e02 <xQueueGenericSendFromISR+0x3a>
 8001dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <xQueueGenericSendFromISR+0x3e>
 8001e02:	2301      	movs	r3, #1
 8001e04:	e000      	b.n	8001e08 <xQueueGenericSendFromISR+0x40>
 8001e06:	2300      	movs	r3, #0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d109      	bne.n	8001e20 <xQueueGenericSendFromISR+0x58>
 8001e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e10:	f383 8811 	msr	BASEPRI, r3
 8001e14:	f3bf 8f6f 	isb	sy
 8001e18:	f3bf 8f4f 	dsb	sy
 8001e1c:	623b      	str	r3, [r7, #32]
 8001e1e:	e7fe      	b.n	8001e1e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d103      	bne.n	8001e2e <xQueueGenericSendFromISR+0x66>
 8001e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d101      	bne.n	8001e32 <xQueueGenericSendFromISR+0x6a>
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <xQueueGenericSendFromISR+0x6c>
 8001e32:	2300      	movs	r3, #0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d109      	bne.n	8001e4c <xQueueGenericSendFromISR+0x84>
 8001e38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e3c:	f383 8811 	msr	BASEPRI, r3
 8001e40:	f3bf 8f6f 	isb	sy
 8001e44:	f3bf 8f4f 	dsb	sy
 8001e48:	61fb      	str	r3, [r7, #28]
 8001e4a:	e7fe      	b.n	8001e4a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001e4c:	f001 ff12 	bl	8003c74 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001e50:	f3ef 8211 	mrs	r2, BASEPRI
 8001e54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e58:	f383 8811 	msr	BASEPRI, r3
 8001e5c:	f3bf 8f6f 	isb	sy
 8001e60:	f3bf 8f4f 	dsb	sy
 8001e64:	61ba      	str	r2, [r7, #24]
 8001e66:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001e68:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001e6a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d302      	bcc.n	8001e7e <xQueueGenericSendFromISR+0xb6>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d12c      	bne.n	8001ed8 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	68b9      	ldr	r1, [r7, #8]
 8001e8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e8e:	f000 f90b 	bl	80020a8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001e92:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e9a:	d112      	bne.n	8001ec2 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d016      	beq.n	8001ed2 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ea6:	3324      	adds	r3, #36	; 0x24
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 fef7 	bl	8002c9c <xTaskRemoveFromEventList>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d00e      	beq.n	8001ed2 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d00b      	beq.n	8001ed2 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	e007      	b.n	8001ed2 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001ec2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	b25a      	sxtb	r2, r3
 8001ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ece:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001ed6:	e001      	b.n	8001edc <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	637b      	str	r3, [r7, #52]	; 0x34
 8001edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ede:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3738      	adds	r7, #56	; 0x38
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08c      	sub	sp, #48	; 0x30
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <xQueueReceive+0x2e>
	__asm volatile
 8001f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f0e:	f383 8811 	msr	BASEPRI, r3
 8001f12:	f3bf 8f6f 	isb	sy
 8001f16:	f3bf 8f4f 	dsb	sy
 8001f1a:	623b      	str	r3, [r7, #32]
 8001f1c:	e7fe      	b.n	8001f1c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d103      	bne.n	8001f2c <xQueueReceive+0x3c>
 8001f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d101      	bne.n	8001f30 <xQueueReceive+0x40>
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e000      	b.n	8001f32 <xQueueReceive+0x42>
 8001f30:	2300      	movs	r3, #0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d109      	bne.n	8001f4a <xQueueReceive+0x5a>
 8001f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f3a:	f383 8811 	msr	BASEPRI, r3
 8001f3e:	f3bf 8f6f 	isb	sy
 8001f42:	f3bf 8f4f 	dsb	sy
 8001f46:	61fb      	str	r3, [r7, #28]
 8001f48:	e7fe      	b.n	8001f48 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f4a:	f001 f85d 	bl	8003008 <xTaskGetSchedulerState>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d102      	bne.n	8001f5a <xQueueReceive+0x6a>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <xQueueReceive+0x6e>
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <xQueueReceive+0x70>
 8001f5e:	2300      	movs	r3, #0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d109      	bne.n	8001f78 <xQueueReceive+0x88>
 8001f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f68:	f383 8811 	msr	BASEPRI, r3
 8001f6c:	f3bf 8f6f 	isb	sy
 8001f70:	f3bf 8f4f 	dsb	sy
 8001f74:	61bb      	str	r3, [r7, #24]
 8001f76:	e7fe      	b.n	8001f76 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001f78:	f001 fda0 	bl	8003abc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d01f      	beq.n	8001fc8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001f88:	68b9      	ldr	r1, [r7, #8]
 8001f8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f8c:	f000 f8f6 	bl	800217c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	1e5a      	subs	r2, r3, #1
 8001f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f96:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f9a:	691b      	ldr	r3, [r3, #16]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d00f      	beq.n	8001fc0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa2:	3310      	adds	r3, #16
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f000 fe79 	bl	8002c9c <xTaskRemoveFromEventList>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d007      	beq.n	8001fc0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001fb0:	4b3c      	ldr	r3, [pc, #240]	; (80020a4 <xQueueReceive+0x1b4>)
 8001fb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	f3bf 8f4f 	dsb	sy
 8001fbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001fc0:	f001 fdaa 	bl	8003b18 <vPortExitCritical>
				return pdPASS;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	e069      	b.n	800209c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d103      	bne.n	8001fd6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001fce:	f001 fda3 	bl	8003b18 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	e062      	b.n	800209c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d106      	bne.n	8001fea <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001fdc:	f107 0310 	add.w	r3, r7, #16
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f000 febd 	bl	8002d60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001fea:	f001 fd95 	bl	8003b18 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001fee:	f000 fc3b 	bl	8002868 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ff2:	f001 fd63 	bl	8003abc <vPortEnterCritical>
 8001ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ffc:	b25b      	sxtb	r3, r3
 8001ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002002:	d103      	bne.n	800200c <xQueueReceive+0x11c>
 8002004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800200c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800200e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002012:	b25b      	sxtb	r3, r3
 8002014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002018:	d103      	bne.n	8002022 <xQueueReceive+0x132>
 800201a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800201c:	2200      	movs	r2, #0
 800201e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002022:	f001 fd79 	bl	8003b18 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002026:	1d3a      	adds	r2, r7, #4
 8002028:	f107 0310 	add.w	r3, r7, #16
 800202c:	4611      	mov	r1, r2
 800202e:	4618      	mov	r0, r3
 8002030:	f000 feac 	bl	8002d8c <xTaskCheckForTimeOut>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d123      	bne.n	8002082 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800203a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800203c:	f000 f916 	bl	800226c <prvIsQueueEmpty>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d017      	beq.n	8002076 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002048:	3324      	adds	r3, #36	; 0x24
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	4611      	mov	r1, r2
 800204e:	4618      	mov	r0, r3
 8002050:	f000 fdd6 	bl	8002c00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002054:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002056:	f000 f8b7 	bl	80021c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800205a:	f000 fc13 	bl	8002884 <xTaskResumeAll>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d189      	bne.n	8001f78 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002064:	4b0f      	ldr	r3, [pc, #60]	; (80020a4 <xQueueReceive+0x1b4>)
 8002066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	f3bf 8f4f 	dsb	sy
 8002070:	f3bf 8f6f 	isb	sy
 8002074:	e780      	b.n	8001f78 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002076:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002078:	f000 f8a6 	bl	80021c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800207c:	f000 fc02 	bl	8002884 <xTaskResumeAll>
 8002080:	e77a      	b.n	8001f78 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002082:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002084:	f000 f8a0 	bl	80021c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002088:	f000 fbfc 	bl	8002884 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800208c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800208e:	f000 f8ed 	bl	800226c <prvIsQueueEmpty>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	f43f af6f 	beq.w	8001f78 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800209a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800209c:	4618      	mov	r0, r3
 800209e:	3730      	adds	r7, #48	; 0x30
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	e000ed04 	.word	0xe000ed04

080020a8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020bc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d10d      	bne.n	80020e2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d14d      	bne.n	800216a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 ffb6 	bl	8003044 <xTaskPriorityDisinherit>
 80020d8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	e043      	b.n	800216a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d119      	bne.n	800211c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6858      	ldr	r0, [r3, #4]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f0:	461a      	mov	r2, r3
 80020f2:	68b9      	ldr	r1, [r7, #8]
 80020f4:	f001 fed8 	bl	8003ea8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	441a      	add	r2, r3
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	429a      	cmp	r2, r3
 8002110:	d32b      	bcc.n	800216a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	e026      	b.n	800216a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	68d8      	ldr	r0, [r3, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002124:	461a      	mov	r2, r3
 8002126:	68b9      	ldr	r1, [r7, #8]
 8002128:	f001 febe 	bl	8003ea8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	68da      	ldr	r2, [r3, #12]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	425b      	negs	r3, r3
 8002136:	441a      	add	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d207      	bcs.n	8002158 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	425b      	negs	r3, r3
 8002152:	441a      	add	r2, r3
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b02      	cmp	r3, #2
 800215c:	d105      	bne.n	800216a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d002      	beq.n	800216a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	3b01      	subs	r3, #1
 8002168:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002172:	697b      	ldr	r3, [r7, #20]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d018      	beq.n	80021c0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68da      	ldr	r2, [r3, #12]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	441a      	add	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d303      	bcc.n	80021b0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68d9      	ldr	r1, [r3, #12]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	461a      	mov	r2, r3
 80021ba:	6838      	ldr	r0, [r7, #0]
 80021bc:	f001 fe74 	bl	8003ea8 <memcpy>
	}
}
 80021c0:	bf00      	nop
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80021d0:	f001 fc74 	bl	8003abc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021da:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80021dc:	e011      	b.n	8002202 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d012      	beq.n	800220c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	3324      	adds	r3, #36	; 0x24
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 fd56 	bl	8002c9c <xTaskRemoveFromEventList>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80021f6:	f000 fe29 	bl	8002e4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	3b01      	subs	r3, #1
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002206:	2b00      	cmp	r3, #0
 8002208:	dce9      	bgt.n	80021de <prvUnlockQueue+0x16>
 800220a:	e000      	b.n	800220e <prvUnlockQueue+0x46>
					break;
 800220c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	22ff      	movs	r2, #255	; 0xff
 8002212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002216:	f001 fc7f 	bl	8003b18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800221a:	f001 fc4f 	bl	8003abc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002224:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002226:	e011      	b.n	800224c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d012      	beq.n	8002256 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3310      	adds	r3, #16
 8002234:	4618      	mov	r0, r3
 8002236:	f000 fd31 	bl	8002c9c <xTaskRemoveFromEventList>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002240:	f000 fe04 	bl	8002e4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002244:	7bbb      	ldrb	r3, [r7, #14]
 8002246:	3b01      	subs	r3, #1
 8002248:	b2db      	uxtb	r3, r3
 800224a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800224c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002250:	2b00      	cmp	r3, #0
 8002252:	dce9      	bgt.n	8002228 <prvUnlockQueue+0x60>
 8002254:	e000      	b.n	8002258 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002256:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	22ff      	movs	r2, #255	; 0xff
 800225c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002260:	f001 fc5a 	bl	8003b18 <vPortExitCritical>
}
 8002264:	bf00      	nop
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002274:	f001 fc22 	bl	8003abc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227c:	2b00      	cmp	r3, #0
 800227e:	d102      	bne.n	8002286 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002280:	2301      	movs	r3, #1
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	e001      	b.n	800228a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800228a:	f001 fc45 	bl	8003b18 <vPortExitCritical>

	return xReturn;
 800228e:	68fb      	ldr	r3, [r7, #12]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3710      	adds	r7, #16
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80022a0:	f001 fc0c 	bl	8003abc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d102      	bne.n	80022b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80022b0:	2301      	movs	r3, #1
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	e001      	b.n	80022ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80022ba:	f001 fc2d 	bl	8003b18 <vPortExitCritical>

	return xReturn;
 80022be:	68fb      	ldr	r3, [r7, #12]
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80022d2:	2300      	movs	r3, #0
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	e014      	b.n	8002302 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80022d8:	4a0e      	ldr	r2, [pc, #56]	; (8002314 <vQueueAddToRegistry+0x4c>)
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d10b      	bne.n	80022fc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80022e4:	490b      	ldr	r1, [pc, #44]	; (8002314 <vQueueAddToRegistry+0x4c>)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80022ee:	4a09      	ldr	r2, [pc, #36]	; (8002314 <vQueueAddToRegistry+0x4c>)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4413      	add	r3, r2
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80022fa:	e005      	b.n	8002308 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	3301      	adds	r3, #1
 8002300:	60fb      	str	r3, [r7, #12]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2b07      	cmp	r3, #7
 8002306:	d9e7      	bls.n	80022d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002308:	bf00      	nop
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	20000a3c 	.word	0x20000a3c

08002318 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002328:	f001 fbc8 	bl	8003abc <vPortEnterCritical>
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002332:	b25b      	sxtb	r3, r3
 8002334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002338:	d103      	bne.n	8002342 <vQueueWaitForMessageRestricted+0x2a>
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002348:	b25b      	sxtb	r3, r3
 800234a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234e:	d103      	bne.n	8002358 <vQueueWaitForMessageRestricted+0x40>
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	2200      	movs	r2, #0
 8002354:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002358:	f001 fbde 	bl	8003b18 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002360:	2b00      	cmp	r3, #0
 8002362:	d106      	bne.n	8002372 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	3324      	adds	r3, #36	; 0x24
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	68b9      	ldr	r1, [r7, #8]
 800236c:	4618      	mov	r0, r3
 800236e:	f000 fc6b 	bl	8002c48 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002372:	6978      	ldr	r0, [r7, #20]
 8002374:	f7ff ff28 	bl	80021c8 <prvUnlockQueue>
	}
 8002378:	bf00      	nop
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08e      	sub	sp, #56	; 0x38
 8002384:	af04      	add	r7, sp, #16
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
 800238c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800238e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002390:	2b00      	cmp	r3, #0
 8002392:	d109      	bne.n	80023a8 <xTaskCreateStatic+0x28>
 8002394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002398:	f383 8811 	msr	BASEPRI, r3
 800239c:	f3bf 8f6f 	isb	sy
 80023a0:	f3bf 8f4f 	dsb	sy
 80023a4:	623b      	str	r3, [r7, #32]
 80023a6:	e7fe      	b.n	80023a6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80023a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d109      	bne.n	80023c2 <xTaskCreateStatic+0x42>
 80023ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023b2:	f383 8811 	msr	BASEPRI, r3
 80023b6:	f3bf 8f6f 	isb	sy
 80023ba:	f3bf 8f4f 	dsb	sy
 80023be:	61fb      	str	r3, [r7, #28]
 80023c0:	e7fe      	b.n	80023c0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80023c2:	2354      	movs	r3, #84	; 0x54
 80023c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	2b54      	cmp	r3, #84	; 0x54
 80023ca:	d009      	beq.n	80023e0 <xTaskCreateStatic+0x60>
 80023cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023d0:	f383 8811 	msr	BASEPRI, r3
 80023d4:	f3bf 8f6f 	isb	sy
 80023d8:	f3bf 8f4f 	dsb	sy
 80023dc:	61bb      	str	r3, [r7, #24]
 80023de:	e7fe      	b.n	80023de <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80023e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80023e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d01e      	beq.n	8002426 <xTaskCreateStatic+0xa6>
 80023e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d01b      	beq.n	8002426 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80023ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80023f6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80023f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023fa:	2202      	movs	r2, #2
 80023fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002400:	2300      	movs	r3, #0
 8002402:	9303      	str	r3, [sp, #12]
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	9302      	str	r3, [sp, #8]
 8002408:	f107 0314 	add.w	r3, r7, #20
 800240c:	9301      	str	r3, [sp, #4]
 800240e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	68b9      	ldr	r1, [r7, #8]
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 f80b 	bl	8002434 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800241e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002420:	f000 f88e 	bl	8002540 <prvAddNewTaskToReadyList>
 8002424:	e001      	b.n	800242a <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800242a:	697b      	ldr	r3, [r7, #20]
	}
 800242c:	4618      	mov	r0, r3
 800242e:	3728      	adds	r7, #40	; 0x28
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b088      	sub	sp, #32
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002444:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800244c:	3b01      	subs	r3, #1
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	4413      	add	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	f023 0307 	bic.w	r3, r3, #7
 800245a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	2b00      	cmp	r3, #0
 8002464:	d009      	beq.n	800247a <prvInitialiseNewTask+0x46>
 8002466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	617b      	str	r3, [r7, #20]
 8002478:	e7fe      	b.n	8002478 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d01f      	beq.n	80024c0 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
 8002484:	e012      	b.n	80024ac <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	4413      	add	r3, r2
 800248c:	7819      	ldrb	r1, [r3, #0]
 800248e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002490:	69fb      	ldr	r3, [r7, #28]
 8002492:	4413      	add	r3, r2
 8002494:	3334      	adds	r3, #52	; 0x34
 8002496:	460a      	mov	r2, r1
 8002498:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800249a:	68ba      	ldr	r2, [r7, #8]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	4413      	add	r3, r2
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d006      	beq.n	80024b4 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80024a6:	69fb      	ldr	r3, [r7, #28]
 80024a8:	3301      	adds	r3, #1
 80024aa:	61fb      	str	r3, [r7, #28]
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	2b0f      	cmp	r3, #15
 80024b0:	d9e9      	bls.n	8002486 <prvInitialiseNewTask+0x52>
 80024b2:	e000      	b.n	80024b6 <prvInitialiseNewTask+0x82>
			{
				break;
 80024b4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80024b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024be:	e003      	b.n	80024c8 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80024c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80024c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ca:	2b06      	cmp	r3, #6
 80024cc:	d901      	bls.n	80024d2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80024ce:	2306      	movs	r3, #6
 80024d0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80024d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024d6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80024d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024dc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80024de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e0:	2200      	movs	r2, #0
 80024e2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80024e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024e6:	3304      	adds	r3, #4
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff f9e5 	bl	80018b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80024ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f0:	3318      	adds	r3, #24
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff f9e0 	bl	80018b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80024f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024fc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002500:	f1c3 0207 	rsb	r2, r3, #7
 8002504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002506:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800250c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800250e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002510:	2200      	movs	r2, #0
 8002512:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002516:	2200      	movs	r2, #0
 8002518:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800251c:	683a      	ldr	r2, [r7, #0]
 800251e:	68f9      	ldr	r1, [r7, #12]
 8002520:	69b8      	ldr	r0, [r7, #24]
 8002522:	f001 f9a7 	bl	8003874 <pxPortInitialiseStack>
 8002526:	4602      	mov	r2, r0
 8002528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800252a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800252c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002536:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002538:	bf00      	nop
 800253a:	3720      	adds	r7, #32
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}

08002540 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002548:	f001 fab8 	bl	8003abc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800254c:	4b2a      	ldr	r3, [pc, #168]	; (80025f8 <prvAddNewTaskToReadyList+0xb8>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	3301      	adds	r3, #1
 8002552:	4a29      	ldr	r2, [pc, #164]	; (80025f8 <prvAddNewTaskToReadyList+0xb8>)
 8002554:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002556:	4b29      	ldr	r3, [pc, #164]	; (80025fc <prvAddNewTaskToReadyList+0xbc>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d109      	bne.n	8002572 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800255e:	4a27      	ldr	r2, [pc, #156]	; (80025fc <prvAddNewTaskToReadyList+0xbc>)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002564:	4b24      	ldr	r3, [pc, #144]	; (80025f8 <prvAddNewTaskToReadyList+0xb8>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b01      	cmp	r3, #1
 800256a:	d110      	bne.n	800258e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800256c:	f000 fc92 	bl	8002e94 <prvInitialiseTaskLists>
 8002570:	e00d      	b.n	800258e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002572:	4b23      	ldr	r3, [pc, #140]	; (8002600 <prvAddNewTaskToReadyList+0xc0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800257a:	4b20      	ldr	r3, [pc, #128]	; (80025fc <prvAddNewTaskToReadyList+0xbc>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002584:	429a      	cmp	r2, r3
 8002586:	d802      	bhi.n	800258e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002588:	4a1c      	ldr	r2, [pc, #112]	; (80025fc <prvAddNewTaskToReadyList+0xbc>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800258e:	4b1d      	ldr	r3, [pc, #116]	; (8002604 <prvAddNewTaskToReadyList+0xc4>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	3301      	adds	r3, #1
 8002594:	4a1b      	ldr	r2, [pc, #108]	; (8002604 <prvAddNewTaskToReadyList+0xc4>)
 8002596:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259c:	2201      	movs	r2, #1
 800259e:	409a      	lsls	r2, r3
 80025a0:	4b19      	ldr	r3, [pc, #100]	; (8002608 <prvAddNewTaskToReadyList+0xc8>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	4a18      	ldr	r2, [pc, #96]	; (8002608 <prvAddNewTaskToReadyList+0xc8>)
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025ae:	4613      	mov	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	4413      	add	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	4a15      	ldr	r2, [pc, #84]	; (800260c <prvAddNewTaskToReadyList+0xcc>)
 80025b8:	441a      	add	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3304      	adds	r3, #4
 80025be:	4619      	mov	r1, r3
 80025c0:	4610      	mov	r0, r2
 80025c2:	f7ff f986 	bl	80018d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80025c6:	f001 faa7 	bl	8003b18 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80025ca:	4b0d      	ldr	r3, [pc, #52]	; (8002600 <prvAddNewTaskToReadyList+0xc0>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d00e      	beq.n	80025f0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <prvAddNewTaskToReadyList+0xbc>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025dc:	429a      	cmp	r2, r3
 80025de:	d207      	bcs.n	80025f0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80025e0:	4b0b      	ldr	r3, [pc, #44]	; (8002610 <prvAddNewTaskToReadyList+0xd0>)
 80025e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	f3bf 8f4f 	dsb	sy
 80025ec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80025f0:	bf00      	nop
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	2000083c 	.word	0x2000083c
 80025fc:	2000073c 	.word	0x2000073c
 8002600:	20000848 	.word	0x20000848
 8002604:	20000858 	.word	0x20000858
 8002608:	20000844 	.word	0x20000844
 800260c:	20000740 	.word	0x20000740
 8002610:	e000ed04 	.word	0xe000ed04

08002614 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800261c:	2300      	movs	r3, #0
 800261e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d016      	beq.n	8002654 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002626:	4b13      	ldr	r3, [pc, #76]	; (8002674 <vTaskDelay+0x60>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d009      	beq.n	8002642 <vTaskDelay+0x2e>
 800262e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002632:	f383 8811 	msr	BASEPRI, r3
 8002636:	f3bf 8f6f 	isb	sy
 800263a:	f3bf 8f4f 	dsb	sy
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	e7fe      	b.n	8002640 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002642:	f000 f911 	bl	8002868 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002646:	2100      	movs	r1, #0
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f000 fd7f 	bl	800314c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800264e:	f000 f919 	bl	8002884 <xTaskResumeAll>
 8002652:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d107      	bne.n	800266a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800265a:	4b07      	ldr	r3, [pc, #28]	; (8002678 <vTaskDelay+0x64>)
 800265c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	f3bf 8f4f 	dsb	sy
 8002666:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000864 	.word	0x20000864
 8002678:	e000ed04 	.word	0xe000ed04

0800267c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002684:	f001 fa1a 	bl	8003abc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d102      	bne.n	8002694 <vTaskSuspend+0x18>
 800268e:	4b3c      	ldr	r3, [pc, #240]	; (8002780 <vTaskSuspend+0x104>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	e000      	b.n	8002696 <vTaskSuspend+0x1a>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	3304      	adds	r3, #4
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff f975 	bl	800198c <uxListRemove>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d115      	bne.n	80026d4 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ac:	4935      	ldr	r1, [pc, #212]	; (8002784 <vTaskSuspend+0x108>)
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	440b      	add	r3, r1
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d10a      	bne.n	80026d4 <vTaskSuspend+0x58>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c2:	2201      	movs	r2, #1
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	43da      	mvns	r2, r3
 80026ca:	4b2f      	ldr	r3, [pc, #188]	; (8002788 <vTaskSuspend+0x10c>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4013      	ands	r3, r2
 80026d0:	4a2d      	ldr	r2, [pc, #180]	; (8002788 <vTaskSuspend+0x10c>)
 80026d2:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d004      	beq.n	80026e6 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	3318      	adds	r3, #24
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff f953 	bl	800198c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	3304      	adds	r3, #4
 80026ea:	4619      	mov	r1, r3
 80026ec:	4827      	ldr	r0, [pc, #156]	; (800278c <vTaskSuspend+0x110>)
 80026ee:	f7ff f8f0 	bl	80018d2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d103      	bne.n	8002706 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8002706:	f001 fa07 	bl	8003b18 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800270a:	4b21      	ldr	r3, [pc, #132]	; (8002790 <vTaskSuspend+0x114>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d005      	beq.n	800271e <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8002712:	f001 f9d3 	bl	8003abc <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8002716:	f000 fc57 	bl	8002fc8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800271a:	f001 f9fd 	bl	8003b18 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800271e:	4b18      	ldr	r3, [pc, #96]	; (8002780 <vTaskSuspend+0x104>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68fa      	ldr	r2, [r7, #12]
 8002724:	429a      	cmp	r2, r3
 8002726:	d126      	bne.n	8002776 <vTaskSuspend+0xfa>
		{
			if( xSchedulerRunning != pdFALSE )
 8002728:	4b19      	ldr	r3, [pc, #100]	; (8002790 <vTaskSuspend+0x114>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d016      	beq.n	800275e <vTaskSuspend+0xe2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8002730:	4b18      	ldr	r3, [pc, #96]	; (8002794 <vTaskSuspend+0x118>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d009      	beq.n	800274c <vTaskSuspend+0xd0>
 8002738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800273c:	f383 8811 	msr	BASEPRI, r3
 8002740:	f3bf 8f6f 	isb	sy
 8002744:	f3bf 8f4f 	dsb	sy
 8002748:	60bb      	str	r3, [r7, #8]
 800274a:	e7fe      	b.n	800274a <vTaskSuspend+0xce>
				portYIELD_WITHIN_API();
 800274c:	4b12      	ldr	r3, [pc, #72]	; (8002798 <vTaskSuspend+0x11c>)
 800274e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	f3bf 8f4f 	dsb	sy
 8002758:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800275c:	e00b      	b.n	8002776 <vTaskSuspend+0xfa>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800275e:	4b0b      	ldr	r3, [pc, #44]	; (800278c <vTaskSuspend+0x110>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	4b0e      	ldr	r3, [pc, #56]	; (800279c <vTaskSuspend+0x120>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d103      	bne.n	8002772 <vTaskSuspend+0xf6>
					pxCurrentTCB = NULL;
 800276a:	4b05      	ldr	r3, [pc, #20]	; (8002780 <vTaskSuspend+0x104>)
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
	}
 8002770:	e001      	b.n	8002776 <vTaskSuspend+0xfa>
					vTaskSwitchContext();
 8002772:	f000 f9eb 	bl	8002b4c <vTaskSwitchContext>
	}
 8002776:	bf00      	nop
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
 800277e:	bf00      	nop
 8002780:	2000073c 	.word	0x2000073c
 8002784:	20000740 	.word	0x20000740
 8002788:	20000844 	.word	0x20000844
 800278c:	20000828 	.word	0x20000828
 8002790:	20000848 	.word	0x20000848
 8002794:	20000864 	.word	0x20000864
 8002798:	e000ed04 	.word	0xe000ed04
 800279c:	2000083c 	.word	0x2000083c

080027a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b08a      	sub	sp, #40	; 0x28
 80027a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80027ae:	463a      	mov	r2, r7
 80027b0:	1d39      	adds	r1, r7, #4
 80027b2:	f107 0308 	add.w	r3, r7, #8
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fd fe8a 	bl	80004d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80027bc:	6839      	ldr	r1, [r7, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68ba      	ldr	r2, [r7, #8]
 80027c2:	9202      	str	r2, [sp, #8]
 80027c4:	9301      	str	r3, [sp, #4]
 80027c6:	2300      	movs	r3, #0
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	2300      	movs	r3, #0
 80027cc:	460a      	mov	r2, r1
 80027ce:	4920      	ldr	r1, [pc, #128]	; (8002850 <vTaskStartScheduler+0xb0>)
 80027d0:	4820      	ldr	r0, [pc, #128]	; (8002854 <vTaskStartScheduler+0xb4>)
 80027d2:	f7ff fdd5 	bl	8002380 <xTaskCreateStatic>
 80027d6:	4602      	mov	r2, r0
 80027d8:	4b1f      	ldr	r3, [pc, #124]	; (8002858 <vTaskStartScheduler+0xb8>)
 80027da:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80027dc:	4b1e      	ldr	r3, [pc, #120]	; (8002858 <vTaskStartScheduler+0xb8>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d002      	beq.n	80027ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80027e4:	2301      	movs	r3, #1
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	e001      	b.n	80027ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80027ea:	2300      	movs	r3, #0
 80027ec:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d102      	bne.n	80027fa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80027f4:	f000 fd10 	bl	8003218 <xTimerCreateTimerTask>
 80027f8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80027fa:	697b      	ldr	r3, [r7, #20]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d115      	bne.n	800282c <vTaskStartScheduler+0x8c>
 8002800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002804:	f383 8811 	msr	BASEPRI, r3
 8002808:	f3bf 8f6f 	isb	sy
 800280c:	f3bf 8f4f 	dsb	sy
 8002810:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002812:	4b12      	ldr	r3, [pc, #72]	; (800285c <vTaskStartScheduler+0xbc>)
 8002814:	f04f 32ff 	mov.w	r2, #4294967295
 8002818:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800281a:	4b11      	ldr	r3, [pc, #68]	; (8002860 <vTaskStartScheduler+0xc0>)
 800281c:	2201      	movs	r2, #1
 800281e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002820:	4b10      	ldr	r3, [pc, #64]	; (8002864 <vTaskStartScheduler+0xc4>)
 8002822:	2200      	movs	r2, #0
 8002824:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002826:	f001 f8ab 	bl	8003980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800282a:	e00d      	b.n	8002848 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002832:	d109      	bne.n	8002848 <vTaskStartScheduler+0xa8>
 8002834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002838:	f383 8811 	msr	BASEPRI, r3
 800283c:	f3bf 8f6f 	isb	sy
 8002840:	f3bf 8f4f 	dsb	sy
 8002844:	60fb      	str	r3, [r7, #12]
 8002846:	e7fe      	b.n	8002846 <vTaskStartScheduler+0xa6>
}
 8002848:	bf00      	nop
 800284a:	3718      	adds	r7, #24
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	080047d8 	.word	0x080047d8
 8002854:	08002e65 	.word	0x08002e65
 8002858:	20000860 	.word	0x20000860
 800285c:	2000085c 	.word	0x2000085c
 8002860:	20000848 	.word	0x20000848
 8002864:	20000840 	.word	0x20000840

08002868 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800286c:	4b04      	ldr	r3, [pc, #16]	; (8002880 <vTaskSuspendAll+0x18>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	3301      	adds	r3, #1
 8002872:	4a03      	ldr	r2, [pc, #12]	; (8002880 <vTaskSuspendAll+0x18>)
 8002874:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8002876:	bf00      	nop
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr
 8002880:	20000864 	.word	0x20000864

08002884 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800288a:	2300      	movs	r3, #0
 800288c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800288e:	2300      	movs	r3, #0
 8002890:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002892:	4b41      	ldr	r3, [pc, #260]	; (8002998 <xTaskResumeAll+0x114>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d109      	bne.n	80028ae <xTaskResumeAll+0x2a>
 800289a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800289e:	f383 8811 	msr	BASEPRI, r3
 80028a2:	f3bf 8f6f 	isb	sy
 80028a6:	f3bf 8f4f 	dsb	sy
 80028aa:	603b      	str	r3, [r7, #0]
 80028ac:	e7fe      	b.n	80028ac <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80028ae:	f001 f905 	bl	8003abc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80028b2:	4b39      	ldr	r3, [pc, #228]	; (8002998 <xTaskResumeAll+0x114>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	4a37      	ldr	r2, [pc, #220]	; (8002998 <xTaskResumeAll+0x114>)
 80028ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80028bc:	4b36      	ldr	r3, [pc, #216]	; (8002998 <xTaskResumeAll+0x114>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d161      	bne.n	8002988 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80028c4:	4b35      	ldr	r3, [pc, #212]	; (800299c <xTaskResumeAll+0x118>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d05d      	beq.n	8002988 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028cc:	e02e      	b.n	800292c <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80028ce:	4b34      	ldr	r3, [pc, #208]	; (80029a0 <xTaskResumeAll+0x11c>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	3318      	adds	r3, #24
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff f856 	bl	800198c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3304      	adds	r3, #4
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff f851 	bl	800198c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ee:	2201      	movs	r2, #1
 80028f0:	409a      	lsls	r2, r3
 80028f2:	4b2c      	ldr	r3, [pc, #176]	; (80029a4 <xTaskResumeAll+0x120>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	4a2a      	ldr	r2, [pc, #168]	; (80029a4 <xTaskResumeAll+0x120>)
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002900:	4613      	mov	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4413      	add	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4a27      	ldr	r2, [pc, #156]	; (80029a8 <xTaskResumeAll+0x124>)
 800290a:	441a      	add	r2, r3
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3304      	adds	r3, #4
 8002910:	4619      	mov	r1, r3
 8002912:	4610      	mov	r0, r2
 8002914:	f7fe ffdd 	bl	80018d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800291c:	4b23      	ldr	r3, [pc, #140]	; (80029ac <xTaskResumeAll+0x128>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002922:	429a      	cmp	r2, r3
 8002924:	d302      	bcc.n	800292c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8002926:	4b22      	ldr	r3, [pc, #136]	; (80029b0 <xTaskResumeAll+0x12c>)
 8002928:	2201      	movs	r2, #1
 800292a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800292c:	4b1c      	ldr	r3, [pc, #112]	; (80029a0 <xTaskResumeAll+0x11c>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d1cc      	bne.n	80028ce <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800293a:	f000 fb45 	bl	8002fc8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800293e:	4b1d      	ldr	r3, [pc, #116]	; (80029b4 <xTaskResumeAll+0x130>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d010      	beq.n	800296c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800294a:	f000 f847 	bl	80029dc <xTaskIncrementTick>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d002      	beq.n	800295a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8002954:	4b16      	ldr	r3, [pc, #88]	; (80029b0 <xTaskResumeAll+0x12c>)
 8002956:	2201      	movs	r2, #1
 8002958:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	3b01      	subs	r3, #1
 800295e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1f1      	bne.n	800294a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8002966:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <xTaskResumeAll+0x130>)
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800296c:	4b10      	ldr	r3, [pc, #64]	; (80029b0 <xTaskResumeAll+0x12c>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d009      	beq.n	8002988 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002974:	2301      	movs	r3, #1
 8002976:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002978:	4b0f      	ldr	r3, [pc, #60]	; (80029b8 <xTaskResumeAll+0x134>)
 800297a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	f3bf 8f4f 	dsb	sy
 8002984:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002988:	f001 f8c6 	bl	8003b18 <vPortExitCritical>

	return xAlreadyYielded;
 800298c:	68bb      	ldr	r3, [r7, #8]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000864 	.word	0x20000864
 800299c:	2000083c 	.word	0x2000083c
 80029a0:	200007fc 	.word	0x200007fc
 80029a4:	20000844 	.word	0x20000844
 80029a8:	20000740 	.word	0x20000740
 80029ac:	2000073c 	.word	0x2000073c
 80029b0:	20000850 	.word	0x20000850
 80029b4:	2000084c 	.word	0x2000084c
 80029b8:	e000ed04 	.word	0xe000ed04

080029bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80029c2:	4b05      	ldr	r3, [pc, #20]	; (80029d8 <xTaskGetTickCount+0x1c>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80029c8:	687b      	ldr	r3, [r7, #4]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	370c      	adds	r7, #12
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	20000840 	.word	0x20000840

080029dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b086      	sub	sp, #24
 80029e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029e6:	4b4e      	ldr	r3, [pc, #312]	; (8002b20 <xTaskIncrementTick+0x144>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	f040 8087 	bne.w	8002afe <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80029f0:	4b4c      	ldr	r3, [pc, #304]	; (8002b24 <xTaskIncrementTick+0x148>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	3301      	adds	r3, #1
 80029f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80029f8:	4a4a      	ldr	r2, [pc, #296]	; (8002b24 <xTaskIncrementTick+0x148>)
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d11f      	bne.n	8002a44 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002a04:	4b48      	ldr	r3, [pc, #288]	; (8002b28 <xTaskIncrementTick+0x14c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d009      	beq.n	8002a22 <xTaskIncrementTick+0x46>
 8002a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a12:	f383 8811 	msr	BASEPRI, r3
 8002a16:	f3bf 8f6f 	isb	sy
 8002a1a:	f3bf 8f4f 	dsb	sy
 8002a1e:	603b      	str	r3, [r7, #0]
 8002a20:	e7fe      	b.n	8002a20 <xTaskIncrementTick+0x44>
 8002a22:	4b41      	ldr	r3, [pc, #260]	; (8002b28 <xTaskIncrementTick+0x14c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	60fb      	str	r3, [r7, #12]
 8002a28:	4b40      	ldr	r3, [pc, #256]	; (8002b2c <xTaskIncrementTick+0x150>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a3e      	ldr	r2, [pc, #248]	; (8002b28 <xTaskIncrementTick+0x14c>)
 8002a2e:	6013      	str	r3, [r2, #0]
 8002a30:	4a3e      	ldr	r2, [pc, #248]	; (8002b2c <xTaskIncrementTick+0x150>)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	4b3e      	ldr	r3, [pc, #248]	; (8002b30 <xTaskIncrementTick+0x154>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	3301      	adds	r3, #1
 8002a3c:	4a3c      	ldr	r2, [pc, #240]	; (8002b30 <xTaskIncrementTick+0x154>)
 8002a3e:	6013      	str	r3, [r2, #0]
 8002a40:	f000 fac2 	bl	8002fc8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002a44:	4b3b      	ldr	r3, [pc, #236]	; (8002b34 <xTaskIncrementTick+0x158>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	693a      	ldr	r2, [r7, #16]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d348      	bcc.n	8002ae0 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a4e:	4b36      	ldr	r3, [pc, #216]	; (8002b28 <xTaskIncrementTick+0x14c>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d104      	bne.n	8002a62 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a58:	4b36      	ldr	r3, [pc, #216]	; (8002b34 <xTaskIncrementTick+0x158>)
 8002a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8002a5e:	601a      	str	r2, [r3, #0]
					break;
 8002a60:	e03e      	b.n	8002ae0 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a62:	4b31      	ldr	r3, [pc, #196]	; (8002b28 <xTaskIncrementTick+0x14c>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68db      	ldr	r3, [r3, #12]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d203      	bcs.n	8002a82 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002a7a:	4a2e      	ldr	r2, [pc, #184]	; (8002b34 <xTaskIncrementTick+0x158>)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002a80:	e02e      	b.n	8002ae0 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	3304      	adds	r3, #4
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7fe ff80 	bl	800198c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d004      	beq.n	8002a9e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	3318      	adds	r3, #24
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7fe ff77 	bl	800198c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	409a      	lsls	r2, r3
 8002aa6:	4b24      	ldr	r3, [pc, #144]	; (8002b38 <xTaskIncrementTick+0x15c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	4a22      	ldr	r2, [pc, #136]	; (8002b38 <xTaskIncrementTick+0x15c>)
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	4413      	add	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4a1f      	ldr	r2, [pc, #124]	; (8002b3c <xTaskIncrementTick+0x160>)
 8002abe:	441a      	add	r2, r3
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	3304      	adds	r3, #4
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4610      	mov	r0, r2
 8002ac8:	f7fe ff03 	bl	80018d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ad0:	4b1b      	ldr	r3, [pc, #108]	; (8002b40 <xTaskIncrementTick+0x164>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d3b9      	bcc.n	8002a4e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002ada:	2301      	movs	r3, #1
 8002adc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ade:	e7b6      	b.n	8002a4e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002ae0:	4b17      	ldr	r3, [pc, #92]	; (8002b40 <xTaskIncrementTick+0x164>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ae6:	4915      	ldr	r1, [pc, #84]	; (8002b3c <xTaskIncrementTick+0x160>)
 8002ae8:	4613      	mov	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4413      	add	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	440b      	add	r3, r1
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d907      	bls.n	8002b08 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8002af8:	2301      	movs	r3, #1
 8002afa:	617b      	str	r3, [r7, #20]
 8002afc:	e004      	b.n	8002b08 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <xTaskIncrementTick+0x168>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	3301      	adds	r3, #1
 8002b04:	4a0f      	ldr	r2, [pc, #60]	; (8002b44 <xTaskIncrementTick+0x168>)
 8002b06:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002b08:	4b0f      	ldr	r3, [pc, #60]	; (8002b48 <xTaskIncrementTick+0x16c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8002b10:	2301      	movs	r3, #1
 8002b12:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002b14:	697b      	ldr	r3, [r7, #20]
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3718      	adds	r7, #24
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	20000864 	.word	0x20000864
 8002b24:	20000840 	.word	0x20000840
 8002b28:	200007f4 	.word	0x200007f4
 8002b2c:	200007f8 	.word	0x200007f8
 8002b30:	20000854 	.word	0x20000854
 8002b34:	2000085c 	.word	0x2000085c
 8002b38:	20000844 	.word	0x20000844
 8002b3c:	20000740 	.word	0x20000740
 8002b40:	2000073c 	.word	0x2000073c
 8002b44:	2000084c 	.word	0x2000084c
 8002b48:	20000850 	.word	0x20000850

08002b4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b087      	sub	sp, #28
 8002b50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002b52:	4b26      	ldr	r3, [pc, #152]	; (8002bec <vTaskSwitchContext+0xa0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002b5a:	4b25      	ldr	r3, [pc, #148]	; (8002bf0 <vTaskSwitchContext+0xa4>)
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002b60:	e03e      	b.n	8002be0 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8002b62:	4b23      	ldr	r3, [pc, #140]	; (8002bf0 <vTaskSwitchContext+0xa4>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b68:	4b22      	ldr	r3, [pc, #136]	; (8002bf4 <vTaskSwitchContext+0xa8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	fab3 f383 	clz	r3, r3
 8002b74:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002b76:	7afb      	ldrb	r3, [r7, #11]
 8002b78:	f1c3 031f 	rsb	r3, r3, #31
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	491e      	ldr	r1, [pc, #120]	; (8002bf8 <vTaskSwitchContext+0xac>)
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	4613      	mov	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4413      	add	r3, r2
 8002b88:	009b      	lsls	r3, r3, #2
 8002b8a:	440b      	add	r3, r1
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d109      	bne.n	8002ba6 <vTaskSwitchContext+0x5a>
	__asm volatile
 8002b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b96:	f383 8811 	msr	BASEPRI, r3
 8002b9a:	f3bf 8f6f 	isb	sy
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	607b      	str	r3, [r7, #4]
 8002ba4:	e7fe      	b.n	8002ba4 <vTaskSwitchContext+0x58>
 8002ba6:	697a      	ldr	r2, [r7, #20]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4a11      	ldr	r2, [pc, #68]	; (8002bf8 <vTaskSwitchContext+0xac>)
 8002bb2:	4413      	add	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	605a      	str	r2, [r3, #4]
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	685a      	ldr	r2, [r3, #4]
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	3308      	adds	r3, #8
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d104      	bne.n	8002bd6 <vTaskSwitchContext+0x8a>
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	605a      	str	r2, [r3, #4]
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	4a07      	ldr	r2, [pc, #28]	; (8002bfc <vTaskSwitchContext+0xb0>)
 8002bde:	6013      	str	r3, [r2, #0]
}
 8002be0:	bf00      	nop
 8002be2:	371c      	adds	r7, #28
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	20000864 	.word	0x20000864
 8002bf0:	20000850 	.word	0x20000850
 8002bf4:	20000844 	.word	0x20000844
 8002bf8:	20000740 	.word	0x20000740
 8002bfc:	2000073c 	.word	0x2000073c

08002c00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d109      	bne.n	8002c24 <vTaskPlaceOnEventList+0x24>
 8002c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c14:	f383 8811 	msr	BASEPRI, r3
 8002c18:	f3bf 8f6f 	isb	sy
 8002c1c:	f3bf 8f4f 	dsb	sy
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	e7fe      	b.n	8002c22 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002c24:	4b07      	ldr	r3, [pc, #28]	; (8002c44 <vTaskPlaceOnEventList+0x44>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	3318      	adds	r3, #24
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f7fe fe74 	bl	800191a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002c32:	2101      	movs	r1, #1
 8002c34:	6838      	ldr	r0, [r7, #0]
 8002c36:	f000 fa89 	bl	800314c <prvAddCurrentTaskToDelayedList>
}
 8002c3a:	bf00      	nop
 8002c3c:	3710      	adds	r7, #16
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	2000073c 	.word	0x2000073c

08002c48 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d109      	bne.n	8002c6e <vTaskPlaceOnEventListRestricted+0x26>
 8002c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c5e:	f383 8811 	msr	BASEPRI, r3
 8002c62:	f3bf 8f6f 	isb	sy
 8002c66:	f3bf 8f4f 	dsb	sy
 8002c6a:	617b      	str	r3, [r7, #20]
 8002c6c:	e7fe      	b.n	8002c6c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002c6e:	4b0a      	ldr	r3, [pc, #40]	; (8002c98 <vTaskPlaceOnEventListRestricted+0x50>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	3318      	adds	r3, #24
 8002c74:	4619      	mov	r1, r3
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f7fe fe2b 	bl	80018d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d002      	beq.n	8002c88 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8002c82:	f04f 33ff 	mov.w	r3, #4294967295
 8002c86:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002c88:	6879      	ldr	r1, [r7, #4]
 8002c8a:	68b8      	ldr	r0, [r7, #8]
 8002c8c:	f000 fa5e 	bl	800314c <prvAddCurrentTaskToDelayedList>
	}
 8002c90:	bf00      	nop
 8002c92:	3718      	adds	r7, #24
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	2000073c 	.word	0x2000073c

08002c9c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d109      	bne.n	8002cc6 <xTaskRemoveFromEventList+0x2a>
 8002cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb6:	f383 8811 	msr	BASEPRI, r3
 8002cba:	f3bf 8f6f 	isb	sy
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	e7fe      	b.n	8002cc4 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	3318      	adds	r3, #24
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fe fe5e 	bl	800198c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cd0:	4b1d      	ldr	r3, [pc, #116]	; (8002d48 <xTaskRemoveFromEventList+0xac>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d11c      	bne.n	8002d12 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	3304      	adds	r3, #4
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fe fe55 	bl	800198c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	409a      	lsls	r2, r3
 8002cea:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <xTaskRemoveFromEventList+0xb0>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	4a16      	ldr	r2, [pc, #88]	; (8002d4c <xTaskRemoveFromEventList+0xb0>)
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4413      	add	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4a13      	ldr	r2, [pc, #76]	; (8002d50 <xTaskRemoveFromEventList+0xb4>)
 8002d02:	441a      	add	r2, r3
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	3304      	adds	r3, #4
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4610      	mov	r0, r2
 8002d0c:	f7fe fde1 	bl	80018d2 <vListInsertEnd>
 8002d10:	e005      	b.n	8002d1e <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	3318      	adds	r3, #24
 8002d16:	4619      	mov	r1, r3
 8002d18:	480e      	ldr	r0, [pc, #56]	; (8002d54 <xTaskRemoveFromEventList+0xb8>)
 8002d1a:	f7fe fdda 	bl	80018d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d22:	4b0d      	ldr	r3, [pc, #52]	; (8002d58 <xTaskRemoveFromEventList+0xbc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d905      	bls.n	8002d38 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002d30:	4b0a      	ldr	r3, [pc, #40]	; (8002d5c <xTaskRemoveFromEventList+0xc0>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	601a      	str	r2, [r3, #0]
 8002d36:	e001      	b.n	8002d3c <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002d3c:	697b      	ldr	r3, [r7, #20]
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20000864 	.word	0x20000864
 8002d4c:	20000844 	.word	0x20000844
 8002d50:	20000740 	.word	0x20000740
 8002d54:	200007fc 	.word	0x200007fc
 8002d58:	2000073c 	.word	0x2000073c
 8002d5c:	20000850 	.word	0x20000850

08002d60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002d68:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <vTaskInternalSetTimeOutState+0x24>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002d70:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <vTaskInternalSetTimeOutState+0x28>)
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	605a      	str	r2, [r3, #4]
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr
 8002d84:	20000854 	.word	0x20000854
 8002d88:	20000840 	.word	0x20000840

08002d8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d109      	bne.n	8002db0 <xTaskCheckForTimeOut+0x24>
 8002d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002da0:	f383 8811 	msr	BASEPRI, r3
 8002da4:	f3bf 8f6f 	isb	sy
 8002da8:	f3bf 8f4f 	dsb	sy
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	e7fe      	b.n	8002dae <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <xTaskCheckForTimeOut+0x3e>
 8002db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dba:	f383 8811 	msr	BASEPRI, r3
 8002dbe:	f3bf 8f6f 	isb	sy
 8002dc2:	f3bf 8f4f 	dsb	sy
 8002dc6:	60fb      	str	r3, [r7, #12]
 8002dc8:	e7fe      	b.n	8002dc8 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002dca:	f000 fe77 	bl	8003abc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002dce:	4b1d      	ldr	r3, [pc, #116]	; (8002e44 <xTaskCheckForTimeOut+0xb8>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de6:	d102      	bne.n	8002dee <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61fb      	str	r3, [r7, #28]
 8002dec:	e023      	b.n	8002e36 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	4b15      	ldr	r3, [pc, #84]	; (8002e48 <xTaskCheckForTimeOut+0xbc>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d007      	beq.n	8002e0a <xTaskCheckForTimeOut+0x7e>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d302      	bcc.n	8002e0a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002e04:	2301      	movs	r3, #1
 8002e06:	61fb      	str	r3, [r7, #28]
 8002e08:	e015      	b.n	8002e36 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d20b      	bcs.n	8002e2c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	1ad2      	subs	r2, r2, r3
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f7ff ff9d 	bl	8002d60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002e26:	2300      	movs	r3, #0
 8002e28:	61fb      	str	r3, [r7, #28]
 8002e2a:	e004      	b.n	8002e36 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002e32:	2301      	movs	r3, #1
 8002e34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002e36:	f000 fe6f 	bl	8003b18 <vPortExitCritical>

	return xReturn;
 8002e3a:	69fb      	ldr	r3, [r7, #28]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3720      	adds	r7, #32
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	20000840 	.word	0x20000840
 8002e48:	20000854 	.word	0x20000854

08002e4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002e50:	4b03      	ldr	r3, [pc, #12]	; (8002e60 <vTaskMissedYield+0x14>)
 8002e52:	2201      	movs	r2, #1
 8002e54:	601a      	str	r2, [r3, #0]
}
 8002e56:	bf00      	nop
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	20000850 	.word	0x20000850

08002e64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002e6c:	f000 f852 	bl	8002f14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002e70:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <prvIdleTask+0x28>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d9f9      	bls.n	8002e6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8002e78:	4b05      	ldr	r3, [pc, #20]	; (8002e90 <prvIdleTask+0x2c>)
 8002e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	f3bf 8f4f 	dsb	sy
 8002e84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002e88:	e7f0      	b.n	8002e6c <prvIdleTask+0x8>
 8002e8a:	bf00      	nop
 8002e8c:	20000740 	.word	0x20000740
 8002e90:	e000ed04 	.word	0xe000ed04

08002e94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	607b      	str	r3, [r7, #4]
 8002e9e:	e00c      	b.n	8002eba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	4413      	add	r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	4a12      	ldr	r2, [pc, #72]	; (8002ef4 <prvInitialiseTaskLists+0x60>)
 8002eac:	4413      	add	r3, r2
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fe fce2 	bl	8001878 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	607b      	str	r3, [r7, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b06      	cmp	r3, #6
 8002ebe:	d9ef      	bls.n	8002ea0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002ec0:	480d      	ldr	r0, [pc, #52]	; (8002ef8 <prvInitialiseTaskLists+0x64>)
 8002ec2:	f7fe fcd9 	bl	8001878 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002ec6:	480d      	ldr	r0, [pc, #52]	; (8002efc <prvInitialiseTaskLists+0x68>)
 8002ec8:	f7fe fcd6 	bl	8001878 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002ecc:	480c      	ldr	r0, [pc, #48]	; (8002f00 <prvInitialiseTaskLists+0x6c>)
 8002ece:	f7fe fcd3 	bl	8001878 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002ed2:	480c      	ldr	r0, [pc, #48]	; (8002f04 <prvInitialiseTaskLists+0x70>)
 8002ed4:	f7fe fcd0 	bl	8001878 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002ed8:	480b      	ldr	r0, [pc, #44]	; (8002f08 <prvInitialiseTaskLists+0x74>)
 8002eda:	f7fe fccd 	bl	8001878 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002ede:	4b0b      	ldr	r3, [pc, #44]	; (8002f0c <prvInitialiseTaskLists+0x78>)
 8002ee0:	4a05      	ldr	r2, [pc, #20]	; (8002ef8 <prvInitialiseTaskLists+0x64>)
 8002ee2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002ee4:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <prvInitialiseTaskLists+0x7c>)
 8002ee6:	4a05      	ldr	r2, [pc, #20]	; (8002efc <prvInitialiseTaskLists+0x68>)
 8002ee8:	601a      	str	r2, [r3, #0]
}
 8002eea:	bf00      	nop
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20000740 	.word	0x20000740
 8002ef8:	200007cc 	.word	0x200007cc
 8002efc:	200007e0 	.word	0x200007e0
 8002f00:	200007fc 	.word	0x200007fc
 8002f04:	20000810 	.word	0x20000810
 8002f08:	20000828 	.word	0x20000828
 8002f0c:	200007f4 	.word	0x200007f4
 8002f10:	200007f8 	.word	0x200007f8

08002f14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f1a:	e019      	b.n	8002f50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002f1c:	f000 fdce 	bl	8003abc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002f20:	4b0f      	ldr	r3, [pc, #60]	; (8002f60 <prvCheckTasksWaitingTermination+0x4c>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	3304      	adds	r3, #4
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe fd2d 	bl	800198c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002f32:	4b0c      	ldr	r3, [pc, #48]	; (8002f64 <prvCheckTasksWaitingTermination+0x50>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	3b01      	subs	r3, #1
 8002f38:	4a0a      	ldr	r2, [pc, #40]	; (8002f64 <prvCheckTasksWaitingTermination+0x50>)
 8002f3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002f3c:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <prvCheckTasksWaitingTermination+0x54>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	4a09      	ldr	r2, [pc, #36]	; (8002f68 <prvCheckTasksWaitingTermination+0x54>)
 8002f44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002f46:	f000 fde7 	bl	8003b18 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 f80e 	bl	8002f6c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002f50:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <prvCheckTasksWaitingTermination+0x54>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1e1      	bne.n	8002f1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002f58:	bf00      	nop
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	20000810 	.word	0x20000810
 8002f64:	2000083c 	.word	0x2000083c
 8002f68:	20000824 	.word	0x20000824

08002f6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d108      	bne.n	8002f90 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f82:	4618      	mov	r0, r3
 8002f84:	f000 feb4 	bl	8003cf0 <vPortFree>
				vPortFree( pxTCB );
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f000 feb1 	bl	8003cf0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002f8e:	e017      	b.n	8002fc0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d103      	bne.n	8002fa2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 fea8 	bl	8003cf0 <vPortFree>
	}
 8002fa0:	e00e      	b.n	8002fc0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d009      	beq.n	8002fc0 <prvDeleteTCB+0x54>
 8002fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fb0:	f383 8811 	msr	BASEPRI, r3
 8002fb4:	f3bf 8f6f 	isb	sy
 8002fb8:	f3bf 8f4f 	dsb	sy
 8002fbc:	60fb      	str	r3, [r7, #12]
 8002fbe:	e7fe      	b.n	8002fbe <prvDeleteTCB+0x52>
	}
 8002fc0:	bf00      	nop
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002fce:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <prvResetNextTaskUnblockTime+0x38>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d104      	bne.n	8002fe2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002fd8:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <prvResetNextTaskUnblockTime+0x3c>)
 8002fda:	f04f 32ff 	mov.w	r2, #4294967295
 8002fde:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002fe0:	e008      	b.n	8002ff4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fe2:	4b07      	ldr	r3, [pc, #28]	; (8003000 <prvResetNextTaskUnblockTime+0x38>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4a04      	ldr	r2, [pc, #16]	; (8003004 <prvResetNextTaskUnblockTime+0x3c>)
 8002ff2:	6013      	str	r3, [r2, #0]
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr
 8003000:	200007f4 	.word	0x200007f4
 8003004:	2000085c 	.word	0x2000085c

08003008 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800300e:	4b0b      	ldr	r3, [pc, #44]	; (800303c <xTaskGetSchedulerState+0x34>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d102      	bne.n	800301c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003016:	2301      	movs	r3, #1
 8003018:	607b      	str	r3, [r7, #4]
 800301a:	e008      	b.n	800302e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800301c:	4b08      	ldr	r3, [pc, #32]	; (8003040 <xTaskGetSchedulerState+0x38>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d102      	bne.n	800302a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003024:	2302      	movs	r3, #2
 8003026:	607b      	str	r3, [r7, #4]
 8003028:	e001      	b.n	800302e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800302a:	2300      	movs	r3, #0
 800302c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800302e:	687b      	ldr	r3, [r7, #4]
	}
 8003030:	4618      	mov	r0, r3
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr
 800303c:	20000848 	.word	0x20000848
 8003040:	20000864 	.word	0x20000864

08003044 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003044:	b580      	push	{r7, lr}
 8003046:	b086      	sub	sp, #24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003050:	2300      	movs	r3, #0
 8003052:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d06c      	beq.n	8003134 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800305a:	4b39      	ldr	r3, [pc, #228]	; (8003140 <xTaskPriorityDisinherit+0xfc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	429a      	cmp	r2, r3
 8003062:	d009      	beq.n	8003078 <xTaskPriorityDisinherit+0x34>
 8003064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003068:	f383 8811 	msr	BASEPRI, r3
 800306c:	f3bf 8f6f 	isb	sy
 8003070:	f3bf 8f4f 	dsb	sy
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	e7fe      	b.n	8003076 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800307c:	2b00      	cmp	r3, #0
 800307e:	d109      	bne.n	8003094 <xTaskPriorityDisinherit+0x50>
 8003080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003084:	f383 8811 	msr	BASEPRI, r3
 8003088:	f3bf 8f6f 	isb	sy
 800308c:	f3bf 8f4f 	dsb	sy
 8003090:	60bb      	str	r3, [r7, #8]
 8003092:	e7fe      	b.n	8003092 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003098:	1e5a      	subs	r2, r3, #1
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d044      	beq.n	8003134 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d140      	bne.n	8003134 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	3304      	adds	r3, #4
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fe fc68 	bl	800198c <uxListRemove>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d115      	bne.n	80030ee <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c6:	491f      	ldr	r1, [pc, #124]	; (8003144 <xTaskPriorityDisinherit+0x100>)
 80030c8:	4613      	mov	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	4413      	add	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10a      	bne.n	80030ee <xTaskPriorityDisinherit+0xaa>
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030dc:	2201      	movs	r2, #1
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	43da      	mvns	r2, r3
 80030e4:	4b18      	ldr	r3, [pc, #96]	; (8003148 <xTaskPriorityDisinherit+0x104>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4013      	ands	r3, r2
 80030ea:	4a17      	ldr	r2, [pc, #92]	; (8003148 <xTaskPriorityDisinherit+0x104>)
 80030ec:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fa:	f1c3 0207 	rsb	r2, r3, #7
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003106:	2201      	movs	r2, #1
 8003108:	409a      	lsls	r2, r3
 800310a:	4b0f      	ldr	r3, [pc, #60]	; (8003148 <xTaskPriorityDisinherit+0x104>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4313      	orrs	r3, r2
 8003110:	4a0d      	ldr	r2, [pc, #52]	; (8003148 <xTaskPriorityDisinherit+0x104>)
 8003112:	6013      	str	r3, [r2, #0]
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003118:	4613      	mov	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4a08      	ldr	r2, [pc, #32]	; (8003144 <xTaskPriorityDisinherit+0x100>)
 8003122:	441a      	add	r2, r3
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	3304      	adds	r3, #4
 8003128:	4619      	mov	r1, r3
 800312a:	4610      	mov	r0, r2
 800312c:	f7fe fbd1 	bl	80018d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003130:	2301      	movs	r3, #1
 8003132:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003134:	697b      	ldr	r3, [r7, #20]
	}
 8003136:	4618      	mov	r0, r3
 8003138:	3718      	adds	r7, #24
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	2000073c 	.word	0x2000073c
 8003144:	20000740 	.word	0x20000740
 8003148:	20000844 	.word	0x20000844

0800314c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003156:	4b29      	ldr	r3, [pc, #164]	; (80031fc <prvAddCurrentTaskToDelayedList+0xb0>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800315c:	4b28      	ldr	r3, [pc, #160]	; (8003200 <prvAddCurrentTaskToDelayedList+0xb4>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	3304      	adds	r3, #4
 8003162:	4618      	mov	r0, r3
 8003164:	f7fe fc12 	bl	800198c <uxListRemove>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10b      	bne.n	8003186 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800316e:	4b24      	ldr	r3, [pc, #144]	; (8003200 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003174:	2201      	movs	r2, #1
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43da      	mvns	r2, r3
 800317c:	4b21      	ldr	r3, [pc, #132]	; (8003204 <prvAddCurrentTaskToDelayedList+0xb8>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4013      	ands	r3, r2
 8003182:	4a20      	ldr	r2, [pc, #128]	; (8003204 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003184:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800318c:	d10a      	bne.n	80031a4 <prvAddCurrentTaskToDelayedList+0x58>
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003194:	4b1a      	ldr	r3, [pc, #104]	; (8003200 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	3304      	adds	r3, #4
 800319a:	4619      	mov	r1, r3
 800319c:	481a      	ldr	r0, [pc, #104]	; (8003208 <prvAddCurrentTaskToDelayedList+0xbc>)
 800319e:	f7fe fb98 	bl	80018d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80031a2:	e026      	b.n	80031f2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4413      	add	r3, r2
 80031aa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80031ac:	4b14      	ldr	r3, [pc, #80]	; (8003200 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80031b4:	68ba      	ldr	r2, [r7, #8]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d209      	bcs.n	80031d0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031bc:	4b13      	ldr	r3, [pc, #76]	; (800320c <prvAddCurrentTaskToDelayedList+0xc0>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	4b0f      	ldr	r3, [pc, #60]	; (8003200 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	3304      	adds	r3, #4
 80031c6:	4619      	mov	r1, r3
 80031c8:	4610      	mov	r0, r2
 80031ca:	f7fe fba6 	bl	800191a <vListInsert>
}
 80031ce:	e010      	b.n	80031f2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80031d0:	4b0f      	ldr	r3, [pc, #60]	; (8003210 <prvAddCurrentTaskToDelayedList+0xc4>)
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	4b0a      	ldr	r3, [pc, #40]	; (8003200 <prvAddCurrentTaskToDelayedList+0xb4>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	3304      	adds	r3, #4
 80031da:	4619      	mov	r1, r3
 80031dc:	4610      	mov	r0, r2
 80031de:	f7fe fb9c 	bl	800191a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80031e2:	4b0c      	ldr	r3, [pc, #48]	; (8003214 <prvAddCurrentTaskToDelayedList+0xc8>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	68ba      	ldr	r2, [r7, #8]
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d202      	bcs.n	80031f2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80031ec:	4a09      	ldr	r2, [pc, #36]	; (8003214 <prvAddCurrentTaskToDelayedList+0xc8>)
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	6013      	str	r3, [r2, #0]
}
 80031f2:	bf00      	nop
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	20000840 	.word	0x20000840
 8003200:	2000073c 	.word	0x2000073c
 8003204:	20000844 	.word	0x20000844
 8003208:	20000828 	.word	0x20000828
 800320c:	200007f8 	.word	0x200007f8
 8003210:	200007f4 	.word	0x200007f4
 8003214:	2000085c 	.word	0x2000085c

08003218 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08a      	sub	sp, #40	; 0x28
 800321c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800321e:	2300      	movs	r3, #0
 8003220:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003222:	f000 fae7 	bl	80037f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003226:	4b1c      	ldr	r3, [pc, #112]	; (8003298 <xTimerCreateTimerTask+0x80>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d021      	beq.n	8003272 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800322e:	2300      	movs	r3, #0
 8003230:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003232:	2300      	movs	r3, #0
 8003234:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003236:	1d3a      	adds	r2, r7, #4
 8003238:	f107 0108 	add.w	r1, r7, #8
 800323c:	f107 030c 	add.w	r3, r7, #12
 8003240:	4618      	mov	r0, r3
 8003242:	f7fd f95f 	bl	8000504 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003246:	6879      	ldr	r1, [r7, #4]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	9202      	str	r2, [sp, #8]
 800324e:	9301      	str	r3, [sp, #4]
 8003250:	2302      	movs	r3, #2
 8003252:	9300      	str	r3, [sp, #0]
 8003254:	2300      	movs	r3, #0
 8003256:	460a      	mov	r2, r1
 8003258:	4910      	ldr	r1, [pc, #64]	; (800329c <xTimerCreateTimerTask+0x84>)
 800325a:	4811      	ldr	r0, [pc, #68]	; (80032a0 <xTimerCreateTimerTask+0x88>)
 800325c:	f7ff f890 	bl	8002380 <xTaskCreateStatic>
 8003260:	4602      	mov	r2, r0
 8003262:	4b10      	ldr	r3, [pc, #64]	; (80032a4 <xTimerCreateTimerTask+0x8c>)
 8003264:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003266:	4b0f      	ldr	r3, [pc, #60]	; (80032a4 <xTimerCreateTimerTask+0x8c>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800326e:	2301      	movs	r3, #1
 8003270:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d109      	bne.n	800328c <xTimerCreateTimerTask+0x74>
 8003278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327c:	f383 8811 	msr	BASEPRI, r3
 8003280:	f3bf 8f6f 	isb	sy
 8003284:	f3bf 8f4f 	dsb	sy
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	e7fe      	b.n	800328a <xTimerCreateTimerTask+0x72>
	return xReturn;
 800328c:	697b      	ldr	r3, [r7, #20]
}
 800328e:	4618      	mov	r0, r3
 8003290:	3718      	adds	r7, #24
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000898 	.word	0x20000898
 800329c:	080047e0 	.word	0x080047e0
 80032a0:	080033d9 	.word	0x080033d9
 80032a4:	2000089c 	.word	0x2000089c

080032a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b08a      	sub	sp, #40	; 0x28
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
 80032b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80032b6:	2300      	movs	r3, #0
 80032b8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d109      	bne.n	80032d4 <xTimerGenericCommand+0x2c>
 80032c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c4:	f383 8811 	msr	BASEPRI, r3
 80032c8:	f3bf 8f6f 	isb	sy
 80032cc:	f3bf 8f4f 	dsb	sy
 80032d0:	623b      	str	r3, [r7, #32]
 80032d2:	e7fe      	b.n	80032d2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80032d4:	4b19      	ldr	r3, [pc, #100]	; (800333c <xTimerGenericCommand+0x94>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d02a      	beq.n	8003332 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	2b05      	cmp	r3, #5
 80032ec:	dc18      	bgt.n	8003320 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80032ee:	f7ff fe8b 	bl	8003008 <xTaskGetSchedulerState>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d109      	bne.n	800330c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80032f8:	4b10      	ldr	r3, [pc, #64]	; (800333c <xTimerGenericCommand+0x94>)
 80032fa:	6818      	ldr	r0, [r3, #0]
 80032fc:	f107 0114 	add.w	r1, r7, #20
 8003300:	2300      	movs	r3, #0
 8003302:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003304:	f7fe fc66 	bl	8001bd4 <xQueueGenericSend>
 8003308:	6278      	str	r0, [r7, #36]	; 0x24
 800330a:	e012      	b.n	8003332 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800330c:	4b0b      	ldr	r3, [pc, #44]	; (800333c <xTimerGenericCommand+0x94>)
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	f107 0114 	add.w	r1, r7, #20
 8003314:	2300      	movs	r3, #0
 8003316:	2200      	movs	r2, #0
 8003318:	f7fe fc5c 	bl	8001bd4 <xQueueGenericSend>
 800331c:	6278      	str	r0, [r7, #36]	; 0x24
 800331e:	e008      	b.n	8003332 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003320:	4b06      	ldr	r3, [pc, #24]	; (800333c <xTimerGenericCommand+0x94>)
 8003322:	6818      	ldr	r0, [r3, #0]
 8003324:	f107 0114 	add.w	r1, r7, #20
 8003328:	2300      	movs	r3, #0
 800332a:	683a      	ldr	r2, [r7, #0]
 800332c:	f7fe fd4c 	bl	8001dc8 <xQueueGenericSendFromISR>
 8003330:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003334:	4618      	mov	r0, r3
 8003336:	3728      	adds	r7, #40	; 0x28
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20000898 	.word	0x20000898

08003340 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b088      	sub	sp, #32
 8003344:	af02      	add	r7, sp, #8
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800334a:	4b22      	ldr	r3, [pc, #136]	; (80033d4 <prvProcessExpiredTimer+0x94>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	3304      	adds	r3, #4
 8003358:	4618      	mov	r0, r3
 800335a:	f7fe fb17 	bl	800198c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003364:	f003 0304 	and.w	r3, r3, #4
 8003368:	2b00      	cmp	r3, #0
 800336a:	d021      	beq.n	80033b0 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	699a      	ldr	r2, [r3, #24]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	18d1      	adds	r1, r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	6978      	ldr	r0, [r7, #20]
 800337a:	f000 f8d1 	bl	8003520 <prvInsertTimerInActiveList>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d01e      	beq.n	80033c2 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003384:	2300      	movs	r3, #0
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	2300      	movs	r3, #0
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	2100      	movs	r1, #0
 800338e:	6978      	ldr	r0, [r7, #20]
 8003390:	f7ff ff8a 	bl	80032a8 <xTimerGenericCommand>
 8003394:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d112      	bne.n	80033c2 <prvProcessExpiredTimer+0x82>
 800339c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a0:	f383 8811 	msr	BASEPRI, r3
 80033a4:	f3bf 8f6f 	isb	sy
 80033a8:	f3bf 8f4f 	dsb	sy
 80033ac:	60fb      	str	r3, [r7, #12]
 80033ae:	e7fe      	b.n	80033ae <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033b6:	f023 0301 	bic.w	r3, r3, #1
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	6978      	ldr	r0, [r7, #20]
 80033c8:	4798      	blx	r3
}
 80033ca:	bf00      	nop
 80033cc:	3718      	adds	r7, #24
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000890 	.word	0x20000890

080033d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80033e0:	f107 0308 	add.w	r3, r7, #8
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 f857 	bl	8003498 <prvGetNextExpireTime>
 80033ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	4619      	mov	r1, r3
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 f803 	bl	80033fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80033f6:	f000 f8d5 	bl	80035a4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80033fa:	e7f1      	b.n	80033e0 <prvTimerTask+0x8>

080033fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003406:	f7ff fa2f 	bl	8002868 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800340a:	f107 0308 	add.w	r3, r7, #8
 800340e:	4618      	mov	r0, r3
 8003410:	f000 f866 	bl	80034e0 <prvSampleTimeNow>
 8003414:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d130      	bne.n	800347e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10a      	bne.n	8003438 <prvProcessTimerOrBlockTask+0x3c>
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	429a      	cmp	r2, r3
 8003428:	d806      	bhi.n	8003438 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800342a:	f7ff fa2b 	bl	8002884 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800342e:	68f9      	ldr	r1, [r7, #12]
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff ff85 	bl	8003340 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003436:	e024      	b.n	8003482 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d008      	beq.n	8003450 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800343e:	4b13      	ldr	r3, [pc, #76]	; (800348c <prvProcessTimerOrBlockTask+0x90>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <prvProcessTimerOrBlockTask+0x50>
 8003448:	2301      	movs	r3, #1
 800344a:	e000      	b.n	800344e <prvProcessTimerOrBlockTask+0x52>
 800344c:	2300      	movs	r3, #0
 800344e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003450:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <prvProcessTimerOrBlockTask+0x94>)
 8003452:	6818      	ldr	r0, [r3, #0]
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	683a      	ldr	r2, [r7, #0]
 800345c:	4619      	mov	r1, r3
 800345e:	f7fe ff5b 	bl	8002318 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003462:	f7ff fa0f 	bl	8002884 <xTaskResumeAll>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d10a      	bne.n	8003482 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800346c:	4b09      	ldr	r3, [pc, #36]	; (8003494 <prvProcessTimerOrBlockTask+0x98>)
 800346e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	f3bf 8f4f 	dsb	sy
 8003478:	f3bf 8f6f 	isb	sy
}
 800347c:	e001      	b.n	8003482 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800347e:	f7ff fa01 	bl	8002884 <xTaskResumeAll>
}
 8003482:	bf00      	nop
 8003484:	3710      	adds	r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	20000894 	.word	0x20000894
 8003490:	20000898 	.word	0x20000898
 8003494:	e000ed04 	.word	0xe000ed04

08003498 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003498:	b480      	push	{r7}
 800349a:	b085      	sub	sp, #20
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80034a0:	4b0e      	ldr	r3, [pc, #56]	; (80034dc <prvGetNextExpireTime+0x44>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <prvGetNextExpireTime+0x16>
 80034aa:	2201      	movs	r2, #1
 80034ac:	e000      	b.n	80034b0 <prvGetNextExpireTime+0x18>
 80034ae:	2200      	movs	r2, #0
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80034bc:	4b07      	ldr	r3, [pc, #28]	; (80034dc <prvGetNextExpireTime+0x44>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	60fb      	str	r3, [r7, #12]
 80034c6:	e001      	b.n	80034cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80034cc:	68fb      	ldr	r3, [r7, #12]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	20000890 	.word	0x20000890

080034e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b084      	sub	sp, #16
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80034e8:	f7ff fa68 	bl	80029bc <xTaskGetTickCount>
 80034ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80034ee:	4b0b      	ldr	r3, [pc, #44]	; (800351c <prvSampleTimeNow+0x3c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d205      	bcs.n	8003504 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80034f8:	f000 f918 	bl	800372c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2201      	movs	r2, #1
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	e002      	b.n	800350a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800350a:	4a04      	ldr	r2, [pc, #16]	; (800351c <prvSampleTimeNow+0x3c>)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003510:	68fb      	ldr	r3, [r7, #12]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	200008a0 	.word	0x200008a0

08003520 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
 800352c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800352e:	2300      	movs	r3, #0
 8003530:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	68ba      	ldr	r2, [r7, #8]
 8003536:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	429a      	cmp	r2, r3
 8003544:	d812      	bhi.n	800356c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	1ad2      	subs	r2, r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	429a      	cmp	r2, r3
 8003552:	d302      	bcc.n	800355a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003554:	2301      	movs	r3, #1
 8003556:	617b      	str	r3, [r7, #20]
 8003558:	e01b      	b.n	8003592 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800355a:	4b10      	ldr	r3, [pc, #64]	; (800359c <prvInsertTimerInActiveList+0x7c>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	3304      	adds	r3, #4
 8003562:	4619      	mov	r1, r3
 8003564:	4610      	mov	r0, r2
 8003566:	f7fe f9d8 	bl	800191a <vListInsert>
 800356a:	e012      	b.n	8003592 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	429a      	cmp	r2, r3
 8003572:	d206      	bcs.n	8003582 <prvInsertTimerInActiveList+0x62>
 8003574:	68ba      	ldr	r2, [r7, #8]
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d302      	bcc.n	8003582 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800357c:	2301      	movs	r3, #1
 800357e:	617b      	str	r3, [r7, #20]
 8003580:	e007      	b.n	8003592 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003582:	4b07      	ldr	r3, [pc, #28]	; (80035a0 <prvInsertTimerInActiveList+0x80>)
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3304      	adds	r3, #4
 800358a:	4619      	mov	r1, r3
 800358c:	4610      	mov	r0, r2
 800358e:	f7fe f9c4 	bl	800191a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003592:	697b      	ldr	r3, [r7, #20]
}
 8003594:	4618      	mov	r0, r3
 8003596:	3718      	adds	r7, #24
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	20000894 	.word	0x20000894
 80035a0:	20000890 	.word	0x20000890

080035a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08c      	sub	sp, #48	; 0x30
 80035a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80035aa:	e0ac      	b.n	8003706 <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f2c0 80a8 	blt.w	8003704 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80035b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ba:	695b      	ldr	r3, [r3, #20]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d004      	beq.n	80035ca <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80035c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c2:	3304      	adds	r3, #4
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7fe f9e1 	bl	800198c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff ff87 	bl	80034e0 <prvSampleTimeNow>
 80035d2:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b09      	cmp	r3, #9
 80035d8:	f200 8095 	bhi.w	8003706 <prvProcessReceivedCommands+0x162>
 80035dc:	a201      	add	r2, pc, #4	; (adr r2, 80035e4 <prvProcessReceivedCommands+0x40>)
 80035de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e2:	bf00      	nop
 80035e4:	0800360d 	.word	0x0800360d
 80035e8:	0800360d 	.word	0x0800360d
 80035ec:	0800360d 	.word	0x0800360d
 80035f0:	0800367f 	.word	0x0800367f
 80035f4:	08003693 	.word	0x08003693
 80035f8:	080036db 	.word	0x080036db
 80035fc:	0800360d 	.word	0x0800360d
 8003600:	0800360d 	.word	0x0800360d
 8003604:	0800367f 	.word	0x0800367f
 8003608:	08003693 	.word	0x08003693
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003612:	f043 0301 	orr.w	r3, r3, #1
 8003616:	b2da      	uxtb	r2, r3
 8003618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800361a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	18d1      	adds	r1, r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6a3a      	ldr	r2, [r7, #32]
 800362a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800362c:	f7ff ff78 	bl	8003520 <prvInsertTimerInActiveList>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d067      	beq.n	8003706 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800363c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800363e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003640:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	2b00      	cmp	r3, #0
 800364a:	d05c      	beq.n	8003706 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800364c:	68fa      	ldr	r2, [r7, #12]
 800364e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	441a      	add	r2, r3
 8003654:	2300      	movs	r3, #0
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	2300      	movs	r3, #0
 800365a:	2100      	movs	r1, #0
 800365c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800365e:	f7ff fe23 	bl	80032a8 <xTimerGenericCommand>
 8003662:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d14d      	bne.n	8003706 <prvProcessReceivedCommands+0x162>
 800366a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800366e:	f383 8811 	msr	BASEPRI, r3
 8003672:	f3bf 8f6f 	isb	sy
 8003676:	f3bf 8f4f 	dsb	sy
 800367a:	61bb      	str	r3, [r7, #24]
 800367c:	e7fe      	b.n	800367c <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003684:	f023 0301 	bic.w	r3, r3, #1
 8003688:	b2da      	uxtb	r2, r3
 800368a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800368c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 8003690:	e039      	b.n	8003706 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003694:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	b2da      	uxtb	r2, r3
 800369e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d109      	bne.n	80036c6 <prvProcessReceivedCommands+0x122>
 80036b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b6:	f383 8811 	msr	BASEPRI, r3
 80036ba:	f3bf 8f6f 	isb	sy
 80036be:	f3bf 8f4f 	dsb	sy
 80036c2:	617b      	str	r3, [r7, #20]
 80036c4:	e7fe      	b.n	80036c4 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	699a      	ldr	r2, [r3, #24]
 80036ca:	6a3b      	ldr	r3, [r7, #32]
 80036cc:	18d1      	adds	r1, r2, r3
 80036ce:	6a3b      	ldr	r3, [r7, #32]
 80036d0:	6a3a      	ldr	r2, [r7, #32]
 80036d2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036d4:	f7ff ff24 	bl	8003520 <prvInsertTimerInActiveList>
					break;
 80036d8:	e015      	b.n	8003706 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036e0:	f003 0302 	and.w	r3, r3, #2
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d103      	bne.n	80036f0 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 80036e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036ea:	f000 fb01 	bl	8003cf0 <vPortFree>
 80036ee:	e00a      	b.n	8003706 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036f6:	f023 0301 	bic.w	r3, r3, #1
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003702:	e000      	b.n	8003706 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8003704:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <prvProcessReceivedCommands+0x184>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f107 0108 	add.w	r1, r7, #8
 800370e:	2200      	movs	r2, #0
 8003710:	4618      	mov	r0, r3
 8003712:	f7fe fbed 	bl	8001ef0 <xQueueReceive>
 8003716:	4603      	mov	r3, r0
 8003718:	2b00      	cmp	r3, #0
 800371a:	f47f af47 	bne.w	80035ac <prvProcessReceivedCommands+0x8>
	}
}
 800371e:	bf00      	nop
 8003720:	3728      	adds	r7, #40	; 0x28
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000898 	.word	0x20000898

0800372c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b088      	sub	sp, #32
 8003730:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003732:	e047      	b.n	80037c4 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003734:	4b2d      	ldr	r3, [pc, #180]	; (80037ec <prvSwitchTimerLists+0xc0>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800373e:	4b2b      	ldr	r3, [pc, #172]	; (80037ec <prvSwitchTimerLists+0xc0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	3304      	adds	r3, #4
 800374c:	4618      	mov	r0, r3
 800374e:	f7fe f91d 	bl	800198c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003760:	f003 0304 	and.w	r3, r3, #4
 8003764:	2b00      	cmp	r3, #0
 8003766:	d02d      	beq.n	80037c4 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	4413      	add	r3, r2
 8003770:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	429a      	cmp	r2, r3
 8003778:	d90e      	bls.n	8003798 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	68fa      	ldr	r2, [r7, #12]
 8003784:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003786:	4b19      	ldr	r3, [pc, #100]	; (80037ec <prvSwitchTimerLists+0xc0>)
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	3304      	adds	r3, #4
 800378e:	4619      	mov	r1, r3
 8003790:	4610      	mov	r0, r2
 8003792:	f7fe f8c2 	bl	800191a <vListInsert>
 8003796:	e015      	b.n	80037c4 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003798:	2300      	movs	r3, #0
 800379a:	9300      	str	r3, [sp, #0]
 800379c:	2300      	movs	r3, #0
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	2100      	movs	r1, #0
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f7ff fd80 	bl	80032a8 <xTimerGenericCommand>
 80037a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d109      	bne.n	80037c4 <prvSwitchTimerLists+0x98>
 80037b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b4:	f383 8811 	msr	BASEPRI, r3
 80037b8:	f3bf 8f6f 	isb	sy
 80037bc:	f3bf 8f4f 	dsb	sy
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	e7fe      	b.n	80037c2 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80037c4:	4b09      	ldr	r3, [pc, #36]	; (80037ec <prvSwitchTimerLists+0xc0>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1b2      	bne.n	8003734 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80037ce:	4b07      	ldr	r3, [pc, #28]	; (80037ec <prvSwitchTimerLists+0xc0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80037d4:	4b06      	ldr	r3, [pc, #24]	; (80037f0 <prvSwitchTimerLists+0xc4>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a04      	ldr	r2, [pc, #16]	; (80037ec <prvSwitchTimerLists+0xc0>)
 80037da:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80037dc:	4a04      	ldr	r2, [pc, #16]	; (80037f0 <prvSwitchTimerLists+0xc4>)
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	6013      	str	r3, [r2, #0]
}
 80037e2:	bf00      	nop
 80037e4:	3718      	adds	r7, #24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000890 	.word	0x20000890
 80037f0:	20000894 	.word	0x20000894

080037f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80037fa:	f000 f95f 	bl	8003abc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80037fe:	4b15      	ldr	r3, [pc, #84]	; (8003854 <prvCheckForValidListAndQueue+0x60>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d120      	bne.n	8003848 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8003806:	4814      	ldr	r0, [pc, #80]	; (8003858 <prvCheckForValidListAndQueue+0x64>)
 8003808:	f7fe f836 	bl	8001878 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800380c:	4813      	ldr	r0, [pc, #76]	; (800385c <prvCheckForValidListAndQueue+0x68>)
 800380e:	f7fe f833 	bl	8001878 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8003812:	4b13      	ldr	r3, [pc, #76]	; (8003860 <prvCheckForValidListAndQueue+0x6c>)
 8003814:	4a10      	ldr	r2, [pc, #64]	; (8003858 <prvCheckForValidListAndQueue+0x64>)
 8003816:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8003818:	4b12      	ldr	r3, [pc, #72]	; (8003864 <prvCheckForValidListAndQueue+0x70>)
 800381a:	4a10      	ldr	r2, [pc, #64]	; (800385c <prvCheckForValidListAndQueue+0x68>)
 800381c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800381e:	2300      	movs	r3, #0
 8003820:	9300      	str	r3, [sp, #0]
 8003822:	4b11      	ldr	r3, [pc, #68]	; (8003868 <prvCheckForValidListAndQueue+0x74>)
 8003824:	4a11      	ldr	r2, [pc, #68]	; (800386c <prvCheckForValidListAndQueue+0x78>)
 8003826:	210c      	movs	r1, #12
 8003828:	200a      	movs	r0, #10
 800382a:	f7fe f941 	bl	8001ab0 <xQueueGenericCreateStatic>
 800382e:	4602      	mov	r2, r0
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <prvCheckForValidListAndQueue+0x60>)
 8003832:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8003834:	4b07      	ldr	r3, [pc, #28]	; (8003854 <prvCheckForValidListAndQueue+0x60>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d005      	beq.n	8003848 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800383c:	4b05      	ldr	r3, [pc, #20]	; (8003854 <prvCheckForValidListAndQueue+0x60>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	490b      	ldr	r1, [pc, #44]	; (8003870 <prvCheckForValidListAndQueue+0x7c>)
 8003842:	4618      	mov	r0, r3
 8003844:	f7fe fd40 	bl	80022c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003848:	f000 f966 	bl	8003b18 <vPortExitCritical>
}
 800384c:	bf00      	nop
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20000898 	.word	0x20000898
 8003858:	20000868 	.word	0x20000868
 800385c:	2000087c 	.word	0x2000087c
 8003860:	20000890 	.word	0x20000890
 8003864:	20000894 	.word	0x20000894
 8003868:	2000091c 	.word	0x2000091c
 800386c:	200008a4 	.word	0x200008a4
 8003870:	080047e8 	.word	0x080047e8

08003874 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	3b04      	subs	r3, #4
 8003884:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800388c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	3b04      	subs	r3, #4
 8003892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	f023 0201 	bic.w	r2, r3, #1
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	3b04      	subs	r3, #4
 80038a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80038a4:	4a0c      	ldr	r2, [pc, #48]	; (80038d8 <pxPortInitialiseStack+0x64>)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	3b14      	subs	r3, #20
 80038ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	3b04      	subs	r3, #4
 80038ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f06f 0202 	mvn.w	r2, #2
 80038c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	3b20      	subs	r3, #32
 80038c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80038ca:	68fb      	ldr	r3, [r7, #12]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3714      	adds	r7, #20
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr
 80038d8:	080038dd 	.word	0x080038dd

080038dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80038e6:	4b11      	ldr	r3, [pc, #68]	; (800392c <prvTaskExitError+0x50>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ee:	d009      	beq.n	8003904 <prvTaskExitError+0x28>
 80038f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f4:	f383 8811 	msr	BASEPRI, r3
 80038f8:	f3bf 8f6f 	isb	sy
 80038fc:	f3bf 8f4f 	dsb	sy
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	e7fe      	b.n	8003902 <prvTaskExitError+0x26>
 8003904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003908:	f383 8811 	msr	BASEPRI, r3
 800390c:	f3bf 8f6f 	isb	sy
 8003910:	f3bf 8f4f 	dsb	sy
 8003914:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003916:	bf00      	nop
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0fc      	beq.n	8003918 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800391e:	bf00      	nop
 8003920:	3714      	adds	r7, #20
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	2000000c 	.word	0x2000000c

08003930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003930:	4b07      	ldr	r3, [pc, #28]	; (8003950 <pxCurrentTCBConst2>)
 8003932:	6819      	ldr	r1, [r3, #0]
 8003934:	6808      	ldr	r0, [r1, #0]
 8003936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800393a:	f380 8809 	msr	PSP, r0
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f04f 0000 	mov.w	r0, #0
 8003946:	f380 8811 	msr	BASEPRI, r0
 800394a:	4770      	bx	lr
 800394c:	f3af 8000 	nop.w

08003950 <pxCurrentTCBConst2>:
 8003950:	2000073c 	.word	0x2000073c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003954:	bf00      	nop
 8003956:	bf00      	nop

08003958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003958:	4808      	ldr	r0, [pc, #32]	; (800397c <prvPortStartFirstTask+0x24>)
 800395a:	6800      	ldr	r0, [r0, #0]
 800395c:	6800      	ldr	r0, [r0, #0]
 800395e:	f380 8808 	msr	MSP, r0
 8003962:	f04f 0000 	mov.w	r0, #0
 8003966:	f380 8814 	msr	CONTROL, r0
 800396a:	b662      	cpsie	i
 800396c:	b661      	cpsie	f
 800396e:	f3bf 8f4f 	dsb	sy
 8003972:	f3bf 8f6f 	isb	sy
 8003976:	df00      	svc	0
 8003978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800397a:	bf00      	nop
 800397c:	e000ed08 	.word	0xe000ed08

08003980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003986:	4b44      	ldr	r3, [pc, #272]	; (8003a98 <xPortStartScheduler+0x118>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a44      	ldr	r2, [pc, #272]	; (8003a9c <xPortStartScheduler+0x11c>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d109      	bne.n	80039a4 <xPortStartScheduler+0x24>
 8003990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003994:	f383 8811 	msr	BASEPRI, r3
 8003998:	f3bf 8f6f 	isb	sy
 800399c:	f3bf 8f4f 	dsb	sy
 80039a0:	613b      	str	r3, [r7, #16]
 80039a2:	e7fe      	b.n	80039a2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80039a4:	4b3c      	ldr	r3, [pc, #240]	; (8003a98 <xPortStartScheduler+0x118>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a3d      	ldr	r2, [pc, #244]	; (8003aa0 <xPortStartScheduler+0x120>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d109      	bne.n	80039c2 <xPortStartScheduler+0x42>
 80039ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b2:	f383 8811 	msr	BASEPRI, r3
 80039b6:	f3bf 8f6f 	isb	sy
 80039ba:	f3bf 8f4f 	dsb	sy
 80039be:	60fb      	str	r3, [r7, #12]
 80039c0:	e7fe      	b.n	80039c0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80039c2:	4b38      	ldr	r3, [pc, #224]	; (8003aa4 <xPortStartScheduler+0x124>)
 80039c4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	22ff      	movs	r2, #255	; 0xff
 80039d2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80039dc:	78fb      	ldrb	r3, [r7, #3]
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80039e4:	b2da      	uxtb	r2, r3
 80039e6:	4b30      	ldr	r3, [pc, #192]	; (8003aa8 <xPortStartScheduler+0x128>)
 80039e8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80039ea:	4b30      	ldr	r3, [pc, #192]	; (8003aac <xPortStartScheduler+0x12c>)
 80039ec:	2207      	movs	r2, #7
 80039ee:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80039f0:	e009      	b.n	8003a06 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80039f2:	4b2e      	ldr	r3, [pc, #184]	; (8003aac <xPortStartScheduler+0x12c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	3b01      	subs	r3, #1
 80039f8:	4a2c      	ldr	r2, [pc, #176]	; (8003aac <xPortStartScheduler+0x12c>)
 80039fa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80039fc:	78fb      	ldrb	r3, [r7, #3]
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003a06:	78fb      	ldrb	r3, [r7, #3]
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a0e:	2b80      	cmp	r3, #128	; 0x80
 8003a10:	d0ef      	beq.n	80039f2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003a12:	4b26      	ldr	r3, [pc, #152]	; (8003aac <xPortStartScheduler+0x12c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f1c3 0307 	rsb	r3, r3, #7
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d009      	beq.n	8003a32 <xPortStartScheduler+0xb2>
 8003a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a22:	f383 8811 	msr	BASEPRI, r3
 8003a26:	f3bf 8f6f 	isb	sy
 8003a2a:	f3bf 8f4f 	dsb	sy
 8003a2e:	60bb      	str	r3, [r7, #8]
 8003a30:	e7fe      	b.n	8003a30 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003a32:	4b1e      	ldr	r3, [pc, #120]	; (8003aac <xPortStartScheduler+0x12c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	021b      	lsls	r3, r3, #8
 8003a38:	4a1c      	ldr	r2, [pc, #112]	; (8003aac <xPortStartScheduler+0x12c>)
 8003a3a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003a3c:	4b1b      	ldr	r3, [pc, #108]	; (8003aac <xPortStartScheduler+0x12c>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003a44:	4a19      	ldr	r2, [pc, #100]	; (8003aac <xPortStartScheduler+0x12c>)
 8003a46:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003a50:	4b17      	ldr	r3, [pc, #92]	; (8003ab0 <xPortStartScheduler+0x130>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a16      	ldr	r2, [pc, #88]	; (8003ab0 <xPortStartScheduler+0x130>)
 8003a56:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003a5c:	4b14      	ldr	r3, [pc, #80]	; (8003ab0 <xPortStartScheduler+0x130>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a13      	ldr	r2, [pc, #76]	; (8003ab0 <xPortStartScheduler+0x130>)
 8003a62:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003a66:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003a68:	f000 f8d6 	bl	8003c18 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003a6c:	4b11      	ldr	r3, [pc, #68]	; (8003ab4 <xPortStartScheduler+0x134>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003a72:	f000 f8f5 	bl	8003c60 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003a76:	4b10      	ldr	r3, [pc, #64]	; (8003ab8 <xPortStartScheduler+0x138>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a0f      	ldr	r2, [pc, #60]	; (8003ab8 <xPortStartScheduler+0x138>)
 8003a7c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003a80:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003a82:	f7ff ff69 	bl	8003958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003a86:	f7ff f861 	bl	8002b4c <vTaskSwitchContext>
	prvTaskExitError();
 8003a8a:	f7ff ff27 	bl	80038dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	e000ed00 	.word	0xe000ed00
 8003a9c:	410fc271 	.word	0x410fc271
 8003aa0:	410fc270 	.word	0x410fc270
 8003aa4:	e000e400 	.word	0xe000e400
 8003aa8:	20000964 	.word	0x20000964
 8003aac:	20000968 	.word	0x20000968
 8003ab0:	e000ed20 	.word	0xe000ed20
 8003ab4:	2000000c 	.word	0x2000000c
 8003ab8:	e000ef34 	.word	0xe000ef34

08003abc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac6:	f383 8811 	msr	BASEPRI, r3
 8003aca:	f3bf 8f6f 	isb	sy
 8003ace:	f3bf 8f4f 	dsb	sy
 8003ad2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003ad4:	4b0e      	ldr	r3, [pc, #56]	; (8003b10 <vPortEnterCritical+0x54>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	3301      	adds	r3, #1
 8003ada:	4a0d      	ldr	r2, [pc, #52]	; (8003b10 <vPortEnterCritical+0x54>)
 8003adc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003ade:	4b0c      	ldr	r3, [pc, #48]	; (8003b10 <vPortEnterCritical+0x54>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d10e      	bne.n	8003b04 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003ae6:	4b0b      	ldr	r3, [pc, #44]	; (8003b14 <vPortEnterCritical+0x58>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d009      	beq.n	8003b04 <vPortEnterCritical+0x48>
 8003af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	603b      	str	r3, [r7, #0]
 8003b02:	e7fe      	b.n	8003b02 <vPortEnterCritical+0x46>
	}
}
 8003b04:	bf00      	nop
 8003b06:	370c      	adds	r7, #12
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	2000000c 	.word	0x2000000c
 8003b14:	e000ed04 	.word	0xe000ed04

08003b18 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003b1e:	4b11      	ldr	r3, [pc, #68]	; (8003b64 <vPortExitCritical+0x4c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d109      	bne.n	8003b3a <vPortExitCritical+0x22>
 8003b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b2a:	f383 8811 	msr	BASEPRI, r3
 8003b2e:	f3bf 8f6f 	isb	sy
 8003b32:	f3bf 8f4f 	dsb	sy
 8003b36:	607b      	str	r3, [r7, #4]
 8003b38:	e7fe      	b.n	8003b38 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003b3a:	4b0a      	ldr	r3, [pc, #40]	; (8003b64 <vPortExitCritical+0x4c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	4a08      	ldr	r2, [pc, #32]	; (8003b64 <vPortExitCritical+0x4c>)
 8003b42:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003b44:	4b07      	ldr	r3, [pc, #28]	; (8003b64 <vPortExitCritical+0x4c>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d104      	bne.n	8003b56 <vPortExitCritical+0x3e>
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	2000000c 	.word	0x2000000c
	...

08003b70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003b70:	f3ef 8009 	mrs	r0, PSP
 8003b74:	f3bf 8f6f 	isb	sy
 8003b78:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <pxCurrentTCBConst>)
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	f01e 0f10 	tst.w	lr, #16
 8003b80:	bf08      	it	eq
 8003b82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003b86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b8a:	6010      	str	r0, [r2, #0]
 8003b8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003b90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003b94:	f380 8811 	msr	BASEPRI, r0
 8003b98:	f3bf 8f4f 	dsb	sy
 8003b9c:	f3bf 8f6f 	isb	sy
 8003ba0:	f7fe ffd4 	bl	8002b4c <vTaskSwitchContext>
 8003ba4:	f04f 0000 	mov.w	r0, #0
 8003ba8:	f380 8811 	msr	BASEPRI, r0
 8003bac:	bc09      	pop	{r0, r3}
 8003bae:	6819      	ldr	r1, [r3, #0]
 8003bb0:	6808      	ldr	r0, [r1, #0]
 8003bb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb6:	f01e 0f10 	tst.w	lr, #16
 8003bba:	bf08      	it	eq
 8003bbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003bc0:	f380 8809 	msr	PSP, r0
 8003bc4:	f3bf 8f6f 	isb	sy
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	f3af 8000 	nop.w

08003bd0 <pxCurrentTCBConst>:
 8003bd0:	2000073c 	.word	0x2000073c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003bd4:	bf00      	nop
 8003bd6:	bf00      	nop

08003bd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8003bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003be2:	f383 8811 	msr	BASEPRI, r3
 8003be6:	f3bf 8f6f 	isb	sy
 8003bea:	f3bf 8f4f 	dsb	sy
 8003bee:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003bf0:	f7fe fef4 	bl	80029dc <xTaskIncrementTick>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d003      	beq.n	8003c02 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003bfa:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <xPortSysTickHandler+0x3c>)
 8003bfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c00:	601a      	str	r2, [r3, #0]
 8003c02:	2300      	movs	r3, #0
 8003c04:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	e000ed04 	.word	0xe000ed04

08003c18 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <vPortSetupTimerInterrupt+0x34>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003c22:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <vPortSetupTimerInterrupt+0x38>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003c28:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <vPortSetupTimerInterrupt+0x3c>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a0a      	ldr	r2, [pc, #40]	; (8003c58 <vPortSetupTimerInterrupt+0x40>)
 8003c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c32:	099b      	lsrs	r3, r3, #6
 8003c34:	4a09      	ldr	r2, [pc, #36]	; (8003c5c <vPortSetupTimerInterrupt+0x44>)
 8003c36:	3b01      	subs	r3, #1
 8003c38:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003c3a:	4b04      	ldr	r3, [pc, #16]	; (8003c4c <vPortSetupTimerInterrupt+0x34>)
 8003c3c:	2207      	movs	r2, #7
 8003c3e:	601a      	str	r2, [r3, #0]
}
 8003c40:	bf00      	nop
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	e000e010 	.word	0xe000e010
 8003c50:	e000e018 	.word	0xe000e018
 8003c54:	20000000 	.word	0x20000000
 8003c58:	10624dd3 	.word	0x10624dd3
 8003c5c:	e000e014 	.word	0xe000e014

08003c60 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003c60:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003c70 <vPortEnableVFP+0x10>
 8003c64:	6801      	ldr	r1, [r0, #0]
 8003c66:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003c6a:	6001      	str	r1, [r0, #0]
 8003c6c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003c6e:	bf00      	nop
 8003c70:	e000ed88 	.word	0xe000ed88

08003c74 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003c7a:	f3ef 8305 	mrs	r3, IPSR
 8003c7e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2b0f      	cmp	r3, #15
 8003c84:	d913      	bls.n	8003cae <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003c86:	4a16      	ldr	r2, [pc, #88]	; (8003ce0 <vPortValidateInterruptPriority+0x6c>)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003c90:	4b14      	ldr	r3, [pc, #80]	; (8003ce4 <vPortValidateInterruptPriority+0x70>)
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	7afa      	ldrb	r2, [r7, #11]
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d209      	bcs.n	8003cae <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8003c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9e:	f383 8811 	msr	BASEPRI, r3
 8003ca2:	f3bf 8f6f 	isb	sy
 8003ca6:	f3bf 8f4f 	dsb	sy
 8003caa:	607b      	str	r3, [r7, #4]
 8003cac:	e7fe      	b.n	8003cac <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003cae:	4b0e      	ldr	r3, [pc, #56]	; (8003ce8 <vPortValidateInterruptPriority+0x74>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cb6:	4b0d      	ldr	r3, [pc, #52]	; (8003cec <vPortValidateInterruptPriority+0x78>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d909      	bls.n	8003cd2 <vPortValidateInterruptPriority+0x5e>
 8003cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc2:	f383 8811 	msr	BASEPRI, r3
 8003cc6:	f3bf 8f6f 	isb	sy
 8003cca:	f3bf 8f4f 	dsb	sy
 8003cce:	603b      	str	r3, [r7, #0]
 8003cd0:	e7fe      	b.n	8003cd0 <vPortValidateInterruptPriority+0x5c>
	}
 8003cd2:	bf00      	nop
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	e000e3f0 	.word	0xe000e3f0
 8003ce4:	20000964 	.word	0x20000964
 8003ce8:	e000ed0c 	.word	0xe000ed0c
 8003cec:	20000968 	.word	0x20000968

08003cf0 <vPortFree>:
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b086      	sub	sp, #24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d046      	beq.n	8003d90 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003d02:	2308      	movs	r3, #8
 8003d04:	425b      	negs	r3, r3
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	4413      	add	r3, r2
 8003d0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	4b20      	ldr	r3, [pc, #128]	; (8003d98 <vPortFree+0xa8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d109      	bne.n	8003d32 <vPortFree+0x42>
 8003d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d22:	f383 8811 	msr	BASEPRI, r3
 8003d26:	f3bf 8f6f 	isb	sy
 8003d2a:	f3bf 8f4f 	dsb	sy
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	e7fe      	b.n	8003d30 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d009      	beq.n	8003d4e <vPortFree+0x5e>
 8003d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	60bb      	str	r3, [r7, #8]
 8003d4c:	e7fe      	b.n	8003d4c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	4b11      	ldr	r3, [pc, #68]	; (8003d98 <vPortFree+0xa8>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4013      	ands	r3, r2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d019      	beq.n	8003d90 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d115      	bne.n	8003d90 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	4b0b      	ldr	r3, [pc, #44]	; (8003d98 <vPortFree+0xa8>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	43db      	mvns	r3, r3
 8003d6e:	401a      	ands	r2, r3
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003d74:	f7fe fd78 	bl	8002868 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	4b07      	ldr	r3, [pc, #28]	; (8003d9c <vPortFree+0xac>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4413      	add	r3, r2
 8003d82:	4a06      	ldr	r2, [pc, #24]	; (8003d9c <vPortFree+0xac>)
 8003d84:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003d86:	6938      	ldr	r0, [r7, #16]
 8003d88:	f000 f80a 	bl	8003da0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003d8c:	f7fe fd7a 	bl	8002884 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003d90:	bf00      	nop
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	2000097c 	.word	0x2000097c
 8003d9c:	20000978 	.word	0x20000978

08003da0 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003da0:	b480      	push	{r7}
 8003da2:	b085      	sub	sp, #20
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003da8:	4b28      	ldr	r3, [pc, #160]	; (8003e4c <prvInsertBlockIntoFreeList+0xac>)
 8003daa:	60fb      	str	r3, [r7, #12]
 8003dac:	e002      	b.n	8003db4 <prvInsertBlockIntoFreeList+0x14>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d8f7      	bhi.n	8003dae <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	4413      	add	r3, r2
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d108      	bne.n	8003de2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	441a      	add	r2, r3
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	68ba      	ldr	r2, [r7, #8]
 8003dec:	441a      	add	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d118      	bne.n	8003e28 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <prvInsertBlockIntoFreeList+0xb0>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d00d      	beq.n	8003e1e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	441a      	add	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	601a      	str	r2, [r3, #0]
 8003e1c:	e008      	b.n	8003e30 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003e1e:	4b0c      	ldr	r3, [pc, #48]	; (8003e50 <prvInsertBlockIntoFreeList+0xb0>)
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	e003      	b.n	8003e30 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d002      	beq.n	8003e3e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e3e:	bf00      	nop
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	2000096c 	.word	0x2000096c
 8003e50:	20000974 	.word	0x20000974

08003e54 <__errno>:
 8003e54:	4b01      	ldr	r3, [pc, #4]	; (8003e5c <__errno+0x8>)
 8003e56:	6818      	ldr	r0, [r3, #0]
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	20000010 	.word	0x20000010

08003e60 <__libc_init_array>:
 8003e60:	b570      	push	{r4, r5, r6, lr}
 8003e62:	4e0d      	ldr	r6, [pc, #52]	; (8003e98 <__libc_init_array+0x38>)
 8003e64:	4c0d      	ldr	r4, [pc, #52]	; (8003e9c <__libc_init_array+0x3c>)
 8003e66:	1ba4      	subs	r4, r4, r6
 8003e68:	10a4      	asrs	r4, r4, #2
 8003e6a:	2500      	movs	r5, #0
 8003e6c:	42a5      	cmp	r5, r4
 8003e6e:	d109      	bne.n	8003e84 <__libc_init_array+0x24>
 8003e70:	4e0b      	ldr	r6, [pc, #44]	; (8003ea0 <__libc_init_array+0x40>)
 8003e72:	4c0c      	ldr	r4, [pc, #48]	; (8003ea4 <__libc_init_array+0x44>)
 8003e74:	f000 fc94 	bl	80047a0 <_init>
 8003e78:	1ba4      	subs	r4, r4, r6
 8003e7a:	10a4      	asrs	r4, r4, #2
 8003e7c:	2500      	movs	r5, #0
 8003e7e:	42a5      	cmp	r5, r4
 8003e80:	d105      	bne.n	8003e8e <__libc_init_array+0x2e>
 8003e82:	bd70      	pop	{r4, r5, r6, pc}
 8003e84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e88:	4798      	blx	r3
 8003e8a:	3501      	adds	r5, #1
 8003e8c:	e7ee      	b.n	8003e6c <__libc_init_array+0xc>
 8003e8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003e92:	4798      	blx	r3
 8003e94:	3501      	adds	r5, #1
 8003e96:	e7f2      	b.n	8003e7e <__libc_init_array+0x1e>
 8003e98:	0800486c 	.word	0x0800486c
 8003e9c:	0800486c 	.word	0x0800486c
 8003ea0:	0800486c 	.word	0x0800486c
 8003ea4:	08004870 	.word	0x08004870

08003ea8 <memcpy>:
 8003ea8:	b510      	push	{r4, lr}
 8003eaa:	1e43      	subs	r3, r0, #1
 8003eac:	440a      	add	r2, r1
 8003eae:	4291      	cmp	r1, r2
 8003eb0:	d100      	bne.n	8003eb4 <memcpy+0xc>
 8003eb2:	bd10      	pop	{r4, pc}
 8003eb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ebc:	e7f7      	b.n	8003eae <memcpy+0x6>

08003ebe <memset>:
 8003ebe:	4402      	add	r2, r0
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d100      	bne.n	8003ec8 <memset+0xa>
 8003ec6:	4770      	bx	lr
 8003ec8:	f803 1b01 	strb.w	r1, [r3], #1
 8003ecc:	e7f9      	b.n	8003ec2 <memset+0x4>
	...

08003ed0 <_puts_r>:
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	460e      	mov	r6, r1
 8003ed4:	4605      	mov	r5, r0
 8003ed6:	b118      	cbz	r0, 8003ee0 <_puts_r+0x10>
 8003ed8:	6983      	ldr	r3, [r0, #24]
 8003eda:	b90b      	cbnz	r3, 8003ee0 <_puts_r+0x10>
 8003edc:	f000 fa0c 	bl	80042f8 <__sinit>
 8003ee0:	69ab      	ldr	r3, [r5, #24]
 8003ee2:	68ac      	ldr	r4, [r5, #8]
 8003ee4:	b913      	cbnz	r3, 8003eec <_puts_r+0x1c>
 8003ee6:	4628      	mov	r0, r5
 8003ee8:	f000 fa06 	bl	80042f8 <__sinit>
 8003eec:	4b23      	ldr	r3, [pc, #140]	; (8003f7c <_puts_r+0xac>)
 8003eee:	429c      	cmp	r4, r3
 8003ef0:	d117      	bne.n	8003f22 <_puts_r+0x52>
 8003ef2:	686c      	ldr	r4, [r5, #4]
 8003ef4:	89a3      	ldrh	r3, [r4, #12]
 8003ef6:	071b      	lsls	r3, r3, #28
 8003ef8:	d51d      	bpl.n	8003f36 <_puts_r+0x66>
 8003efa:	6923      	ldr	r3, [r4, #16]
 8003efc:	b1db      	cbz	r3, 8003f36 <_puts_r+0x66>
 8003efe:	3e01      	subs	r6, #1
 8003f00:	68a3      	ldr	r3, [r4, #8]
 8003f02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f06:	3b01      	subs	r3, #1
 8003f08:	60a3      	str	r3, [r4, #8]
 8003f0a:	b9e9      	cbnz	r1, 8003f48 <_puts_r+0x78>
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	da2e      	bge.n	8003f6e <_puts_r+0x9e>
 8003f10:	4622      	mov	r2, r4
 8003f12:	210a      	movs	r1, #10
 8003f14:	4628      	mov	r0, r5
 8003f16:	f000 f83f 	bl	8003f98 <__swbuf_r>
 8003f1a:	3001      	adds	r0, #1
 8003f1c:	d011      	beq.n	8003f42 <_puts_r+0x72>
 8003f1e:	200a      	movs	r0, #10
 8003f20:	e011      	b.n	8003f46 <_puts_r+0x76>
 8003f22:	4b17      	ldr	r3, [pc, #92]	; (8003f80 <_puts_r+0xb0>)
 8003f24:	429c      	cmp	r4, r3
 8003f26:	d101      	bne.n	8003f2c <_puts_r+0x5c>
 8003f28:	68ac      	ldr	r4, [r5, #8]
 8003f2a:	e7e3      	b.n	8003ef4 <_puts_r+0x24>
 8003f2c:	4b15      	ldr	r3, [pc, #84]	; (8003f84 <_puts_r+0xb4>)
 8003f2e:	429c      	cmp	r4, r3
 8003f30:	bf08      	it	eq
 8003f32:	68ec      	ldreq	r4, [r5, #12]
 8003f34:	e7de      	b.n	8003ef4 <_puts_r+0x24>
 8003f36:	4621      	mov	r1, r4
 8003f38:	4628      	mov	r0, r5
 8003f3a:	f000 f87f 	bl	800403c <__swsetup_r>
 8003f3e:	2800      	cmp	r0, #0
 8003f40:	d0dd      	beq.n	8003efe <_puts_r+0x2e>
 8003f42:	f04f 30ff 	mov.w	r0, #4294967295
 8003f46:	bd70      	pop	{r4, r5, r6, pc}
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	da04      	bge.n	8003f56 <_puts_r+0x86>
 8003f4c:	69a2      	ldr	r2, [r4, #24]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	dc06      	bgt.n	8003f60 <_puts_r+0x90>
 8003f52:	290a      	cmp	r1, #10
 8003f54:	d004      	beq.n	8003f60 <_puts_r+0x90>
 8003f56:	6823      	ldr	r3, [r4, #0]
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	6022      	str	r2, [r4, #0]
 8003f5c:	7019      	strb	r1, [r3, #0]
 8003f5e:	e7cf      	b.n	8003f00 <_puts_r+0x30>
 8003f60:	4622      	mov	r2, r4
 8003f62:	4628      	mov	r0, r5
 8003f64:	f000 f818 	bl	8003f98 <__swbuf_r>
 8003f68:	3001      	adds	r0, #1
 8003f6a:	d1c9      	bne.n	8003f00 <_puts_r+0x30>
 8003f6c:	e7e9      	b.n	8003f42 <_puts_r+0x72>
 8003f6e:	6823      	ldr	r3, [r4, #0]
 8003f70:	200a      	movs	r0, #10
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	6022      	str	r2, [r4, #0]
 8003f76:	7018      	strb	r0, [r3, #0]
 8003f78:	e7e5      	b.n	8003f46 <_puts_r+0x76>
 8003f7a:	bf00      	nop
 8003f7c:	08004824 	.word	0x08004824
 8003f80:	08004844 	.word	0x08004844
 8003f84:	08004804 	.word	0x08004804

08003f88 <puts>:
 8003f88:	4b02      	ldr	r3, [pc, #8]	; (8003f94 <puts+0xc>)
 8003f8a:	4601      	mov	r1, r0
 8003f8c:	6818      	ldr	r0, [r3, #0]
 8003f8e:	f7ff bf9f 	b.w	8003ed0 <_puts_r>
 8003f92:	bf00      	nop
 8003f94:	20000010 	.word	0x20000010

08003f98 <__swbuf_r>:
 8003f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9a:	460e      	mov	r6, r1
 8003f9c:	4614      	mov	r4, r2
 8003f9e:	4605      	mov	r5, r0
 8003fa0:	b118      	cbz	r0, 8003faa <__swbuf_r+0x12>
 8003fa2:	6983      	ldr	r3, [r0, #24]
 8003fa4:	b90b      	cbnz	r3, 8003faa <__swbuf_r+0x12>
 8003fa6:	f000 f9a7 	bl	80042f8 <__sinit>
 8003faa:	4b21      	ldr	r3, [pc, #132]	; (8004030 <__swbuf_r+0x98>)
 8003fac:	429c      	cmp	r4, r3
 8003fae:	d12a      	bne.n	8004006 <__swbuf_r+0x6e>
 8003fb0:	686c      	ldr	r4, [r5, #4]
 8003fb2:	69a3      	ldr	r3, [r4, #24]
 8003fb4:	60a3      	str	r3, [r4, #8]
 8003fb6:	89a3      	ldrh	r3, [r4, #12]
 8003fb8:	071a      	lsls	r2, r3, #28
 8003fba:	d52e      	bpl.n	800401a <__swbuf_r+0x82>
 8003fbc:	6923      	ldr	r3, [r4, #16]
 8003fbe:	b363      	cbz	r3, 800401a <__swbuf_r+0x82>
 8003fc0:	6923      	ldr	r3, [r4, #16]
 8003fc2:	6820      	ldr	r0, [r4, #0]
 8003fc4:	1ac0      	subs	r0, r0, r3
 8003fc6:	6963      	ldr	r3, [r4, #20]
 8003fc8:	b2f6      	uxtb	r6, r6
 8003fca:	4283      	cmp	r3, r0
 8003fcc:	4637      	mov	r7, r6
 8003fce:	dc04      	bgt.n	8003fda <__swbuf_r+0x42>
 8003fd0:	4621      	mov	r1, r4
 8003fd2:	4628      	mov	r0, r5
 8003fd4:	f000 f926 	bl	8004224 <_fflush_r>
 8003fd8:	bb28      	cbnz	r0, 8004026 <__swbuf_r+0x8e>
 8003fda:	68a3      	ldr	r3, [r4, #8]
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	60a3      	str	r3, [r4, #8]
 8003fe0:	6823      	ldr	r3, [r4, #0]
 8003fe2:	1c5a      	adds	r2, r3, #1
 8003fe4:	6022      	str	r2, [r4, #0]
 8003fe6:	701e      	strb	r6, [r3, #0]
 8003fe8:	6963      	ldr	r3, [r4, #20]
 8003fea:	3001      	adds	r0, #1
 8003fec:	4283      	cmp	r3, r0
 8003fee:	d004      	beq.n	8003ffa <__swbuf_r+0x62>
 8003ff0:	89a3      	ldrh	r3, [r4, #12]
 8003ff2:	07db      	lsls	r3, r3, #31
 8003ff4:	d519      	bpl.n	800402a <__swbuf_r+0x92>
 8003ff6:	2e0a      	cmp	r6, #10
 8003ff8:	d117      	bne.n	800402a <__swbuf_r+0x92>
 8003ffa:	4621      	mov	r1, r4
 8003ffc:	4628      	mov	r0, r5
 8003ffe:	f000 f911 	bl	8004224 <_fflush_r>
 8004002:	b190      	cbz	r0, 800402a <__swbuf_r+0x92>
 8004004:	e00f      	b.n	8004026 <__swbuf_r+0x8e>
 8004006:	4b0b      	ldr	r3, [pc, #44]	; (8004034 <__swbuf_r+0x9c>)
 8004008:	429c      	cmp	r4, r3
 800400a:	d101      	bne.n	8004010 <__swbuf_r+0x78>
 800400c:	68ac      	ldr	r4, [r5, #8]
 800400e:	e7d0      	b.n	8003fb2 <__swbuf_r+0x1a>
 8004010:	4b09      	ldr	r3, [pc, #36]	; (8004038 <__swbuf_r+0xa0>)
 8004012:	429c      	cmp	r4, r3
 8004014:	bf08      	it	eq
 8004016:	68ec      	ldreq	r4, [r5, #12]
 8004018:	e7cb      	b.n	8003fb2 <__swbuf_r+0x1a>
 800401a:	4621      	mov	r1, r4
 800401c:	4628      	mov	r0, r5
 800401e:	f000 f80d 	bl	800403c <__swsetup_r>
 8004022:	2800      	cmp	r0, #0
 8004024:	d0cc      	beq.n	8003fc0 <__swbuf_r+0x28>
 8004026:	f04f 37ff 	mov.w	r7, #4294967295
 800402a:	4638      	mov	r0, r7
 800402c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800402e:	bf00      	nop
 8004030:	08004824 	.word	0x08004824
 8004034:	08004844 	.word	0x08004844
 8004038:	08004804 	.word	0x08004804

0800403c <__swsetup_r>:
 800403c:	4b32      	ldr	r3, [pc, #200]	; (8004108 <__swsetup_r+0xcc>)
 800403e:	b570      	push	{r4, r5, r6, lr}
 8004040:	681d      	ldr	r5, [r3, #0]
 8004042:	4606      	mov	r6, r0
 8004044:	460c      	mov	r4, r1
 8004046:	b125      	cbz	r5, 8004052 <__swsetup_r+0x16>
 8004048:	69ab      	ldr	r3, [r5, #24]
 800404a:	b913      	cbnz	r3, 8004052 <__swsetup_r+0x16>
 800404c:	4628      	mov	r0, r5
 800404e:	f000 f953 	bl	80042f8 <__sinit>
 8004052:	4b2e      	ldr	r3, [pc, #184]	; (800410c <__swsetup_r+0xd0>)
 8004054:	429c      	cmp	r4, r3
 8004056:	d10f      	bne.n	8004078 <__swsetup_r+0x3c>
 8004058:	686c      	ldr	r4, [r5, #4]
 800405a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800405e:	b29a      	uxth	r2, r3
 8004060:	0715      	lsls	r5, r2, #28
 8004062:	d42c      	bmi.n	80040be <__swsetup_r+0x82>
 8004064:	06d0      	lsls	r0, r2, #27
 8004066:	d411      	bmi.n	800408c <__swsetup_r+0x50>
 8004068:	2209      	movs	r2, #9
 800406a:	6032      	str	r2, [r6, #0]
 800406c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004070:	81a3      	strh	r3, [r4, #12]
 8004072:	f04f 30ff 	mov.w	r0, #4294967295
 8004076:	e03e      	b.n	80040f6 <__swsetup_r+0xba>
 8004078:	4b25      	ldr	r3, [pc, #148]	; (8004110 <__swsetup_r+0xd4>)
 800407a:	429c      	cmp	r4, r3
 800407c:	d101      	bne.n	8004082 <__swsetup_r+0x46>
 800407e:	68ac      	ldr	r4, [r5, #8]
 8004080:	e7eb      	b.n	800405a <__swsetup_r+0x1e>
 8004082:	4b24      	ldr	r3, [pc, #144]	; (8004114 <__swsetup_r+0xd8>)
 8004084:	429c      	cmp	r4, r3
 8004086:	bf08      	it	eq
 8004088:	68ec      	ldreq	r4, [r5, #12]
 800408a:	e7e6      	b.n	800405a <__swsetup_r+0x1e>
 800408c:	0751      	lsls	r1, r2, #29
 800408e:	d512      	bpl.n	80040b6 <__swsetup_r+0x7a>
 8004090:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004092:	b141      	cbz	r1, 80040a6 <__swsetup_r+0x6a>
 8004094:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004098:	4299      	cmp	r1, r3
 800409a:	d002      	beq.n	80040a2 <__swsetup_r+0x66>
 800409c:	4630      	mov	r0, r6
 800409e:	f000 fa19 	bl	80044d4 <_free_r>
 80040a2:	2300      	movs	r3, #0
 80040a4:	6363      	str	r3, [r4, #52]	; 0x34
 80040a6:	89a3      	ldrh	r3, [r4, #12]
 80040a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80040ac:	81a3      	strh	r3, [r4, #12]
 80040ae:	2300      	movs	r3, #0
 80040b0:	6063      	str	r3, [r4, #4]
 80040b2:	6923      	ldr	r3, [r4, #16]
 80040b4:	6023      	str	r3, [r4, #0]
 80040b6:	89a3      	ldrh	r3, [r4, #12]
 80040b8:	f043 0308 	orr.w	r3, r3, #8
 80040bc:	81a3      	strh	r3, [r4, #12]
 80040be:	6923      	ldr	r3, [r4, #16]
 80040c0:	b94b      	cbnz	r3, 80040d6 <__swsetup_r+0x9a>
 80040c2:	89a3      	ldrh	r3, [r4, #12]
 80040c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80040c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040cc:	d003      	beq.n	80040d6 <__swsetup_r+0x9a>
 80040ce:	4621      	mov	r1, r4
 80040d0:	4630      	mov	r0, r6
 80040d2:	f000 f9bf 	bl	8004454 <__smakebuf_r>
 80040d6:	89a2      	ldrh	r2, [r4, #12]
 80040d8:	f012 0301 	ands.w	r3, r2, #1
 80040dc:	d00c      	beq.n	80040f8 <__swsetup_r+0xbc>
 80040de:	2300      	movs	r3, #0
 80040e0:	60a3      	str	r3, [r4, #8]
 80040e2:	6963      	ldr	r3, [r4, #20]
 80040e4:	425b      	negs	r3, r3
 80040e6:	61a3      	str	r3, [r4, #24]
 80040e8:	6923      	ldr	r3, [r4, #16]
 80040ea:	b953      	cbnz	r3, 8004102 <__swsetup_r+0xc6>
 80040ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040f0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80040f4:	d1ba      	bne.n	800406c <__swsetup_r+0x30>
 80040f6:	bd70      	pop	{r4, r5, r6, pc}
 80040f8:	0792      	lsls	r2, r2, #30
 80040fa:	bf58      	it	pl
 80040fc:	6963      	ldrpl	r3, [r4, #20]
 80040fe:	60a3      	str	r3, [r4, #8]
 8004100:	e7f2      	b.n	80040e8 <__swsetup_r+0xac>
 8004102:	2000      	movs	r0, #0
 8004104:	e7f7      	b.n	80040f6 <__swsetup_r+0xba>
 8004106:	bf00      	nop
 8004108:	20000010 	.word	0x20000010
 800410c:	08004824 	.word	0x08004824
 8004110:	08004844 	.word	0x08004844
 8004114:	08004804 	.word	0x08004804

08004118 <__sflush_r>:
 8004118:	898a      	ldrh	r2, [r1, #12]
 800411a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800411e:	4605      	mov	r5, r0
 8004120:	0710      	lsls	r0, r2, #28
 8004122:	460c      	mov	r4, r1
 8004124:	d458      	bmi.n	80041d8 <__sflush_r+0xc0>
 8004126:	684b      	ldr	r3, [r1, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	dc05      	bgt.n	8004138 <__sflush_r+0x20>
 800412c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800412e:	2b00      	cmp	r3, #0
 8004130:	dc02      	bgt.n	8004138 <__sflush_r+0x20>
 8004132:	2000      	movs	r0, #0
 8004134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004138:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800413a:	2e00      	cmp	r6, #0
 800413c:	d0f9      	beq.n	8004132 <__sflush_r+0x1a>
 800413e:	2300      	movs	r3, #0
 8004140:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004144:	682f      	ldr	r7, [r5, #0]
 8004146:	6a21      	ldr	r1, [r4, #32]
 8004148:	602b      	str	r3, [r5, #0]
 800414a:	d032      	beq.n	80041b2 <__sflush_r+0x9a>
 800414c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800414e:	89a3      	ldrh	r3, [r4, #12]
 8004150:	075a      	lsls	r2, r3, #29
 8004152:	d505      	bpl.n	8004160 <__sflush_r+0x48>
 8004154:	6863      	ldr	r3, [r4, #4]
 8004156:	1ac0      	subs	r0, r0, r3
 8004158:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800415a:	b10b      	cbz	r3, 8004160 <__sflush_r+0x48>
 800415c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800415e:	1ac0      	subs	r0, r0, r3
 8004160:	2300      	movs	r3, #0
 8004162:	4602      	mov	r2, r0
 8004164:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004166:	6a21      	ldr	r1, [r4, #32]
 8004168:	4628      	mov	r0, r5
 800416a:	47b0      	blx	r6
 800416c:	1c43      	adds	r3, r0, #1
 800416e:	89a3      	ldrh	r3, [r4, #12]
 8004170:	d106      	bne.n	8004180 <__sflush_r+0x68>
 8004172:	6829      	ldr	r1, [r5, #0]
 8004174:	291d      	cmp	r1, #29
 8004176:	d848      	bhi.n	800420a <__sflush_r+0xf2>
 8004178:	4a29      	ldr	r2, [pc, #164]	; (8004220 <__sflush_r+0x108>)
 800417a:	40ca      	lsrs	r2, r1
 800417c:	07d6      	lsls	r6, r2, #31
 800417e:	d544      	bpl.n	800420a <__sflush_r+0xf2>
 8004180:	2200      	movs	r2, #0
 8004182:	6062      	str	r2, [r4, #4]
 8004184:	04d9      	lsls	r1, r3, #19
 8004186:	6922      	ldr	r2, [r4, #16]
 8004188:	6022      	str	r2, [r4, #0]
 800418a:	d504      	bpl.n	8004196 <__sflush_r+0x7e>
 800418c:	1c42      	adds	r2, r0, #1
 800418e:	d101      	bne.n	8004194 <__sflush_r+0x7c>
 8004190:	682b      	ldr	r3, [r5, #0]
 8004192:	b903      	cbnz	r3, 8004196 <__sflush_r+0x7e>
 8004194:	6560      	str	r0, [r4, #84]	; 0x54
 8004196:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004198:	602f      	str	r7, [r5, #0]
 800419a:	2900      	cmp	r1, #0
 800419c:	d0c9      	beq.n	8004132 <__sflush_r+0x1a>
 800419e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80041a2:	4299      	cmp	r1, r3
 80041a4:	d002      	beq.n	80041ac <__sflush_r+0x94>
 80041a6:	4628      	mov	r0, r5
 80041a8:	f000 f994 	bl	80044d4 <_free_r>
 80041ac:	2000      	movs	r0, #0
 80041ae:	6360      	str	r0, [r4, #52]	; 0x34
 80041b0:	e7c0      	b.n	8004134 <__sflush_r+0x1c>
 80041b2:	2301      	movs	r3, #1
 80041b4:	4628      	mov	r0, r5
 80041b6:	47b0      	blx	r6
 80041b8:	1c41      	adds	r1, r0, #1
 80041ba:	d1c8      	bne.n	800414e <__sflush_r+0x36>
 80041bc:	682b      	ldr	r3, [r5, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0c5      	beq.n	800414e <__sflush_r+0x36>
 80041c2:	2b1d      	cmp	r3, #29
 80041c4:	d001      	beq.n	80041ca <__sflush_r+0xb2>
 80041c6:	2b16      	cmp	r3, #22
 80041c8:	d101      	bne.n	80041ce <__sflush_r+0xb6>
 80041ca:	602f      	str	r7, [r5, #0]
 80041cc:	e7b1      	b.n	8004132 <__sflush_r+0x1a>
 80041ce:	89a3      	ldrh	r3, [r4, #12]
 80041d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041d4:	81a3      	strh	r3, [r4, #12]
 80041d6:	e7ad      	b.n	8004134 <__sflush_r+0x1c>
 80041d8:	690f      	ldr	r7, [r1, #16]
 80041da:	2f00      	cmp	r7, #0
 80041dc:	d0a9      	beq.n	8004132 <__sflush_r+0x1a>
 80041de:	0793      	lsls	r3, r2, #30
 80041e0:	680e      	ldr	r6, [r1, #0]
 80041e2:	bf08      	it	eq
 80041e4:	694b      	ldreq	r3, [r1, #20]
 80041e6:	600f      	str	r7, [r1, #0]
 80041e8:	bf18      	it	ne
 80041ea:	2300      	movne	r3, #0
 80041ec:	eba6 0807 	sub.w	r8, r6, r7
 80041f0:	608b      	str	r3, [r1, #8]
 80041f2:	f1b8 0f00 	cmp.w	r8, #0
 80041f6:	dd9c      	ble.n	8004132 <__sflush_r+0x1a>
 80041f8:	4643      	mov	r3, r8
 80041fa:	463a      	mov	r2, r7
 80041fc:	6a21      	ldr	r1, [r4, #32]
 80041fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004200:	4628      	mov	r0, r5
 8004202:	47b0      	blx	r6
 8004204:	2800      	cmp	r0, #0
 8004206:	dc06      	bgt.n	8004216 <__sflush_r+0xfe>
 8004208:	89a3      	ldrh	r3, [r4, #12]
 800420a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800420e:	81a3      	strh	r3, [r4, #12]
 8004210:	f04f 30ff 	mov.w	r0, #4294967295
 8004214:	e78e      	b.n	8004134 <__sflush_r+0x1c>
 8004216:	4407      	add	r7, r0
 8004218:	eba8 0800 	sub.w	r8, r8, r0
 800421c:	e7e9      	b.n	80041f2 <__sflush_r+0xda>
 800421e:	bf00      	nop
 8004220:	20400001 	.word	0x20400001

08004224 <_fflush_r>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	690b      	ldr	r3, [r1, #16]
 8004228:	4605      	mov	r5, r0
 800422a:	460c      	mov	r4, r1
 800422c:	b1db      	cbz	r3, 8004266 <_fflush_r+0x42>
 800422e:	b118      	cbz	r0, 8004238 <_fflush_r+0x14>
 8004230:	6983      	ldr	r3, [r0, #24]
 8004232:	b90b      	cbnz	r3, 8004238 <_fflush_r+0x14>
 8004234:	f000 f860 	bl	80042f8 <__sinit>
 8004238:	4b0c      	ldr	r3, [pc, #48]	; (800426c <_fflush_r+0x48>)
 800423a:	429c      	cmp	r4, r3
 800423c:	d109      	bne.n	8004252 <_fflush_r+0x2e>
 800423e:	686c      	ldr	r4, [r5, #4]
 8004240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004244:	b17b      	cbz	r3, 8004266 <_fflush_r+0x42>
 8004246:	4621      	mov	r1, r4
 8004248:	4628      	mov	r0, r5
 800424a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800424e:	f7ff bf63 	b.w	8004118 <__sflush_r>
 8004252:	4b07      	ldr	r3, [pc, #28]	; (8004270 <_fflush_r+0x4c>)
 8004254:	429c      	cmp	r4, r3
 8004256:	d101      	bne.n	800425c <_fflush_r+0x38>
 8004258:	68ac      	ldr	r4, [r5, #8]
 800425a:	e7f1      	b.n	8004240 <_fflush_r+0x1c>
 800425c:	4b05      	ldr	r3, [pc, #20]	; (8004274 <_fflush_r+0x50>)
 800425e:	429c      	cmp	r4, r3
 8004260:	bf08      	it	eq
 8004262:	68ec      	ldreq	r4, [r5, #12]
 8004264:	e7ec      	b.n	8004240 <_fflush_r+0x1c>
 8004266:	2000      	movs	r0, #0
 8004268:	bd38      	pop	{r3, r4, r5, pc}
 800426a:	bf00      	nop
 800426c:	08004824 	.word	0x08004824
 8004270:	08004844 	.word	0x08004844
 8004274:	08004804 	.word	0x08004804

08004278 <std>:
 8004278:	2300      	movs	r3, #0
 800427a:	b510      	push	{r4, lr}
 800427c:	4604      	mov	r4, r0
 800427e:	e9c0 3300 	strd	r3, r3, [r0]
 8004282:	6083      	str	r3, [r0, #8]
 8004284:	8181      	strh	r1, [r0, #12]
 8004286:	6643      	str	r3, [r0, #100]	; 0x64
 8004288:	81c2      	strh	r2, [r0, #14]
 800428a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800428e:	6183      	str	r3, [r0, #24]
 8004290:	4619      	mov	r1, r3
 8004292:	2208      	movs	r2, #8
 8004294:	305c      	adds	r0, #92	; 0x5c
 8004296:	f7ff fe12 	bl	8003ebe <memset>
 800429a:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <std+0x38>)
 800429c:	6263      	str	r3, [r4, #36]	; 0x24
 800429e:	4b05      	ldr	r3, [pc, #20]	; (80042b4 <std+0x3c>)
 80042a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80042a2:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <std+0x40>)
 80042a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80042a6:	4b05      	ldr	r3, [pc, #20]	; (80042bc <std+0x44>)
 80042a8:	6224      	str	r4, [r4, #32]
 80042aa:	6323      	str	r3, [r4, #48]	; 0x30
 80042ac:	bd10      	pop	{r4, pc}
 80042ae:	bf00      	nop
 80042b0:	08004645 	.word	0x08004645
 80042b4:	08004667 	.word	0x08004667
 80042b8:	0800469f 	.word	0x0800469f
 80042bc:	080046c3 	.word	0x080046c3

080042c0 <_cleanup_r>:
 80042c0:	4901      	ldr	r1, [pc, #4]	; (80042c8 <_cleanup_r+0x8>)
 80042c2:	f000 b885 	b.w	80043d0 <_fwalk_reent>
 80042c6:	bf00      	nop
 80042c8:	08004225 	.word	0x08004225

080042cc <__sfmoreglue>:
 80042cc:	b570      	push	{r4, r5, r6, lr}
 80042ce:	1e4a      	subs	r2, r1, #1
 80042d0:	2568      	movs	r5, #104	; 0x68
 80042d2:	4355      	muls	r5, r2
 80042d4:	460e      	mov	r6, r1
 80042d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80042da:	f000 f949 	bl	8004570 <_malloc_r>
 80042de:	4604      	mov	r4, r0
 80042e0:	b140      	cbz	r0, 80042f4 <__sfmoreglue+0x28>
 80042e2:	2100      	movs	r1, #0
 80042e4:	e9c0 1600 	strd	r1, r6, [r0]
 80042e8:	300c      	adds	r0, #12
 80042ea:	60a0      	str	r0, [r4, #8]
 80042ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80042f0:	f7ff fde5 	bl	8003ebe <memset>
 80042f4:	4620      	mov	r0, r4
 80042f6:	bd70      	pop	{r4, r5, r6, pc}

080042f8 <__sinit>:
 80042f8:	6983      	ldr	r3, [r0, #24]
 80042fa:	b510      	push	{r4, lr}
 80042fc:	4604      	mov	r4, r0
 80042fe:	bb33      	cbnz	r3, 800434e <__sinit+0x56>
 8004300:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004304:	6503      	str	r3, [r0, #80]	; 0x50
 8004306:	4b12      	ldr	r3, [pc, #72]	; (8004350 <__sinit+0x58>)
 8004308:	4a12      	ldr	r2, [pc, #72]	; (8004354 <__sinit+0x5c>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	6282      	str	r2, [r0, #40]	; 0x28
 800430e:	4298      	cmp	r0, r3
 8004310:	bf04      	itt	eq
 8004312:	2301      	moveq	r3, #1
 8004314:	6183      	streq	r3, [r0, #24]
 8004316:	f000 f81f 	bl	8004358 <__sfp>
 800431a:	6060      	str	r0, [r4, #4]
 800431c:	4620      	mov	r0, r4
 800431e:	f000 f81b 	bl	8004358 <__sfp>
 8004322:	60a0      	str	r0, [r4, #8]
 8004324:	4620      	mov	r0, r4
 8004326:	f000 f817 	bl	8004358 <__sfp>
 800432a:	2200      	movs	r2, #0
 800432c:	60e0      	str	r0, [r4, #12]
 800432e:	2104      	movs	r1, #4
 8004330:	6860      	ldr	r0, [r4, #4]
 8004332:	f7ff ffa1 	bl	8004278 <std>
 8004336:	2201      	movs	r2, #1
 8004338:	2109      	movs	r1, #9
 800433a:	68a0      	ldr	r0, [r4, #8]
 800433c:	f7ff ff9c 	bl	8004278 <std>
 8004340:	2202      	movs	r2, #2
 8004342:	2112      	movs	r1, #18
 8004344:	68e0      	ldr	r0, [r4, #12]
 8004346:	f7ff ff97 	bl	8004278 <std>
 800434a:	2301      	movs	r3, #1
 800434c:	61a3      	str	r3, [r4, #24]
 800434e:	bd10      	pop	{r4, pc}
 8004350:	08004800 	.word	0x08004800
 8004354:	080042c1 	.word	0x080042c1

08004358 <__sfp>:
 8004358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435a:	4b1b      	ldr	r3, [pc, #108]	; (80043c8 <__sfp+0x70>)
 800435c:	681e      	ldr	r6, [r3, #0]
 800435e:	69b3      	ldr	r3, [r6, #24]
 8004360:	4607      	mov	r7, r0
 8004362:	b913      	cbnz	r3, 800436a <__sfp+0x12>
 8004364:	4630      	mov	r0, r6
 8004366:	f7ff ffc7 	bl	80042f8 <__sinit>
 800436a:	3648      	adds	r6, #72	; 0x48
 800436c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004370:	3b01      	subs	r3, #1
 8004372:	d503      	bpl.n	800437c <__sfp+0x24>
 8004374:	6833      	ldr	r3, [r6, #0]
 8004376:	b133      	cbz	r3, 8004386 <__sfp+0x2e>
 8004378:	6836      	ldr	r6, [r6, #0]
 800437a:	e7f7      	b.n	800436c <__sfp+0x14>
 800437c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004380:	b16d      	cbz	r5, 800439e <__sfp+0x46>
 8004382:	3468      	adds	r4, #104	; 0x68
 8004384:	e7f4      	b.n	8004370 <__sfp+0x18>
 8004386:	2104      	movs	r1, #4
 8004388:	4638      	mov	r0, r7
 800438a:	f7ff ff9f 	bl	80042cc <__sfmoreglue>
 800438e:	6030      	str	r0, [r6, #0]
 8004390:	2800      	cmp	r0, #0
 8004392:	d1f1      	bne.n	8004378 <__sfp+0x20>
 8004394:	230c      	movs	r3, #12
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	4604      	mov	r4, r0
 800439a:	4620      	mov	r0, r4
 800439c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800439e:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <__sfp+0x74>)
 80043a0:	6665      	str	r5, [r4, #100]	; 0x64
 80043a2:	e9c4 5500 	strd	r5, r5, [r4]
 80043a6:	60a5      	str	r5, [r4, #8]
 80043a8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80043ac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80043b0:	2208      	movs	r2, #8
 80043b2:	4629      	mov	r1, r5
 80043b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80043b8:	f7ff fd81 	bl	8003ebe <memset>
 80043bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80043c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80043c4:	e7e9      	b.n	800439a <__sfp+0x42>
 80043c6:	bf00      	nop
 80043c8:	08004800 	.word	0x08004800
 80043cc:	ffff0001 	.word	0xffff0001

080043d0 <_fwalk_reent>:
 80043d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043d4:	4680      	mov	r8, r0
 80043d6:	4689      	mov	r9, r1
 80043d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80043dc:	2600      	movs	r6, #0
 80043de:	b914      	cbnz	r4, 80043e6 <_fwalk_reent+0x16>
 80043e0:	4630      	mov	r0, r6
 80043e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80043e6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80043ea:	3f01      	subs	r7, #1
 80043ec:	d501      	bpl.n	80043f2 <_fwalk_reent+0x22>
 80043ee:	6824      	ldr	r4, [r4, #0]
 80043f0:	e7f5      	b.n	80043de <_fwalk_reent+0xe>
 80043f2:	89ab      	ldrh	r3, [r5, #12]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d907      	bls.n	8004408 <_fwalk_reent+0x38>
 80043f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80043fc:	3301      	adds	r3, #1
 80043fe:	d003      	beq.n	8004408 <_fwalk_reent+0x38>
 8004400:	4629      	mov	r1, r5
 8004402:	4640      	mov	r0, r8
 8004404:	47c8      	blx	r9
 8004406:	4306      	orrs	r6, r0
 8004408:	3568      	adds	r5, #104	; 0x68
 800440a:	e7ee      	b.n	80043ea <_fwalk_reent+0x1a>

0800440c <__swhatbuf_r>:
 800440c:	b570      	push	{r4, r5, r6, lr}
 800440e:	460e      	mov	r6, r1
 8004410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004414:	2900      	cmp	r1, #0
 8004416:	b096      	sub	sp, #88	; 0x58
 8004418:	4614      	mov	r4, r2
 800441a:	461d      	mov	r5, r3
 800441c:	da07      	bge.n	800442e <__swhatbuf_r+0x22>
 800441e:	2300      	movs	r3, #0
 8004420:	602b      	str	r3, [r5, #0]
 8004422:	89b3      	ldrh	r3, [r6, #12]
 8004424:	061a      	lsls	r2, r3, #24
 8004426:	d410      	bmi.n	800444a <__swhatbuf_r+0x3e>
 8004428:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800442c:	e00e      	b.n	800444c <__swhatbuf_r+0x40>
 800442e:	466a      	mov	r2, sp
 8004430:	f000 f96e 	bl	8004710 <_fstat_r>
 8004434:	2800      	cmp	r0, #0
 8004436:	dbf2      	blt.n	800441e <__swhatbuf_r+0x12>
 8004438:	9a01      	ldr	r2, [sp, #4]
 800443a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800443e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004442:	425a      	negs	r2, r3
 8004444:	415a      	adcs	r2, r3
 8004446:	602a      	str	r2, [r5, #0]
 8004448:	e7ee      	b.n	8004428 <__swhatbuf_r+0x1c>
 800444a:	2340      	movs	r3, #64	; 0x40
 800444c:	2000      	movs	r0, #0
 800444e:	6023      	str	r3, [r4, #0]
 8004450:	b016      	add	sp, #88	; 0x58
 8004452:	bd70      	pop	{r4, r5, r6, pc}

08004454 <__smakebuf_r>:
 8004454:	898b      	ldrh	r3, [r1, #12]
 8004456:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004458:	079d      	lsls	r5, r3, #30
 800445a:	4606      	mov	r6, r0
 800445c:	460c      	mov	r4, r1
 800445e:	d507      	bpl.n	8004470 <__smakebuf_r+0x1c>
 8004460:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	6123      	str	r3, [r4, #16]
 8004468:	2301      	movs	r3, #1
 800446a:	6163      	str	r3, [r4, #20]
 800446c:	b002      	add	sp, #8
 800446e:	bd70      	pop	{r4, r5, r6, pc}
 8004470:	ab01      	add	r3, sp, #4
 8004472:	466a      	mov	r2, sp
 8004474:	f7ff ffca 	bl	800440c <__swhatbuf_r>
 8004478:	9900      	ldr	r1, [sp, #0]
 800447a:	4605      	mov	r5, r0
 800447c:	4630      	mov	r0, r6
 800447e:	f000 f877 	bl	8004570 <_malloc_r>
 8004482:	b948      	cbnz	r0, 8004498 <__smakebuf_r+0x44>
 8004484:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004488:	059a      	lsls	r2, r3, #22
 800448a:	d4ef      	bmi.n	800446c <__smakebuf_r+0x18>
 800448c:	f023 0303 	bic.w	r3, r3, #3
 8004490:	f043 0302 	orr.w	r3, r3, #2
 8004494:	81a3      	strh	r3, [r4, #12]
 8004496:	e7e3      	b.n	8004460 <__smakebuf_r+0xc>
 8004498:	4b0d      	ldr	r3, [pc, #52]	; (80044d0 <__smakebuf_r+0x7c>)
 800449a:	62b3      	str	r3, [r6, #40]	; 0x28
 800449c:	89a3      	ldrh	r3, [r4, #12]
 800449e:	6020      	str	r0, [r4, #0]
 80044a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044a4:	81a3      	strh	r3, [r4, #12]
 80044a6:	9b00      	ldr	r3, [sp, #0]
 80044a8:	6163      	str	r3, [r4, #20]
 80044aa:	9b01      	ldr	r3, [sp, #4]
 80044ac:	6120      	str	r0, [r4, #16]
 80044ae:	b15b      	cbz	r3, 80044c8 <__smakebuf_r+0x74>
 80044b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044b4:	4630      	mov	r0, r6
 80044b6:	f000 f93d 	bl	8004734 <_isatty_r>
 80044ba:	b128      	cbz	r0, 80044c8 <__smakebuf_r+0x74>
 80044bc:	89a3      	ldrh	r3, [r4, #12]
 80044be:	f023 0303 	bic.w	r3, r3, #3
 80044c2:	f043 0301 	orr.w	r3, r3, #1
 80044c6:	81a3      	strh	r3, [r4, #12]
 80044c8:	89a3      	ldrh	r3, [r4, #12]
 80044ca:	431d      	orrs	r5, r3
 80044cc:	81a5      	strh	r5, [r4, #12]
 80044ce:	e7cd      	b.n	800446c <__smakebuf_r+0x18>
 80044d0:	080042c1 	.word	0x080042c1

080044d4 <_free_r>:
 80044d4:	b538      	push	{r3, r4, r5, lr}
 80044d6:	4605      	mov	r5, r0
 80044d8:	2900      	cmp	r1, #0
 80044da:	d045      	beq.n	8004568 <_free_r+0x94>
 80044dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044e0:	1f0c      	subs	r4, r1, #4
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	bfb8      	it	lt
 80044e6:	18e4      	addlt	r4, r4, r3
 80044e8:	f000 f946 	bl	8004778 <__malloc_lock>
 80044ec:	4a1f      	ldr	r2, [pc, #124]	; (800456c <_free_r+0x98>)
 80044ee:	6813      	ldr	r3, [r2, #0]
 80044f0:	4610      	mov	r0, r2
 80044f2:	b933      	cbnz	r3, 8004502 <_free_r+0x2e>
 80044f4:	6063      	str	r3, [r4, #4]
 80044f6:	6014      	str	r4, [r2, #0]
 80044f8:	4628      	mov	r0, r5
 80044fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044fe:	f000 b93c 	b.w	800477a <__malloc_unlock>
 8004502:	42a3      	cmp	r3, r4
 8004504:	d90c      	bls.n	8004520 <_free_r+0x4c>
 8004506:	6821      	ldr	r1, [r4, #0]
 8004508:	1862      	adds	r2, r4, r1
 800450a:	4293      	cmp	r3, r2
 800450c:	bf04      	itt	eq
 800450e:	681a      	ldreq	r2, [r3, #0]
 8004510:	685b      	ldreq	r3, [r3, #4]
 8004512:	6063      	str	r3, [r4, #4]
 8004514:	bf04      	itt	eq
 8004516:	1852      	addeq	r2, r2, r1
 8004518:	6022      	streq	r2, [r4, #0]
 800451a:	6004      	str	r4, [r0, #0]
 800451c:	e7ec      	b.n	80044f8 <_free_r+0x24>
 800451e:	4613      	mov	r3, r2
 8004520:	685a      	ldr	r2, [r3, #4]
 8004522:	b10a      	cbz	r2, 8004528 <_free_r+0x54>
 8004524:	42a2      	cmp	r2, r4
 8004526:	d9fa      	bls.n	800451e <_free_r+0x4a>
 8004528:	6819      	ldr	r1, [r3, #0]
 800452a:	1858      	adds	r0, r3, r1
 800452c:	42a0      	cmp	r0, r4
 800452e:	d10b      	bne.n	8004548 <_free_r+0x74>
 8004530:	6820      	ldr	r0, [r4, #0]
 8004532:	4401      	add	r1, r0
 8004534:	1858      	adds	r0, r3, r1
 8004536:	4282      	cmp	r2, r0
 8004538:	6019      	str	r1, [r3, #0]
 800453a:	d1dd      	bne.n	80044f8 <_free_r+0x24>
 800453c:	6810      	ldr	r0, [r2, #0]
 800453e:	6852      	ldr	r2, [r2, #4]
 8004540:	605a      	str	r2, [r3, #4]
 8004542:	4401      	add	r1, r0
 8004544:	6019      	str	r1, [r3, #0]
 8004546:	e7d7      	b.n	80044f8 <_free_r+0x24>
 8004548:	d902      	bls.n	8004550 <_free_r+0x7c>
 800454a:	230c      	movs	r3, #12
 800454c:	602b      	str	r3, [r5, #0]
 800454e:	e7d3      	b.n	80044f8 <_free_r+0x24>
 8004550:	6820      	ldr	r0, [r4, #0]
 8004552:	1821      	adds	r1, r4, r0
 8004554:	428a      	cmp	r2, r1
 8004556:	bf04      	itt	eq
 8004558:	6811      	ldreq	r1, [r2, #0]
 800455a:	6852      	ldreq	r2, [r2, #4]
 800455c:	6062      	str	r2, [r4, #4]
 800455e:	bf04      	itt	eq
 8004560:	1809      	addeq	r1, r1, r0
 8004562:	6021      	streq	r1, [r4, #0]
 8004564:	605c      	str	r4, [r3, #4]
 8004566:	e7c7      	b.n	80044f8 <_free_r+0x24>
 8004568:	bd38      	pop	{r3, r4, r5, pc}
 800456a:	bf00      	nop
 800456c:	20000980 	.word	0x20000980

08004570 <_malloc_r>:
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	1ccd      	adds	r5, r1, #3
 8004574:	f025 0503 	bic.w	r5, r5, #3
 8004578:	3508      	adds	r5, #8
 800457a:	2d0c      	cmp	r5, #12
 800457c:	bf38      	it	cc
 800457e:	250c      	movcc	r5, #12
 8004580:	2d00      	cmp	r5, #0
 8004582:	4606      	mov	r6, r0
 8004584:	db01      	blt.n	800458a <_malloc_r+0x1a>
 8004586:	42a9      	cmp	r1, r5
 8004588:	d903      	bls.n	8004592 <_malloc_r+0x22>
 800458a:	230c      	movs	r3, #12
 800458c:	6033      	str	r3, [r6, #0]
 800458e:	2000      	movs	r0, #0
 8004590:	bd70      	pop	{r4, r5, r6, pc}
 8004592:	f000 f8f1 	bl	8004778 <__malloc_lock>
 8004596:	4a21      	ldr	r2, [pc, #132]	; (800461c <_malloc_r+0xac>)
 8004598:	6814      	ldr	r4, [r2, #0]
 800459a:	4621      	mov	r1, r4
 800459c:	b991      	cbnz	r1, 80045c4 <_malloc_r+0x54>
 800459e:	4c20      	ldr	r4, [pc, #128]	; (8004620 <_malloc_r+0xb0>)
 80045a0:	6823      	ldr	r3, [r4, #0]
 80045a2:	b91b      	cbnz	r3, 80045ac <_malloc_r+0x3c>
 80045a4:	4630      	mov	r0, r6
 80045a6:	f000 f83d 	bl	8004624 <_sbrk_r>
 80045aa:	6020      	str	r0, [r4, #0]
 80045ac:	4629      	mov	r1, r5
 80045ae:	4630      	mov	r0, r6
 80045b0:	f000 f838 	bl	8004624 <_sbrk_r>
 80045b4:	1c43      	adds	r3, r0, #1
 80045b6:	d124      	bne.n	8004602 <_malloc_r+0x92>
 80045b8:	230c      	movs	r3, #12
 80045ba:	6033      	str	r3, [r6, #0]
 80045bc:	4630      	mov	r0, r6
 80045be:	f000 f8dc 	bl	800477a <__malloc_unlock>
 80045c2:	e7e4      	b.n	800458e <_malloc_r+0x1e>
 80045c4:	680b      	ldr	r3, [r1, #0]
 80045c6:	1b5b      	subs	r3, r3, r5
 80045c8:	d418      	bmi.n	80045fc <_malloc_r+0x8c>
 80045ca:	2b0b      	cmp	r3, #11
 80045cc:	d90f      	bls.n	80045ee <_malloc_r+0x7e>
 80045ce:	600b      	str	r3, [r1, #0]
 80045d0:	50cd      	str	r5, [r1, r3]
 80045d2:	18cc      	adds	r4, r1, r3
 80045d4:	4630      	mov	r0, r6
 80045d6:	f000 f8d0 	bl	800477a <__malloc_unlock>
 80045da:	f104 000b 	add.w	r0, r4, #11
 80045de:	1d23      	adds	r3, r4, #4
 80045e0:	f020 0007 	bic.w	r0, r0, #7
 80045e4:	1ac3      	subs	r3, r0, r3
 80045e6:	d0d3      	beq.n	8004590 <_malloc_r+0x20>
 80045e8:	425a      	negs	r2, r3
 80045ea:	50e2      	str	r2, [r4, r3]
 80045ec:	e7d0      	b.n	8004590 <_malloc_r+0x20>
 80045ee:	428c      	cmp	r4, r1
 80045f0:	684b      	ldr	r3, [r1, #4]
 80045f2:	bf16      	itet	ne
 80045f4:	6063      	strne	r3, [r4, #4]
 80045f6:	6013      	streq	r3, [r2, #0]
 80045f8:	460c      	movne	r4, r1
 80045fa:	e7eb      	b.n	80045d4 <_malloc_r+0x64>
 80045fc:	460c      	mov	r4, r1
 80045fe:	6849      	ldr	r1, [r1, #4]
 8004600:	e7cc      	b.n	800459c <_malloc_r+0x2c>
 8004602:	1cc4      	adds	r4, r0, #3
 8004604:	f024 0403 	bic.w	r4, r4, #3
 8004608:	42a0      	cmp	r0, r4
 800460a:	d005      	beq.n	8004618 <_malloc_r+0xa8>
 800460c:	1a21      	subs	r1, r4, r0
 800460e:	4630      	mov	r0, r6
 8004610:	f000 f808 	bl	8004624 <_sbrk_r>
 8004614:	3001      	adds	r0, #1
 8004616:	d0cf      	beq.n	80045b8 <_malloc_r+0x48>
 8004618:	6025      	str	r5, [r4, #0]
 800461a:	e7db      	b.n	80045d4 <_malloc_r+0x64>
 800461c:	20000980 	.word	0x20000980
 8004620:	20000984 	.word	0x20000984

08004624 <_sbrk_r>:
 8004624:	b538      	push	{r3, r4, r5, lr}
 8004626:	4c06      	ldr	r4, [pc, #24]	; (8004640 <_sbrk_r+0x1c>)
 8004628:	2300      	movs	r3, #0
 800462a:	4605      	mov	r5, r0
 800462c:	4608      	mov	r0, r1
 800462e:	6023      	str	r3, [r4, #0]
 8004630:	f7fc f998 	bl	8000964 <_sbrk>
 8004634:	1c43      	adds	r3, r0, #1
 8004636:	d102      	bne.n	800463e <_sbrk_r+0x1a>
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	b103      	cbz	r3, 800463e <_sbrk_r+0x1a>
 800463c:	602b      	str	r3, [r5, #0]
 800463e:	bd38      	pop	{r3, r4, r5, pc}
 8004640:	20000a7c 	.word	0x20000a7c

08004644 <__sread>:
 8004644:	b510      	push	{r4, lr}
 8004646:	460c      	mov	r4, r1
 8004648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800464c:	f000 f896 	bl	800477c <_read_r>
 8004650:	2800      	cmp	r0, #0
 8004652:	bfab      	itete	ge
 8004654:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004656:	89a3      	ldrhlt	r3, [r4, #12]
 8004658:	181b      	addge	r3, r3, r0
 800465a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800465e:	bfac      	ite	ge
 8004660:	6563      	strge	r3, [r4, #84]	; 0x54
 8004662:	81a3      	strhlt	r3, [r4, #12]
 8004664:	bd10      	pop	{r4, pc}

08004666 <__swrite>:
 8004666:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800466a:	461f      	mov	r7, r3
 800466c:	898b      	ldrh	r3, [r1, #12]
 800466e:	05db      	lsls	r3, r3, #23
 8004670:	4605      	mov	r5, r0
 8004672:	460c      	mov	r4, r1
 8004674:	4616      	mov	r6, r2
 8004676:	d505      	bpl.n	8004684 <__swrite+0x1e>
 8004678:	2302      	movs	r3, #2
 800467a:	2200      	movs	r2, #0
 800467c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004680:	f000 f868 	bl	8004754 <_lseek_r>
 8004684:	89a3      	ldrh	r3, [r4, #12]
 8004686:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800468a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800468e:	81a3      	strh	r3, [r4, #12]
 8004690:	4632      	mov	r2, r6
 8004692:	463b      	mov	r3, r7
 8004694:	4628      	mov	r0, r5
 8004696:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800469a:	f000 b817 	b.w	80046cc <_write_r>

0800469e <__sseek>:
 800469e:	b510      	push	{r4, lr}
 80046a0:	460c      	mov	r4, r1
 80046a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046a6:	f000 f855 	bl	8004754 <_lseek_r>
 80046aa:	1c43      	adds	r3, r0, #1
 80046ac:	89a3      	ldrh	r3, [r4, #12]
 80046ae:	bf15      	itete	ne
 80046b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80046b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80046b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80046ba:	81a3      	strheq	r3, [r4, #12]
 80046bc:	bf18      	it	ne
 80046be:	81a3      	strhne	r3, [r4, #12]
 80046c0:	bd10      	pop	{r4, pc}

080046c2 <__sclose>:
 80046c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c6:	f000 b813 	b.w	80046f0 <_close_r>
	...

080046cc <_write_r>:
 80046cc:	b538      	push	{r3, r4, r5, lr}
 80046ce:	4c07      	ldr	r4, [pc, #28]	; (80046ec <_write_r+0x20>)
 80046d0:	4605      	mov	r5, r0
 80046d2:	4608      	mov	r0, r1
 80046d4:	4611      	mov	r1, r2
 80046d6:	2200      	movs	r2, #0
 80046d8:	6022      	str	r2, [r4, #0]
 80046da:	461a      	mov	r2, r3
 80046dc:	f7fb ff53 	bl	8000586 <_write>
 80046e0:	1c43      	adds	r3, r0, #1
 80046e2:	d102      	bne.n	80046ea <_write_r+0x1e>
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	b103      	cbz	r3, 80046ea <_write_r+0x1e>
 80046e8:	602b      	str	r3, [r5, #0]
 80046ea:	bd38      	pop	{r3, r4, r5, pc}
 80046ec:	20000a7c 	.word	0x20000a7c

080046f0 <_close_r>:
 80046f0:	b538      	push	{r3, r4, r5, lr}
 80046f2:	4c06      	ldr	r4, [pc, #24]	; (800470c <_close_r+0x1c>)
 80046f4:	2300      	movs	r3, #0
 80046f6:	4605      	mov	r5, r0
 80046f8:	4608      	mov	r0, r1
 80046fa:	6023      	str	r3, [r4, #0]
 80046fc:	f7fc f8fe 	bl	80008fc <_close>
 8004700:	1c43      	adds	r3, r0, #1
 8004702:	d102      	bne.n	800470a <_close_r+0x1a>
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	b103      	cbz	r3, 800470a <_close_r+0x1a>
 8004708:	602b      	str	r3, [r5, #0]
 800470a:	bd38      	pop	{r3, r4, r5, pc}
 800470c:	20000a7c 	.word	0x20000a7c

08004710 <_fstat_r>:
 8004710:	b538      	push	{r3, r4, r5, lr}
 8004712:	4c07      	ldr	r4, [pc, #28]	; (8004730 <_fstat_r+0x20>)
 8004714:	2300      	movs	r3, #0
 8004716:	4605      	mov	r5, r0
 8004718:	4608      	mov	r0, r1
 800471a:	4611      	mov	r1, r2
 800471c:	6023      	str	r3, [r4, #0]
 800471e:	f7fc f8f9 	bl	8000914 <_fstat>
 8004722:	1c43      	adds	r3, r0, #1
 8004724:	d102      	bne.n	800472c <_fstat_r+0x1c>
 8004726:	6823      	ldr	r3, [r4, #0]
 8004728:	b103      	cbz	r3, 800472c <_fstat_r+0x1c>
 800472a:	602b      	str	r3, [r5, #0]
 800472c:	bd38      	pop	{r3, r4, r5, pc}
 800472e:	bf00      	nop
 8004730:	20000a7c 	.word	0x20000a7c

08004734 <_isatty_r>:
 8004734:	b538      	push	{r3, r4, r5, lr}
 8004736:	4c06      	ldr	r4, [pc, #24]	; (8004750 <_isatty_r+0x1c>)
 8004738:	2300      	movs	r3, #0
 800473a:	4605      	mov	r5, r0
 800473c:	4608      	mov	r0, r1
 800473e:	6023      	str	r3, [r4, #0]
 8004740:	f7fc f8f8 	bl	8000934 <_isatty>
 8004744:	1c43      	adds	r3, r0, #1
 8004746:	d102      	bne.n	800474e <_isatty_r+0x1a>
 8004748:	6823      	ldr	r3, [r4, #0]
 800474a:	b103      	cbz	r3, 800474e <_isatty_r+0x1a>
 800474c:	602b      	str	r3, [r5, #0]
 800474e:	bd38      	pop	{r3, r4, r5, pc}
 8004750:	20000a7c 	.word	0x20000a7c

08004754 <_lseek_r>:
 8004754:	b538      	push	{r3, r4, r5, lr}
 8004756:	4c07      	ldr	r4, [pc, #28]	; (8004774 <_lseek_r+0x20>)
 8004758:	4605      	mov	r5, r0
 800475a:	4608      	mov	r0, r1
 800475c:	4611      	mov	r1, r2
 800475e:	2200      	movs	r2, #0
 8004760:	6022      	str	r2, [r4, #0]
 8004762:	461a      	mov	r2, r3
 8004764:	f7fc f8f1 	bl	800094a <_lseek>
 8004768:	1c43      	adds	r3, r0, #1
 800476a:	d102      	bne.n	8004772 <_lseek_r+0x1e>
 800476c:	6823      	ldr	r3, [r4, #0]
 800476e:	b103      	cbz	r3, 8004772 <_lseek_r+0x1e>
 8004770:	602b      	str	r3, [r5, #0]
 8004772:	bd38      	pop	{r3, r4, r5, pc}
 8004774:	20000a7c 	.word	0x20000a7c

08004778 <__malloc_lock>:
 8004778:	4770      	bx	lr

0800477a <__malloc_unlock>:
 800477a:	4770      	bx	lr

0800477c <_read_r>:
 800477c:	b538      	push	{r3, r4, r5, lr}
 800477e:	4c07      	ldr	r4, [pc, #28]	; (800479c <_read_r+0x20>)
 8004780:	4605      	mov	r5, r0
 8004782:	4608      	mov	r0, r1
 8004784:	4611      	mov	r1, r2
 8004786:	2200      	movs	r2, #0
 8004788:	6022      	str	r2, [r4, #0]
 800478a:	461a      	mov	r2, r3
 800478c:	f7fc f899 	bl	80008c2 <_read>
 8004790:	1c43      	adds	r3, r0, #1
 8004792:	d102      	bne.n	800479a <_read_r+0x1e>
 8004794:	6823      	ldr	r3, [r4, #0]
 8004796:	b103      	cbz	r3, 800479a <_read_r+0x1e>
 8004798:	602b      	str	r3, [r5, #0]
 800479a:	bd38      	pop	{r3, r4, r5, pc}
 800479c:	20000a7c 	.word	0x20000a7c

080047a0 <_init>:
 80047a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a2:	bf00      	nop
 80047a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047a6:	bc08      	pop	{r3}
 80047a8:	469e      	mov	lr, r3
 80047aa:	4770      	bx	lr

080047ac <_fini>:
 80047ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ae:	bf00      	nop
 80047b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047b2:	bc08      	pop	{r3}
 80047b4:	469e      	mov	lr, r3
 80047b6:	4770      	bx	lr
