<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z030-sbv485-1</Part>
        <TopModelName>fft32</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.911</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1652</Best-caseLatency>
            <Average-caseLatency>1652</Average-caseLatency>
            <Worst-caseLatency>1652</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.520 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>16.520 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>16.520 us</Worst-caseRealTimeLatency>
            <Interval-min>1653</Interval-min>
            <Interval-max>1653</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>180</Latency>
                <AbsoluteTimeLatency>1800</AbsoluteTimeLatency>
                <IterationLatency>60</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>180</Latency>
                <AbsoluteTimeLatency>1800</AbsoluteTimeLatency>
                <IterationLatency>60</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>159</Latency>
                <AbsoluteTimeLatency>1590</AbsoluteTimeLatency>
                <IterationLatency>53</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>159</Latency>
                <AbsoluteTimeLatency>1590</AbsoluteTimeLatency>
                <IterationLatency>53</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>180</Latency>
                <AbsoluteTimeLatency>1800</AbsoluteTimeLatency>
                <IterationLatency>60</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>180</Latency>
                <AbsoluteTimeLatency>1800</AbsoluteTimeLatency>
                <IterationLatency>60</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>180</Latency>
                <AbsoluteTimeLatency>1800</AbsoluteTimeLatency>
                <IterationLatency>60</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
            <twiddle_loop>
                <Slack>7.30</Slack>
                <TripCount>3</TripCount>
                <Latency>180</Latency>
                <AbsoluteTimeLatency>1800</AbsoluteTimeLatency>
                <IterationLatency>60</IterationLatency>
                <InstanceList/>
            </twiddle_loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>64</BRAM_18K>
            <DSP>203</DSP>
            <FF>18595</FF>
            <LUT>31388</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>530</BRAM_18K>
            <DSP>400</DSP>
            <FF>157200</FF>
            <LUT>78600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fft32</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TDATA</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TVALID</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_stream_TREADY</name>
            <Object>in_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TDATA</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>48</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TVALID</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_stream_TREADY</name>
            <Object>out_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>fft32</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft32_Pipeline_input_loop_fu_1150</InstName>
                    <ModuleName>fft32_Pipeline_input_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1150</ID>
                    <BindInstances>add_ln74_fu_1284_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_4_fu_1220</InstName>
                    <ModuleName>fft32_Pipeline_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1220</ID>
                    <BindInstances>add_ln114_fu_76_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_bit_rev_assign_loop_fu_1230</InstName>
                    <ModuleName>fft32_Pipeline_bit_rev_assign_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1230</ID>
                    <BindInstances>add_ln84_fu_1780_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_stage1_loop_fu_1362</InstName>
                    <ModuleName>fft32_Pipeline_stage1_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1362</ID>
                    <BindInstances>add_ln93_fu_2304_p2 ar0_fu_2682_p2 ai0_fu_2688_p2 ar1_fu_2694_p2 ai1_fu_2700_p2 cr0_fu_2706_p2 ci0_fu_2712_p2 cr1_fu_2718_p2 ci1_fu_2724_p2 stage1_real_56_fu_2730_p2 stage1_imag_56_fu_2736_p2 stage1_real_57_fu_2742_p2 stage1_imag_57_fu_2748_p2 stage1_real_58_fu_2754_p2 stage1_imag_58_fu_2760_p2 stage1_real_59_fu_2766_p2 stage1_imag_59_fu_2772_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_5_fu_1494</InstName>
                    <ModuleName>fft32_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1494</ID>
                    <BindInstances>add_ln114_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1510</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1510</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_6_fu_1638</InstName>
                    <ModuleName>fft32_Pipeline_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1638</ID>
                    <BindInstances>add_ln114_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_7_fu_1654</InstName>
                    <ModuleName>fft32_Pipeline_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1654</ID>
                    <BindInstances>add_ln114_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_8_fu_1670</InstName>
                    <ModuleName>fft32_Pipeline_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1670</ID>
                    <BindInstances>add_ln114_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_9_fu_1686</InstName>
                    <ModuleName>fft32_Pipeline_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1686</ID>
                    <BindInstances>add_ln114_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_10_fu_1702</InstName>
                    <ModuleName>fft32_Pipeline_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1702</ID>
                    <BindInstances>add_ln114_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_11_fu_1718</InstName>
                    <ModuleName>fft32_Pipeline_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1718</ID>
                    <BindInstances>add_ln114_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1518</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1518</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1526</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1526</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1534</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1534</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1542</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1542</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1550</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1550</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1558</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1558</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1566</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1566</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1574</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1574</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1582</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1582</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1590</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1590</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1598</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1598</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1606</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1606</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1614</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1614</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1622</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1622</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_generic_sincos_16_4_s_fu_1630</InstName>
                    <ModuleName>generic_sincos_16_4_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1630</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76</InstName>
                            <ModuleName>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>76</ID>
                            <BindInstances>add_ln87_fu_134_p2 add_ln102_fu_205_p2 sub_ln103_fu_211_p2 add_ln104_fu_217_p2 sub_ln107_fu_223_p2 add_ln108_fu_229_p2 sub_ln109_fu_235_p2 cordic_apfixed_circ_table_arctan_128_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_ln237_fu_91_p2 mul_16ns_22ns_37_1_1_U344 mac_muladd_4ns_16ns_18ns_18_4_1_U345 mac_muladd_4ns_16ns_18ns_18_4_1_U345 sub_ln254_fu_161_p2 sub_ln280_fu_241_p2 sub_ln274_fu_257_p2 sub_ln292_fu_327_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fft32_Pipeline_output_loop_fu_1734</InstName>
                    <ModuleName>fft32_Pipeline_output_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1734</ID>
                    <BindInstances>add_ln152_fu_579_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_fu_2882_p2 sub_ln120_1_fu_2902_p2 add_ln120_fu_2914_p2 sub_ln120_2_fu_2920_p2 add_ln118_fu_2747_p2 mul_16s_16s_28_1_1_U502 mac_mulsub_16s_16s_28s_28_4_1_U582 mac_mulsub_16s_16s_28s_28_4_1_U582 mul_16s_16s_28_1_1_U503 mac_muladd_16s_16s_28s_28_4_1_U583 mac_muladd_16s_16s_28s_28_4_1_U583 mul_16s_16s_28_1_1_U504 mac_mulsub_16s_16s_28s_28_4_1_U584 mac_mulsub_16s_16s_28s_28_4_1_U584 mul_16s_16s_28_1_1_U505 mac_muladd_16s_16s_28s_28_4_1_U585 mac_muladd_16s_16s_28s_28_4_1_U585 mul_16s_16s_28_1_1_U506 mac_mulsub_16s_16s_28s_28_4_1_U586 mac_mulsub_16s_16s_28s_28_4_1_U586 mul_16s_16s_28_1_1_U507 mac_muladd_16s_16s_28s_28_4_1_U587 mac_muladd_16s_16s_28s_28_4_1_U587 ar0_fu_3223_p2 ar1_fu_3228_p2 cr0_fu_3233_p2 ci0_fu_3239_p2 cr1_fu_3245_p2 ci1_fu_3251_p2 ai0_1_fu_3257_p2 ai1_1_fu_3262_p2 stage2_real_61_fu_3267_p2 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_3_fu_3443_p2 sub_ln120_4_fu_3463_p2 add_ln120_1_fu_3475_p2 sub_ln120_5_fu_3481_p2 add_ln118_1_fu_3296_p2 a_real_8_fu_3307_p2 stage2_real_60_fu_3730_p2 stage2_real_62_fu_3734_p2 a_imag_8_fu_3311_p2 mul_16s_16s_28_1_1_U508 mac_mulsub_16s_16s_28s_28_4_1_U588 mac_mulsub_16s_16s_28s_28_4_1_U588 mul_16s_16s_28_1_1_U509 mac_muladd_16s_16s_28s_28_4_1_U589 mac_muladd_16s_16s_28s_28_4_1_U589 mul_16s_16s_28_1_1_U510 mac_mulsub_16s_16s_28s_28_4_1_U590 mac_mulsub_16s_16s_28s_28_4_1_U590 mul_16s_16s_28_1_1_U511 mac_muladd_16s_16s_28s_28_4_1_U591 mac_muladd_16s_16s_28s_28_4_1_U591 mul_16s_16s_28_1_1_U512 mac_mulsub_16s_16s_28s_28_4_1_U592 mac_mulsub_16s_16s_28s_28_4_1_U592 mul_16s_16s_28_1_1_U513 mac_muladd_16s_16s_28s_28_4_1_U593 mac_muladd_16s_16s_28s_28_4_1_U593 ar0_1_fu_3792_p2 ar1_1_fu_3797_p2 cr0_1_fu_3802_p2 ci0_1_fu_3808_p2 cr1_1_fu_3814_p2 ci1_1_fu_3820_p2 stage2_imag_61_fu_3393_p2 stage2_imag_60_fu_3826_p2 ai0_2_fu_3830_p2 ai1_2_fu_3835_p2 stage2_real_64_fu_3840_p2 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_6_fu_4017_p2 sub_ln120_7_fu_4037_p2 add_ln120_2_fu_4049_p2 sub_ln120_8_fu_4055_p2 add_ln118_2_fu_3869_p2 stage2_imag_62_fu_3880_p2 a_real_9_fu_3884_p2 stage2_real_63_fu_4304_p2 stage2_real_65_fu_4308_p2 a_imag_9_fu_4312_p2 mul_16s_16s_28_1_1_U514 mac_mulsub_16s_16s_28s_28_4_1_U594 mac_mulsub_16s_16s_28s_28_4_1_U594 mul_16s_16s_28_1_1_U515 mac_muladd_16s_16s_28s_28_4_1_U595 mac_muladd_16s_16s_28s_28_4_1_U595 mul_16s_16s_28_1_1_U516 mac_mulsub_16s_16s_28s_28_4_1_U596 mac_mulsub_16s_16s_28s_28_4_1_U596 mul_16s_16s_28_1_1_U517 mac_muladd_16s_16s_28s_28_4_1_U597 mac_muladd_16s_16s_28s_28_4_1_U597 mul_16s_16s_28_1_1_U518 mac_mulsub_16s_16s_28s_28_4_1_U598 mac_mulsub_16s_16s_28s_28_4_1_U598 mul_16s_16s_28_1_1_U519 mac_muladd_16s_16s_28s_28_4_1_U599 mac_muladd_16s_16s_28s_28_4_1_U599 ar0_2_fu_4370_p2 ar1_2_fu_4375_p2 cr0_2_fu_4380_p2 ci0_2_fu_4386_p2 cr1_2_fu_4392_p2 ci1_2_fu_4398_p2 stage2_imag_64_fu_4404_p2 stage2_imag_63_fu_4408_p2 ai0_3_fu_4412_p2 ai1_3_fu_4417_p2 stage2_real_67_fu_4422_p2 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_9_fu_4610_p2 sub_ln120_10_fu_4630_p2 add_ln120_3_fu_4642_p2 sub_ln120_11_fu_4648_p2 add_ln118_3_fu_4446_p2 stage2_imag_65_fu_4457_p2 a_real_10_fu_4461_p2 stage2_real_66_fu_4465_p2 stage2_real_68_fu_4469_p2 a_imag_10_fu_4473_p2 mul_16s_16s_28_1_1_U520 mac_mulsub_16s_16s_28s_28_4_1_U600 mac_mulsub_16s_16s_28s_28_4_1_U600 mul_16s_16s_28_1_1_U521 mac_muladd_16s_16s_28s_28_4_1_U601 mac_muladd_16s_16s_28s_28_4_1_U601 mul_16s_16s_28_1_1_U522 mac_mulsub_16s_16s_28s_28_4_1_U602 mac_mulsub_16s_16s_28s_28_4_1_U602 mul_16s_16s_28_1_1_U523 mac_muladd_16s_16s_28s_28_4_1_U603 mac_muladd_16s_16s_28s_28_4_1_U603 mul_16s_16s_28_1_1_U524 mac_mulsub_16s_16s_28s_28_4_1_U604 mac_mulsub_16s_16s_28s_28_4_1_U604 mul_16s_16s_28_1_1_U525 mac_muladd_16s_16s_28s_28_4_1_U605 mac_muladd_16s_16s_28s_28_4_1_U605 ar0_3_fu_4951_p2 ar1_3_fu_4956_p2 cr0_3_fu_4961_p2 ci0_3_fu_4967_p2 cr1_3_fu_4973_p2 ci1_3_fu_4979_p2 stage2_imag_67_fu_4555_p2 stage2_imag_66_fu_4985_p2 ai0_4_fu_4989_p2 ai1_4_fu_4994_p2 stage2_real_70_fu_4999_p2 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_12_fu_5187_p2 sub_ln120_13_fu_5207_p2 add_ln120_4_fu_5219_p2 sub_ln120_14_fu_5225_p2 add_ln118_4_fu_5023_p2 stage2_imag_68_fu_5034_p2 a_real_11_fu_5038_p2 stage2_real_69_fu_5042_p2 stage2_real_71_fu_5046_p2 a_imag_11_fu_5050_p2 mul_16s_16s_28_1_1_U526 mac_mulsub_16s_16s_28s_28_4_1_U606 mac_mulsub_16s_16s_28s_28_4_1_U606 mul_16s_16s_28_1_1_U527 mac_muladd_16s_16s_28s_28_4_1_U607 mac_muladd_16s_16s_28s_28_4_1_U607 mul_16s_16s_28_1_1_U528 mac_mulsub_16s_16s_28s_28_4_1_U608 mac_mulsub_16s_16s_28s_28_4_1_U608 mul_16s_16s_28_1_1_U529 mac_muladd_16s_16s_28s_28_4_1_U609 mac_muladd_16s_16s_28s_28_4_1_U609 mul_16s_16s_28_1_1_U530 mac_mulsub_16s_16s_28s_28_4_1_U610 mac_mulsub_16s_16s_28s_28_4_1_U610 mul_16s_16s_28_1_1_U531 mac_muladd_16s_16s_28s_28_4_1_U611 mac_muladd_16s_16s_28s_28_4_1_U611 ar0_4_fu_5528_p2 ar1_4_fu_5533_p2 cr0_4_fu_5538_p2 ci0_4_fu_5544_p2 cr1_4_fu_5550_p2 ci1_4_fu_5556_p2 stage2_imag_70_fu_5132_p2 stage2_imag_69_fu_5562_p2 ai0_5_fu_5566_p2 ai1_5_fu_5571_p2 stage2_real_73_fu_5576_p2 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_15_fu_5764_p2 sub_ln120_16_fu_5784_p2 add_ln120_5_fu_5796_p2 sub_ln120_17_fu_5802_p2 add_ln118_5_fu_5600_p2 stage2_imag_71_fu_5611_p2 a_real_12_fu_5615_p2 stage2_real_72_fu_5619_p2 stage2_real_74_fu_5623_p2 a_imag_12_fu_5627_p2 mul_16s_16s_28_1_1_U532 mac_mulsub_16s_16s_28s_28_4_1_U612 mac_mulsub_16s_16s_28s_28_4_1_U612 mul_16s_16s_28_1_1_U533 mac_muladd_16s_16s_28s_28_4_1_U613 mac_muladd_16s_16s_28s_28_4_1_U613 mul_16s_16s_28_1_1_U534 mac_mulsub_16s_16s_28s_28_4_1_U614 mac_mulsub_16s_16s_28s_28_4_1_U614 mul_16s_16s_28_1_1_U535 mac_muladd_16s_16s_28s_28_4_1_U615 mac_muladd_16s_16s_28s_28_4_1_U615 mul_16s_16s_28_1_1_U536 mac_mulsub_16s_16s_28s_28_4_1_U616 mac_mulsub_16s_16s_28s_28_4_1_U616 mul_16s_16s_28_1_1_U537 mac_muladd_16s_16s_28s_28_4_1_U617 mac_muladd_16s_16s_28s_28_4_1_U617 ar0_5_fu_6105_p2 ar1_5_fu_6110_p2 cr0_5_fu_6115_p2 ci0_5_fu_6121_p2 cr1_5_fu_6127_p2 ci1_5_fu_6133_p2 stage2_imag_73_fu_5709_p2 stage2_imag_72_fu_6139_p2 ai0_6_fu_6143_p2 ai1_6_fu_6148_p2 stage2_real_76_fu_6153_p2 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_18_fu_6333_p2 sub_ln120_19_fu_6353_p2 add_ln120_6_fu_6365_p2 sub_ln120_20_fu_6371_p2 add_ln118_6_fu_6177_p2 stage2_imag_74_fu_6188_p2 a_real_13_fu_6192_p2 stage2_real_75_fu_6196_p2 stage2_real_77_fu_6200_p2 a_imag_13_fu_6620_p2 mul_16s_16s_28_1_1_U538 mac_mulsub_16s_16s_28s_28_4_1_U618 mac_mulsub_16s_16s_28s_28_4_1_U618 mul_16s_16s_28_1_1_U539 mac_muladd_16s_16s_28s_28_4_1_U619 mac_muladd_16s_16s_28s_28_4_1_U619 mul_16s_16s_28_1_1_U540 mac_mulsub_16s_16s_28s_28_4_1_U620 mac_mulsub_16s_16s_28s_28_4_1_U620 mul_16s_16s_28_1_1_U541 mac_muladd_16s_16s_28s_28_4_1_U621 mac_muladd_16s_16s_28s_28_4_1_U621 mul_16s_16s_28_1_1_U542 mac_mulsub_16s_16s_28s_28_4_1_U622 mac_mulsub_16s_16s_28s_28_4_1_U622 mul_16s_16s_28_1_1_U543 mac_muladd_16s_16s_28s_28_4_1_U623 mac_muladd_16s_16s_28s_28_4_1_U623 ar0_6_fu_6678_p2 ar1_6_fu_6683_p2 cr0_6_fu_6688_p2 ci0_6_fu_6694_p2 cr1_6_fu_6700_p2 ci1_6_fu_6706_p2 stage2_imag_76_fu_6712_p2 stage2_imag_75_fu_6716_p2 ai0_7_fu_6720_p2 ai1_7_fu_6725_p2 stage2_real_79_fu_6730_p2 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 dmul_64ns_64ns_64_7_max_dsp_1_U500 sub_ln120_21_fu_6905_p2 sub_ln120_22_fu_6925_p2 add_ln120_7_fu_6937_p2 sub_ln120_23_fu_6943_p2 add_ln118_7_fu_6754_p2 stage2_imag_77_fu_6765_p2 a_real_14_fu_6769_p2 stage2_real_78_fu_6773_p2 stage2_real_80_fu_6777_p2 a_imag_14_fu_7280_p2 stage2_imag_78_fu_7284_p2 stage2_imag_79_fu_7288_p2 stage2_imag_80_fu_7292_p2 mul_16s_16s_28_1_1_U544 mac_mulsub_16s_16s_28s_28_4_1_U624 mac_mulsub_16s_16s_28s_28_4_1_U624 mul_16s_16s_28_1_1_U545 mac_muladd_16s_16s_28s_28_4_1_U625 mac_muladd_16s_16s_28s_28_4_1_U625 mul_16s_16s_28_1_1_U546 mac_mulsub_16s_16s_28s_28_4_1_U626 mac_mulsub_16s_16s_28s_28_4_1_U626 mul_16s_16s_28_1_1_U547 mac_muladd_16s_16s_28s_28_4_1_U627 mac_muladd_16s_16s_28s_28_4_1_U627 mul_16s_16s_28_1_1_U548 mac_mulsub_16s_16s_28s_28_4_1_U628 mac_mulsub_16s_16s_28s_28_4_1_U628 mul_16s_16s_28_1_1_U549 mac_muladd_16s_16s_28s_28_4_1_U629 mac_muladd_16s_16s_28s_28_4_1_U629 ar0_7_fu_7246_p2 ai0_fu_7296_p2 ar1_7_fu_7251_p2 ai1_fu_7300_p2 cr0_7_fu_7304_p2 ci0_7_fu_7256_p2 cr1_7_fu_7308_p2 ci1_7_fu_7262_p2 a_real_fu_7312_p2 a_imag_fu_7317_p2 add_ln35_7_fu_7268_p2 sub_ln35_7_fu_7322_p2 sub_ln36_14_fu_7328_p2 sub_ln36_15_fu_7333_p2 sub_ln37_7_fu_7274_p2 add_ln37_7_fu_7338_p2 mul_16s_14s_28_1_1_U550 mac_mulsub_16s_14s_28s_28_4_1_U630 mac_mulsub_16s_14s_28s_28_4_1_U630 mul_16s_14s_28_1_1_U551 mac_muladd_16s_14s_28s_28_4_1_U631 mac_muladd_16s_14s_28s_28_4_1_U631 stage2_real_fu_8144_p2 stage2_imag_fu_8149_p2 stage2_real_29_fu_8154_p2 stage2_imag_29_fu_8159_p2 mul_16s_14s_28_1_1_U552 mac_mulsub_16s_14s_28s_28_4_1_U632 mac_mulsub_16s_14s_28s_28_4_1_U632 mul_16s_14s_28_1_1_U553 mac_muladd_16s_14s_28s_28_4_1_U633 mac_muladd_16s_14s_28s_28_4_1_U633 stage2_real_30_fu_8164_p2 stage2_imag_30_fu_8169_p2 stage2_real_31_fu_8174_p2 stage2_imag_31_fu_8179_p2 mul_16s_14s_28_1_1_U554 mac_mulsub_16s_14s_28s_28_4_1_U634 mac_mulsub_16s_14s_28s_28_4_1_U634 mul_16s_14s_28_1_1_U555 mac_muladd_16s_14s_28s_28_4_1_U635 mac_muladd_16s_14s_28s_28_4_1_U635 stage2_real_32_fu_8184_p2 stage2_imag_32_fu_8189_p2 stage2_real_33_fu_8194_p2 stage2_imag_33_fu_8199_p2 mul_16s_14s_28_1_1_U556 mac_mulsub_16s_14s_28s_28_4_1_U636 mac_mulsub_16s_14s_28s_28_4_1_U636 mul_16s_14s_28_1_1_U557 mac_muladd_16s_14s_28s_28_4_1_U637 mac_muladd_16s_14s_28s_28_4_1_U637 stage2_real_34_fu_8204_p2 stage2_imag_34_fu_8209_p2 stage2_real_35_fu_8214_p2 stage2_imag_35_fu_8219_p2 mul_16s_14s_28_1_1_U558 mac_mulsub_16s_14s_28s_28_4_1_U638 mac_mulsub_16s_14s_28s_28_4_1_U638 mul_16s_14s_28_1_1_U559 mac_muladd_16s_14s_28s_28_4_1_U639 mac_muladd_16s_14s_28s_28_4_1_U639 stage2_real_36_fu_8224_p2 stage2_imag_36_fu_8229_p2 stage2_real_37_fu_8234_p2 stage2_imag_37_fu_8239_p2 mul_16s_14s_28_1_1_U560 mac_mulsub_16s_14s_28s_28_4_1_U640 mac_mulsub_16s_14s_28s_28_4_1_U640 mul_16s_14s_28_1_1_U561 mac_muladd_16s_14s_28s_28_4_1_U641 mac_muladd_16s_14s_28s_28_4_1_U641 stage2_real_38_fu_8244_p2 stage2_imag_38_fu_8249_p2 stage2_real_39_fu_8254_p2 stage2_imag_39_fu_8259_p2 mul_16s_14s_28_1_1_U562 mac_mulsub_16s_14s_28s_28_4_1_U642 mac_mulsub_16s_14s_28s_28_4_1_U642 mul_16s_14s_28_1_1_U563 mac_muladd_16s_14s_28s_28_4_1_U643 mac_muladd_16s_14s_28s_28_4_1_U643 stage2_real_40_fu_8264_p2 stage2_imag_40_fu_8269_p2 stage2_real_41_fu_8274_p2 stage2_imag_41_fu_8279_p2 mul_16s_14s_28_1_1_U564 mac_mulsub_16s_14s_28s_28_4_1_U644 mac_mulsub_16s_14s_28s_28_4_1_U644 mul_16s_14s_28_1_1_U565 mac_muladd_16s_14s_28s_28_4_1_U645 mac_muladd_16s_14s_28s_28_4_1_U645 stage2_real_42_fu_8284_p2 stage2_imag_42_fu_8289_p2 stage2_real_43_fu_8294_p2 stage2_imag_43_fu_8299_p2 mul_16s_14s_28_1_1_U566 mac_mulsub_16s_14s_28s_28_4_1_U646 mac_mulsub_16s_14s_28s_28_4_1_U646 mul_16s_14s_28_1_1_U567 mac_muladd_16s_14s_28s_28_4_1_U647 mac_muladd_16s_14s_28s_28_4_1_U647 stage2_real_44_fu_8304_p2 stage2_imag_44_fu_8309_p2 stage2_real_45_fu_8314_p2 stage2_imag_45_fu_8319_p2 mul_16s_14s_28_1_1_U568 mac_mulsub_16s_14s_28s_28_4_1_U648 mac_mulsub_16s_14s_28s_28_4_1_U648 mul_16s_14s_28_1_1_U569 mac_muladd_16s_14s_28s_28_4_1_U649 mac_muladd_16s_14s_28s_28_4_1_U649 stage2_real_46_fu_8324_p2 stage2_imag_46_fu_8329_p2 stage2_real_47_fu_8334_p2 stage2_imag_47_fu_8339_p2 mul_16s_14s_28_1_1_U570 mac_mulsub_16s_14s_28s_28_4_1_U650 mac_mulsub_16s_14s_28s_28_4_1_U650 mul_16s_14s_28_1_1_U571 mac_muladd_16s_14s_28s_28_4_1_U651 mac_muladd_16s_14s_28s_28_4_1_U651 stage2_real_48_fu_8344_p2 stage2_imag_48_fu_8349_p2 stage2_real_49_fu_8354_p2 stage2_imag_49_fu_8359_p2 mul_16s_14s_28_1_1_U572 mac_mulsub_16s_14s_28s_28_4_1_U652 mac_mulsub_16s_14s_28s_28_4_1_U652 mul_16s_14s_28_1_1_U573 mac_muladd_16s_14s_28s_28_4_1_U653 mac_muladd_16s_14s_28s_28_4_1_U653 stage2_real_50_fu_8364_p2 stage2_imag_50_fu_8369_p2 stage2_real_51_fu_8374_p2 stage2_imag_51_fu_8379_p2 mul_16s_14s_28_1_1_U574 mac_mulsub_16s_14s_28s_28_4_1_U654 mac_mulsub_16s_14s_28s_28_4_1_U654 mul_16s_14s_28_1_1_U575 mac_muladd_16s_14s_28s_28_4_1_U655 mac_muladd_16s_14s_28s_28_4_1_U655 stage2_real_52_fu_8384_p2 stage2_imag_52_fu_8389_p2 stage2_real_53_fu_8394_p2 stage2_imag_53_fu_8399_p2 mul_16s_14s_28_1_1_U576 mac_mulsub_16s_14s_28s_28_4_1_U656 mac_mulsub_16s_14s_28s_28_4_1_U656 mul_16s_14s_28_1_1_U577 mac_muladd_16s_14s_28s_28_4_1_U657 mac_muladd_16s_14s_28s_28_4_1_U657 stage2_real_54_fu_8404_p2 stage2_imag_54_fu_8409_p2 stage2_real_55_fu_8414_p2 stage2_imag_55_fu_8419_p2 mul_16s_14s_28_1_1_U578 mac_mulsub_16s_14s_28s_28_4_1_U658 mac_mulsub_16s_14s_28s_28_4_1_U658 mul_16s_14s_28_1_1_U579 mac_muladd_16s_14s_28s_28_4_1_U659 mac_muladd_16s_14s_28s_28_4_1_U659 stage2_real_56_fu_8424_p2 stage2_imag_56_fu_8429_p2 stage2_real_57_fu_8434_p2 stage2_imag_57_fu_8439_p2 mul_16s_14s_28_1_1_U580 mac_mulsub_16s_14s_28s_28_4_1_U660 mac_mulsub_16s_14s_28s_28_4_1_U660 mul_16s_14s_28_1_1_U581 mac_muladd_16s_14s_28s_28_4_1_U661 mac_muladd_16s_14s_28s_28_4_1_U661 stage2_real_58_fu_8444_p2 stage2_imag_58_fu_8449_p2 stage2_real_59_fu_8454_p2 stage2_imag_59_fu_8459_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fft32_Pipeline_input_loop</Name>
            <Loops>
                <input_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.898</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_loop>
                        <Name>input_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1044</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>654</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_1284_p2" SOURCE="FFT32_sol.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_bit_rev_assign_loop</Name>
            <Loops>
                <bit_rev_assign_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.793</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bit_rev_assign_loop>
                        <Name>bit_rev_assign_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bit_rev_assign_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1032</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>915</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bit_rev_assign_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_1780_p2" SOURCE="FFT32_sol.cpp:84" URAM="0" VARIABLE="add_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_stage1_loop</Name>
            <Loops>
                <stage1_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.458</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage1_loop>
                        <Name>stage1_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage1_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2187</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2496</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_2304_p2" SOURCE="FFT32_sol.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="ar0_fu_2682_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="ai0_fu_2688_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_fu_2694_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_fu_2700_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="cr0_fu_2706_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="ci0_fu_2712_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_fu_2718_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_fu_2724_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="stage1_real_56_fu_2730_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="stage1_real_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="stage1_imag_56_fu_2736_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="stage1_imag_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="stage1_real_57_fu_2742_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage1_real_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="stage1_imag_57_fu_2748_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage1_imag_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="stage1_real_58_fu_2754_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage1_real_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="stage1_imag_58_fu_2760_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage1_imag_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="sub" PRAGMA="" RTLNAME="stage1_real_59_fu_2766_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage1_real_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage1_loop" OPTYPE="add" PRAGMA="" RTLNAME="stage1_imag_59_fu_2772_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage1_imag_59"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.153</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>132</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_76_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1</Name>
            <Loops>
                <VITIS_LOOP_87_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_1>
                        <Name>VITIS_LOOP_87_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>18</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>129</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>399</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_134_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_205_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:102" URAM="0" VARIABLE="add_ln102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln103_fu_211_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:103" URAM="0" VARIABLE="sub_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_217_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_fu_223_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:107" URAM="0" VARIABLE="sub_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_229_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:108" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln109_fu_235_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:109" URAM="0" VARIABLE="sub_ln109"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cordic_apfixed_circ_table_arctan_128_U" SOURCE="" URAM="0" VARIABLE="cordic_apfixed_circ_table_arctan_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>generic_sincos_16_4_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>226</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>769</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln237_fu_91_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:237" URAM="0" VARIABLE="sub_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_22ns_37_1_1_U344" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:64" URAM="0" VARIABLE="mul_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_16ns_18ns_18_4_1_U345" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="mul_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_16ns_18ns_18_4_1_U345" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:68" URAM="0" VARIABLE="add_ln68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln254_fu_161_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:254" URAM="0" VARIABLE="sub_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln280_fu_241_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:280" URAM="0" VARIABLE="sub_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln274_fu_257_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:274" URAM="0" VARIABLE="sub_ln274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln292_fu_327_p2" SOURCE="D:/Vivado/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_cordic_apfixed.h:292" URAM="0" VARIABLE="sub_ln292"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_146_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_146_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_146_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_146_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_9</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_146_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_10</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_146_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_11</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.958</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_146_p2" SOURCE="FFT32_sol.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32_Pipeline_output_loop</Name>
            <Loops>
                <output_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.413</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_loop>
                        <Name>output_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>375</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_579_p2" SOURCE="FFT32_sol.cpp:152" URAM="0" VARIABLE="add_ln152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft32</Name>
            <Loops>
                <twiddle_loop/>
                <twiddle_loop/>
                <twiddle_loop/>
                <twiddle_loop/>
                <twiddle_loop/>
                <twiddle_loop/>
                <twiddle_loop/>
                <twiddle_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.911</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1652</Best-caseLatency>
                    <Average-caseLatency>1652</Average-caseLatency>
                    <Worst-caseLatency>1652</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.520 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.520 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1653</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>180</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <IterationLatency>60</IterationLatency>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_generic_sincos_16_4_s_fu_1510</Instance>
                        </InstanceList>
                    </twiddle_loop>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>180</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <IterationLatency>60</IterationLatency>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </twiddle_loop>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>159</Latency>
                        <AbsoluteTimeLatency>1.590 us</AbsoluteTimeLatency>
                        <IterationLatency>53</IterationLatency>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </twiddle_loop>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>159</Latency>
                        <AbsoluteTimeLatency>1.590 us</AbsoluteTimeLatency>
                        <IterationLatency>53</IterationLatency>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </twiddle_loop>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>180</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <IterationLatency>60</IterationLatency>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </twiddle_loop>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>180</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <IterationLatency>60</IterationLatency>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </twiddle_loop>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>180</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <IterationLatency>60</IterationLatency>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </twiddle_loop>
                    <twiddle_loop>
                        <Name>twiddle_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>180</Latency>
                        <AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
                        <IterationLatency>60</IterationLatency>
                        <PipelineDepth>60</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </twiddle_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>530</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>203</DSP>
                    <AVAIL_DSP>400</AVAIL_DSP>
                    <UTIL_DSP>50</UTIL_DSP>
                    <FF>18595</FF>
                    <AVAIL_FF>157200</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>31388</LUT>
                    <AVAIL_LUT>78600</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_fu_2882_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_1_fu_2902_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_2914_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_2_fu_2920_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_2747_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U502" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U582" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U582" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U503" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U583" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U583" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U504" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U584" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U584" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U505" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U585" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U585" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U506" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U586" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U586" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U507" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U587" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U587" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_fu_3223_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_fu_3228_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_fu_3233_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_fu_3239_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_fu_3245_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_fu_3251_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_1_fu_3257_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_1_fu_3262_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_61_fu_3267_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_real_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul108_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_3_fu_3443_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_4_fu_3463_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_3475_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_5_fu_3481_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_3296_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_8_fu_3307_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_60_fu_3730_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_real_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_62_fu_3734_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_real_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_8_fu_3311_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U508" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U588" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U588" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U509" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U589" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U589" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U510" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U590" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U590" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U511" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U591" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U591" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U512" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U592" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U592" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U513" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U593" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U593" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_1_fu_3792_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_1_fu_3797_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_1_fu_3802_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_1_fu_3808_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_1_fu_3814_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_1_fu_3820_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_61_fu_3393_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_imag_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_60_fu_3826_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_imag_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_2_fu_3830_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_2_fu_3835_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_64_fu_3840_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_real_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul108_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_6_fu_4017_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_7_fu_4037_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_2_fu_4049_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_8_fu_4055_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_3869_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_62_fu_3880_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_imag_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_9_fu_3884_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_63_fu_4304_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_real_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_65_fu_4308_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_real_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_9_fu_4312_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U514" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U594" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U594" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U515" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U595" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U595" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U516" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U596" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U596" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U517" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U597" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U597" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U518" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U598" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U598" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U519" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U599" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U599" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_2_fu_4370_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_2_fu_4375_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_2_fu_4380_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_2_fu_4386_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_2_fu_4392_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_2_fu_4398_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_64_fu_4404_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_imag_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_63_fu_4408_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_imag_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_3_fu_4412_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_3_fu_4417_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_67_fu_4422_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_real_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul108_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_9_fu_4610_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_10_fu_4630_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_3_fu_4642_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_11_fu_4648_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_3_fu_4446_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_65_fu_4457_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_imag_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_10_fu_4461_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_66_fu_4465_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_real_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_68_fu_4469_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_real_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_10_fu_4473_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U520" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U600" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U600" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U521" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U601" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U601" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U522" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U602" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U602" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U523" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U603" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U603" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U524" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U604" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U604" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U525" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U605" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U605" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_3_fu_4951_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_3_fu_4956_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_3_fu_4961_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_3_fu_4967_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_3_fu_4973_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_3_fu_4979_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_67_fu_4555_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_imag_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_66_fu_4985_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_imag_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_4_fu_4989_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_4_fu_4994_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_70_fu_4999_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_real_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul108_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul110_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_12_fu_5187_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_13_fu_5207_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_4_fu_5219_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_14_fu_5225_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_4_fu_5023_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_68_fu_5034_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_imag_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_11_fu_5038_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_69_fu_5042_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_real_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_71_fu_5046_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_real_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_11_fu_5050_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U526" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U606" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U606" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U527" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U607" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U607" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U528" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U608" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U608" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U529" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U609" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U609" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U530" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U610" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U610" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U531" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U611" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U611" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_4_fu_5528_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_4_fu_5533_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_4_fu_5538_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_4_fu_5544_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_4_fu_5550_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_4_fu_5556_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_70_fu_5132_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_imag_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_69_fu_5562_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_imag_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_5_fu_5566_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_5_fu_5571_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_73_fu_5576_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_real_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul108_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul110_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_15_fu_5764_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_16_fu_5784_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_5_fu_5796_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_17_fu_5802_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_5_fu_5600_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_71_fu_5611_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_imag_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_12_fu_5615_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_72_fu_5619_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_real_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_74_fu_5623_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_real_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_12_fu_5627_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U532" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U612" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U612" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U533" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U613" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U613" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U534" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U614" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U614" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U535" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U615" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U615" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U536" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U616" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U616" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U537" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U617" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U617" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_5_fu_6105_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_5_fu_6110_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_5_fu_6115_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_5_fu_6121_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_5_fu_6127_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_5_fu_6133_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_73_fu_5709_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_imag_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_72_fu_6139_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_imag_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_6_fu_6143_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_6_fu_6148_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_76_fu_6153_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_real_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul108_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul110_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_18_fu_6333_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_19_fu_6353_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_6_fu_6365_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_20_fu_6371_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_6_fu_6177_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_74_fu_6188_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_imag_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_13_fu_6192_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_75_fu_6196_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_real_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_77_fu_6200_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_real_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_13_fu_6620_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U538" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U618" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U618" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U539" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U619" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U619" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U540" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U620" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U620" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U541" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U621" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U621" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U542" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U622" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U622" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U543" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U623" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U623" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_6_fu_6678_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_6_fu_6683_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_6_fu_6688_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_6_fu_6694_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_6_fu_6700_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_6_fu_6706_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_76_fu_6712_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_imag_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_75_fu_6716_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_imag_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_7_fu_6720_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_7_fu_6725_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_79_fu_6730_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_real_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul108_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="mul110_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="twiddle_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U500" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="pf_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_21_fu_6905_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_22_fu_6925_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_7_fu_6937_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="add_ln120_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln120_23_fu_6943_p2" SOURCE="FFT32_sol.cpp:120" URAM="0" VARIABLE="sub_ln120_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="twiddle_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_7_fu_6754_p2" SOURCE="FFT32_sol.cpp:118" URAM="0" VARIABLE="add_ln118_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_77_fu_6765_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_imag_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_14_fu_6769_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_78_fu_6773_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_real_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_80_fu_6777_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_real_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_14_fu_7280_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_78_fu_7284_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="stage2_imag_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_79_fu_7288_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="stage2_imag_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_80_fu_7292_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="stage2_imag_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U544" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U624" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U624" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U545" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U625" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U625" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U546" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U626" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U626" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U547" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U627" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U627" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U548" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U628" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16s_28s_28_4_1_U628" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U549" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U629" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U629" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ar0_7_fu_7246_p2" SOURCE="FFT32_sol.cpp:24" URAM="0" VARIABLE="ar0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ai0_fu_7296_p2" SOURCE="FFT32_sol.cpp:25" URAM="0" VARIABLE="ai0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ar1_7_fu_7251_p2" SOURCE="FFT32_sol.cpp:26" URAM="0" VARIABLE="ar1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ai1_fu_7300_p2" SOURCE="FFT32_sol.cpp:27" URAM="0" VARIABLE="ai1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cr0_7_fu_7304_p2" SOURCE="FFT32_sol.cpp:28" URAM="0" VARIABLE="cr0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ci0_7_fu_7256_p2" SOURCE="FFT32_sol.cpp:29" URAM="0" VARIABLE="ci0_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cr1_7_fu_7308_p2" SOURCE="FFT32_sol.cpp:30" URAM="0" VARIABLE="cr1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ci1_7_fu_7262_p2" SOURCE="FFT32_sol.cpp:31" URAM="0" VARIABLE="ci1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_real_fu_7312_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_real"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="a_imag_fu_7317_p2" SOURCE="FFT32_sol.cpp:34" URAM="0" VARIABLE="a_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_7_fu_7268_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="add_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln35_7_fu_7322_p2" SOURCE="FFT32_sol.cpp:35" URAM="0" VARIABLE="sub_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_14_fu_7328_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="sub_ln36_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln36_15_fu_7333_p2" SOURCE="FFT32_sol.cpp:36" URAM="0" VARIABLE="sub_ln36_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln37_7_fu_7274_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="sub_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_7_fu_7338_p2" SOURCE="FFT32_sol.cpp:37" URAM="0" VARIABLE="add_ln37_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U550" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U630" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U630" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U551" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U631" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U631" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_fu_8144_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_fu_8149_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_29_fu_8154_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_29_fu_8159_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U552" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U632" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U632" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U553" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U633" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U633" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_30_fu_8164_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_30_fu_8169_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_31_fu_8174_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_31_fu_8179_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U554" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U634" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U634" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U555" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U635" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U635" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_32_fu_8184_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_32_fu_8189_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_33_fu_8194_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_33_fu_8199_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U556" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U636" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U636" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U557" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U637" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U637" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_34_fu_8204_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_34_fu_8209_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_35_fu_8214_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_35_fu_8219_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U558" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U638" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U638" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U559" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U639" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U639" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_36_fu_8224_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_36_fu_8229_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_37_fu_8234_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_37_fu_8239_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U560" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U640" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U640" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U561" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U641" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U641" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_38_fu_8244_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_38_fu_8249_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_39_fu_8254_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_39_fu_8259_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U562" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U642" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U642" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U563" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U643" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U643" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_40_fu_8264_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_40_fu_8269_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_41_fu_8274_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_41_fu_8279_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U564" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U644" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U644" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U565" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U645" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U645" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_42_fu_8284_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_42_fu_8289_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_43_fu_8294_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_43_fu_8299_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U566" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U646" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U646" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U567" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U647" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U647" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_44_fu_8304_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_44_fu_8309_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_45_fu_8314_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_45_fu_8319_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U568" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U648" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U648" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U569" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U649" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U649" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_46_fu_8324_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_46_fu_8329_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_47_fu_8334_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_47_fu_8339_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U570" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U650" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U650" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U571" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U651" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U651" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_48_fu_8344_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_48_fu_8349_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_49_fu_8354_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_49_fu_8359_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U572" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U652" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U652" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U573" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U653" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U653" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_50_fu_8364_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_50_fu_8369_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_51_fu_8374_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_51_fu_8379_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U574" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U654" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U654" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U575" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U655" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U655" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_52_fu_8384_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_52_fu_8389_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_53_fu_8394_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_53_fu_8399_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U576" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U656" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U656" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U577" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U657" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U657" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_54_fu_8404_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_54_fu_8409_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_55_fu_8414_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_55_fu_8419_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U578" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U658" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U658" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U579" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U659" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U659" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_56_fu_8424_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_56_fu_8429_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_57_fu_8434_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_57_fu_8439_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U580" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U660" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="mul_ln10_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_14s_28s_28_4_1_U660" SOURCE="FFT32_sol.cpp:10" URAM="0" VARIABLE="sub_ln10_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U581" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U661" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="mul_ln11_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_28s_28_4_1_U661" SOURCE="FFT32_sol.cpp:11" URAM="0" VARIABLE="add_ln11_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_real_58_fu_8444_p2" SOURCE="FFT32_sol.cpp:45" URAM="0" VARIABLE="stage2_real_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="stage2_imag_58_fu_8449_p2" SOURCE="FFT32_sol.cpp:46" URAM="0" VARIABLE="stage2_imag_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_real_59_fu_8454_p2" SOURCE="FFT32_sol.cpp:47" URAM="0" VARIABLE="stage2_real_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="stage2_imag_59_fu_8459_p2" SOURCE="FFT32_sol.cpp:48" URAM="0" VARIABLE="stage2_imag_59"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="in_stream" index="0" direction="in" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="in_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_stream" index="1" direction="out" srcType="stream&lt;axis_data, 0&gt;&amp;" srcSize="48">
            <hwRefs>
                <hwRef type="interface" interface="out_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in_stream:out_stream</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in_stream" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="48" portPrefix="in_stream_">
            <ports>
                <port>in_stream_TDATA</port>
                <port>in_stream_TREADY</port>
                <port>in_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="in_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_stream" type="axi4stream" busTypeName="axis" mode="master" dataWidth="48" portPrefix="out_stream_">
            <ports>
                <port>out_stream_TDATA</port>
                <port>out_stream_TREADY</port>
                <port>out_stream_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="out_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in_stream">in, both, 48, 1, 1</column>
                    <column name="out_stream">out, both, 48, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in_stream">in, stream&lt;axis_data 0&gt;&amp;</column>
                    <column name="out_stream">out, stream&lt;axis_data 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in_stream">in_stream, interface</column>
                    <column name="out_stream">out_stream, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="FFT_sol/opt_1/directives.tcl:11" status="valid" parentFunction="bit_reverse" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol/opt_1/directives.tcl:8" status="valid" parentFunction="cmul" variable="" isDirective="1" options=""/>
        <Pragma type="array_partition" location="FFT_sol/opt_1/directives.tcl:12" status="valid" parentFunction="fft32" variable="data" isDirective="1" options="complete dim=1 variable=data"/>
        <Pragma type="array_partition" location="FFT_sol/opt_1/directives.tcl:13" status="valid" parentFunction="fft32" variable="stage0" isDirective="1" options="complete dim=1 variable=stage0"/>
        <Pragma type="array_partition" location="FFT_sol/opt_1/directives.tcl:14" status="valid" parentFunction="fft32" variable="stage1" isDirective="1" options="complete dim=1 variable=stage1"/>
        <Pragma type="array_partition" location="FFT_sol/opt_1/directives.tcl:15" status="valid" parentFunction="fft32" variable="stage2" isDirective="1" options="complete dim=1 variable=stage2"/>
        <Pragma type="array_partition" location="FFT_sol/opt_1/directives.tcl:18" status="valid" parentFunction="fft32" variable="w" isDirective="1" options="complete dim=1 variable=w"/>
        <Pragma type="interface" location="FFT_sol/opt_1/directives.tcl:22" status="valid" parentFunction="fft32" variable="in_stream" isDirective="1" options="axis both port=in_stream register"/>
        <Pragma type="interface" location="FFT_sol/opt_1/directives.tcl:23" status="valid" parentFunction="fft32" variable="out_stream" isDirective="1" options="axis both port=out_stream register"/>
        <Pragma type="interface" location="FFT_sol/opt_1/directives.tcl:21" status="valid" parentFunction="fft32" variable="return" isDirective="1" options="ap_ctrl_none port=return"/>
        <Pragma type="pipeline" location="FFT_sol/opt_1/directives.tcl:16" status="valid" parentFunction="fft32" variable="" isDirective="1" options="II=4"/>
        <Pragma type="pipeline" location="FFT_sol/opt_1/directives.tcl:20" status="valid" parentFunction="fft32" variable="" isDirective="1" options="II=1"/>
        <Pragma type="unroll" location="FFT_sol/opt_1/directives.tcl:17" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="FFT_sol/opt_1/directives.tcl:19" status="valid" parentFunction="fft32" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol/opt_1/directives.tcl:10" status="valid" parentFunction="radix2_bfly" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="FFT_sol/opt_1/directives.tcl:9" status="valid" parentFunction="radix4_bfly" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

