0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sim_3/new/bin_division_tb.vhd,1583032959,vhdl,,,,bin_division_tb,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/ff_2bSel.vhd,1582681972,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/num_gen.vhd,,,ff_2bsel,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/master.vhd,1583033011,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sim_3/new/bin_division_tb.vhd,,,master,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/num_gen.vhd,1582833531,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/master.vhd,,,num_gen,,,,,,,,
C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sources_1/new/slave.vhd,1583031246,vhdl,C:/Users/Joseph/Desktop/Current HW/FPGA HW/Vivado Projects/A5_problem2/A5_problem2.srcs/sim_3/new/bin_division_tb.vhd,,,slave,,,,,,,,
