INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/PISO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/det_start.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module det_start
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/parity_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/SIPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIPO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/stopbit_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopbit_check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/baud_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sources_1/new/topmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/trasmittertb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trasmittertb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/parity_gentb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_gentb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/mux4x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/PISO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PISO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/det_starttb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module det_starttb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/parity_check_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_check_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/sipo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/stopbit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopbit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/baud_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kaushalg/OneDrive/Documents/3stVivado/UART/UART.srcs/sim_1/new/toptestbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptestbench
