# 100daysofRTL
This is the progress of 100 days of RTL and codes will be shared . This 100 days of RTL coding is first started by Rahul B sir and I'm currently modifying this 100 days of coding to focus on my area of improvement

Day 1:  Half Adder \n
Day 2:  Multiplexer
Day 3:  Full Adder
Day 4:  Encoder
Day 5:  Decoder
Day 6:  SR Latch
Day 7:  SR Flipflop
Day 8:  JK Flipflop
Day 9:  D Flipflop
Day 10: T Flipflop
Day 11: Parity Generator
Day 12: 1 Bit Comparator
Day 13: 2 Bit Comparator
Day 14: Half Subtractor
Day 15: Full Subtractor
Day 16: Demultiplexer
Day 17: Multiplier
Day 18: SISO
Day 19: SIPO
Day 20: Negative Edge Detector
Day 21: Positive Edge Detector
Day 22: Priority Encoder
Day 23: PISO
Day 24: PIPO
Day 25: Johnson Counter
Day 26: Up Counter
Day 27: Down Counter
Day 28: Ring Counter
Day 29: Frequency Divider by two
Day 30: Updown Counter
Day 31: 4 bit Fabinocci series generator
Day 32: Single Port RAM
Day 33: Decimal to BCD Encoder
Day 34: BCD to Decimal Decoder
Day 35: 8 Bit ROM
Day 36: N-bit clock Divider
Day 37: Binary to Gray Code Converter
Day 38: Gray to Binary code Converter
Day 39: 8 bit ALU
Day 40: 16 bit Program Counter
Day 41: Dual Port RAM
Day 42: 16 bit ALU
Day 43: Fixed Priority Arbiter
Day 44: Odd Clock Generator
Day 45: Tristate Buffer
Day 46: Master Slave JK Flip Flop
Day 47: Round Robin Arbiter
Day 48: Mod-10 Counter
Day 49: Mealy machine for 2's compliment
Day 50: Sequence Detector to detect 0101 Seegunce
Day 51: Greatest Common Divisor
Day 52: 16 bit RAM
Day 53: 2 bit Vedic Multiplier
Day 54: Clock Buffer
Day 55: Synchronous FIFO
Day 56: 7 segment Display Pattern using RAM
// System Verilog
Day 57: Hello World Test Bench
Day 58: Functions in System Verilog Test Bench
