INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Full_Adder/T01_Full_Adder.srcs/sources_1/new/T01_Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Term 6/Digital Systems Lab/Week_2/T01_Full_Adder/T01_Full_Adder.srcs/sim_1/new/T01_Full_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
