
*** Running vivado
    with args -log mlp_module.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mlp_module.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mlp_module.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 472.441 ; gain = 180.109
Command: link_design -top mlp_module -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 870.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 758 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:5]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1576.355 ; gain = 577.367
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst_n'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_rx'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_rx'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_tx'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_tx'. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1576.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
8 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1576.355 ; gain = 1103.914
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.994 . Memory (MB): peak = 1576.355 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1594.270 ; gain = 17.914

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 1 Initialization | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: a5b2cda1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1951.656 ; gain = 0.000
Retarget | Checksum: a5b2cda1
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13001ff88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1951.656 ; gain = 0.000
Constant propagation | Checksum: 13001ff88
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: a82efe1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1951.656 ; gain = 0.000
Sweep | Checksum: a82efe1d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: a82efe1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.398 . Memory (MB): peak = 1951.656 ; gain = 0.000
BUFG optimization | Checksum: a82efe1d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: a82efe1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1951.656 ; gain = 0.000
Shift Register Optimization | Checksum: a82efe1d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: a82efe1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1951.656 ; gain = 0.000
Post Processing Netlist | Checksum: a82efe1d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 10ae3a308

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 10ae3a308

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 9 Finalization | Checksum: 10ae3a308

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1951.656 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10ae3a308

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.674 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10ae3a308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1951.656 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10ae3a308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10ae3a308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.656 ; gain = 375.301
INFO: [runtcl-4] Executing : report_drc -file mlp_module_drc_opted.rpt -pb mlp_module_drc_opted.pb -rpx mlp_module_drc_opted.rpx
Command: report_drc -file mlp_module_drc_opted.rpt -pb mlp_module_drc_opted.pb -rpx mlp_module_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/impl_1/mlp_module_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.656 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1951.656 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1951.656 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/impl_1/mlp_module_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f09716ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1951.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 180be1b21

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20f13b2cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20f13b2cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20f13b2cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23bdfdf2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26310bfd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26310bfd5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 26ec5c936

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 68 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 0, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 8 LUTs, combined 16 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |             16  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             16  |                    24  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2dff06086

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 26f6a0c47

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 2 Global Placement | Checksum: 26f6a0c47

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28e2abc83

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 125f32ab4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c7f3c24c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 170dda9b8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c23c9e4b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 28270184a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 257e09432

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c0ceaae6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 202656349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 202656349

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15cd6066a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.403 | TNS=-1.961 |
Phase 1 Physical Synthesis Initialization | Checksum: 15a3a92f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15a3a92f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 15cd6066a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.229. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1569f18ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1569f18ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1569f18ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1569f18ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1569f18ba

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1951.656 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 127d2f768

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000
Ending Placer Task | Checksum: 10547a6d2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1951.656 ; gain = 0.000
71 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mlp_module_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mlp_module_utilization_placed.rpt -pb mlp_module_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mlp_module_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1956.074 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1956.074 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1956.074 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1956.074 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1956.074 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1956.074 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1956.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/impl_1/mlp_module_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1970.535 ; gain = 14.461
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1988.469 ; gain = 0.004
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1988.469 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1988.469 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1988.469 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1988.469 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1988.469 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1988.469 ; gain = 0.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/impl_1/mlp_module_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cb21ae91 ConstDB: 0 ShapeSum: 3a25f841 RouteDB: 0
Post Restoration Checksum: NetGraph: 7c02a8d2 | NumContArr: 6bf45d72 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26d48fb7e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2095.207 ; gain = 97.648

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26d48fb7e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2095.207 ; gain = 97.648

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26d48fb7e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 2095.207 ; gain = 97.648
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 203661912

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2122.844 ; gain = 125.285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.457  | TNS=0.000  | WHS=-0.479 | THS=-136.671|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3414
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3413
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2c1874e6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2c1874e6a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2306bc272

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.367 ; gain = 136.809
Phase 3 Initial Routing | Checksum: 2306bc272

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1505
 Number of Nodes with overlaps = 384
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.102  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2933b1b35

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809
Phase 4 Rip-up And Reroute | Checksum: 2933b1b35

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2933b1b35

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2933b1b35

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809
Phase 5 Delay and Skew Optimization | Checksum: 2933b1b35

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bd50a3af

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.102  | TNS=0.000  | WHS=-0.479 | THS=-109.515|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 29ecea2d0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809
Phase 6.1 Hold Fix Iter | Checksum: 29ecea2d0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.102  | TNS=0.000  | WHS=-0.479 | THS=-109.515|

Phase 6.2 Additional Hold Fix | Checksum: 29ba06bd4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 6.3 Non Free Resource Hold Fix Iter
Phase 6.3 Non Free Resource Hold Fix Iter | Checksum: 233870950

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809
Phase 6 Post Hold Fix | Checksum: 233870950

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.83521 %
  Global Horizontal Routing Utilization  = 2.03384 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 233870950

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 233870950

Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2134.367 ; gain = 136.809

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2c50df4fe

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.367 ; gain = 136.809
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[2].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[5].hidden_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[9].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[9].output_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[1].input_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[0].output_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[1].output_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[4].output_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[9].output_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[9].output_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[4].hidden_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[6].hidden_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[7].hidden_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[6].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[6].input_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[2].output_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[2].hidden_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[5].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[5].output_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[0].hidden_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[1].hidden_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[7].hidden_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[3].input_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[7].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[7].input_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[7].input_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[3].output_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[4].output_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[5].output_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[6].output_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[8].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[0].hidden_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[0].hidden_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[1].hidden_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[2].hidden_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[4].hidden_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[4].hidden_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[5].hidden_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[5].hidden_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[0].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[0].input_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[0].input_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[0].input_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[1].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[1].input_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[1].input_layer/adder/D_total_q_reg[6]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[2].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[2].input_layer/adder/D_total_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[3].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[5].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[5].input_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[5].input_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[1].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[1].output_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[1].output_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[3].output_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[4].output_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[6].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[6].output_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[7].output_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[6].hidden_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[6].hidden_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[6].input_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[6].input_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[6].input_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[3].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[0].hidden_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[0].hidden_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[1].hidden_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[3].hidden_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[3].hidden_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[3].hidden_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[3].hidden_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[7].hidden_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[7].hidden_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1996756110[7].hidden_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[4].input_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[4].input_layer/adder/D_index_q_reg[1]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[4].input_layer/adder/D_index_q_reg[2]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_2009982348[4].input_layer/adder/D_total_q_reg[4]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin forLoop_idx_0_1105080993[0].output_layer/adder/D_index_q_reg[0]/CE driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Common 17-14] Message 'Route 35-419' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2b99f36df

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.367 ; gain = 136.809
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.102  | TNS=0.000  | WHS=-0.479 | THS=-109.515|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2b99f36df

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.367 ; gain = 136.809
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1394fbc23

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.367 ; gain = 136.809
Ending Routing Task | Checksum: 1394fbc23

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2134.367 ; gain = 136.809

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 123 Warnings, 22 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 2134.367 ; gain = 145.898
INFO: [runtcl-4] Executing : report_drc -file mlp_module_drc_routed.rpt -pb mlp_module_drc_routed.pb -rpx mlp_module_drc_routed.rpx
Command: report_drc -file mlp_module_drc_routed.rpt -pb mlp_module_drc_routed.pb -rpx mlp_module_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/impl_1/mlp_module_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mlp_module_methodology_drc_routed.rpt -pb mlp_module_methodology_drc_routed.pb -rpx mlp_module_methodology_drc_routed.rpx
Command: report_methodology -file mlp_module_methodology_drc_routed.rpt -pb mlp_module_methodology_drc_routed.pb -rpx mlp_module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/impl_1/mlp_module_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mlp_module_power_routed.rpt -pb mlp_module_power_summary_routed.pb -rpx mlp_module_power_routed.rpx
Command: report_power -file mlp_module_power_routed.rpt -pb mlp_module_power_summary_routed.pb -rpx mlp_module_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 123 Warnings, 22 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mlp_module_route_status.rpt -pb mlp_module_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mlp_module_timing_summary_routed.rpt -pb mlp_module_timing_summary_routed.pb -rpx mlp_module_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mlp_module_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mlp_module_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mlp_module_bus_skew_routed.rpt -pb mlp_module_bus_skew_routed.pb -rpx mlp_module_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2141.898 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 2141.898 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.898 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2141.898 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2141.898 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2141.898 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.479 . Memory (MB): peak = 2141.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/weiya/OneDrive/Desktop/Github/Assembly-AI/Digits/build/vivado/Digits.runs/impl_1/mlp_module_routed.dcp' has been generated.
Command: write_bitstream -force mlp_module.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 12 out of 13 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: in[0][7], in[0][6], in[0][5], in[0][4], in[0][3], in[0][2], in[0][1], in[0][0], and out[3:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 12 out of 13 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: in[0][7], in[0][6], in[0][5], in[0][4], in[0][3], in[0][2], in[0][1], in[0][0], and out[3:0].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed May 14 00:44:42 2025...
