 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FAS
Version: Q-2019.12
Date   : Sat Nov 21 15:24:29 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ff0/f_X_reg[1][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ff0/f_X_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FAS                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  ff0/f_X_reg[1][11]/CK (DFFRX4)                          0.00 #     1.00 r
  ff0/f_X_reg[1][11]/Q (DFFRX4)                           0.55       1.55 f
  ff0/U19250/Y (XNOR2X4)                                  0.37       1.92 r
  ff0/U19261/Y (XNOR2X4)                                  0.46       2.38 r
  ff0/U3004/Y (INVX3)                                     0.36       2.74 f
  ff0/U2909/Y (OAI22X2)                                   0.47       3.21 r
  ff0/U24916/S (CMPR42X1)                                 0.97       4.17 f
  ff0/genblk1[1].fb/DP_OP_16J2_131_3752/U1288/CO (CMPR42X2)
                                                          0.67       4.85 f
  ff0/genblk1[1].fb/DP_OP_16J2_131_3752/U1276/S (CMPR42X2)
                                                          0.82       5.67 f
  ff0/U13597/Y (NOR2X4)                                   0.12       5.78 r
  ff0/U1967/Y (INVX3)                                     0.13       5.91 f
  ff0/U4051/Y (NAND2X2)                                   0.20       6.10 r
  ff0/U15989/Y (NOR2X2)                                   0.15       6.25 f
  ff0/U15993/Y (AOI21X4)                                  0.22       6.47 r
  ff0/U13889/Y (INVX4)                                    0.14       6.62 f
  ff0/U23947/Y (AOI21X1)                                  0.26       6.88 r
  ff0/U23948/Y (CLKXOR2X2)                                0.41       7.29 r
  ff0/U24096/Y (NAND2X1)                                  0.15       7.44 f
  ff0/U4435/Y (OAI211XL)                                  0.30       7.74 r
  ff0/f_X_reg[5][6]/D (DFFRX4)                            0.00       7.74 r
  data arrival time                                                  7.74

  clock clk (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             1.00       9.00
  clock uncertainty                                      -1.00       8.00
  ff0/f_X_reg[5][6]/CK (DFFRX4)                           0.00       8.00 r
  library setup time                                     -0.26       7.74
  data required time                                                 7.74
  --------------------------------------------------------------------------
  data required time                                                 7.74
  data arrival time                                                 -7.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
