
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/gpio/rtl/gpio_reg_top.sv Coverage: 95%</h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module gpio_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output gpio_reg_pkg::gpio_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  gpio_reg_pkg::gpio_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import gpio_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int AW = 6;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic           reg_error;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RegDw(DW)</pre>
<pre id="id50" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_state_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_state_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_enable_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_enable_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_enable_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_test_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_test_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] data_in_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] direct_out_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] direct_out_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic direct_out_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic direct_out_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_out_lower_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_out_lower_data_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_out_lower_data_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_out_lower_data_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_out_lower_mask_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_out_lower_mask_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_out_upper_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_out_upper_data_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_out_upper_data_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_out_upper_data_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_out_upper_mask_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_out_upper_mask_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] direct_oe_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] direct_oe_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic direct_oe_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic direct_oe_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_lower_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_lower_data_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_lower_data_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_lower_data_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_lower_mask_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_lower_mask_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_lower_mask_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_lower_mask_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_upper_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_upper_data_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_upper_data_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_upper_data_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_upper_mask_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [15:0] masked_oe_upper_mask_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_upper_mask_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic masked_oe_upper_mask_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_rising_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_rising_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_ctrl_en_rising_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_falling_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_falling_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_ctrl_en_falling_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_lvlhigh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_lvlhigh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_ctrl_en_lvlhigh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_lvllow_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] intr_ctrl_en_lvllow_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic intr_ctrl_en_lvllow_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] ctrl_en_input_filter_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [31:0] ctrl_en_input_filter_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic ctrl_en_input_filter_we;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register instances</pre>
<pre style="margin:0; padding:0 ">  // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id140" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_state_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_state_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.intr_state.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.intr_state.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_state.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_state_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id167" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_enable (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_enable_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_enable_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_enable.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_enable_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id192" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_test (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_test_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_test_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.intr_test.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_test.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[data_in]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id210" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_data_in (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (hw2reg.data_in.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.data_in.d ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (data_in_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[direct_out]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id234" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_direct_out (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (direct_out_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (direct_out_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (direct_out_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.direct_out.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.direct_out.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.direct_out.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (direct_out_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[masked_out_lower]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[data]: 15:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id251" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_out_lower_data (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (masked_out_lower_data_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_out_lower_data_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_out_lower_data_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_out_lower.data.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_out_lower.data.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_out_lower.data.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (masked_out_lower_data_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[mask]: 31:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id266" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_out_lower_mask (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_out_lower_mask_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_out_lower_mask_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_out_lower.mask.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_out_lower.mask.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_out_lower.mask.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[masked_out_upper]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[data]: 15:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id283" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_out_upper_data (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (masked_out_upper_data_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_out_upper_data_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_out_upper_data_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_out_upper.data.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_out_upper.data.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_out_upper.data.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (masked_out_upper_data_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[mask]: 31:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id298" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_out_upper_mask (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_out_upper_mask_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_out_upper_mask_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_out_upper.mask.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_out_upper.mask.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_out_upper.mask.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     ()</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[direct_oe]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (32)</pre>
<pre id="id314" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_direct_oe (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (direct_oe_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (direct_oe_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (direct_oe_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.direct_oe.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.direct_oe.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.direct_oe.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (direct_oe_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[masked_oe_lower]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[data]: 15:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id331" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_oe_lower_data (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (masked_oe_lower_data_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_oe_lower_data_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_oe_lower_data_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_oe_lower.data.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_oe_lower.data.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_oe_lower.data.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (masked_oe_lower_data_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[mask]: 31:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id346" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_oe_lower_mask (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (masked_oe_lower_mask_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_oe_lower_mask_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_oe_lower_mask_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_oe_lower.mask.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_oe_lower.mask.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_oe_lower.mask.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (masked_oe_lower_mask_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[masked_oe_upper]: V(True)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[data]: 15:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id363" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_oe_upper_data (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (masked_oe_upper_data_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_oe_upper_data_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_oe_upper_data_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_oe_upper.data.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_oe_upper.data.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_oe_upper.data.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (masked_oe_upper_data_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  //   F[mask]: 31:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW    (16)</pre>
<pre id="id378" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_masked_oe_upper_mask (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .re     (masked_oe_upper_mask_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (masked_oe_upper_mask_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (masked_oe_upper_mask_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      (hw2reg.masked_oe_upper.mask.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (reg2hw.masked_oe_upper.mask.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.masked_oe_upper.mask.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (masked_oe_upper_mask_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_ctrl_en_rising]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id396" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_ctrl_en_rising (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_ctrl_en_rising_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_ctrl_en_rising_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_ctrl_en_rising.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_ctrl_en_rising_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_ctrl_en_falling]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id423" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_ctrl_en_falling (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_ctrl_en_falling_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_ctrl_en_falling_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_ctrl_en_falling.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_ctrl_en_falling_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_ctrl_en_lvlhigh]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id450" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_ctrl_en_lvlhigh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_ctrl_en_lvlhigh_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_ctrl_en_lvlhigh_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_ctrl_en_lvlhigh.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_ctrl_en_lvlhigh_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[intr_ctrl_en_lvllow]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id477" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_intr_ctrl_en_lvllow (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (intr_ctrl_en_lvllow_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (intr_ctrl_en_lvllow_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.intr_ctrl_en_lvllow.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (intr_ctrl_en_lvllow_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // R[ctrl_en_input_filter]: V(False)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .RESVAL  (32'h0)</pre>
<pre id="id504" style="background-color: #FFB6C1; margin:0; padding:0 ">  ) u_ctrl_en_input_filter (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .we     (ctrl_en_input_filter_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .wd     (ctrl_en_input_filter_wd),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .q      (reg2hw.ctrl_en_input_filter.q ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">    // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .qs     (ctrl_en_input_filter_qs)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  logic [14:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 0] = (reg_addr == GPIO_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 1] = (reg_addr == GPIO_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 2] = (reg_addr == GPIO_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 3] = (reg_addr == GPIO_DATA_IN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 4] = (reg_addr == GPIO_DIRECT_OUT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 5] = (reg_addr == GPIO_MASKED_OUT_LOWER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 6] = (reg_addr == GPIO_MASKED_OUT_UPPER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 7] = (reg_addr == GPIO_DIRECT_OE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 8] = (reg_addr == GPIO_MASKED_OE_LOWER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[ 9] = (reg_addr == GPIO_MASKED_OE_UPPER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[10] = (reg_addr == GPIO_INTR_CTRL_EN_RISING_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[11] = (reg_addr == GPIO_INTR_CTRL_EN_FALLING_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[12] = (reg_addr == GPIO_INTR_CTRL_EN_LVLHIGH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[13] = (reg_addr == GPIO_INTR_CTRL_EN_LVLLOW_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    addr_hit[14] = (reg_addr == GPIO_CTRL_EN_INPUT_FILTER_OFFSET);</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 0] && reg_we && (GPIO_PERMIT[ 0] != (GPIO_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 1] && reg_we && (GPIO_PERMIT[ 1] != (GPIO_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 2] && reg_we && (GPIO_PERMIT[ 2] != (GPIO_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 3] && reg_we && (GPIO_PERMIT[ 3] != (GPIO_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 4] && reg_we && (GPIO_PERMIT[ 4] != (GPIO_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 5] && reg_we && (GPIO_PERMIT[ 5] != (GPIO_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 6] && reg_we && (GPIO_PERMIT[ 6] != (GPIO_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 7] && reg_we && (GPIO_PERMIT[ 7] != (GPIO_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 8] && reg_we && (GPIO_PERMIT[ 8] != (GPIO_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[ 9] && reg_we && (GPIO_PERMIT[ 9] != (GPIO_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[10] && reg_we && (GPIO_PERMIT[10] != (GPIO_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[11] && reg_we && (GPIO_PERMIT[11] != (GPIO_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[12] && reg_we && (GPIO_PERMIT[12] != (GPIO_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[13] && reg_we && (GPIO_PERMIT[13] != (GPIO_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    if (addr_hit[14] && reg_we && (GPIO_PERMIT[14] != (GPIO_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_state_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_enable_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_test_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign direct_out_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign direct_out_wd = reg_wdata[31:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign direct_out_re = addr_hit[4] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_lower_data_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_lower_data_wd = reg_wdata[15:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_lower_data_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_lower_mask_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_lower_mask_wd = reg_wdata[31:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_upper_data_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_upper_data_wd = reg_wdata[15:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_upper_data_re = addr_hit[6] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_upper_mask_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_out_upper_mask_wd = reg_wdata[31:16];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign direct_oe_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign direct_oe_wd = reg_wdata[31:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign direct_oe_re = addr_hit[7] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_lower_data_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_lower_data_wd = reg_wdata[15:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_lower_data_re = addr_hit[8] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_lower_mask_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_lower_mask_wd = reg_wdata[31:16];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_lower_mask_re = addr_hit[8] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_upper_data_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_upper_data_wd = reg_wdata[15:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_upper_data_re = addr_hit[9] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_upper_mask_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_upper_mask_wd = reg_wdata[31:16];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign masked_oe_upper_mask_re = addr_hit[9] && reg_re;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_rising_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_rising_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_falling_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_falling_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_lvlhigh_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_lvlhigh_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_lvllow_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign intr_ctrl_en_lvllow_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_en_input_filter_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign ctrl_en_input_filter_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = intr_state_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = intr_enable_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = data_in_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = direct_out_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[15:0] = masked_out_lower_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:16] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[15:0] = masked_out_upper_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:16] = '0;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = direct_oe_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[15:0] = masked_oe_lower_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:16] = masked_oe_lower_mask_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[15:0] = masked_oe_upper_data_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:16] = masked_oe_upper_mask_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = intr_ctrl_en_rising_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = intr_ctrl_en_falling_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = intr_ctrl_en_lvlhigh_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = intr_ctrl_en_lvllow_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next[31:0] = ctrl_en_input_filter_qs;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">        reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">      end</pre>
<pre style="margin:0; padding:0 ">    endcase</pre>
<pre style="margin:0; padding:0 ">  end</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">  // property by mistake</pre>
<pre style="margin:0; padding:0 ">  `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
