<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="yolo_conv_top" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="inStream" src_type="stream&lt;hls::axis&lt;quad_fp_pack, 2, 5, 6&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="112" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="inStream" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="outStream" src_type="stream&lt;hls::axis&lt;quad_fp_pack, 2, 5, 6&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="112" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="outStream" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="output_ch" src_type="ap_uint&lt;6&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="6" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="input_ch" src_type="ap_uint&lt;6&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="6" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="fold_output_ch" src_type="ap_uint&lt;4&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="4" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="fold_input_ch" src_type="ap_uint&lt;4&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="4" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="input_h" src_type="ap_uint&lt;9&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="9" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="input_w" src_type="ap_uint&lt;9&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="9" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="8" access_type="r" src_name="real_input_h" src_type="ap_uint&lt;9&gt;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="9" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64"/>
        </hw>
      </arg>
      <arg id="9" access_type="r" src_name="fold_win_area" src_type="ap_uint&lt;3&gt;" src_isptr="1" src_bitwidth="8" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="CTRL_BUS" hw_bitwidth="3" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
