

================================================================
== Vitis HLS Report for 'rj_sbox'
================================================================
* Date:           Fri Apr  4 01:45:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.487 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 5 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%atb_9_loc = alloca i64 1"   --->   Operation 7 'alloca' 'atb_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 8 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.58ns)   --->   "%icmp_ln37 = icmp_eq  i8 %x_read, i8 0" [aes_tableless.c:37]   --->   Operation 9 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.41ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %do.body.i.i.preheader, void %gf_mulinv.exit" [aes_tableless.c:37]   --->   Operation 10 'br' 'br_ln37' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 11 [2/2] (0.96ns)   --->   "%targetBlock = call i1 @rj_sbox_Pipeline_glog, i8 %x_read, i8 %i_loc"   --->   Operation 11 'call' 'targetBlock' <Predicate = (!icmp_ln37)> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 12 [1/2] (0.96ns)   --->   "%targetBlock = call i1 @rj_sbox_Pipeline_glog, i8 %x_read, i8 %i_loc"   --->   Operation 12 'call' 'targetBlock' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.48>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%i_loc_load = load i8 %i_loc"   --->   Operation 13 'load' 'i_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.30ns)   --->   "%i = select i1 %targetBlock, i8 %i_loc_load, i8 0" [aes_tableless.c:26]   --->   Operation 14 'select' 'i' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.70ns)   --->   "%sub_ln15 = sub i8 254, i8 %i" [aes_tableless.c:15]   --->   Operation 15 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.58ns)   --->   "%icmp_ln15 = icmp_eq  i8 %i, i8 255" [aes_tableless.c:15]   --->   Operation 16 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.41ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %while.body.i.i.preheader, void %gf_mulinv.exit" [aes_tableless.c:15]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 18 [2/2] (1.47ns)   --->   "%call_ln15 = call void @rj_sbox_Pipeline_alog, i8 %sub_ln15, i8 %atb_9_loc" [aes_tableless.c:15]   --->   Operation 18 'call' 'call_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.96>
ST_4 : Operation 19 [1/2] (0.96ns)   --->   "%call_ln15 = call void @rj_sbox_Pipeline_alog, i8 %sub_ln15, i8 %atb_9_loc" [aes_tableless.c:15]   --->   Operation 19 'call' 'call_ln15' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.64>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%atb_9_loc_load = load i8 %atb_9_loc"   --->   Operation 20 'load' 'atb_9_loc_load' <Predicate = (!icmp_ln37 & !icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.41ns)   --->   "%br_ln0 = br void %gf_mulinv.exit"   --->   Operation 21 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !icmp_ln15)> <Delay = 0.41>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%y_5 = phi i8 %atb_9_loc_load, void %while.body.i.i.preheader, i8 0, void %entry, i8 1, void %do.body.i.i.preheader" [aes_tableless.c:37]   --->   Operation 22 'phi' 'y_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%trunc_ln46 = trunc i8 %y_5" [aes_tableless.c:46]   --->   Operation 23 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %y_5, i32 7" [aes_tableless.c:46]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%y = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln46, i1 %tmp" [aes_tableless.c:46]   --->   Operation 25 'bitconcatenate' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%trunc_ln46_1 = trunc i8 %y_5" [aes_tableless.c:46]   --->   Operation 26 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %y_5, i32 6, i32 7" [aes_tableless.c:46]   --->   Operation 27 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%y_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln46_1, i2 %tmp_4" [aes_tableless.c:46]   --->   Operation 28 'bitconcatenate' 'y_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%trunc_ln47 = trunc i8 %y_5" [aes_tableless.c:47]   --->   Operation 29 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %y_5, i32 5, i32 7" [aes_tableless.c:47]   --->   Operation 30 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%y_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln47, i3 %tmp_6" [aes_tableless.c:47]   --->   Operation 31 'bitconcatenate' 'y_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%trunc_ln47_1 = trunc i8 %y_5" [aes_tableless.c:47]   --->   Operation 32 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %y_5, i32 4, i32 7" [aes_tableless.c:47]   --->   Operation 33 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%y_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln47_1, i4 %tmp_8" [aes_tableless.c:47]   --->   Operation 34 'bitconcatenate' 'y_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%xor_ln49_1 = xor i8 %y, i8 %y_2" [aes_tableless.c:49]   --->   Operation 35 'xor' 'xor_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%xor_ln49_2 = xor i8 %xor_ln49_1, i8 %y_5" [aes_tableless.c:49]   --->   Operation 36 'xor' 'xor_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%xor_ln49_3 = xor i8 %y_4, i8 99" [aes_tableless.c:49]   --->   Operation 37 'xor' 'xor_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln49)   --->   "%xor_ln49_4 = xor i8 %xor_ln49_3, i8 %y_3" [aes_tableless.c:49]   --->   Operation 38 'xor' 'xor_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.22ns) (out node of the LUT)   --->   "%xor_ln49 = xor i8 %xor_ln49_4, i8 %xor_ln49_2" [aes_tableless.c:49]   --->   Operation 39 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i8 %xor_ln49" [aes_tableless.c:49]   --->   Operation 40 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	wire read operation ('x') on port 'x' [2]  (0 ns)
	'icmp' operation ('icmp_ln37', aes_tableless.c:37) [5]  (0.581 ns)
	multiplexor before 'phi' operation ('y', aes_tableless.c:37) with incoming values : ('atb_9_loc_load') [19]  (0.42 ns)
	blocking operation 0.548 ns on control path)

 <State 2>: 0.968ns
The critical path consists of the following:
	'call' operation ('targetBlock') to 'rj_sbox_Pipeline_glog' [8]  (0.968 ns)

 <State 3>: 2.49ns
The critical path consists of the following:
	'load' operation ('i_loc_load') on local variable 'i_loc' [9]  (0 ns)
	'select' operation ('i', aes_tableless.c:26) [10]  (0.303 ns)
	'sub' operation ('x', aes_tableless.c:15) [11]  (0.705 ns)
	'call' operation ('call_ln15', aes_tableless.c:15) to 'rj_sbox_Pipeline_alog' [15]  (1.48 ns)

 <State 4>: 0.968ns
The critical path consists of the following:
	'call' operation ('call_ln15', aes_tableless.c:15) to 'rj_sbox_Pipeline_alog' [15]  (0.968 ns)

 <State 5>: 0.648ns
The critical path consists of the following:
	'load' operation ('atb_9_loc_load') on local variable 'atb_9_loc' [16]  (0 ns)
	multiplexor before 'phi' operation ('y', aes_tableless.c:37) with incoming values : ('atb_9_loc_load') [19]  (0.42 ns)
	'phi' operation ('y', aes_tableless.c:37) with incoming values : ('atb_9_loc_load') [19]  (0 ns)
	'xor' operation ('xor_ln49_4', aes_tableless.c:49) [35]  (0 ns)
	'xor' operation ('xor_ln49', aes_tableless.c:49) [36]  (0.228 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
