// Seed: 1195580100
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd19,
    parameter id_8  = 32'd31
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  input wire id_9;
  input wire _id_8;
  and primCall (id_1, id_5, id_6, id_7, id_9);
  input logic [7:0] id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  output logic [7:0] id_3;
  output supply0 id_2;
  output wire id_1;
  assign id_3[1&&id_10] = id_7[1 :-1'b0];
  always @*;
  assign id_4[id_10] = (id_6[id_8==1'b0]);
  module_0 modCall_1 ();
  assign id_2 = -1;
  parameter id_11 = 1, id_12 = id_11;
endmodule
