

================================================================
== Vivado HLS Report for 'poly8'
================================================================
* Date:           Mon Apr 20 17:49:35 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.800|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  25182601421|  25182601421|  25182601421|  25182601421|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------------+-------------+-----------+-----------+-----------+---------+----------+
        |             |          Latency          | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |     min     |     max     |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+-------------+-------------+-----------+-----------+-----------+---------+----------+
        |- Loop 1     |     16777216|     16777216|          2|          -|          -|  8388608|    no    |
        |- Loop 2     |  25165824200|  25165824200|  251658242|          -|          -|      100|    no    |
        | + Loop 2.1  |    251658240|    251658240|         30|          -|          -|  8388608|    no    |
        +-------------+-------------+-------------+-----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 35 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 5 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly8_str) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 41 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a = alloca [8388608 x i24], align 4" [poly8.cpp:28]   --->   Operation 42 'alloca' 'a' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%b = alloca [8388608 x i24], align 4" [poly8.cpp:29]   --->   Operation 43 'alloca' 'b' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%c = alloca [8388608 x i24], align 4" [poly8.cpp:30]   --->   Operation 44 'alloca' 'c' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%out = alloca [8388608 x i32], align 16" [poly8.cpp:31]   --->   Operation 45 'alloca' 'out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_1 : Operation 46 [1/1] (1.06ns)   --->   "br label %1" [poly8.cpp:33]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%k_0 = phi i24 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 47 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.52ns)   --->   "%icmp_ln33 = icmp eq i24 %k_0, -8388608" [poly8.cpp:33]   --->   Operation 48 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.63ns)   --->   "%k = add i24 %k_0, 1" [poly8.cpp:33]   --->   Operation 50 'add' 'k' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader1.preheader, label %2" [poly8.cpp:33]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i24 %k_0 to i64" [poly8.cpp:34]   --->   Operation 52 'zext' 'zext_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [8388608 x i24]* %a, i64 0, i64 %zext_ln34" [poly8.cpp:34]   --->   Operation 53 'getelementptr' 'a_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.66ns)   --->   "store i24 %k_0, i24* %a_addr, align 4" [poly8.cpp:34]   --->   Operation 54 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [8388608 x i24]* %b, i64 0, i64 %zext_ln34" [poly8.cpp:35]   --->   Operation 55 'getelementptr' 'b_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.66ns)   --->   "store i24 %k_0, i24* %b_addr, align 4" [poly8.cpp:35]   --->   Operation 56 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [8388608 x i24]* %c, i64 0, i64 %zext_ln34" [poly8.cpp:36]   --->   Operation 57 'getelementptr' 'c_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.66ns)   --->   "store i24 %k_0, i24* %c_addr, align 4" [poly8.cpp:36]   --->   Operation 58 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%out_addr = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %zext_ln34" [poly8.cpp:37]   --->   Operation 59 'getelementptr' 'out_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.66ns)   --->   "store i32 0, i32* %out_addr, align 4" [poly8.cpp:37]   --->   Operation 60 'store' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_2 : Operation 61 [1/1] (1.06ns)   --->   "br label %.preheader1" [poly8.cpp:43]   --->   Operation 61 'br' <Predicate = (icmp_ln33)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 62 [1/2] (2.66ns)   --->   "store i24 %k_0, i24* %a_addr, align 4" [poly8.cpp:34]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 63 [1/2] (2.66ns)   --->   "store i24 %k_0, i24* %b_addr, align 4" [poly8.cpp:35]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 64 [1/2] (2.66ns)   --->   "store i24 %k_0, i24* %c_addr, align 4" [poly8.cpp:36]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 65 [1/2] (2.66ns)   --->   "store i32 0, i32* %out_addr, align 4" [poly8.cpp:37]   --->   Operation 65 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %1" [poly8.cpp:33]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 67 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.18ns)   --->   "%icmp_ln43 = icmp eq i7 %i_0, -28" [poly8.cpp:43]   --->   Operation 68 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 69 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [poly8.cpp:43]   --->   Operation 70 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %4, label %.preheader.preheader" [poly8.cpp:43]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.06ns)   --->   "br label %.preheader" [poly8.cpp:45]   --->   Operation 72 'br' <Predicate = (!icmp_ln43)> <Delay = 1.06>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %idx_read to i64" [poly8.cpp:55]   --->   Operation 73 'sext' 'sext_ln55' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %sext_ln55" [poly8.cpp:55]   --->   Operation 74 'getelementptr' 'out_addr_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 75 [4/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly8.cpp:55]   --->   Operation 75 'load' 'v' <Predicate = (icmp_ln43)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%k1_0 = phi i24 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 76 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.52ns)   --->   "%icmp_ln45 = icmp eq i24 %k1_0, -8388608" [poly8.cpp:45]   --->   Operation 77 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind"   --->   Operation 78 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.63ns)   --->   "%k_1 = add i24 %k1_0, 1" [poly8.cpp:45]   --->   Operation 79 'add' 'k_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader1.loopexit, label %3" [poly8.cpp:45]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i24 %k1_0 to i64" [poly8.cpp:46]   --->   Operation 81 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [8388608 x i24]* %c, i64 0, i64 %zext_ln46" [poly8.cpp:46]   --->   Operation 82 'getelementptr' 'c_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 83 [4/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly8.cpp:46]   --->   Operation 83 'load' 'c_load' <Predicate = (!icmp_ln45)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 84 'br' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 85 [3/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly8.cpp:46]   --->   Operation 85 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 86 [2/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly8.cpp:46]   --->   Operation 86 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 8 <SV = 6> <Delay = 2.66>
ST_8 : Operation 87 [1/4] (2.66ns)   --->   "%c_load = load i24* %c_addr_1, align 4" [poly8.cpp:46]   --->   Operation 87 'load' 'c_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 9 <SV = 7> <Delay = 2.71>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i24.i3(i24 %c_load, i3 0)" [poly8.cpp:46]   --->   Operation 88 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i27 %shl_ln to i28" [poly8.cpp:46]   --->   Operation 89 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln46_1 = call i25 @_ssdm_op_BitConcatenate.i25.i24.i1(i24 %c_load, i1 false)" [poly8.cpp:46]   --->   Operation 90 'bitconcatenate' 'shl_ln46_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i25 %shl_ln46_1 to i28" [poly8.cpp:46]   --->   Operation 91 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46 = sub i28 %zext_ln46_4, %zext_ln46_5" [poly8.cpp:46]   --->   Operation 92 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 93 [1/1] (2.71ns) (root node of TernaryAdder)   --->   "%tmp = add i28 %sub_ln46, -4776" [poly8.cpp:46]   --->   Operation 93 'add' 'tmp' <Predicate = true> <Delay = 2.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 3.79>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i24 %c_load to i32" [poly8.cpp:46]   --->   Operation 94 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_cast = sext i28 %tmp to i32" [poly8.cpp:46]   --->   Operation 95 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [5/5] (3.79ns)   --->   "%tmp3 = mul i32 %tmp_cast, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 96 'mul' 'tmp3' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 3.79>
ST_11 : Operation 97 [4/5] (3.79ns)   --->   "%tmp3 = mul i32 %tmp_cast, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 97 'mul' 'tmp3' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 3.79>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [8388608 x i24]* %a, i64 0, i64 %zext_ln46" [poly8.cpp:46]   --->   Operation 98 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [4/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly8.cpp:46]   --->   Operation 99 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_12 : Operation 100 [3/5] (3.79ns)   --->   "%tmp3 = mul i32 %tmp_cast, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 100 'mul' 'tmp3' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 3.79>
ST_13 : Operation 101 [3/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly8.cpp:46]   --->   Operation 101 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_13 : Operation 102 [2/5] (3.79ns)   --->   "%tmp3 = mul i32 %tmp_cast, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 102 'mul' 'tmp3' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 3.79>
ST_14 : Operation 103 [2/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly8.cpp:46]   --->   Operation 103 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_14 : Operation 104 [1/5] (3.79ns)   --->   "%tmp3 = mul i32 %tmp_cast, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 104 'mul' 'tmp3' <Predicate = true> <Delay = 3.79> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 2.66>
ST_15 : Operation 105 [1/4] (2.66ns)   --->   "%a_load = load i24* %a_addr_1, align 4" [poly8.cpp:46]   --->   Operation 105 'load' 'a_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [8388608 x i24]* %b, i64 0, i64 %zext_ln46" [poly8.cpp:46]   --->   Operation 106 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [4/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly8.cpp:46]   --->   Operation 107 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_15 : Operation 108 [1/1] (1.78ns)   --->   "%add_ln46_1 = add i32 %tmp3, 69120" [poly8.cpp:46]   --->   Operation 108 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 3.34>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i24 %a_load to i32" [poly8.cpp:46]   --->   Operation 109 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [3/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly8.cpp:46]   --->   Operation 110 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_16 : Operation 111 [5/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 111 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 3.34>
ST_17 : Operation 112 [2/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly8.cpp:46]   --->   Operation 112 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_17 : Operation 113 [4/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 113 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 3.75>
ST_18 : Operation 114 [1/4] (2.66ns)   --->   "%b_load = load i24* %b_addr_1, align 4" [poly8.cpp:46]   --->   Operation 114 'load' 'b_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i24 %b_load to i32" [poly8.cpp:46]   --->   Operation 115 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [3/3] (1.09ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul nsw i32 %zext_ln46_3, 432" [poly8.cpp:46]   --->   Operation 116 'mul' 'mul_ln46' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 117 [3/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 117 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 3.34>
ST_19 : Operation 118 [2/3] (1.09ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul nsw i32 %zext_ln46_3, 432" [poly8.cpp:46]   --->   Operation 118 'mul' 'mul_ln46' <Predicate = true> <Delay = 1.09> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 119 [2/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 119 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.34>
ST_20 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln46)   --->   "%mul_ln46 = mul nsw i32 %zext_ln46_3, 432" [poly8.cpp:46]   --->   Operation 120 'mul' 'mul_ln46' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 121 [1/1] (2.95ns) (root node of the DSP)   --->   "%add_ln46 = add nsw i32 %mul_ln46, -13824" [poly8.cpp:46]   --->   Operation 121 'add' 'add_ln46' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.29> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 122 [1/5] (3.34ns)   --->   "%mul_ln46_2 = mul i32 %add_ln46_1, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 122 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 3.34>
ST_21 : Operation 123 [5/5] (3.34ns)   --->   "%mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 123 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [5/5] (3.34ns)   --->   "%mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2" [poly8.cpp:46]   --->   Operation 124 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 3.34>
ST_22 : Operation 125 [4/5] (3.34ns)   --->   "%mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 125 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [4/5] (3.34ns)   --->   "%mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2" [poly8.cpp:46]   --->   Operation 126 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 3.34>
ST_23 : Operation 127 [3/5] (3.34ns)   --->   "%mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 127 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [3/5] (3.34ns)   --->   "%mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2" [poly8.cpp:46]   --->   Operation 128 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 3.34>
ST_24 : Operation 129 [2/5] (3.34ns)   --->   "%mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 129 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 130 [2/5] (3.34ns)   --->   "%mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2" [poly8.cpp:46]   --->   Operation 130 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 3.34>
ST_25 : Operation 131 [1/5] (3.34ns)   --->   "%mul_ln46_1 = mul nsw i32 %add_ln46, %zext_ln46_2" [poly8.cpp:46]   --->   Operation 131 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/5] (3.34ns)   --->   "%mul_ln46_3 = mul i32 %zext_ln46_1, %mul_ln46_2" [poly8.cpp:46]   --->   Operation 132 'mul' 'mul_ln46_3' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 1.78>
ST_26 : Operation 133 [1/1] (1.78ns)   --->   "%add_ln46_2 = add nsw i32 %mul_ln46_3, %mul_ln46_1" [poly8.cpp:46]   --->   Operation 133 'add' 'add_ln46_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 3.34>
ST_27 : Operation 134 [5/5] (3.34ns)   --->   "%mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 134 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 3.34>
ST_28 : Operation 135 [4/5] (3.34ns)   --->   "%mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 135 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 3.34>
ST_29 : Operation 136 [3/5] (3.34ns)   --->   "%mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 136 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 3.34>
ST_30 : Operation 137 [2/5] (3.34ns)   --->   "%mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 137 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 3.34>
ST_31 : Operation 138 [1/5] (3.34ns)   --->   "%mul_ln46_4 = mul nsw i32 %add_ln46_2, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 138 'mul' 'mul_ln46_4' <Predicate = true> <Delay = 3.34> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 1.78>
ST_32 : Operation 139 [1/1] (1.78ns)   --->   "%add_ln46_3 = add nsw i32 %mul_ln46_4, %zext_ln46_1" [poly8.cpp:46]   --->   Operation 139 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 2.66>
ST_33 : Operation 140 [1/1] (0.00ns)   --->   "%out_addr_2 = getelementptr inbounds [8388608 x i32]* %out, i64 0, i64 %zext_ln46" [poly8.cpp:46]   --->   Operation 140 'getelementptr' 'out_addr_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 141 [2/2] (2.66ns)   --->   "store i32 %add_ln46_3, i32* %out_addr_2, align 4" [poly8.cpp:46]   --->   Operation 141 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 34 <SV = 32> <Delay = 2.66>
ST_34 : Operation 142 [1/2] (2.66ns)   --->   "store i32 %add_ln46_3, i32* %out_addr_2, align 4" [poly8.cpp:46]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_34 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader" [poly8.cpp:45]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 3> <Delay = 2.66>
ST_35 : Operation 144 [3/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly8.cpp:55]   --->   Operation 144 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 36 <SV = 4> <Delay = 2.66>
ST_36 : Operation 145 [2/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly8.cpp:55]   --->   Operation 145 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>

State 37 <SV = 5> <Delay = 2.66>
ST_37 : Operation 146 [1/4] (2.66ns)   --->   "%v = load i32* %out_addr_1, align 4" [poly8.cpp:55]   --->   Operation 146 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8388608> <RAM>
ST_37 : Operation 147 [1/1] (0.00ns)   --->   "ret i32 %v" [poly8.cpp:62]   --->   Operation 147 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', poly8.cpp:33) [12]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly8.cpp:33) [12]  (0 ns)
	'store' operation ('store_ln34', poly8.cpp:34) of variable 'k' on array 'a', poly8.cpp:28 [20]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln34', poly8.cpp:34) of variable 'k' on array 'a', poly8.cpp:28 [20]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_1', poly8.cpp:55) [79]  (0 ns)
	'load' operation ('v', poly8.cpp:55) on array 'out', poly8.cpp:31 [80]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', poly8.cpp:45) [39]  (0 ns)
	'getelementptr' operation ('c_addr_1', poly8.cpp:46) [49]  (0 ns)
	'load' operation ('c_load', poly8.cpp:46) on array 'c', poly8.cpp:30 [50]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('c_load', poly8.cpp:46) on array 'c', poly8.cpp:30 [50]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('c_load', poly8.cpp:46) on array 'c', poly8.cpp:30 [50]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'load' operation ('c_load', poly8.cpp:46) on array 'c', poly8.cpp:30 [50]  (2.66 ns)

 <State 9>: 2.72ns
The critical path consists of the following:
	'sub' operation ('sub_ln46', poly8.cpp:46) [62]  (0 ns)
	'add' operation ('tmp', poly8.cpp:46) [63]  (2.72 ns)

 <State 10>: 3.8ns
The critical path consists of the following:
	'mul' operation ('tmp3', poly8.cpp:46) [65]  (3.8 ns)

 <State 11>: 3.8ns
The critical path consists of the following:
	'mul' operation ('tmp3', poly8.cpp:46) [65]  (3.8 ns)

 <State 12>: 3.8ns
The critical path consists of the following:
	'mul' operation ('tmp3', poly8.cpp:46) [65]  (3.8 ns)

 <State 13>: 3.8ns
The critical path consists of the following:
	'mul' operation ('tmp3', poly8.cpp:46) [65]  (3.8 ns)

 <State 14>: 3.8ns
The critical path consists of the following:
	'mul' operation ('tmp3', poly8.cpp:46) [65]  (3.8 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'load' operation ('a_load', poly8.cpp:46) on array 'a', poly8.cpp:28 [47]  (2.66 ns)

 <State 16>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_2', poly8.cpp:46) [67]  (3.35 ns)

 <State 17>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_2', poly8.cpp:46) [67]  (3.35 ns)

 <State 18>: 3.75ns
The critical path consists of the following:
	'load' operation ('b_load', poly8.cpp:46) on array 'b', poly8.cpp:29 [53]  (2.66 ns)
	'mul' operation of DSP[56] ('mul_ln46', poly8.cpp:46) [55]  (1.09 ns)

 <State 19>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_2', poly8.cpp:46) [67]  (3.35 ns)

 <State 20>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_2', poly8.cpp:46) [67]  (3.35 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_1', poly8.cpp:46) [57]  (3.35 ns)

 <State 22>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_1', poly8.cpp:46) [57]  (3.35 ns)

 <State 23>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_1', poly8.cpp:46) [57]  (3.35 ns)

 <State 24>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_1', poly8.cpp:46) [57]  (3.35 ns)

 <State 25>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_1', poly8.cpp:46) [57]  (3.35 ns)

 <State 26>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln46_2', poly8.cpp:46) [69]  (1.78 ns)

 <State 27>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_4', poly8.cpp:46) [70]  (3.35 ns)

 <State 28>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_4', poly8.cpp:46) [70]  (3.35 ns)

 <State 29>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_4', poly8.cpp:46) [70]  (3.35 ns)

 <State 30>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_4', poly8.cpp:46) [70]  (3.35 ns)

 <State 31>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln46_4', poly8.cpp:46) [70]  (3.35 ns)

 <State 32>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln46_3', poly8.cpp:46) [71]  (1.78 ns)

 <State 33>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('out_addr_2', poly8.cpp:46) [72]  (0 ns)
	'store' operation ('store_ln46', poly8.cpp:46) of variable 'add_ln46_3', poly8.cpp:46 on array 'out', poly8.cpp:31 [73]  (2.66 ns)

 <State 34>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln46', poly8.cpp:46) of variable 'add_ln46_3', poly8.cpp:46 on array 'out', poly8.cpp:31 [73]  (2.66 ns)

 <State 35>: 2.66ns
The critical path consists of the following:
	'load' operation ('v', poly8.cpp:55) on array 'out', poly8.cpp:31 [80]  (2.66 ns)

 <State 36>: 2.66ns
The critical path consists of the following:
	'load' operation ('v', poly8.cpp:55) on array 'out', poly8.cpp:31 [80]  (2.66 ns)

 <State 37>: 2.66ns
The critical path consists of the following:
	'load' operation ('v', poly8.cpp:55) on array 'out', poly8.cpp:31 [80]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
