
---------- Begin Simulation Statistics ----------
final_tick                               3554132260050                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1003763                       # Simulator instruction rate (inst/s)
host_mem_usage                                1195180                       # Number of bytes of host memory used
host_op_rate                                  1003831                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2826.59                       # Real time elapsed on the host
host_tick_rate                             1257393012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2837225102                       # Number of instructions simulated
sim_ops                                    2837416287                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.554132                       # Number of seconds simulated
sim_ticks                                3554132260050                       # Number of ticks simulated
system.cpu.Branches                         218878281                       # Number of branches fetched
system.cpu.committedInsts                  2837225102                       # Number of instructions committed
system.cpu.committedOps                    2837416287                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                      10673069850                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               10673069849.996998                       # Number of busy cycles
system.cpu.num_cc_register_reads            630218526                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           630197540                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    210220485                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                     8605371                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.003003                       # Number of idle cycles
system.cpu.num_int_alu_accesses            2492930182                       # Number of integer alu accesses
system.cpu.num_int_insts                   2492930182                       # number of integer instructions
system.cpu.num_int_register_reads          4735810683                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1988433418                       # number of times the integer registers were written
system.cpu.num_load_insts                  1264543215                       # Number of load instructions
system.cpu.num_mem_refs                    1558976112                       # number of memory refs
system.cpu.num_store_insts                  294432897                       # Number of store instructions
system.cpu.num_vec_alu_accesses             688496613                       # Number of vector alu accesses
system.cpu.num_vec_insts                    688496613                       # number of vector instructions
system.cpu.num_vec_register_reads           478616900                       # number of times the vector registers were read
system.cpu.num_vec_register_writes          478611111                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   342      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                1001275585     35.29%     35.29% # Class of executed instruction
system.cpu.op_class::IntMult                138557062      4.88%     40.17% # Class of executed instruction
system.cpu.op_class::IntDiv                      2236      0.00%     40.17% # Class of executed instruction
system.cpu.op_class::FloatAdd                67174400      2.37%     42.54% # Class of executed instruction
system.cpu.op_class::FloatCmp                       2      0.00%     42.54% # Class of executed instruction
system.cpu.op_class::FloatCvt                 4259840      0.15%     42.69% # Class of executed instruction
system.cpu.op_class::FloatMult               67174400      2.37%     45.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                    235      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        1      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                       39      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                      287      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                      91      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdShift                    160      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     45.06% # Class of executed instruction
system.cpu.op_class::MemRead               1264543215     44.57%     89.62% # Class of executed instruction
system.cpu.op_class::MemWrite               294432897     10.38%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 2837420792                       # Class of executed instruction
system.cpu.workload.numSyscalls                    77                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       808506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1621269                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71917712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1028                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143836448                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1028                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data   1487057082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1487057082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1487057082                       # number of overall hits
system.cpu.dcache.overall_hits::total      1487057082                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     71917042                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       71917042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     71917042                       # number of overall misses
system.cpu.dcache.overall_misses::total      71917042                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 674051275665                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 674051275665                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 674051275665                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 674051275665                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1558974124                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1558974124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1558974124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1558974124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046131                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9372.622357                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9372.622357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9372.622357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9372.622357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       568480                       # number of writebacks
system.cpu.dcache.writebacks::total            568480                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data     71917042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     71917042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     71917042                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     71917042                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 626154525693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 626154525693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 626154525693                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 626154525693                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.046131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.046131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046131                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  8706.622357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8706.622357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  8706.622357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8706.622357                       # average overall mshr miss latency
system.cpu.dcache.replacements               71916534                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   1193163411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1193163411                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     71382083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      71382083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 639326171529                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 639326171529                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   1264545494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1264545494                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056449                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8956.395564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8956.395564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     71382083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     71382083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 591785704251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 591785704251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.056449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056449                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8290.395564                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8290.395564                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    293893671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      293893671                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       534832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       534832                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  34722820089                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34722820089                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    294428503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    294428503                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64922.854446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64922.854446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       534832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       534832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  34366621977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  34366621977                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001817                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64256.854446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64256.854446                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2284047                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2284047                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          127                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          127                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 17984.622047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 17984.622047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          127                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2199465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2199465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 17318.622047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 17318.622047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data           85                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              85                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       230436                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       230436                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           89                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           89                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.044944                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.044944                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        57609                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        57609                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data       227772                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total       227772                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.044944                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.044944                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        56943                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        56943                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993936                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1558974213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          71917046                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.677395                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            221778                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.993936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       12543710750                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      12543710750                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            44                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2837227917                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2837227917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2837227917                       # number of overall hits
system.cpu.icache.overall_hits::total      2837227917                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1690                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1690                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1690                       # number of overall misses
system.cpu.icache.overall_misses::total          1690                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108003888                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108003888                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108003888                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108003888                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2837229607                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2837229607                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2837229607                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2837229607                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63907.626036                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63907.626036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63907.626036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63907.626036                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1178                       # number of writebacks
system.cpu.icache.writebacks::total              1178                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1690                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1690                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1690                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1690                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106878348                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106878348                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106878348                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106878348                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63241.626036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63241.626036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63241.626036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63241.626036                       # average overall mshr miss latency
system.cpu.icache.replacements                   1178                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2837227917                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2837227917                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1690                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1690                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108003888                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108003888                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2837229607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2837229607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63907.626036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63907.626036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106878348                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106878348                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63241.626036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63241.626036                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.967958                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2837229607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1678834.086982                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76590                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.967958                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       22697838546                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      22697838546                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            44                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 3554132260050                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             71105935                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71105973                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  38                       # number of overall hits
system.l2.overall_hits::.cpu.data            71105935                       # number of overall hits
system.l2.overall_hits::total                71105973                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             810984                       # number of demand (read+write) misses
system.l2.demand_misses::total                 812636                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1652                       # number of overall misses
system.l2.overall_misses::.cpu.data            810984                       # number of overall misses
system.l2.overall_misses::total                812636                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    104908986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  57063729483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57168638469                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    104908986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  57063729483                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57168638469                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         71916919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71918609                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        71916919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71918609                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.011277                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011299                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.011277                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011299                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 63504.228814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70363.570037                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 70349.625748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 63504.228814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70363.570037                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 70349.625748                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              536522                       # number of writebacks
system.l2.writebacks::total                    536522                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        810984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            812636                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       810984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           812636                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     93906666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  51662576043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51756482709                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     93906666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  51662576043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51756482709                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.011277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011299                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.011277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 56844.228814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63703.570037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63689.625748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 56844.228814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63703.570037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63689.625748                       # average overall mshr miss latency
system.l2.replacements                         809525                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       568480                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           568480                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       568480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       568480                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1178                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1178                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1178                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1178                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               773                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   773                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          534063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              534063                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  33827137335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33827137335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        534836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            534836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 63339.226524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63339.226524                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       534063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         534063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  30270277755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30270277755                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 56679.226524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 56679.226524                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    104908986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104908986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 63504.228814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 63504.228814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1652                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     93906666                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93906666                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 56844.228814                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 56844.228814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      71105162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          71105162                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       276921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          276921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  23236592148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  23236592148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     71382083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      71382083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83910.545419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83910.545419                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       276921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       276921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  21392298288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21392298288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003879                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77250.545419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77250.545419                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             127                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1226439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1226439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data         9657                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total         9657                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.724265                       # Cycle average of tags in use
system.l2.tags.total_refs                   143836311                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    813621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    176.785396                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     69597                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.180879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.287068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4095.256318                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.999818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999933                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1014                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          919                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1151505205                       # Number of tag accesses
system.l2.tags.data_accesses               1151505205                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    536522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    810943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.116728153534                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29826                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29826                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3073655                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             507424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      812636                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     536522                       # Number of write requests accepted
system.mem_ctrls.readBursts                    812636                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   536522                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     41                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                812636                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               536522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  812594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.185509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.440536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    144.319733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         29684     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           24      0.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.01%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           60      0.20%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           52      0.17%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29826                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.987662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.986932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.155961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              181      0.61%      0.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.02%      0.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29639     99.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29826                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                52008704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34337408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     14.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  3554132167809                       # Total gap between requests
system.mem_ctrls.avgGap                    2634333.54                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       105728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     51900352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     34336000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 29747.908142988639                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 14602819.535835130140                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 9660867.263143707067                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1652                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       810984                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       536522                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     43515240                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  26908405782                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 83489295890499                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26340.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33179.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 155612064.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       105728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     51902976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      52008704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       105728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       105728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     34337408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     34337408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1652                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       810984                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         812636                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       536522                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        536522                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        29748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     14603558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         14633306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        29748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        29748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      9661263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         9661263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      9661263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        29748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     14603558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        24294569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               812595                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              536500                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        50943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        50893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        50825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        50891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        50628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        50510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        50862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        50808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        50863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        50516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        50495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        50930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        50662                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        50771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        50812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        51186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        33473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        33602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        33553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        33409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        33445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        33438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        33628                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        33682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        33629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33795                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             11715764772                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4062975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        26951921022                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14417.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33167.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              703285                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             476039                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       169760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   508.602074                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   362.952208                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   345.848316                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14322      8.44%      8.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        42751     25.18%     33.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11180      6.59%     40.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10167      5.99%     46.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35379     20.84%     67.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         7617      4.49%     71.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        10811      6.37%     77.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3465      2.04%     79.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        34068     20.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       169760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              52006080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           34336000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               14.632567                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                9.660867                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       605393460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       321751485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2901410400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1398359700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 280559803680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 156671603340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 1232852806560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1675311128625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   471.369945                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 3203311627370                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF 118680120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 232140512680                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       606771480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       322487715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2900517900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1402170300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 280559803680.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 156635939010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1232882839680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1675310529765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   471.369777                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 3203389690458                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF 118680120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 232062449592                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             278573                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       536522                       # Transaction distribution
system.membus.trans_dist::CleanEvict           271984                       # Transaction distribution
system.membus.trans_dist::ReadExReq            534063                       # Transaction distribution
system.membus.trans_dist::ReadExResp           534063                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        278573                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2433905                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2433905                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     86346112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                86346112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            812763                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  812763    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              812763                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1254529881                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1516444537                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          71383773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1105002                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1178                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        71621057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           534836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          534836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1690                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     71382083                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          127                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4558                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    215750626                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total             215755184                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       183552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   4639065536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             4639249088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          809525                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34337408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72728261                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003760                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72727233    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1028      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72728261                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3554132260050                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        48276929412                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1688310                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       71845044372                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
