<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='99' type='4'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='99'>// Scheduling for ILP in low register pressure mode.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2476' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2478' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2494' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2495' u='r' c='_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='269' u='r' c='_ZN4llvm22createDefaultSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='552' u='r' c='_ZN4llvm18TargetLoweringBaseC1ERKNS_13TargetMachineE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1496' u='r' c='_ZNK4llvm17ARMTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1511' u='r' c='_ZNK4llvm17ARMTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14659' u='r' c='_ZNK4llvm17PPCTargetLowering23getSchedulingPreferenceEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='117' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='119' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
