INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramStudy/Vivado/timer/timer.srcs/sources_1/imports/Vivado/light_show_test/light_show.srcs/sources_1/new/binary_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramStudy/Vivado/timer/timer.srcs/sources_1/imports/Vivado/light_show_test/light_show.srcs/sources_1/new/key_rebounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_rebounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramStudy/Vivado/timer/timer.srcs/sources_1/imports/Vivado/light_show_test/light_show.srcs/sources_1/new/light_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_show
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramStudy/Vivado/timer/timer.srcs/sources_1/imports/Vivado/timer_adder_test/timer_adder_test.srcs/sources_1/new/time_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramStudy/Vivado/timer/timer.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ProgramStudy/Vivado/timer/timer.srcs/sim_1/new/timer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_tb
