
*** Running vivado
    with args -log design_1_rst_mig_7series_0_81M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_mig_7series_0_81M_0.tcl

WARNING: Ignoring invalid XILINX_PATH location C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado.
Resolution: An invalid XILINX_PATH location has been detected. To resolve this issue:

1. Verify the value of XILINX_PATH is accurate by viewing the value the variable via 'set XILINX_PATH' for Windows or 'echo $XILINX_PATH' for Linux, and update it as needed.

2. To unset the variable using on Windows using 'set XILINX_PATH=' or remove it from Advanced System Settings\Environment Variables. On Linux 'unsetenv XILINX_PATH'


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado'
source design_1_rst_mig_7series_0_81M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 406.512 ; gain = 99.293
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (7#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 459.516 ; gain = 152.297
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 459.516 ; gain = 152.297
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 775.836 ; gain = 0.012
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 775.836 ; gain = 468.617
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:42 . Memory (MB): peak = 775.836 ; gain = 468.617
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:42 . Memory (MB): peak = 775.836 ; gain = 468.617
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:43 . Memory (MB): peak = 775.836 ; gain = 468.617
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:45 . Memory (MB): peak = 775.836 ; gain = 468.617
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:26 . Memory (MB): peak = 775.836 ; gain = 468.617
Finished Timing Optimization : Time (s): cpu = 00:01:59 ; elapsed = 00:02:26 . Memory (MB): peak = 775.836 ; gain = 468.617
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:02:27 . Memory (MB): peak = 784.543 ; gain = 477.324
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:31 . Memory (MB): peak = 784.543 ; gain = 477.324
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 784.543 ; gain = 477.324
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 784.543 ; gain = 477.324
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 784.543 ; gain = 477.324
Finished Handling Custom Attributes : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 784.543 ; gain = 477.324
Finished Renaming Generated Nets : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 784.543 ; gain = 477.324

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:03 ; elapsed = 00:02:32 . Memory (MB): peak = 784.543 ; gain = 477.324
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:39 . Memory (MB): peak = 784.543 ; gain = 477.527
