{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633612613310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633612613310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 15:16:53 2021 " "Processing started: Thu Oct 07 15:16:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633612613310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633612613310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sound -c Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633612613310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1633612614371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_mux-rtl " "Found design unit 1: my_mux-rtl" {  } { { "my_mux.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615196 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_mux " "Found entity 1: my_mux" {  } { { "my_mux.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tsiu03/project/tsiu03-vhdl-gang/code/dist/dist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /tsiu03/project/tsiu03-vhdl-gang/code/dist/dist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dist-distArch " "Found design unit 1: Dist-distArch" {  } { { "../../Dist.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Dist.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dist " "Found entity 1: Dist" {  } { { "../../Dist.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Dist.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-RTL " "Found design unit 1: group_no-RTL" {  } { { "group_no.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615356 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fancy_application.vhd 6 3 " "Found 6 design units, including 3 entities, in source file my_fancy_application.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fancy_application-rtl " "Found design unit 1: my_fancy_application-rtl" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_fancy_application.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PSAC-rtl " "Found design unit 2: PSAC-rtl" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_fancy_application.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615460 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 POLY_ROM-rtl " "Found design unit 3: POLY_ROM-rtl" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_fancy_application.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615460 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fancy_application " "Found entity 1: my_fancy_application" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_fancy_application.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615460 ""} { "Info" "ISGN_ENTITY_NAME" "2 PSAC " "Found entity 2: PSAC" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_fancy_application.vhd" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615460 ""} { "Info" "ISGN_ENTITY_NAME" "3 POLY_ROM " "Found entity 3: POLY_ROM" {  } { { "my_fancy_application.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_fancy_application.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sound " "Found entity 1: Sound" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snddriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file snddriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SndDriver " "Found entity 1: SndDriver" {  } { { "SndDriver.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/SndDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ctrl-CtrlArch " "Found design unit 1: Ctrl-CtrlArch" {  } { { "ctrl.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/ctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615770 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "ctrl.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channel_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_mod-channelArch " "Found design unit 1: channel_mod-channelArch" {  } { { "channel_mod.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/channel_mod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615871 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_mod " "Found entity 1: channel_mod" {  } { { "channel_mod.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/channel_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_or-my_orArch " "Found design unit 1: my_or-my_orArch" {  } { { "my_or.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_or.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615969 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_or " "Found entity 1: my_or" {  } { { "my_or.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_or.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612615969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612615969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sound " "Elaborating entity \"Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633612617200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SndDriver SndDriver:instSndDrv " "Elaborating entity \"SndDriver\" for hierarchy \"SndDriver:instSndDrv\"" {  } { { "Sound.bdf" "instSndDrv" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 232 976 1136 400 "instSndDrv" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612617240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_or SndDriver:instSndDrv\|my_or:inst_or " "Elaborating entity \"my_or\" for hierarchy \"SndDriver:instSndDrv\|my_or:inst_or\"" {  } { { "SndDriver.bdf" "inst_or" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/SndDriver.bdf" { { 208 768 920 288 "inst_or" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612617290 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output my_or.vhd(14) " "Inferred latch for \"output\" at my_or.vhd(14)" {  } { { "my_or.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/my_or.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633612617300 "|Sound|SndDriver:instSndDrv|my_or:inst_or"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_mod SndDriver:instSndDrv\|channel_mod:inst_left " "Elaborating entity \"channel_mod\" for hierarchy \"SndDriver:instSndDrv\|channel_mod:inst_left\"" {  } { { "SndDriver.bdf" "inst_left" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/SndDriver.bdf" { { 80 432 624 256 "inst_left" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612617345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl SndDriver:instSndDrv\|Ctrl:inst_ctrl " "Elaborating entity \"Ctrl\" for hierarchy \"SndDriver:instSndDrv\|Ctrl:inst_ctrl\"" {  } { { "SndDriver.bdf" "inst_ctrl" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/SndDriver.bdf" { { -168 416 584 8 "inst_ctrl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612617385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dist Dist:inst2 " "Elaborating entity \"Dist\" for hierarchy \"Dist:inst2\"" {  } { { "Sound.bdf" "inst2" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 264 256 488 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612617475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mux my_mux:inst4 " "Elaborating entity \"my_mux\" for hierarchy \"my_mux:inst4\"" {  } { { "Sound.bdf" "inst4" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 480 560 720 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612617645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:inst " "Elaborating entity \"group_no\" for hierarchy \"group_no:inst\"" {  } { { "Sound.bdf" "inst" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 56 328 424 136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612617715 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Dist:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Dist:inst2\|Mult0\"" {  } { { "../../Dist.vhd" "Mult0" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Dist.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633612618591 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1633612618591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dist:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Dist:inst2\|lpm_mult:Mult0\"" {  } { { "../../Dist.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Dist.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633612618931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dist:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"Dist:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633612618941 ""}  } { { "../../Dist.vhd" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Dist.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1633612618941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/db/mult_46t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633612619131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633612619131 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 96 752 928 112 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Sound.bdf" "" { Schematic "X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/Lab4_TEST/Lab4_Audio/Sound.bdf" { { 80 752 928 96 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633612619941 "|Sound|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633612619941 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633612621634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633612621634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633612622294 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633612622294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633612622294 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1633612622294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633612622294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633612622474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 15:17:02 2021 " "Processing ended: Thu Oct 07 15:17:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633612622474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633612622474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633612622474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633612622474 ""}
