
Rx-Thermo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099e8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  08009af8  08009af8  0000aaf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f50  08009f50  0000b1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08009f50  08009f50  0000af50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f58  08009f58  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f58  08009f58  0000af58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f5c  08009f5c  0000af5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009f60  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  200001d8  0800a138  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000048c  0800a138  0000b48c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eae4  00000000  00000000  0000b201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003434  00000000  00000000  00019ce5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  0001d120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bd5  00000000  00000000  0001e0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a776  00000000  00000000  0001ecad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000150d0  00000000  00000000  00039423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089436  00000000  00000000  0004e4f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7929  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050cc  00000000  00000000  000d796c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000dca38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009ae0 	.word	0x08009ae0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009ae0 	.word	0x08009ae0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__gesf2>:
 8000d58:	f04f 3cff 	mov.w	ip, #4294967295
 8000d5c:	e006      	b.n	8000d6c <__cmpsf2+0x4>
 8000d5e:	bf00      	nop

08000d60 <__lesf2>:
 8000d60:	f04f 0c01 	mov.w	ip, #1
 8000d64:	e002      	b.n	8000d6c <__cmpsf2+0x4>
 8000d66:	bf00      	nop

08000d68 <__cmpsf2>:
 8000d68:	f04f 0c01 	mov.w	ip, #1
 8000d6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d7c:	bf18      	it	ne
 8000d7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d82:	d011      	beq.n	8000da8 <__cmpsf2+0x40>
 8000d84:	b001      	add	sp, #4
 8000d86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d8a:	bf18      	it	ne
 8000d8c:	ea90 0f01 	teqne	r0, r1
 8000d90:	bf58      	it	pl
 8000d92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d96:	bf88      	it	hi
 8000d98:	17c8      	asrhi	r0, r1, #31
 8000d9a:	bf38      	it	cc
 8000d9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000da0:	bf18      	it	ne
 8000da2:	f040 0001 	orrne.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dac:	d102      	bne.n	8000db4 <__cmpsf2+0x4c>
 8000dae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000db2:	d105      	bne.n	8000dc0 <__cmpsf2+0x58>
 8000db4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000db8:	d1e4      	bne.n	8000d84 <__cmpsf2+0x1c>
 8000dba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000dbe:	d0e1      	beq.n	8000d84 <__cmpsf2+0x1c>
 8000dc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_cfrcmple>:
 8000dc8:	4684      	mov	ip, r0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	4661      	mov	r1, ip
 8000dce:	e7ff      	b.n	8000dd0 <__aeabi_cfcmpeq>

08000dd0 <__aeabi_cfcmpeq>:
 8000dd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dd2:	f7ff ffc9 	bl	8000d68 <__cmpsf2>
 8000dd6:	2800      	cmp	r0, #0
 8000dd8:	bf48      	it	mi
 8000dda:	f110 0f00 	cmnmi.w	r0, #0
 8000dde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000de0 <__aeabi_fcmpeq>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff fff4 	bl	8000dd0 <__aeabi_cfcmpeq>
 8000de8:	bf0c      	ite	eq
 8000dea:	2001      	moveq	r0, #1
 8000dec:	2000      	movne	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmplt>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffea 	bl	8000dd0 <__aeabi_cfcmpeq>
 8000dfc:	bf34      	ite	cc
 8000dfe:	2001      	movcc	r0, #1
 8000e00:	2000      	movcs	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmple>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffe0 	bl	8000dd0 <__aeabi_cfcmpeq>
 8000e10:	bf94      	ite	ls
 8000e12:	2001      	movls	r0, #1
 8000e14:	2000      	movhi	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_fcmpge>:
 8000e1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e20:	f7ff ffd2 	bl	8000dc8 <__aeabi_cfrcmple>
 8000e24:	bf94      	ite	ls
 8000e26:	2001      	movls	r0, #1
 8000e28:	2000      	movhi	r0, #0
 8000e2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e2e:	bf00      	nop

08000e30 <__aeabi_fcmpgt>:
 8000e30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e34:	f7ff ffc8 	bl	8000dc8 <__aeabi_cfrcmple>
 8000e38:	bf34      	ite	cc
 8000e3a:	2001      	movcc	r0, #1
 8000e3c:	2000      	movcs	r0, #0
 8000e3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e42:	bf00      	nop

08000e44 <__aeabi_f2iz>:
 8000e44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000e4c:	d30f      	bcc.n	8000e6e <__aeabi_f2iz+0x2a>
 8000e4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000e52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e56:	d90d      	bls.n	8000e74 <__aeabi_f2iz+0x30>
 8000e58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e60:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000e64:	fa23 f002 	lsr.w	r0, r3, r2
 8000e68:	bf18      	it	ne
 8000e6a:	4240      	negne	r0, r0
 8000e6c:	4770      	bx	lr
 8000e6e:	f04f 0000 	mov.w	r0, #0
 8000e72:	4770      	bx	lr
 8000e74:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000e78:	d101      	bne.n	8000e7e <__aeabi_f2iz+0x3a>
 8000e7a:	0242      	lsls	r2, r0, #9
 8000e7c:	d105      	bne.n	8000e8a <__aeabi_f2iz+0x46>
 8000e7e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000e82:	bf08      	it	eq
 8000e84:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000e88:	4770      	bx	lr
 8000e8a:	f04f 0000 	mov.w	r0, #0
 8000e8e:	4770      	bx	lr

08000e90 <__aeabi_f2uiz>:
 8000e90:	0042      	lsls	r2, r0, #1
 8000e92:	d20e      	bcs.n	8000eb2 <__aeabi_f2uiz+0x22>
 8000e94:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000e98:	d30b      	bcc.n	8000eb2 <__aeabi_f2uiz+0x22>
 8000e9a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000e9e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ea2:	d409      	bmi.n	8000eb8 <__aeabi_f2uiz+0x28>
 8000ea4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ea8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000eac:	fa23 f002 	lsr.w	r0, r3, r2
 8000eb0:	4770      	bx	lr
 8000eb2:	f04f 0000 	mov.w	r0, #0
 8000eb6:	4770      	bx	lr
 8000eb8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_f2uiz+0x32>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d102      	bne.n	8000ec8 <__aeabi_f2uiz+0x38>
 8000ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec6:	4770      	bx	lr
 8000ec8:	f04f 0000 	mov.w	r0, #0
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <LiquidCrystal>:
uint8_t _numlines;
uint8_t _row_offsets[4];

void LiquidCrystal(GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			     uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08e      	sub	sp, #56	@ 0x38
 8000ed4:	af0a      	add	r7, sp, #40	@ 0x28
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	4608      	mov	r0, r1
 8000eda:	4611      	mov	r1, r2
 8000edc:	461a      	mov	r2, r3
 8000ede:	4603      	mov	r3, r0
 8000ee0:	817b      	strh	r3, [r7, #10]
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	813b      	strh	r3, [r7, #8]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	80fb      	strh	r3, [r7, #6]
  if(_fourbit_mode)
 8000eea:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <LiquidCrystal+0x90>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d019      	beq.n	8000f26 <LiquidCrystal+0x56>
    init(1, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000ef2:	8939      	ldrh	r1, [r7, #8]
 8000ef4:	897a      	ldrh	r2, [r7, #10]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	9308      	str	r3, [sp, #32]
 8000efa:	2300      	movs	r3, #0
 8000efc:	9307      	str	r3, [sp, #28]
 8000efe:	2300      	movs	r3, #0
 8000f00:	9306      	str	r3, [sp, #24]
 8000f02:	2300      	movs	r3, #0
 8000f04:	9305      	str	r3, [sp, #20]
 8000f06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f08:	9304      	str	r3, [sp, #16]
 8000f0a:	8c3b      	ldrh	r3, [r7, #32]
 8000f0c:	9303      	str	r3, [sp, #12]
 8000f0e:	8bbb      	ldrh	r3, [r7, #28]
 8000f10:	9302      	str	r3, [sp, #8]
 8000f12:	8b3b      	ldrh	r3, [r7, #24]
 8000f14:	9301      	str	r3, [sp, #4]
 8000f16:	88fb      	ldrh	r3, [r7, #6]
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	68f9      	ldr	r1, [r7, #12]
 8000f1e:	2001      	movs	r0, #1
 8000f20:	f000 f820 	bl	8000f64 <init>
  else
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
}
 8000f24:	e018      	b.n	8000f58 <LiquidCrystal+0x88>
    init(0, gpioport, rs, rw, enable, d0, d1, d2, d3, 0, 0, 0, 0);
 8000f26:	8939      	ldrh	r1, [r7, #8]
 8000f28:	897a      	ldrh	r2, [r7, #10]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	9308      	str	r3, [sp, #32]
 8000f2e:	2300      	movs	r3, #0
 8000f30:	9307      	str	r3, [sp, #28]
 8000f32:	2300      	movs	r3, #0
 8000f34:	9306      	str	r3, [sp, #24]
 8000f36:	2300      	movs	r3, #0
 8000f38:	9305      	str	r3, [sp, #20]
 8000f3a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f3c:	9304      	str	r3, [sp, #16]
 8000f3e:	8c3b      	ldrh	r3, [r7, #32]
 8000f40:	9303      	str	r3, [sp, #12]
 8000f42:	8bbb      	ldrh	r3, [r7, #28]
 8000f44:	9302      	str	r3, [sp, #8]
 8000f46:	8b3b      	ldrh	r3, [r7, #24]
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	460b      	mov	r3, r1
 8000f50:	68f9      	ldr	r1, [r7, #12]
 8000f52:	2000      	movs	r0, #0
 8000f54:	f000 f806 	bl	8000f64 <init>
}
 8000f58:	bf00      	nop
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000000 	.word	0x20000000

08000f64 <init>:

void init(uint8_t fourbitmode, GPIO_TypeDef *gpioport, uint16_t rs, uint16_t rw, uint16_t enable,
			 uint16_t d0, uint16_t d1, uint16_t d2, uint16_t d3,
			 uint16_t d4, uint16_t d5, uint16_t d6, uint16_t d7)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	4611      	mov	r1, r2
 8000f6e:	461a      	mov	r2, r3
 8000f70:	4603      	mov	r3, r0
 8000f72:	73fb      	strb	r3, [r7, #15]
 8000f74:	460b      	mov	r3, r1
 8000f76:	81bb      	strh	r3, [r7, #12]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	80fb      	strh	r3, [r7, #6]
  _rs_pin = rs;
 8000f7c:	4a1a      	ldr	r2, [pc, #104]	@ (8000fe8 <init+0x84>)
 8000f7e:	89bb      	ldrh	r3, [r7, #12]
 8000f80:	8013      	strh	r3, [r2, #0]
  _rw_pin = rw;
 8000f82:	4a1a      	ldr	r2, [pc, #104]	@ (8000fec <init+0x88>)
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	8013      	strh	r3, [r2, #0]
  _enable_pin = enable;
 8000f88:	4a19      	ldr	r2, [pc, #100]	@ (8000ff0 <init+0x8c>)
 8000f8a:	8b3b      	ldrh	r3, [r7, #24]
 8000f8c:	8013      	strh	r3, [r2, #0]
  _port = gpioport;
 8000f8e:	4a19      	ldr	r2, [pc, #100]	@ (8000ff4 <init+0x90>)
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	6013      	str	r3, [r2, #0]

  _data_pins[0] = d0;
 8000f94:	4a18      	ldr	r2, [pc, #96]	@ (8000ff8 <init+0x94>)
 8000f96:	8bbb      	ldrh	r3, [r7, #28]
 8000f98:	8013      	strh	r3, [r2, #0]
  _data_pins[1] = d1;
 8000f9a:	4a17      	ldr	r2, [pc, #92]	@ (8000ff8 <init+0x94>)
 8000f9c:	8c3b      	ldrh	r3, [r7, #32]
 8000f9e:	8053      	strh	r3, [r2, #2]
  _data_pins[2] = d2;
 8000fa0:	4a15      	ldr	r2, [pc, #84]	@ (8000ff8 <init+0x94>)
 8000fa2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fa4:	8093      	strh	r3, [r2, #4]
  _data_pins[3] = d3;
 8000fa6:	4a14      	ldr	r2, [pc, #80]	@ (8000ff8 <init+0x94>)
 8000fa8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000faa:	80d3      	strh	r3, [r2, #6]
  _data_pins[4] = d4;
 8000fac:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <init+0x94>)
 8000fae:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000fb0:	8113      	strh	r3, [r2, #8]
  _data_pins[5] = d5;
 8000fb2:	4a11      	ldr	r2, [pc, #68]	@ (8000ff8 <init+0x94>)
 8000fb4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000fb6:	8153      	strh	r3, [r2, #10]
  _data_pins[6] = d6;
 8000fb8:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff8 <init+0x94>)
 8000fba:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000fbc:	8193      	strh	r3, [r2, #12]
  _data_pins[7] = d7;
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff8 <init+0x94>)
 8000fc0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000fc2:	81d3      	strh	r3, [r2, #14]

  if (fourbitmode)
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <init+0x6e>
    _displayfunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000fca:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <init+0x98>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
 8000fd0:	e002      	b.n	8000fd8 <init+0x74>
  else
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <init+0x98>)
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	701a      	strb	r2, [r3, #0]

  begin(20, 4);
 8000fd8:	2104      	movs	r1, #4
 8000fda:	2014      	movs	r0, #20
 8000fdc:	f000 f810 	bl	8001000 <begin>
}
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	200001f6 	.word	0x200001f6
 8000fec:	200001f8 	.word	0x200001f8
 8000ff0:	200001fa 	.word	0x200001fa
 8000ff4:	2000020c 	.word	0x2000020c
 8000ff8:	200001fc 	.word	0x200001fc
 8000ffc:	20000210 	.word	0x20000210

08001000 <begin>:

void begin(uint8_t cols, uint8_t lines) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	460a      	mov	r2, r1
 800100a:	71fb      	strb	r3, [r7, #7]
 800100c:	4613      	mov	r3, r2
 800100e:	71bb      	strb	r3, [r7, #6]
  if (lines > 1) {
 8001010:	79bb      	ldrb	r3, [r7, #6]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d906      	bls.n	8001024 <begin+0x24>
    _displayfunction |= LCD_2LINE;
 8001016:	4b77      	ldr	r3, [pc, #476]	@ (80011f4 <begin+0x1f4>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	f043 0308 	orr.w	r3, r3, #8
 800101e:	b2da      	uxtb	r2, r3
 8001020:	4b74      	ldr	r3, [pc, #464]	@ (80011f4 <begin+0x1f4>)
 8001022:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 8001024:	4a74      	ldr	r2, [pc, #464]	@ (80011f8 <begin+0x1f8>)
 8001026:	79bb      	ldrb	r3, [r7, #6]
 8001028:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 800102a:	79fa      	ldrb	r2, [r7, #7]
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	3340      	adds	r3, #64	@ 0x40
 8001030:	2140      	movs	r1, #64	@ 0x40
 8001032:	2000      	movs	r0, #0
 8001034:	f000 f964 	bl	8001300 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8001038:	4b70      	ldr	r3, [pc, #448]	@ (80011fc <begin+0x1fc>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d009      	beq.n	8001054 <begin+0x54>
 8001040:	79bb      	ldrb	r3, [r7, #6]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d106      	bne.n	8001054 <begin+0x54>
    _displayfunction |= LCD_5x10DOTS;
 8001046:	4b6b      	ldr	r3, [pc, #428]	@ (80011f4 <begin+0x1f4>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	f043 0304 	orr.w	r3, r3, #4
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b68      	ldr	r3, [pc, #416]	@ (80011f4 <begin+0x1f4>)
 8001052:	701a      	strb	r2, [r3, #0]
  }

  //Initializing GPIO Pins
  enableClock();
 8001054:	f000 f8e4 	bl	8001220 <enableClock>

  GPIO_InitTypeDef gpio_init;
  gpio_init.Speed = GPIO_SPEED_FREQ_HIGH;
 8001058:	2303      	movs	r3, #3
 800105a:	617b      	str	r3, [r7, #20]
  gpio_init.Mode = GPIO_MODE_OUTPUT_PP;
 800105c:	2301      	movs	r3, #1
 800105e:	60fb      	str	r3, [r7, #12]

  if(_fourbit_mode)
 8001060:	4b67      	ldr	r3, [pc, #412]	@ (8001200 <begin+0x200>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d01b      	beq.n	80010a0 <begin+0xa0>
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3];
 8001068:	4b66      	ldr	r3, [pc, #408]	@ (8001204 <begin+0x204>)
 800106a:	881a      	ldrh	r2, [r3, #0]
 800106c:	4b66      	ldr	r3, [pc, #408]	@ (8001208 <begin+0x208>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	4313      	orrs	r3, r2
 8001072:	b29a      	uxth	r2, r3
 8001074:	4b65      	ldr	r3, [pc, #404]	@ (800120c <begin+0x20c>)
 8001076:	881b      	ldrh	r3, [r3, #0]
 8001078:	4313      	orrs	r3, r2
 800107a:	b29a      	uxth	r2, r3
 800107c:	4b64      	ldr	r3, [pc, #400]	@ (8001210 <begin+0x210>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	4313      	orrs	r3, r2
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b62      	ldr	r3, [pc, #392]	@ (8001210 <begin+0x210>)
 8001086:	885b      	ldrh	r3, [r3, #2]
 8001088:	4313      	orrs	r3, r2
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b60      	ldr	r3, [pc, #384]	@ (8001210 <begin+0x210>)
 800108e:	889b      	ldrh	r3, [r3, #4]
 8001090:	4313      	orrs	r3, r2
 8001092:	b29a      	uxth	r2, r3
 8001094:	4b5e      	ldr	r3, [pc, #376]	@ (8001210 <begin+0x210>)
 8001096:	88db      	ldrh	r3, [r3, #6]
 8001098:	4313      	orrs	r3, r2
 800109a:	b29b      	uxth	r3, r3
 800109c:	60bb      	str	r3, [r7, #8]
 800109e:	e02a      	b.n	80010f6 <begin+0xf6>
  else
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <begin+0x204>)
 80010a2:	881a      	ldrh	r2, [r3, #0]
 80010a4:	4b58      	ldr	r3, [pc, #352]	@ (8001208 <begin+0x208>)
 80010a6:	881b      	ldrh	r3, [r3, #0]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	4b57      	ldr	r3, [pc, #348]	@ (800120c <begin+0x20c>)
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80010b4:	4b56      	ldr	r3, [pc, #344]	@ (8001210 <begin+0x210>)
 80010b6:	881b      	ldrh	r3, [r3, #0]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80010b8:	4313      	orrs	r3, r2
 80010ba:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80010bc:	4b54      	ldr	r3, [pc, #336]	@ (8001210 <begin+0x210>)
 80010be:	885b      	ldrh	r3, [r3, #2]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80010c0:	4313      	orrs	r3, r2
 80010c2:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80010c4:	4b52      	ldr	r3, [pc, #328]	@ (8001210 <begin+0x210>)
 80010c6:	889b      	ldrh	r3, [r3, #4]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80010c8:	4313      	orrs	r3, r2
 80010ca:	b29a      	uxth	r2, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80010cc:	4b50      	ldr	r3, [pc, #320]	@ (8001210 <begin+0x210>)
 80010ce:	88db      	ldrh	r3, [r3, #6]
                    _data_pins[4] | _data_pins[5] | _data_pins[6] | _data_pins[7];
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	4b4e      	ldr	r3, [pc, #312]	@ (8001210 <begin+0x210>)
 80010d6:	891b      	ldrh	r3, [r3, #8]
 80010d8:	4313      	orrs	r3, r2
 80010da:	b29a      	uxth	r2, r3
 80010dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001210 <begin+0x210>)
 80010de:	895b      	ldrh	r3, [r3, #10]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001210 <begin+0x210>)
 80010e6:	899b      	ldrh	r3, [r3, #12]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	4b48      	ldr	r3, [pc, #288]	@ (8001210 <begin+0x210>)
 80010ee:	89db      	ldrh	r3, [r3, #14]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b29b      	uxth	r3, r3
    gpio_init.Pin = _rs_pin | _rw_pin | _enable_pin | _data_pins[0] | _data_pins[1] | _data_pins[2] | _data_pins[3] |
 80010f4:	60bb      	str	r3, [r7, #8]

  HAL_GPIO_Init(_port, &gpio_init);
 80010f6:	4b47      	ldr	r3, [pc, #284]	@ (8001214 <begin+0x214>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f107 0208 	add.w	r2, r7, #8
 80010fe:	4611      	mov	r1, r2
 8001100:	4618      	mov	r0, r3
 8001102:	f001 fd49 	bl	8002b98 <HAL_GPIO_Init>

  // SEE PAGE 45/46 FOR INITIALIZATION SPECIFICATION!
  // according to datasheet, we need at least 40ms after power rises above 2.7V
  // so we'll wait 50 just to make sure
  HAL_Delay(50);
 8001106:	2032      	movs	r0, #50	@ 0x32
 8001108:	f001 fb80 	bl	800280c <HAL_Delay>

  // Now we pull both RS and R/W low to begin commands
  HAL_GPIO_WritePin(_port, _rs_pin, GPIO_PIN_RESET);
 800110c:	4b41      	ldr	r3, [pc, #260]	@ (8001214 <begin+0x214>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a3c      	ldr	r2, [pc, #240]	@ (8001204 <begin+0x204>)
 8001112:	8811      	ldrh	r1, [r2, #0]
 8001114:	2200      	movs	r2, #0
 8001116:	4618      	mov	r0, r3
 8001118:	f001 fed9 	bl	8002ece <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 800111c:	4b3d      	ldr	r3, [pc, #244]	@ (8001214 <begin+0x214>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a3a      	ldr	r2, [pc, #232]	@ (800120c <begin+0x20c>)
 8001122:	8811      	ldrh	r1, [r2, #0]
 8001124:	2200      	movs	r2, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f001 fed1 	bl	8002ece <HAL_GPIO_WritePin>

  if (_rw_pin != 255) {
 800112c:	4b36      	ldr	r3, [pc, #216]	@ (8001208 <begin+0x208>)
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	2bff      	cmp	r3, #255	@ 0xff
 8001132:	d007      	beq.n	8001144 <begin+0x144>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8001134:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <begin+0x214>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a33      	ldr	r2, [pc, #204]	@ (8001208 <begin+0x208>)
 800113a:	8811      	ldrh	r1, [r2, #0]
 800113c:	2200      	movs	r2, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f001 fec5 	bl	8002ece <HAL_GPIO_WritePin>
  }

  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 8001144:	4b2b      	ldr	r3, [pc, #172]	@ (80011f4 <begin+0x1f4>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	f003 0310 	and.w	r3, r3, #16
 800114c:	2b00      	cmp	r3, #0
 800114e:	d115      	bne.n	800117c <begin+0x17c>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8001150:	2003      	movs	r0, #3
 8001152:	f000 f9f5 	bl	8001540 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8001156:	2005      	movs	r0, #5
 8001158:	f001 fb58 	bl	800280c <HAL_Delay>

    // second try
    write4bits(0x03);
 800115c:	2003      	movs	r0, #3
 800115e:	f000 f9ef 	bl	8001540 <write4bits>
    HAL_Delay(5); // wait min 4.1ms
 8001162:	2005      	movs	r0, #5
 8001164:	f001 fb52 	bl	800280c <HAL_Delay>

    // third go!
    write4bits(0x03);
 8001168:	2003      	movs	r0, #3
 800116a:	f000 f9e9 	bl	8001540 <write4bits>
    HAL_Delay(1);
 800116e:	2001      	movs	r0, #1
 8001170:	f001 fb4c 	bl	800280c <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02);
 8001174:	2002      	movs	r0, #2
 8001176:	f000 f9e3 	bl	8001540 <write4bits>
 800117a:	e01d      	b.n	80011b8 <begin+0x1b8>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 800117c:	4b1d      	ldr	r3, [pc, #116]	@ (80011f4 <begin+0x1f4>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	f043 0320 	orr.w	r3, r3, #32
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4618      	mov	r0, r3
 8001188:	f000 f955 	bl	8001436 <command>
    HAL_Delay(5);  // wait more than 4.1ms
 800118c:	2005      	movs	r0, #5
 800118e:	f001 fb3d 	bl	800280c <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8001192:	4b18      	ldr	r3, [pc, #96]	@ (80011f4 <begin+0x1f4>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	f043 0320 	orr.w	r3, r3, #32
 800119a:	b2db      	uxtb	r3, r3
 800119c:	4618      	mov	r0, r3
 800119e:	f000 f94a 	bl	8001436 <command>
    HAL_Delay(1);
 80011a2:	2001      	movs	r0, #1
 80011a4:	f001 fb32 	bl	800280c <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 80011a8:	4b12      	ldr	r3, [pc, #72]	@ (80011f4 <begin+0x1f4>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	f043 0320 	orr.w	r3, r3, #32
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f93f 	bl	8001436 <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 80011b8:	4b0e      	ldr	r3, [pc, #56]	@ (80011f4 <begin+0x1f4>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	f043 0320 	orr.w	r3, r3, #32
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 f937 	bl	8001436 <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80011c8:	4b13      	ldr	r3, [pc, #76]	@ (8001218 <begin+0x218>)
 80011ca:	2204      	movs	r2, #4
 80011cc:	701a      	strb	r2, [r3, #0]
  display();
 80011ce:	f000 f8f1 	bl	80013b4 <display>

  // clear it off
  clear();
 80011d2:	f000 f8b3 	bl	800133c <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <begin+0x21c>)
 80011d8:	2202      	movs	r2, #2
 80011da:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <begin+0x21c>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	f043 0304 	orr.w	r3, r3, #4
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	4618      	mov	r0, r3
 80011e8:	f000 f925 	bl	8001436 <command>

}
 80011ec:	bf00      	nop
 80011ee:	3718      	adds	r7, #24
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	20000210 	.word	0x20000210
 80011f8:	20000213 	.word	0x20000213
 80011fc:	200001f4 	.word	0x200001f4
 8001200:	20000000 	.word	0x20000000
 8001204:	200001f6 	.word	0x200001f6
 8001208:	200001f8 	.word	0x200001f8
 800120c:	200001fa 	.word	0x200001fa
 8001210:	200001fc 	.word	0x200001fc
 8001214:	2000020c 	.word	0x2000020c
 8001218:	20000211 	.word	0x20000211
 800121c:	20000212 	.word	0x20000212

08001220 <enableClock>:

// enables GPIO RCC Clock
void enableClock(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b087      	sub	sp, #28
 8001224:	af00      	add	r7, sp, #0
    if(_port == GPIOA)
 8001226:	4b2f      	ldr	r3, [pc, #188]	@ (80012e4 <enableClock+0xc4>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a2f      	ldr	r2, [pc, #188]	@ (80012e8 <enableClock+0xc8>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d10c      	bne.n	800124a <enableClock+0x2a>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8001230:	4b2e      	ldr	r3, [pc, #184]	@ (80012ec <enableClock+0xcc>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	4a2d      	ldr	r2, [pc, #180]	@ (80012ec <enableClock+0xcc>)
 8001236:	f043 0304 	orr.w	r3, r3, #4
 800123a:	6193      	str	r3, [r2, #24]
 800123c:	4b2b      	ldr	r3, [pc, #172]	@ (80012ec <enableClock+0xcc>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_GPIOD_CLK_ENABLE();
	else if(_port == GPIOE)
		__HAL_RCC_GPIOE_CLK_ENABLE();

  // if you have a port that is not listed add it below the other else ifs
}
 8001248:	e046      	b.n	80012d8 <enableClock+0xb8>
    else if(_port == GPIOB)
 800124a:	4b26      	ldr	r3, [pc, #152]	@ (80012e4 <enableClock+0xc4>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a28      	ldr	r2, [pc, #160]	@ (80012f0 <enableClock+0xd0>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d10c      	bne.n	800126e <enableClock+0x4e>
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001254:	4b25      	ldr	r3, [pc, #148]	@ (80012ec <enableClock+0xcc>)
 8001256:	699b      	ldr	r3, [r3, #24]
 8001258:	4a24      	ldr	r2, [pc, #144]	@ (80012ec <enableClock+0xcc>)
 800125a:	f043 0308 	orr.w	r3, r3, #8
 800125e:	6193      	str	r3, [r2, #24]
 8001260:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <enableClock+0xcc>)
 8001262:	699b      	ldr	r3, [r3, #24]
 8001264:	f003 0308 	and.w	r3, r3, #8
 8001268:	613b      	str	r3, [r7, #16]
 800126a:	693b      	ldr	r3, [r7, #16]
}
 800126c:	e034      	b.n	80012d8 <enableClock+0xb8>
	else if(_port == GPIOC)
 800126e:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <enableClock+0xc4>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a20      	ldr	r2, [pc, #128]	@ (80012f4 <enableClock+0xd4>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d10c      	bne.n	8001292 <enableClock+0x72>
		__HAL_RCC_GPIOC_CLK_ENABLE();
 8001278:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <enableClock+0xcc>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	4a1b      	ldr	r2, [pc, #108]	@ (80012ec <enableClock+0xcc>)
 800127e:	f043 0310 	orr.w	r3, r3, #16
 8001282:	6193      	str	r3, [r2, #24]
 8001284:	4b19      	ldr	r3, [pc, #100]	@ (80012ec <enableClock+0xcc>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f003 0310 	and.w	r3, r3, #16
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
}
 8001290:	e022      	b.n	80012d8 <enableClock+0xb8>
	else if(_port == GPIOD)
 8001292:	4b14      	ldr	r3, [pc, #80]	@ (80012e4 <enableClock+0xc4>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a18      	ldr	r2, [pc, #96]	@ (80012f8 <enableClock+0xd8>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d10c      	bne.n	80012b6 <enableClock+0x96>
		__HAL_RCC_GPIOD_CLK_ENABLE();
 800129c:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <enableClock+0xcc>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	4a12      	ldr	r2, [pc, #72]	@ (80012ec <enableClock+0xcc>)
 80012a2:	f043 0320 	orr.w	r3, r3, #32
 80012a6:	6193      	str	r3, [r2, #24]
 80012a8:	4b10      	ldr	r3, [pc, #64]	@ (80012ec <enableClock+0xcc>)
 80012aa:	699b      	ldr	r3, [r3, #24]
 80012ac:	f003 0320 	and.w	r3, r3, #32
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	68bb      	ldr	r3, [r7, #8]
}
 80012b4:	e010      	b.n	80012d8 <enableClock+0xb8>
	else if(_port == GPIOE)
 80012b6:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <enableClock+0xc4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a10      	ldr	r2, [pc, #64]	@ (80012fc <enableClock+0xdc>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d10b      	bne.n	80012d8 <enableClock+0xb8>
		__HAL_RCC_GPIOE_CLK_ENABLE();
 80012c0:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <enableClock+0xcc>)
 80012c2:	699b      	ldr	r3, [r3, #24]
 80012c4:	4a09      	ldr	r2, [pc, #36]	@ (80012ec <enableClock+0xcc>)
 80012c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ca:	6193      	str	r3, [r2, #24]
 80012cc:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <enableClock+0xcc>)
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
}
 80012d8:	bf00      	nop
 80012da:	371c      	adds	r7, #28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	2000020c 	.word	0x2000020c
 80012e8:	40010800 	.word	0x40010800
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40010c00 	.word	0x40010c00
 80012f4:	40011000 	.word	0x40011000
 80012f8:	40011400 	.word	0x40011400
 80012fc:	40011800 	.word	0x40011800

08001300 <setRowOffsets>:

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
 800130c:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	b2da      	uxtb	r2, r3
 8001312:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <setRowOffsets+0x38>)
 8001314:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8001316:	68bb      	ldr	r3, [r7, #8]
 8001318:	b2da      	uxtb	r2, r3
 800131a:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <setRowOffsets+0x38>)
 800131c:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4b05      	ldr	r3, [pc, #20]	@ (8001338 <setRowOffsets+0x38>)
 8001324:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	b2da      	uxtb	r2, r3
 800132a:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <setRowOffsets+0x38>)
 800132c:	70da      	strb	r2, [r3, #3]
}
 800132e:	bf00      	nop
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	bc80      	pop	{r7}
 8001336:	4770      	bx	lr
 8001338:	20000214 	.word	0x20000214

0800133c <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 8001340:	2001      	movs	r0, #1
 8001342:	f000 f878 	bl	8001436 <command>
  HAL_Delay(2);  // this command takes a long time!
 8001346:	2002      	movs	r0, #2
 8001348:	f001 fa60 	bl	800280c <HAL_Delay>
}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}

08001350 <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  HAL_Delay(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	460a      	mov	r2, r1
 800135a:	71fb      	strb	r3, [r7, #7]
 800135c:	4613      	mov	r3, r2
 800135e:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 8001360:	2304      	movs	r3, #4
 8001362:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8001364:	79bb      	ldrb	r3, [r7, #6]
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	429a      	cmp	r2, r3
 800136a:	d803      	bhi.n	8001374 <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	3b01      	subs	r3, #1
 8001372:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8001374:	4b0d      	ldr	r3, [pc, #52]	@ (80013ac <setCursor+0x5c>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	79ba      	ldrb	r2, [r7, #6]
 800137a:	429a      	cmp	r2, r3
 800137c:	d303      	bcc.n	8001386 <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <setCursor+0x5c>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	3b01      	subs	r3, #1
 8001384:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8001386:	79bb      	ldrb	r3, [r7, #6]
 8001388:	4a09      	ldr	r2, [pc, #36]	@ (80013b0 <setCursor+0x60>)
 800138a:	5cd2      	ldrb	r2, [r2, r3]
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	4413      	add	r3, r2
 8001390:	b2db      	uxtb	r3, r3
 8001392:	b25b      	sxtb	r3, r3
 8001394:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001398:	b25b      	sxtb	r3, r3
 800139a:	b2db      	uxtb	r3, r3
 800139c:	4618      	mov	r0, r3
 800139e:	f000 f84a 	bl	8001436 <command>
}
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000213 	.word	0x20000213
 80013b0:	20000214 	.word	0x20000214

080013b4 <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 80013b8:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <display+0x28>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	f043 0304 	orr.w	r3, r3, #4
 80013c0:	b2da      	uxtb	r2, r3
 80013c2:	4b06      	ldr	r3, [pc, #24]	@ (80013dc <display+0x28>)
 80013c4:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 80013c6:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <display+0x28>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	f043 0308 	orr.w	r3, r3, #8
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 f830 	bl	8001436 <command>
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000211 	.word	0x20000211

080013e0 <print>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
size_t print(const char str[]) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d101      	bne.n	80013f2 <print+0x12>
 80013ee:	2300      	movs	r3, #0
 80013f0:	e01d      	b.n	800142e <print+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7fe feb4 	bl	8000164 <strlen>
 80013fc:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]

  while (size--) {
 8001402:	e00c      	b.n	800141e <print+0x3e>
    if (write(*buffer++)) n++;
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	1c5a      	adds	r2, r3, #1
 8001408:	617a      	str	r2, [r7, #20]
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4618      	mov	r0, r3
 800140e:	f000 f820 	bl	8001452 <write>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d008      	beq.n	800142a <print+0x4a>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	3301      	adds	r3, #1
 800141c:	60fb      	str	r3, [r7, #12]
  while (size--) {
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1e5a      	subs	r2, r3, #1
 8001422:	613a      	str	r2, [r7, #16]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1ed      	bne.n	8001404 <print+0x24>
 8001428:	e000      	b.n	800142c <print+0x4c>
    else break;
 800142a:	bf00      	nop
  }
  return n;
 800142c:	68fb      	ldr	r3, [r7, #12]
}
 800142e:	4618      	mov	r0, r3
 8001430:	3718      	adds	r7, #24
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}

08001436 <command>:
  }
}

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8001436:	b580      	push	{r7, lr}
 8001438:	b082      	sub	sp, #8
 800143a:	af00      	add	r7, sp, #0
 800143c:	4603      	mov	r3, r0
 800143e:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_RESET);
 8001440:	79fb      	ldrb	r3, [r7, #7]
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f000 f813 	bl	8001470 <send>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <write>:

inline size_t write(uint8_t value) {
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	4603      	mov	r3, r0
 800145a:	71fb      	strb	r3, [r7, #7]
  send(value, GPIO_PIN_SET);
 800145c:	79fb      	ldrb	r3, [r7, #7]
 800145e:	2101      	movs	r1, #1
 8001460:	4618      	mov	r0, r3
 8001462:	f000 f805 	bl	8001470 <send>
  return 1; // assume sucess
 8001466:	2301      	movs	r3, #1
}
 8001468:	4618      	mov	r0, r3
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, GPIO_PinState mode) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	460a      	mov	r2, r1
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	4613      	mov	r3, r2
 800147e:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(_port, _rs_pin, mode);
 8001480:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <send+0x6c>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a16      	ldr	r2, [pc, #88]	@ (80014e0 <send+0x70>)
 8001486:	8811      	ldrh	r1, [r2, #0]
 8001488:	79ba      	ldrb	r2, [r7, #6]
 800148a:	4618      	mov	r0, r3
 800148c:	f001 fd1f 	bl	8002ece <HAL_GPIO_WritePin>

  // if there is a RW pin indicated, set it low to Write
  if (_rw_pin != 255) {
 8001490:	4b14      	ldr	r3, [pc, #80]	@ (80014e4 <send+0x74>)
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	2bff      	cmp	r3, #255	@ 0xff
 8001496:	d007      	beq.n	80014a8 <send+0x38>
    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
 8001498:	4b10      	ldr	r3, [pc, #64]	@ (80014dc <send+0x6c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a11      	ldr	r2, [pc, #68]	@ (80014e4 <send+0x74>)
 800149e:	8811      	ldrh	r1, [r2, #0]
 80014a0:	2200      	movs	r2, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f001 fd13 	bl	8002ece <HAL_GPIO_WritePin>
  }

  if (_displayfunction & LCD_8BITMODE) {
 80014a8:	4b0f      	ldr	r3, [pc, #60]	@ (80014e8 <send+0x78>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	f003 0310 	and.w	r3, r3, #16
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d004      	beq.n	80014be <send+0x4e>
    write8bits(value);
 80014b4:	79fb      	ldrb	r3, [r7, #7]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f86c 	bl	8001594 <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 80014bc:	e009      	b.n	80014d2 <send+0x62>
    write4bits(value>>4);
 80014be:	79fb      	ldrb	r3, [r7, #7]
 80014c0:	091b      	lsrs	r3, r3, #4
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	4618      	mov	r0, r3
 80014c6:	f000 f83b 	bl	8001540 <write4bits>
    write4bits(value);
 80014ca:	79fb      	ldrb	r3, [r7, #7]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f000 f837 	bl	8001540 <write4bits>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000020c 	.word	0x2000020c
 80014e0:	200001f6 	.word	0x200001f6
 80014e4:	200001f8 	.word	0x200001f8
 80014e8:	20000210 	.word	0x20000210

080014ec <pulseEnable>:

void pulseEnable(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 80014f0:	4b11      	ldr	r3, [pc, #68]	@ (8001538 <pulseEnable+0x4c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a11      	ldr	r2, [pc, #68]	@ (800153c <pulseEnable+0x50>)
 80014f6:	8811      	ldrh	r1, [r2, #0]
 80014f8:	2200      	movs	r2, #0
 80014fa:	4618      	mov	r0, r3
 80014fc:	f001 fce7 	bl	8002ece <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8001500:	2001      	movs	r0, #1
 8001502:	f001 f983 	bl	800280c <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_SET);
 8001506:	4b0c      	ldr	r3, [pc, #48]	@ (8001538 <pulseEnable+0x4c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a0c      	ldr	r2, [pc, #48]	@ (800153c <pulseEnable+0x50>)
 800150c:	8811      	ldrh	r1, [r2, #0]
 800150e:	2201      	movs	r2, #1
 8001510:	4618      	mov	r0, r3
 8001512:	f001 fcdc 	bl	8002ece <HAL_GPIO_WritePin>
  HAL_Delay(1);    // enable pulse must be >450ns
 8001516:	2001      	movs	r0, #1
 8001518:	f001 f978 	bl	800280c <HAL_Delay>
  HAL_GPIO_WritePin(_port, _enable_pin, GPIO_PIN_RESET);
 800151c:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <pulseEnable+0x4c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a06      	ldr	r2, [pc, #24]	@ (800153c <pulseEnable+0x50>)
 8001522:	8811      	ldrh	r1, [r2, #0]
 8001524:	2200      	movs	r2, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f001 fcd1 	bl	8002ece <HAL_GPIO_WritePin>
  HAL_Delay(1);   // commands need > 37us to settle
 800152c:	2001      	movs	r0, #1
 800152e:	f001 f96d 	bl	800280c <HAL_Delay>
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	2000020c 	.word	0x2000020c
 800153c:	200001fa 	.word	0x200001fa

08001540 <write4bits>:

void write4bits(uint8_t value) {
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 4; i++) {
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	e013      	b.n	8001578 <write4bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 8001550:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <write4bits+0x4c>)
 8001552:	6818      	ldr	r0, [r3, #0]
 8001554:	4a0e      	ldr	r2, [pc, #56]	@ (8001590 <write4bits+0x50>)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800155c:	79fa      	ldrb	r2, [r7, #7]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	fa42 f303 	asr.w	r3, r2, r3
 8001564:	b2db      	uxtb	r3, r3
 8001566:	f003 0301 	and.w	r3, r3, #1
 800156a:	b2db      	uxtb	r3, r3
 800156c:	461a      	mov	r2, r3
 800156e:	f001 fcae 	bl	8002ece <HAL_GPIO_WritePin>
  for (int i = 0; i < 4; i++) {
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	3301      	adds	r3, #1
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2b03      	cmp	r3, #3
 800157c:	dde8      	ble.n	8001550 <write4bits+0x10>
  }

  pulseEnable();
 800157e:	f7ff ffb5 	bl	80014ec <pulseEnable>
}
 8001582:	bf00      	nop
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	2000020c 	.word	0x2000020c
 8001590:	200001fc 	.word	0x200001fc

08001594 <write8bits>:

void write8bits(uint8_t value) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
  for (int i = 0; i < 8; i++) {
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	e013      	b.n	80015cc <write8bits+0x38>
    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
 80015a4:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <write8bits+0x4c>)
 80015a6:	6818      	ldr	r0, [r3, #0]
 80015a8:	4a0e      	ldr	r2, [pc, #56]	@ (80015e4 <write8bits+0x50>)
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80015b0:	79fa      	ldrb	r2, [r7, #7]
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	fa42 f303 	asr.w	r3, r2, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	461a      	mov	r2, r3
 80015c2:	f001 fc84 	bl	8002ece <HAL_GPIO_WritePin>
  for (int i = 0; i < 8; i++) {
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	3301      	adds	r3, #1
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b07      	cmp	r3, #7
 80015d0:	dde8      	ble.n	80015a4 <write8bits+0x10>
  }

  pulseEnable();
 80015d2:	f7ff ff8b 	bl	80014ec <pulseEnable>
}
 80015d6:	bf00      	nop
 80015d8:	3710      	adds	r7, #16
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	2000020c 	.word	0x2000020c
 80015e4:	200001fc 	.word	0x200001fc

080015e8 <LCD_Backlight>:
void LCD_UpdateTemp(float temperature);
void LCD_UpdateSetpt(uint8_t temp_setpt);
void LCD_UpdateAirMode(size_t air_mode);
void LCD_HVACInit(TempCtx* temp_ctx);

__STATIC_INLINE void LCD_Backlight(GPIO_PinState pin) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, LCD_BACKLIGHT_Pin, pin);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	461a      	mov	r2, r3
 80015f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015fa:	4803      	ldr	r0, [pc, #12]	@ (8001608 <LCD_Backlight+0x20>)
 80015fc:	f001 fc67 	bl	8002ece <HAL_GPIO_WritePin>
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40010800 	.word	0x40010800

0800160c <Parse_Command>:
#include <commands.h>
#include <lcd_temp.h>
#include <string.h>


void Parse_Command(char* command, TempCtx* temp_ctx) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
	LCD_Backlight(ENABLE);
 8001616:	2001      	movs	r0, #1
 8001618:	f7ff ffe6 	bl	80015e8 <LCD_Backlight>
	if (strcmp(command, "TEMP_UP") == 0) {
 800161c:	4921      	ldr	r1, [pc, #132]	@ (80016a4 <Parse_Command+0x98>)
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f7fe fd96 	bl	8000150 <strcmp>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d103      	bne.n	8001632 <Parse_Command+0x26>
		Execute_TempUp(temp_ctx);
 800162a:	6838      	ldr	r0, [r7, #0]
 800162c:	f000 f881 	bl	8001732 <Execute_TempUp>
 8001630:	e02a      	b.n	8001688 <Parse_Command+0x7c>
	}
    else if (strcmp(command, "TEMP_DOWN") == 0) {
 8001632:	491d      	ldr	r1, [pc, #116]	@ (80016a8 <Parse_Command+0x9c>)
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7fe fd8b 	bl	8000150 <strcmp>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d103      	bne.n	8001648 <Parse_Command+0x3c>
    	Execute_TempDown(temp_ctx);
 8001640:	6838      	ldr	r0, [r7, #0]
 8001642:	f000 f891 	bl	8001768 <Execute_TempDown>
 8001646:	e01f      	b.n	8001688 <Parse_Command+0x7c>
    }
    else if (strcmp(command, "HEAT") == 0) {
 8001648:	4918      	ldr	r1, [pc, #96]	@ (80016ac <Parse_Command+0xa0>)
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7fe fd80 	bl	8000150 <strcmp>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d103      	bne.n	800165e <Parse_Command+0x52>
    	Execute_HeatMode(temp_ctx);
 8001656:	6838      	ldr	r0, [r7, #0]
 8001658:	f000 f8a1 	bl	800179e <Execute_HeatMode>
 800165c:	e014      	b.n	8001688 <Parse_Command+0x7c>
    }
    else if (strcmp(command, "AC") == 0) {
 800165e:	4914      	ldr	r1, [pc, #80]	@ (80016b0 <Parse_Command+0xa4>)
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7fe fd75 	bl	8000150 <strcmp>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d103      	bne.n	8001674 <Parse_Command+0x68>
    	Execute_ACMode(temp_ctx);
 800166c:	6838      	ldr	r0, [r7, #0]
 800166e:	f000 f8a6 	bl	80017be <Execute_ACMode>
 8001672:	e009      	b.n	8001688 <Parse_Command+0x7c>
    }
    else if (strcmp(command, "OFF") == 0) {
 8001674:	490f      	ldr	r1, [pc, #60]	@ (80016b4 <Parse_Command+0xa8>)
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7fe fd6a 	bl	8000150 <strcmp>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d102      	bne.n	8001688 <Parse_Command+0x7c>
    	Execute_OFFMode(temp_ctx);
 8001682:	6838      	ldr	r0, [r7, #0]
 8001684:	f000 f8ab 	bl	80017de <Execute_OFFMode>
    }
	temp_ctx->alarm_update = HAL_GetTick();
 8001688:	f001 f8b6 	bl	80027f8 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	60da      	str	r2, [r3, #12]
	temp_ctx->temp_update = HAL_GetTick();
 8001692:	f001 f8b1 	bl	80027f8 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	611a      	str	r2, [r3, #16]
}
 800169c:	bf00      	nop
 800169e:	3708      	adds	r7, #8
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	08009af8 	.word	0x08009af8
 80016a8:	08009b00 	.word	0x08009b00
 80016ac:	08009b0c 	.word	0x08009b0c
 80016b0:	08009b14 	.word	0x08009b14
 80016b4:	08009b18 	.word	0x08009b18

080016b8 <ValidateCommand>:

uint8_t ValidateCommand(uint8_t* packet, char* buf) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
	/* [0] = len
	 * [..] = data
	 * [len + 1] = checksum
	 */
	/* Packet length at most 11 bytes */
	if (*packet > 16) return 0;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b10      	cmp	r3, #16
 80016c8:	d901      	bls.n	80016ce <ValidateCommand+0x16>
 80016ca:	2300      	movs	r3, #0
 80016cc:	e02d      	b.n	800172a <ValidateCommand+0x72>
	size_t msg_len = *packet;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	60fb      	str	r3, [r7, #12]
	uint8_t checksum_chk = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	75fb      	strb	r3, [r7, #23]
	size_t i;

	memcpy(buf, &packet[1], msg_len);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	3301      	adds	r3, #1
 80016dc:	68fa      	ldr	r2, [r7, #12]
 80016de:	4619      	mov	r1, r3
 80016e0:	6838      	ldr	r0, [r7, #0]
 80016e2:	f006 f9b8 	bl	8007a56 <memcpy>
	buf[msg_len] = '\0';
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	2200      	movs	r2, #0
 80016ee:	701a      	strb	r2, [r3, #0]

	for (i = 0; i < msg_len; i++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	e00a      	b.n	800170c <ValidateCommand+0x54>
		checksum_chk ^= packet[i + 1];
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	3301      	adds	r3, #1
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	781a      	ldrb	r2, [r3, #0]
 8001700:	7dfb      	ldrb	r3, [r7, #23]
 8001702:	4053      	eors	r3, r2
 8001704:	75fb      	strb	r3, [r7, #23]
	for (i = 0; i < msg_len; i++)
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	3301      	adds	r3, #1
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	693a      	ldr	r2, [r7, #16]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	429a      	cmp	r2, r3
 8001712:	d3f0      	bcc.n	80016f6 <ValidateCommand+0x3e>

	if (checksum_chk != packet[msg_len + 1]) return 0;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	3301      	adds	r3, #1
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	4413      	add	r3, r2
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	7dfa      	ldrb	r2, [r7, #23]
 8001720:	429a      	cmp	r2, r3
 8001722:	d001      	beq.n	8001728 <ValidateCommand+0x70>
 8001724:	2300      	movs	r3, #0
 8001726:	e000      	b.n	800172a <ValidateCommand+0x72>

	return 1;
 8001728:	2301      	movs	r3, #1
}
 800172a:	4618      	mov	r0, r3
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <Execute_TempUp>:

void Execute_TempUp(TempCtx* temp_ctx) {
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
	if (temp_ctx->air_mode == AC || temp_ctx->air_mode == HEAT) {
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	2b01      	cmp	r3, #1
 8001740:	d003      	beq.n	800174a <Execute_TempUp+0x18>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d10a      	bne.n	8001760 <Execute_TempUp+0x2e>
		temp_ctx->temp_setpt++;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	7a1b      	ldrb	r3, [r3, #8]
 800174e:	3301      	adds	r3, #1
 8001750:	b2da      	uxtb	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	721a      	strb	r2, [r3, #8]
		LCD_UpdateSetpt(temp_ctx->temp_setpt);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	7a1b      	ldrb	r3, [r3, #8]
 800175a:	4618      	mov	r0, r3
 800175c:	f000 f99e 	bl	8001a9c <LCD_UpdateSetpt>
	}
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <Execute_TempDown>:

void Execute_TempDown(TempCtx* temp_ctx) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
	if (temp_ctx->air_mode == AC || temp_ctx->air_mode == HEAT) {
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d003      	beq.n	8001780 <Execute_TempDown+0x18>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10a      	bne.n	8001796 <Execute_TempDown+0x2e>
		temp_ctx->temp_setpt--;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7a1b      	ldrb	r3, [r3, #8]
 8001784:	3b01      	subs	r3, #1
 8001786:	b2da      	uxtb	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	721a      	strb	r2, [r3, #8]
		LCD_UpdateSetpt(temp_ctx->temp_setpt);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	7a1b      	ldrb	r3, [r3, #8]
 8001790:	4618      	mov	r0, r3
 8001792:	f000 f983 	bl	8001a9c <LCD_UpdateSetpt>
	}
}
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <Execute_HeatMode>:

void Execute_HeatMode(TempCtx* temp_ctx) {
 800179e:	b580      	push	{r7, lr}
 80017a0:	b082      	sub	sp, #8
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
	temp_ctx->air_mode = HEAT;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
	LCD_UpdateAirMode(temp_ctx->air_mode);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 f9a3 	bl	8001afc <LCD_UpdateAirMode>
}
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <Execute_ACMode>:

void Execute_ACMode(TempCtx* temp_ctx) {
 80017be:	b580      	push	{r7, lr}
 80017c0:	b082      	sub	sp, #8
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
	temp_ctx->air_mode = AC;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2201      	movs	r2, #1
 80017ca:	601a      	str	r2, [r3, #0]
	LCD_UpdateAirMode(temp_ctx->air_mode);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f000 f993 	bl	8001afc <LCD_UpdateAirMode>
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <Execute_OFFMode>:

void Execute_OFFMode(TempCtx* temp_ctx) {
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]
	temp_ctx->air_mode = OFF;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f04f 32ff 	mov.w	r2, #4294967295
 80017ec:	601a      	str	r2, [r3, #0]
	LCD_UpdateAirMode(temp_ctx->air_mode);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 f982 	bl	8001afc <LCD_UpdateAirMode>
}
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001806:	f107 0310 	add.w	r3, r7, #16
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001814:	4b37      	ldr	r3, [pc, #220]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a36      	ldr	r2, [pc, #216]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 800181a:	f043 0310 	orr.w	r3, r3, #16
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b34      	ldr	r3, [pc, #208]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0310 	and.w	r3, r3, #16
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800182c:	4b31      	ldr	r3, [pc, #196]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a30      	ldr	r2, [pc, #192]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 8001832:	f043 0320 	orr.w	r3, r3, #32
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b2e      	ldr	r3, [pc, #184]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f003 0320 	and.w	r3, r3, #32
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b2b      	ldr	r3, [pc, #172]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a2a      	ldr	r2, [pc, #168]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b28      	ldr	r3, [pc, #160]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800185c:	4b25      	ldr	r3, [pc, #148]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	4a24      	ldr	r2, [pc, #144]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 8001862:	f043 0308 	orr.w	r3, r3, #8
 8001866:	6193      	str	r3, [r2, #24]
 8001868:	4b22      	ldr	r3, [pc, #136]	@ (80018f4 <MX_GPIO_Init+0xf4>)
 800186a:	699b      	ldr	r3, [r3, #24]
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|AC_Pin|TEMP_UP_Pin
 8001874:	2200      	movs	r2, #0
 8001876:	f640 7106 	movw	r1, #3846	@ 0xf06
 800187a:	481f      	ldr	r0, [pc, #124]	@ (80018f8 <MX_GPIO_Init+0xf8>)
 800187c:	f001 fb27 	bl	8002ece <HAL_GPIO_WritePin>
                          |LCD_BACKLIGHT_Pin|TEMP_DOWN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RST_Pin, GPIO_PIN_SET);
 8001880:	2201      	movs	r2, #1
 8001882:	2103      	movs	r1, #3
 8001884:	481d      	ldr	r0, [pc, #116]	@ (80018fc <MX_GPIO_Init+0xfc>)
 8001886:	f001 fb22 	bl	8002ece <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OFF_Pin|HEAT_Pin, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001890:	481a      	ldr	r0, [pc, #104]	@ (80018fc <MX_GPIO_Init+0xfc>)
 8001892:	f001 fb1c 	bl	8002ece <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|AC_Pin|TEMP_UP_Pin
 8001896:	f640 7306 	movw	r3, #3846	@ 0xf06
 800189a:	613b      	str	r3, [r7, #16]
                          |LCD_BACKLIGHT_Pin|TEMP_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189c:	2301      	movs	r3, #1
 800189e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2302      	movs	r3, #2
 80018a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4619      	mov	r1, r3
 80018ae:	4812      	ldr	r0, [pc, #72]	@ (80018f8 <MX_GPIO_Init+0xf8>)
 80018b0:	f001 f972 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = NSS_Pin|RST_Pin|OFF_Pin|HEAT_Pin;
 80018b4:	f243 0303 	movw	r3, #12291	@ 0x3003
 80018b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c2:	2302      	movs	r3, #2
 80018c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	f107 0310 	add.w	r3, r7, #16
 80018ca:	4619      	mov	r1, r3
 80018cc:	480b      	ldr	r0, [pc, #44]	@ (80018fc <MX_GPIO_Init+0xfc>)
 80018ce:	f001 f963 	bl	8002b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80018d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018d8:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <MX_GPIO_Init+0x100>)
 80018da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018dc:	2302      	movs	r3, #2
 80018de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	4619      	mov	r1, r3
 80018e6:	4805      	ldr	r0, [pc, #20]	@ (80018fc <MX_GPIO_Init+0xfc>)
 80018e8:	f001 f956 	bl	8002b98 <HAL_GPIO_Init>

}
 80018ec:	bf00      	nop
 80018ee:	3720      	adds	r7, #32
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40010800 	.word	0x40010800
 80018fc:	40010c00 	.word	0x40010c00
 8001900:	10110000 	.word	0x10110000

08001904 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001908:	4b12      	ldr	r3, [pc, #72]	@ (8001954 <MX_I2C1_Init+0x50>)
 800190a:	4a13      	ldr	r2, [pc, #76]	@ (8001958 <MX_I2C1_Init+0x54>)
 800190c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800190e:	4b11      	ldr	r3, [pc, #68]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001910:	4a12      	ldr	r2, [pc, #72]	@ (800195c <MX_I2C1_Init+0x58>)
 8001912:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001914:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800191a:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <MX_I2C1_Init+0x50>)
 800191c:	2200      	movs	r2, #0
 800191e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001920:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001922:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001926:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001928:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <MX_I2C1_Init+0x50>)
 800192a:	2200      	movs	r2, #0
 800192c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800192e:	4b09      	ldr	r3, [pc, #36]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001930:	2200      	movs	r2, #0
 8001932:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001934:	4b07      	ldr	r3, [pc, #28]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001936:	2200      	movs	r2, #0
 8001938:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800193a:	4b06      	ldr	r3, [pc, #24]	@ (8001954 <MX_I2C1_Init+0x50>)
 800193c:	2200      	movs	r2, #0
 800193e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001940:	4804      	ldr	r0, [pc, #16]	@ (8001954 <MX_I2C1_Init+0x50>)
 8001942:	f001 faf5 	bl	8002f30 <HAL_I2C_Init>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800194c:	f000 fb22 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000218 	.word	0x20000218
 8001958:	40005400 	.word	0x40005400
 800195c:	000186a0 	.word	0x000186a0

08001960 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b08a      	sub	sp, #40	@ 0x28
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001968:	f107 0314 	add.w	r3, r7, #20
 800196c:	2200      	movs	r2, #0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	605a      	str	r2, [r3, #4]
 8001972:	609a      	str	r2, [r3, #8]
 8001974:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a1d      	ldr	r2, [pc, #116]	@ (80019f0 <HAL_I2C_MspInit+0x90>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d132      	bne.n	80019e6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001980:	4b1c      	ldr	r3, [pc, #112]	@ (80019f4 <HAL_I2C_MspInit+0x94>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	4a1b      	ldr	r2, [pc, #108]	@ (80019f4 <HAL_I2C_MspInit+0x94>)
 8001986:	f043 0308 	orr.w	r3, r3, #8
 800198a:	6193      	str	r3, [r2, #24]
 800198c:	4b19      	ldr	r3, [pc, #100]	@ (80019f4 <HAL_I2C_MspInit+0x94>)
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	f003 0308 	and.w	r3, r3, #8
 8001994:	613b      	str	r3, [r7, #16]
 8001996:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001998:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800199c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800199e:	2312      	movs	r3, #18
 80019a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a2:	2303      	movs	r3, #3
 80019a4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a6:	f107 0314 	add.w	r3, r7, #20
 80019aa:	4619      	mov	r1, r3
 80019ac:	4812      	ldr	r0, [pc, #72]	@ (80019f8 <HAL_I2C_MspInit+0x98>)
 80019ae:	f001 f8f3 	bl	8002b98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80019b2:	4b12      	ldr	r3, [pc, #72]	@ (80019fc <HAL_I2C_MspInit+0x9c>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80019b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ba:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80019be:	627b      	str	r3, [r7, #36]	@ 0x24
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	f043 0302 	orr.w	r3, r3, #2
 80019c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80019c8:	4a0c      	ldr	r2, [pc, #48]	@ (80019fc <HAL_I2C_MspInit+0x9c>)
 80019ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019cc:	6053      	str	r3, [r2, #4]

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <HAL_I2C_MspInit+0x94>)
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	4a08      	ldr	r2, [pc, #32]	@ (80019f4 <HAL_I2C_MspInit+0x94>)
 80019d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019d8:	61d3      	str	r3, [r2, #28]
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <HAL_I2C_MspInit+0x94>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80019e6:	bf00      	nop
 80019e8:	3728      	adds	r7, #40	@ 0x28
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40005400 	.word	0x40005400
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40010c00 	.word	0x40010c00
 80019fc:	40010000 	.word	0x40010000

08001a00 <LCD_Backlight>:
__STATIC_INLINE void LCD_Backlight(GPIO_PinState pin) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, LCD_BACKLIGHT_Pin, pin);
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a12:	4803      	ldr	r0, [pc, #12]	@ (8001a20 <LCD_Backlight+0x20>)
 8001a14:	f001 fa5b 	bl	8002ece <HAL_GPIO_WritePin>
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	40010800 	.word	0x40010800

08001a24 <LCD_UpdateTemp>:
#include "lcd_temp.h"
#include "LiquidCrystal.h"



void LCD_UpdateTemp(float temperature) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b088      	sub	sp, #32
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
    char num_str[20];
    setCursor(16, 0);
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	2010      	movs	r0, #16
 8001a30:	f7ff fc8e 	bl	8001350 <setCursor>

    if (temperature < 10) {
 8001a34:	4915      	ldr	r1, [pc, #84]	@ (8001a8c <LCD_UpdateTemp+0x68>)
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7ff f9dc 	bl	8000df4 <__aeabi_fcmplt>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00a      	beq.n	8001a58 <LCD_UpdateTemp+0x34>
        sprintf(num_str, " %d", (int) temperature);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff f9fe 	bl	8000e44 <__aeabi_f2iz>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	f107 030c 	add.w	r3, r7, #12
 8001a4e:	4910      	ldr	r1, [pc, #64]	@ (8001a90 <LCD_UpdateTemp+0x6c>)
 8001a50:	4618      	mov	r0, r3
 8001a52:	f005 ff0f 	bl	8007874 <siprintf>
 8001a56:	e009      	b.n	8001a6c <LCD_UpdateTemp+0x48>
    } else {
        sprintf(num_str, "%d", (int) temperature);
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff f9f3 	bl	8000e44 <__aeabi_f2iz>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	f107 030c 	add.w	r3, r7, #12
 8001a64:	490b      	ldr	r1, [pc, #44]	@ (8001a94 <LCD_UpdateTemp+0x70>)
 8001a66:	4618      	mov	r0, r3
 8001a68:	f005 ff04 	bl	8007874 <siprintf>
    }

    print(num_str);
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff fcb5 	bl	80013e0 <print>
    write(0xDF);  // Degree symbol
 8001a76:	20df      	movs	r0, #223	@ 0xdf
 8001a78:	f7ff fceb 	bl	8001452 <write>
    print("C");
 8001a7c:	4806      	ldr	r0, [pc, #24]	@ (8001a98 <LCD_UpdateTemp+0x74>)
 8001a7e:	f7ff fcaf 	bl	80013e0 <print>
}
 8001a82:	bf00      	nop
 8001a84:	3720      	adds	r7, #32
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	41200000 	.word	0x41200000
 8001a90:	08009b1c 	.word	0x08009b1c
 8001a94:	08009b20 	.word	0x08009b20
 8001a98:	08009b24 	.word	0x08009b24

08001a9c <LCD_UpdateSetpt>:

void LCD_UpdateSetpt(uint8_t temp_setpt) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b088      	sub	sp, #32
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
    char num_str[20];
    setCursor(6, 0);
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2006      	movs	r0, #6
 8001aaa:	f7ff fc51 	bl	8001350 <setCursor>

    if (temp_setpt < 10) {
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	2b09      	cmp	r3, #9
 8001ab2:	d807      	bhi.n	8001ac4 <LCD_UpdateSetpt+0x28>
        sprintf(num_str, " %d", temp_setpt);
 8001ab4:	79fa      	ldrb	r2, [r7, #7]
 8001ab6:	f107 030c 	add.w	r3, r7, #12
 8001aba:	490d      	ldr	r1, [pc, #52]	@ (8001af0 <LCD_UpdateSetpt+0x54>)
 8001abc:	4618      	mov	r0, r3
 8001abe:	f005 fed9 	bl	8007874 <siprintf>
 8001ac2:	e006      	b.n	8001ad2 <LCD_UpdateSetpt+0x36>
    } else {
        sprintf(num_str, "%d", temp_setpt);
 8001ac4:	79fa      	ldrb	r2, [r7, #7]
 8001ac6:	f107 030c 	add.w	r3, r7, #12
 8001aca:	490a      	ldr	r1, [pc, #40]	@ (8001af4 <LCD_UpdateSetpt+0x58>)
 8001acc:	4618      	mov	r0, r3
 8001ace:	f005 fed1 	bl	8007874 <siprintf>
    }

    print(num_str);
 8001ad2:	f107 030c 	add.w	r3, r7, #12
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fc82 	bl	80013e0 <print>
    write(0xDF);  // Degree symbol
 8001adc:	20df      	movs	r0, #223	@ 0xdf
 8001ade:	f7ff fcb8 	bl	8001452 <write>
    print("C");
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <LCD_UpdateSetpt+0x5c>)
 8001ae4:	f7ff fc7c 	bl	80013e0 <print>
}
 8001ae8:	bf00      	nop
 8001aea:	3720      	adds	r7, #32
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	08009b1c 	.word	0x08009b1c
 8001af4:	08009b20 	.word	0x08009b20
 8001af8:	08009b24 	.word	0x08009b24

08001afc <LCD_UpdateAirMode>:


void LCD_UpdateAirMode(size_t air_mode) {
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b088      	sub	sp, #32
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
    char heat_str[] = "Heat On";
 8001b04:	4a30      	ldr	r2, [pc, #192]	@ (8001bc8 <LCD_UpdateAirMode+0xcc>)
 8001b06:	f107 0318 	add.w	r3, r7, #24
 8001b0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b0e:	e883 0003 	stmia.w	r3, {r0, r1}
    char ac_str[] = "Cool On";
 8001b12:	4a2e      	ldr	r2, [pc, #184]	@ (8001bcc <LCD_UpdateAirMode+0xd0>)
 8001b14:	f107 0310 	add.w	r3, r7, #16
 8001b18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b1c:	e883 0003 	stmia.w	r3, {r0, r1}
    char off_str[] = "  Off  ";
 8001b20:	4a2b      	ldr	r2, [pc, #172]	@ (8001bd0 <LCD_UpdateAirMode+0xd4>)
 8001b22:	f107 0308 	add.w	r3, r7, #8
 8001b26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b2a:	e883 0003 	stmia.w	r3, {r0, r1}

    if (air_mode == HEAT) {
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d114      	bne.n	8001b5e <LCD_UpdateAirMode+0x62>
        setCursor((LCD_COLS / 2) - strlen(heat_str) / 2,3);
 8001b34:	f107 0318 	add.w	r3, r7, #24
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fb13 	bl	8000164 <strlen>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	085b      	lsrs	r3, r3, #1
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	f1c3 030a 	rsb	r3, r3, #10
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2103      	movs	r1, #3
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff fbff 	bl	8001350 <setCursor>
        print(heat_str);
 8001b52:	f107 0318 	add.w	r3, r7, #24
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fc42 	bl	80013e0 <print>
        print(ac_str);
    } else if (air_mode == OFF) {
        setCursor((LCD_COLS / 2) - strlen(off_str) / 2,3);
        print(off_str);
    }
}
 8001b5c:	e02f      	b.n	8001bbe <LCD_UpdateAirMode+0xc2>
    } else if (air_mode == AC) {
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d114      	bne.n	8001b8e <LCD_UpdateAirMode+0x92>
        setCursor((LCD_COLS / 2) - strlen(ac_str) / 2,3);
 8001b64:	f107 0310 	add.w	r3, r7, #16
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7fe fafb 	bl	8000164 <strlen>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	085b      	lsrs	r3, r3, #1
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	f1c3 030a 	rsb	r3, r3, #10
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2103      	movs	r1, #3
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff fbe7 	bl	8001350 <setCursor>
        print(ac_str);
 8001b82:	f107 0310 	add.w	r3, r7, #16
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7ff fc2a 	bl	80013e0 <print>
}
 8001b8c:	e017      	b.n	8001bbe <LCD_UpdateAirMode+0xc2>
    } else if (air_mode == OFF) {
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b94:	d113      	bne.n	8001bbe <LCD_UpdateAirMode+0xc2>
        setCursor((LCD_COLS / 2) - strlen(off_str) / 2,3);
 8001b96:	f107 0308 	add.w	r3, r7, #8
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe fae2 	bl	8000164 <strlen>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	085b      	lsrs	r3, r3, #1
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	f1c3 030a 	rsb	r3, r3, #10
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	2103      	movs	r1, #3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fbce 	bl	8001350 <setCursor>
        print(off_str);
 8001bb4:	f107 0308 	add.w	r3, r7, #8
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fc11 	bl	80013e0 <print>
}
 8001bbe:	bf00      	nop
 8001bc0:	3720      	adds	r7, #32
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	08009b28 	.word	0x08009b28
 8001bcc:	08009b30 	.word	0x08009b30
 8001bd0:	08009b38 	.word	0x08009b38

08001bd4 <LCD_HVACInit>:

void LCD_HVACInit(TempCtx* temp_ctx) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	@ 0x28
 8001bd8:	af04      	add	r7, sp, #16
 8001bda:	6078      	str	r0, [r7, #4]
    char setpt_str[] = "Setpt:";
 8001bdc:	4a38      	ldr	r2, [pc, #224]	@ (8001cc0 <LCD_HVACInit+0xec>)
 8001bde:	f107 0310 	add.w	r3, r7, #16
 8001be2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001be6:	6018      	str	r0, [r3, #0]
 8001be8:	3304      	adds	r3, #4
 8001bea:	8019      	strh	r1, [r3, #0]
 8001bec:	3302      	adds	r3, #2
 8001bee:	0c0a      	lsrs	r2, r1, #16
 8001bf0:	701a      	strb	r2, [r3, #0]
    char temp_str[] = "T:";
 8001bf2:	4a34      	ldr	r2, [pc, #208]	@ (8001cc4 <LCD_HVACInit+0xf0>)
 8001bf4:	f107 030c 	add.w	r3, r7, #12
 8001bf8:	6812      	ldr	r2, [r2, #0]
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	8019      	strh	r1, [r3, #0]
 8001bfe:	3302      	adds	r3, #2
 8001c00:	0c12      	lsrs	r2, r2, #16
 8001c02:	701a      	strb	r2, [r3, #0]
    char off_str[] = "Off";
 8001c04:	4b30      	ldr	r3, [pc, #192]	@ (8001cc8 <LCD_HVACInit+0xf4>)
 8001c06:	60bb      	str	r3, [r7, #8]

    LiquidCrystal(GPIOB, LCD_RS_Pin, 255, LCD_E_Pin,
 8001c08:	2380      	movs	r3, #128	@ 0x80
 8001c0a:	9303      	str	r3, [sp, #12]
 8001c0c:	2340      	movs	r3, #64	@ 0x40
 8001c0e:	9302      	str	r3, [sp, #8]
 8001c10:	2320      	movs	r3, #32
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	2310      	movs	r3, #16
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c1c:	22ff      	movs	r2, #255	@ 0xff
 8001c1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c22:	482a      	ldr	r0, [pc, #168]	@ (8001ccc <LCD_HVACInit+0xf8>)
 8001c24:	f7ff f954 	bl	8000ed0 <LiquidCrystal>
		  LCD_D7_Pin, LCD_D6_Pin, LCD_D5_Pin, LCD_D4_Pin);
    HAL_Delay(5);
 8001c28:	2005      	movs	r0, #5
 8001c2a:	f000 fdef 	bl	800280c <HAL_Delay>

    // Setpt
    setCursor(0, 0);
 8001c2e:	2100      	movs	r1, #0
 8001c30:	2000      	movs	r0, #0
 8001c32:	f7ff fb8d 	bl	8001350 <setCursor>
    print(setpt_str);
 8001c36:	f107 0310 	add.w	r3, r7, #16
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fbd0 	bl	80013e0 <print>

    // Temp
    setCursor(14, 0);
 8001c40:	2100      	movs	r1, #0
 8001c42:	200e      	movs	r0, #14
 8001c44:	f7ff fb84 	bl	8001350 <setCursor>
    print(temp_str);
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fbc7 	bl	80013e0 <print>

    // Air mode
    setCursor((LCD_COLS / 2) - strlen(off_str) / 2, 3);
 8001c52:	f107 0308 	add.w	r3, r7, #8
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe fa84 	bl	8000164 <strlen>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	085b      	lsrs	r3, r3, #1
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	f1c3 030a 	rsb	r3, r3, #10
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2103      	movs	r1, #3
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff fb70 	bl	8001350 <setCursor>
    print(off_str);
 8001c70:	f107 0308 	add.w	r3, r7, #8
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff fbb3 	bl	80013e0 <print>

    LCD_Backlight(ENABLE);
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	f7ff fec0 	bl	8001a00 <LCD_Backlight>
    HVAC_Report(temp_ctx->temperature, temp_ctx->temp_setpt); /* Initial report */
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff f903 	bl	8000e90 <__aeabi_f2uiz>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	7a1b      	ldrb	r3, [r3, #8]
 8001c92:	4619      	mov	r1, r3
 8001c94:	4610      	mov	r0, r2
 8001c96:	f000 fc37 	bl	8002508 <HVAC_Report>

    LCD_UpdateTemp(temp_ctx->temperature);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7ff fec0 	bl	8001a24 <LCD_UpdateTemp>
    LCD_UpdateSetpt(temp_ctx->temp_setpt);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	7a1b      	ldrb	r3, [r3, #8]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fef7 	bl	8001a9c <LCD_UpdateSetpt>
    LCD_UpdateAirMode(temp_ctx->air_mode);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff ff22 	bl	8001afc <LCD_UpdateAirMode>
}
 8001cb8:	bf00      	nop
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	08009b40 	.word	0x08009b40
 8001cc4:	08009b48 	.word	0x08009b48
 8001cc8:	0066664f 	.word	0x0066664f
 8001ccc:	40010c00 	.word	0x40010c00

08001cd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cd0:	b5b0      	push	{r4, r5, r7, lr}
 8001cd2:	b08c      	sub	sp, #48	@ 0x30
 8001cd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cd6:	f000 fd37 	bl	8002748 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001cda:	f000 f8ad 	bl	8001e38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cde:	f7ff fd8f 	bl	8001800 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001ce2:	f000 f9cd 	bl	8002080 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001ce6:	f7ff fe0d 	bl	8001904 <MX_I2C1_Init>
  MX_RTC_Init();
 8001cea:	f000 f959 	bl	8001fa0 <MX_RTC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001cee:	f000 f900 	bl	8001ef2 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  myLoRa = newLoRa();
 8001cf2:	4c34      	ldr	r4, [pc, #208]	@ (8001dc4 <main+0xf4>)
 8001cf4:	463b      	mov	r3, r7
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f004 fb4b 	bl	8006392 <newLoRa>
 8001cfc:	4625      	mov	r5, r4
 8001cfe:	463c      	mov	r4, r7
 8001d00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d08:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001d0c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  myLoRa.hSPIx = &hspi1;
 8001d10:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc4 <main+0xf4>)
 8001d12:	4a2d      	ldr	r2, [pc, #180]	@ (8001dc8 <main+0xf8>)
 8001d14:	619a      	str	r2, [r3, #24]
  myLoRa.CS_port = GPIOB;
 8001d16:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc4 <main+0xf4>)
 8001d18:	4a2c      	ldr	r2, [pc, #176]	@ (8001dcc <main+0xfc>)
 8001d1a:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin = GPIO_PIN_0;
 8001d1c:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <main+0xf4>)
 8001d1e:	2201      	movs	r2, #1
 8001d20:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port = GPIOB;
 8001d22:	4b28      	ldr	r3, [pc, #160]	@ (8001dc4 <main+0xf4>)
 8001d24:	4a29      	ldr	r2, [pc, #164]	@ (8001dcc <main+0xfc>)
 8001d26:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin = GPIO_PIN_1;
 8001d28:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <main+0xf4>)
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port = GPIOB;
 8001d2e:	4b25      	ldr	r3, [pc, #148]	@ (8001dc4 <main+0xf4>)
 8001d30:	4a26      	ldr	r2, [pc, #152]	@ (8001dcc <main+0xfc>)
 8001d32:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin = GPIO_PIN_10;
 8001d34:	4b23      	ldr	r3, [pc, #140]	@ (8001dc4 <main+0xf4>)
 8001d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d3a:	829a      	strh	r2, [r3, #20]


  while (LoRa_init(&myLoRa) != LORA_OK) {
 8001d3c:	bf00      	nop
 8001d3e:	4821      	ldr	r0, [pc, #132]	@ (8001dc4 <main+0xf4>)
 8001d40:	f004 feb3 	bl	8006aaa <LoRa_init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2bc8      	cmp	r3, #200	@ 0xc8
 8001d48:	d1f9      	bne.n	8001d3e <main+0x6e>
  }
  LoRa_stat = 1;
 8001d4a:	4b21      	ldr	r3, [pc, #132]	@ (8001dd0 <main+0x100>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	801a      	strh	r2, [r3, #0]
  LoRa_startReceiving(&myLoRa);
 8001d50:	481c      	ldr	r0, [pc, #112]	@ (8001dc4 <main+0xf4>)
 8001d52:	f004 fe2e 	bl	80069b2 <LoRa_startReceiving>

  /* Fresh starting below */
  TempCtx_Init(&temp_ctx);
 8001d56:	481f      	ldr	r0, [pc, #124]	@ (8001dd4 <main+0x104>)
 8001d58:	f000 fba2 	bl	80024a0 <TempCtx_Init>
  LCD_HVACInit(&temp_ctx);
 8001d5c:	481d      	ldr	r0, [pc, #116]	@ (8001dd4 <main+0x104>)
 8001d5e:	f7ff ff39 	bl	8001bd4 <LCD_HVACInit>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (rx_ready) {
 8001d62:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <main+0x108>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d009      	beq.n	8001d80 <main+0xb0>
		  Task_ExecuteCommands();
 8001d6c:	f000 f84c 	bl	8001e08 <Task_ExecuteCommands>
		  rx_ready = 0;
 8001d70:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <main+0x108>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]
		  memset(RxBuffer, 0, sizeof(RxBuffer));
 8001d76:	2210      	movs	r2, #16
 8001d78:	2100      	movs	r1, #0
 8001d7a:	4818      	ldr	r0, [pc, #96]	@ (8001ddc <main+0x10c>)
 8001d7c:	f005 fddd 	bl	800793a <memset>
	  }
	  if (HAL_GetTick() - temp_ctx.alarm_update >= ALARM_FIRE_INTERVAL) {
 8001d80:	f000 fd3a 	bl	80027f8 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <main+0x104>)
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	f643 325f 	movw	r2, #15199	@ 0x3b5f
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d906      	bls.n	8001da2 <main+0xd2>
		  Task_ExecuteAlarm();
 8001d94:	f000 f824 	bl	8001de0 <Task_ExecuteAlarm>
		  temp_ctx.alarm_update = HAL_GetTick();
 8001d98:	f000 fd2e 	bl	80027f8 <HAL_GetTick>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <main+0x104>)
 8001da0:	60d3      	str	r3, [r2, #12]
	  }
	  if (HAL_GetTick() - temp_ctx.temp_update >= TEMP_UPDATE_INTERVAL) {
 8001da2:	f000 fd29 	bl	80027f8 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <main+0x104>)
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001db2:	d3d6      	bcc.n	8001d62 <main+0x92>
		  Task_ExecuteTemperatureChange();
 8001db4:	f000 f81e 	bl	8001df4 <Task_ExecuteTemperatureChange>
		  temp_ctx.temp_update = HAL_GetTick();
 8001db8:	f000 fd1e 	bl	80027f8 <HAL_GetTick>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	4a05      	ldr	r2, [pc, #20]	@ (8001dd4 <main+0x104>)
 8001dc0:	6113      	str	r3, [r2, #16]
	  if (rx_ready) {
 8001dc2:	e7ce      	b.n	8001d62 <main+0x92>
 8001dc4:	2000026c 	.word	0x2000026c
 8001dc8:	200002dc 	.word	0x200002dc
 8001dcc:	40010c00 	.word	0x40010c00
 8001dd0:	20000298 	.word	0x20000298
 8001dd4:	200002b0 	.word	0x200002b0
 8001dd8:	200002ac 	.word	0x200002ac
 8001ddc:	2000029c 	.word	0x2000029c

08001de0 <Task_ExecuteAlarm>:
	  }
  }
  /* USER CODE END 3 */
}

void Task_ExecuteAlarm(void) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
	EnterStopMode(&temp_ctx);
 8001de4:	4802      	ldr	r0, [pc, #8]	@ (8001df0 <Task_ExecuteAlarm+0x10>)
 8001de6:	f000 fc2d 	bl	8002644 <EnterStopMode>
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	200002b0 	.word	0x200002b0

08001df4 <Task_ExecuteTemperatureChange>:

void Task_ExecuteTemperatureChange(void) {
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
	HVAC_TempChange(&temp_ctx);
 8001df8:	4802      	ldr	r0, [pc, #8]	@ (8001e04 <Task_ExecuteTemperatureChange+0x10>)
 8001dfa:	f000 fba7 	bl	800254c <HVAC_TempChange>
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200002b0 	.word	0x200002b0

08001e08 <Task_ExecuteCommands>:

void Task_ExecuteCommands(void) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
	char command[16];
	if (ValidateCommand(RxBuffer, command))
 8001e0e:	463b      	mov	r3, r7
 8001e10:	4619      	mov	r1, r3
 8001e12:	4807      	ldr	r0, [pc, #28]	@ (8001e30 <Task_ExecuteCommands+0x28>)
 8001e14:	f7ff fc50 	bl	80016b8 <ValidateCommand>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d004      	beq.n	8001e28 <Task_ExecuteCommands+0x20>
		Parse_Command(command, &temp_ctx);
 8001e1e:	463b      	mov	r3, r7
 8001e20:	4904      	ldr	r1, [pc, #16]	@ (8001e34 <Task_ExecuteCommands+0x2c>)
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff fbf2 	bl	800160c <Parse_Command>
}
 8001e28:	bf00      	nop
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	2000029c 	.word	0x2000029c
 8001e34:	200002b0 	.word	0x200002b0

08001e38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b094      	sub	sp, #80	@ 0x50
 8001e3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e3e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e42:	2228      	movs	r2, #40	@ 0x28
 8001e44:	2100      	movs	r1, #0
 8001e46:	4618      	mov	r0, r3
 8001e48:	f005 fd77 	bl	800793a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	2200      	movs	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	605a      	str	r2, [r3, #4]
 8001e56:	609a      	str	r2, [r3, #8]
 8001e58:	60da      	str	r2, [r3, #12]
 8001e5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001e68:	2309      	movs	r3, #9
 8001e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e72:	2300      	movs	r3, #0
 8001e74:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e76:	2301      	movs	r3, #1
 8001e78:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e82:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e88:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e92:	4618      	mov	r0, r3
 8001e94:	f002 f8c6 	bl	8004024 <HAL_RCC_OscConfig>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001e9e:	f000 f879 	bl	8001f94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ea2:	230f      	movs	r3, #15
 8001ea4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001eb2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2102      	movs	r1, #2
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f002 fb32 	bl	8004528 <HAL_RCC_ClockConfig>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001eca:	f000 f863 	bl	8001f94 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001ed2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ed6:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	4618      	mov	r0, r3
 8001edc:	f002 fcb2 	bl	8004844 <HAL_RCCEx_PeriphCLKConfig>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001ee6:	f000 f855 	bl	8001f94 <Error_Handler>
  }
}
 8001eea:	bf00      	nop
 8001eec:	3750      	adds	r7, #80	@ 0x50
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	af00      	add	r7, sp, #0
  /* SPI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	2100      	movs	r1, #0
 8001efa:	2023      	movs	r0, #35	@ 0x23
 8001efc:	f000 fd9d 	bl	8002a3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001f00:	2023      	movs	r0, #35	@ 0x23
 8001f02:	f000 fdb6 	bl	8002a72 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2100      	movs	r1, #0
 8001f0a:	2028      	movs	r0, #40	@ 0x28
 8001f0c:	f000 fd95 	bl	8002a3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f10:	2028      	movs	r0, #40	@ 0x28
 8001f12:	f000 fdae 	bl	8002a72 <HAL_NVIC_EnableIRQ>
  /* RTC_Alarm_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2100      	movs	r1, #0
 8001f1a:	2029      	movs	r0, #41	@ 0x29
 8001f1c:	f000 fd8d 	bl	8002a3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001f20:	2029      	movs	r0, #41	@ 0x29
 8001f22:	f000 fda6 	bl	8002a72 <HAL_NVIC_EnableIRQ>
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */


void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
	/* Resume clock and tick */
	SystemClock_Config();
 8001f32:	f7ff ff81 	bl	8001e38 <SystemClock_Config>
	HAL_ResumeTick();
 8001f36:	f000 fc9b 	bl	8002870 <HAL_ResumeTick>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == DIO0_Pin) {
 8001f4e:	88fb      	ldrh	r3, [r7, #6]
 8001f50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f54:	d112      	bne.n	8001f7c <HAL_GPIO_EXTI_Callback+0x38>
		LoRa_receive(&myLoRa, RxBuffer, 16);
 8001f56:	2210      	movs	r2, #16
 8001f58:	490a      	ldr	r1, [pc, #40]	@ (8001f84 <HAL_GPIO_EXTI_Callback+0x40>)
 8001f5a:	480b      	ldr	r0, [pc, #44]	@ (8001f88 <HAL_GPIO_EXTI_Callback+0x44>)
 8001f5c:	f004 fd35 	bl	80069ca <LoRa_receive>
		rx_ready = 1;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	@ (8001f8c <HAL_GPIO_EXTI_Callback+0x48>)
 8001f62:	2201      	movs	r2, #1
 8001f64:	701a      	strb	r2, [r3, #0]
		if (temp_ctx.rtc_alarm_fired) {
 8001f66:	4b0a      	ldr	r3, [pc, #40]	@ (8001f90 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001f68:	7d1b      	ldrb	r3, [r3, #20]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d006      	beq.n	8001f7c <HAL_GPIO_EXTI_Callback+0x38>
			SystemClock_Config();
 8001f6e:	f7ff ff63 	bl	8001e38 <SystemClock_Config>
			HAL_ResumeTick();
 8001f72:	f000 fc7d 	bl	8002870 <HAL_ResumeTick>
			temp_ctx.rtc_alarm_fired = 0;
 8001f76:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	751a      	strb	r2, [r3, #20]
		}
	}
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	2000029c 	.word	0x2000029c
 8001f88:	2000026c 	.word	0x2000026c
 8001f8c:	200002ac 	.word	0x200002ac
 8001f90:	200002b0 	.word	0x200002b0

08001f94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <Error_Handler+0x8>

08001fa0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_DateTypeDef DateToUpdate = {0};
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
  RTC_AlarmTypeDef sAlarm = {0};
 8001faa:	1d3b      	adds	r3, r7, #4
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002030 <MX_RTC_Init+0x90>)
 8001fb4:	4a1f      	ldr	r2, [pc, #124]	@ (8002034 <MX_RTC_Init+0x94>)
 8001fb6:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8002030 <MX_RTC_Init+0x90>)
 8001fba:	f04f 32ff 	mov.w	r2, #4294967295
 8001fbe:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8001fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <MX_RTC_Init+0x90>)
 8001fc2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fc6:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001fc8:	4819      	ldr	r0, [pc, #100]	@ (8002030 <MX_RTC_Init+0x90>)
 8001fca:	f002 fda7 	bl	8004b1c <HAL_RTC_Init>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_RTC_Init+0x38>
  {
    Error_Handler();
 8001fd4:	f7ff ffde 	bl	8001f94 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	733b      	strb	r3, [r7, #12]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	737b      	strb	r3, [r7, #13]
  DateToUpdate.Date = 0x1;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	73bb      	strb	r3, [r7, #14]
  DateToUpdate.Year = 0x0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	73fb      	strb	r3, [r7, #15]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8001fe8:	f107 030c 	add.w	r3, r7, #12
 8001fec:	2201      	movs	r2, #1
 8001fee:	4619      	mov	r1, r3
 8001ff0:	480f      	ldr	r0, [pc, #60]	@ (8002030 <MX_RTC_Init+0x90>)
 8001ff2:	f002 fef7 	bl	8004de4 <HAL_RTC_SetDate>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001ffc:	f7ff ffca 	bl	8001f94 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002000:	2300      	movs	r3, #0
 8002002:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002004:	2300      	movs	r3, #0
 8002006:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002008:	2300      	movs	r3, #0
 800200a:	71bb      	strb	r3, [r7, #6]
  sAlarm.Alarm = RTC_ALARM_A;
 800200c:	2300      	movs	r3, #0
 800200e:	60bb      	str	r3, [r7, #8]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002010:	1d3b      	adds	r3, r7, #4
 8002012:	2201      	movs	r2, #1
 8002014:	4619      	mov	r1, r3
 8002016:	4806      	ldr	r0, [pc, #24]	@ (8002030 <MX_RTC_Init+0x90>)
 8002018:	f002 ff9a 	bl	8004f50 <HAL_RTC_SetAlarm_IT>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_RTC_Init+0x86>
  {
    Error_Handler();
 8002022:	f7ff ffb7 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	200002c8 	.word	0x200002c8
 8002034:	40002800 	.word	0x40002800

08002038 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a0b      	ldr	r2, [pc, #44]	@ (8002074 <HAL_RTC_MspInit+0x3c>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d110      	bne.n	800206c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800204a:	f001 ffad 	bl	8003fa8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800204e:	4b0a      	ldr	r3, [pc, #40]	@ (8002078 <HAL_RTC_MspInit+0x40>)
 8002050:	69db      	ldr	r3, [r3, #28]
 8002052:	4a09      	ldr	r2, [pc, #36]	@ (8002078 <HAL_RTC_MspInit+0x40>)
 8002054:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002058:	61d3      	str	r3, [r2, #28]
 800205a:	4b07      	ldr	r3, [pc, #28]	@ (8002078 <HAL_RTC_MspInit+0x40>)
 800205c:	69db      	ldr	r3, [r3, #28]
 800205e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002062:	60fb      	str	r3, [r7, #12]
 8002064:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002066:	4b05      	ldr	r3, [pc, #20]	@ (800207c <HAL_RTC_MspInit+0x44>)
 8002068:	2201      	movs	r2, #1
 800206a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800206c:	bf00      	nop
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40002800 	.word	0x40002800
 8002078:	40021000 	.word	0x40021000
 800207c:	4242043c 	.word	0x4242043c

08002080 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002084:	4b17      	ldr	r3, [pc, #92]	@ (80020e4 <MX_SPI1_Init+0x64>)
 8002086:	4a18      	ldr	r2, [pc, #96]	@ (80020e8 <MX_SPI1_Init+0x68>)
 8002088:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800208a:	4b16      	ldr	r3, [pc, #88]	@ (80020e4 <MX_SPI1_Init+0x64>)
 800208c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002090:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002092:	4b14      	ldr	r3, [pc, #80]	@ (80020e4 <MX_SPI1_Init+0x64>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <MX_SPI1_Init+0x64>)
 800209a:	2200      	movs	r2, #0
 800209c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800209e:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020a4:	4b0f      	ldr	r3, [pc, #60]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80020b2:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020b4:	2210      	movs	r2, #16
 80020b6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020b8:	4b0a      	ldr	r3, [pc, #40]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020be:	4b09      	ldr	r3, [pc, #36]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c4:	4b07      	ldr	r3, [pc, #28]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80020ca:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020cc:	220a      	movs	r2, #10
 80020ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020d0:	4804      	ldr	r0, [pc, #16]	@ (80020e4 <MX_SPI1_Init+0x64>)
 80020d2:	f003 fac1 	bl	8005658 <HAL_SPI_Init>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80020dc:	f7ff ff5a 	bl	8001f94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	200002dc 	.word	0x200002dc
 80020e8:	40013000 	.word	0x40013000

080020ec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b088      	sub	sp, #32
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f4:	f107 0310 	add.w	r3, r7, #16
 80020f8:	2200      	movs	r2, #0
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	605a      	str	r2, [r3, #4]
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a1b      	ldr	r2, [pc, #108]	@ (8002174 <HAL_SPI_MspInit+0x88>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d12f      	bne.n	800216c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800210c:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <HAL_SPI_MspInit+0x8c>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	4a19      	ldr	r2, [pc, #100]	@ (8002178 <HAL_SPI_MspInit+0x8c>)
 8002112:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002116:	6193      	str	r3, [r2, #24]
 8002118:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <HAL_SPI_MspInit+0x8c>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002124:	4b14      	ldr	r3, [pc, #80]	@ (8002178 <HAL_SPI_MspInit+0x8c>)
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	4a13      	ldr	r2, [pc, #76]	@ (8002178 <HAL_SPI_MspInit+0x8c>)
 800212a:	f043 0304 	orr.w	r3, r3, #4
 800212e:	6193      	str	r3, [r2, #24]
 8002130:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HAL_SPI_MspInit+0x8c>)
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	f003 0304 	and.w	r3, r3, #4
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800213c:	23a0      	movs	r3, #160	@ 0xa0
 800213e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002148:	f107 0310 	add.w	r3, r7, #16
 800214c:	4619      	mov	r1, r3
 800214e:	480b      	ldr	r0, [pc, #44]	@ (800217c <HAL_SPI_MspInit+0x90>)
 8002150:	f000 fd22 	bl	8002b98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002154:	2340      	movs	r3, #64	@ 0x40
 8002156:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002158:	2300      	movs	r3, #0
 800215a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002160:	f107 0310 	add.w	r3, r7, #16
 8002164:	4619      	mov	r1, r3
 8002166:	4805      	ldr	r0, [pc, #20]	@ (800217c <HAL_SPI_MspInit+0x90>)
 8002168:	f000 fd16 	bl	8002b98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800216c:	bf00      	nop
 800216e:	3720      	adds	r7, #32
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40013000 	.word	0x40013000
 8002178:	40021000 	.word	0x40021000
 800217c:	40010800 	.word	0x40010800

08002180 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <HAL_MspInit+0x5c>)
 8002188:	699b      	ldr	r3, [r3, #24]
 800218a:	4a14      	ldr	r2, [pc, #80]	@ (80021dc <HAL_MspInit+0x5c>)
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	6193      	str	r3, [r2, #24]
 8002192:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <HAL_MspInit+0x5c>)
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	60bb      	str	r3, [r7, #8]
 800219c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800219e:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <HAL_MspInit+0x5c>)
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	4a0e      	ldr	r2, [pc, #56]	@ (80021dc <HAL_MspInit+0x5c>)
 80021a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021a8:	61d3      	str	r3, [r2, #28]
 80021aa:	4b0c      	ldr	r3, [pc, #48]	@ (80021dc <HAL_MspInit+0x5c>)
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b2:	607b      	str	r3, [r7, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021b6:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <HAL_MspInit+0x60>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021ca:	60fb      	str	r3, [r7, #12]
 80021cc:	4a04      	ldr	r2, [pc, #16]	@ (80021e0 <HAL_MspInit+0x60>)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	40021000 	.word	0x40021000
 80021e0:	40010000 	.word	0x40010000

080021e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021e8:	bf00      	nop
 80021ea:	e7fd      	b.n	80021e8 <NMI_Handler+0x4>

080021ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f0:	bf00      	nop
 80021f2:	e7fd      	b.n	80021f0 <HardFault_Handler+0x4>

080021f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021f8:	bf00      	nop
 80021fa:	e7fd      	b.n	80021f8 <MemManage_Handler+0x4>

080021fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002200:	bf00      	nop
 8002202:	e7fd      	b.n	8002200 <BusFault_Handler+0x4>

08002204 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002208:	bf00      	nop
 800220a:	e7fd      	b.n	8002208 <UsageFault_Handler+0x4>

0800220c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr

08002230 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002234:	f000 face 	bl	80027d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}

0800223c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002240:	4802      	ldr	r0, [pc, #8]	@ (800224c <SPI1_IRQHandler+0x10>)
 8002242:	f003 fe93 	bl	8005f6c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200002dc 	.word	0x200002dc

08002250 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8002254:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002258:	f000 fe52 	bl	8002f00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800225c:	bf00      	nop
 800225e:	bd80      	pop	{r7, pc}

08002260 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <RTC_Alarm_IRQHandler+0x10>)
 8002266:	f002 ff2b 	bl	80050c0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200002c8 	.word	0x200002c8

08002274 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return 1;
 8002278:	2301      	movs	r3, #1
}
 800227a:	4618      	mov	r0, r3
 800227c:	46bd      	mov	sp, r7
 800227e:	bc80      	pop	{r7}
 8002280:	4770      	bx	lr

08002282 <_kill>:

int _kill(int pid, int sig)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
 800228a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800228c:	f005 fba8 	bl	80079e0 <__errno>
 8002290:	4603      	mov	r3, r0
 8002292:	2216      	movs	r2, #22
 8002294:	601a      	str	r2, [r3, #0]
  return -1;
 8002296:	f04f 33ff 	mov.w	r3, #4294967295
}
 800229a:	4618      	mov	r0, r3
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <_exit>:

void _exit (int status)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022aa:	f04f 31ff 	mov.w	r1, #4294967295
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff ffe7 	bl	8002282 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <_exit+0x12>

080022b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c4:	2300      	movs	r3, #0
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	e00a      	b.n	80022e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022ca:	f3af 8000 	nop.w
 80022ce:	4601      	mov	r1, r0
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	1c5a      	adds	r2, r3, #1
 80022d4:	60ba      	str	r2, [r7, #8]
 80022d6:	b2ca      	uxtb	r2, r1
 80022d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	3301      	adds	r3, #1
 80022de:	617b      	str	r3, [r7, #20]
 80022e0:	697a      	ldr	r2, [r7, #20]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	dbf0      	blt.n	80022ca <_read+0x12>
  }

  return len;
 80022e8:	687b      	ldr	r3, [r7, #4]
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	3718      	adds	r7, #24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}

080022f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b086      	sub	sp, #24
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
 8002302:	e009      	b.n	8002318 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	60ba      	str	r2, [r7, #8]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	3301      	adds	r3, #1
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	429a      	cmp	r2, r3
 800231e:	dbf1      	blt.n	8002304 <_write+0x12>
  }
  return len;
 8002320:	687b      	ldr	r3, [r7, #4]
}
 8002322:	4618      	mov	r0, r3
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <_close>:

int _close(int file)
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002350:	605a      	str	r2, [r3, #4]
  return 0;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	bc80      	pop	{r7}
 800235c:	4770      	bx	lr

0800235e <_isatty>:

int _isatty(int file)
{
 800235e:	b480      	push	{r7}
 8002360:	b083      	sub	sp, #12
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002366:	2301      	movs	r3, #1
}
 8002368:	4618      	mov	r0, r3
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr

08002372 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002372:	b480      	push	{r7}
 8002374:	b085      	sub	sp, #20
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3714      	adds	r7, #20
 8002384:	46bd      	mov	sp, r7
 8002386:	bc80      	pop	{r7}
 8002388:	4770      	bx	lr
	...

0800238c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002394:	4a14      	ldr	r2, [pc, #80]	@ (80023e8 <_sbrk+0x5c>)
 8002396:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <_sbrk+0x60>)
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023a0:	4b13      	ldr	r3, [pc, #76]	@ (80023f0 <_sbrk+0x64>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d102      	bne.n	80023ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023a8:	4b11      	ldr	r3, [pc, #68]	@ (80023f0 <_sbrk+0x64>)
 80023aa:	4a12      	ldr	r2, [pc, #72]	@ (80023f4 <_sbrk+0x68>)
 80023ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <_sbrk+0x64>)
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4413      	add	r3, r2
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d207      	bcs.n	80023cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023bc:	f005 fb10 	bl	80079e0 <__errno>
 80023c0:	4603      	mov	r3, r0
 80023c2:	220c      	movs	r2, #12
 80023c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023c6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ca:	e009      	b.n	80023e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023cc:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <_sbrk+0x64>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023d2:	4b07      	ldr	r3, [pc, #28]	@ (80023f0 <_sbrk+0x64>)
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4413      	add	r3, r2
 80023da:	4a05      	ldr	r2, [pc, #20]	@ (80023f0 <_sbrk+0x64>)
 80023dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023de:	68fb      	ldr	r3, [r7, #12]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	20005000 	.word	0x20005000
 80023ec:	00000400 	.word	0x00000400
 80023f0:	20000334 	.word	0x20000334
 80023f4:	20000490 	.word	0x20000490

080023f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr

08002404 <HVAC_Heat>:
void HVAC_TempChange(TempCtx* temp_ctx);
uint8_t IncrementTempSetpt(TempCtx* temp_ctx);
uint8_t DecrementTempSetpt(TempCtx* temp_ctx);
void EnterStopMode(TempCtx* temp_ctx);

__STATIC_INLINE void HVAC_Heat(size_t PIN_TYPE) {
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(HEAT_GPIO_PORT, HEAT_GPIO_PIN, PIN_TYPE);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	461a      	mov	r2, r3
 8002412:	2102      	movs	r1, #2
 8002414:	4803      	ldr	r0, [pc, #12]	@ (8002424 <HVAC_Heat+0x20>)
 8002416:	f000 fd5a 	bl	8002ece <HAL_GPIO_WritePin>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40010800 	.word	0x40010800

08002428 <HVAC_AC>:

__STATIC_INLINE void HVAC_AC(size_t PIN_TYPE) {
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(AC_GPIO_PORT, AC_GPIO_PIN, PIN_TYPE);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	461a      	mov	r2, r3
 8002436:	2104      	movs	r1, #4
 8002438:	4803      	ldr	r0, [pc, #12]	@ (8002448 <HVAC_AC+0x20>)
 800243a:	f000 fd48 	bl	8002ece <HAL_GPIO_WritePin>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40010800 	.word	0x40010800

0800244c <HVAC_GetACPinState>:

__STATIC_INLINE GPIO_PinState HVAC_GetACPinState(void) {
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(AC_GPIO_PORT, AC_GPIO_PIN);
 8002450:	2104      	movs	r1, #4
 8002452:	4803      	ldr	r0, [pc, #12]	@ (8002460 <HVAC_GetACPinState+0x14>)
 8002454:	f000 fd24 	bl	8002ea0 <HAL_GPIO_ReadPin>
 8002458:	4603      	mov	r3, r0
}
 800245a:	4618      	mov	r0, r3
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40010800 	.word	0x40010800

08002464 <HVAC_GetHeatPinState>:

__STATIC_INLINE GPIO_PinState HVAC_GetHeatPinState(void) {
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(HEAT_GPIO_PORT, HEAT_GPIO_PIN);
 8002468:	2102      	movs	r1, #2
 800246a:	4803      	ldr	r0, [pc, #12]	@ (8002478 <HVAC_GetHeatPinState+0x14>)
 800246c:	f000 fd18 	bl	8002ea0 <HAL_GPIO_ReadPin>
 8002470:	4603      	mov	r3, r0
}
 8002472:	4618      	mov	r0, r3
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	40010800 	.word	0x40010800

0800247c <LCD_Backlight>:
__STATIC_INLINE void LCD_Backlight(GPIO_PinState pin) {
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, LCD_BACKLIGHT_Pin, pin);
 8002486:	79fb      	ldrb	r3, [r7, #7]
 8002488:	461a      	mov	r2, r3
 800248a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800248e:	4803      	ldr	r0, [pc, #12]	@ (800249c <LCD_Backlight+0x20>)
 8002490:	f000 fd1d 	bl	8002ece <HAL_GPIO_WritePin>
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40010800 	.word	0x40010800

080024a0 <TempCtx_Init>:
#include <Si7021_driver.h>
#include <LoRa.h>
#include <rtc.h>


void TempCtx_Init(TempCtx* temp_ctx) {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
	temp_ctx->air_mode = OFF;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f04f 32ff 	mov.w	r2, #4294967295
 80024ae:	601a      	str	r2, [r3, #0]
	temp_ctx->temperature = HVAC_ReadTemp();
 80024b0:	f000 f81e 	bl	80024f0 <HVAC_ReadTemp>
 80024b4:	4602      	mov	r2, r0
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	605a      	str	r2, [r3, #4]
	temp_ctx->temp_setpt = 20;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2214      	movs	r2, #20
 80024be:	721a      	strb	r2, [r3, #8]
	temp_ctx->alarm_update = 0;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	60da      	str	r2, [r3, #12]
	temp_ctx->temp_update = 0;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	611a      	str	r2, [r3, #16]

	HVAC_Report((int) temp_ctx->temperature,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fe fcb7 	bl	8000e44 <__aeabi_f2iz>
 80024d6:	4603      	mov	r3, r0
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	7a1b      	ldrb	r3, [r3, #8]
 80024de:	4619      	mov	r1, r3
 80024e0:	4610      	mov	r0, r2
 80024e2:	f000 f811 	bl	8002508 <HVAC_Report>
			temp_ctx->temp_setpt);
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <HVAC_ReadTemp>:

float HVAC_ReadTemp(void) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
	static float temperature = 0;
	r_single_Si7021(&temperature, Temperature);
 80024f4:	2101      	movs	r1, #1
 80024f6:	4803      	ldr	r0, [pc, #12]	@ (8002504 <HVAC_ReadTemp+0x14>)
 80024f8:	f004 fc12 	bl	8006d20 <r_single_Si7021>

	return temperature;
 80024fc:	4b01      	ldr	r3, [pc, #4]	@ (8002504 <HVAC_ReadTemp+0x14>)
 80024fe:	681b      	ldr	r3, [r3, #0]
}
 8002500:	4618      	mov	r0, r3
 8002502:	bd80      	pop	{r7, pc}
 8002504:	20000338 	.word	0x20000338

08002508 <HVAC_Report>:

void HVAC_Report(uint8_t temp, uint8_t temp_setpt) {
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	460a      	mov	r2, r1
 8002512:	71fb      	strb	r3, [r7, #7]
 8002514:	4613      	mov	r3, r2
 8002516:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[8];
	snprintf((char*) buf, 8, "%d", (temp << 8) | temp_setpt);
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	021a      	lsls	r2, r3, #8
 800251c:	79bb      	ldrb	r3, [r7, #6]
 800251e:	4313      	orrs	r3, r2
 8002520:	f107 0008 	add.w	r0, r7, #8
 8002524:	4a07      	ldr	r2, [pc, #28]	@ (8002544 <HVAC_Report+0x3c>)
 8002526:	2108      	movs	r1, #8
 8002528:	f005 f970 	bl	800780c <sniprintf>
	LoRa_transmit(&myLoRa, buf, 8, 2000);
 800252c:	f107 0108 	add.w	r1, r7, #8
 8002530:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002534:	2208      	movs	r2, #8
 8002536:	4804      	ldr	r0, [pc, #16]	@ (8002548 <HVAC_Report+0x40>)
 8002538:	f004 f9e3 	bl	8006902 <LoRa_transmit>
}
 800253c:	bf00      	nop
 800253e:	3710      	adds	r7, #16
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	08009b4c 	.word	0x08009b4c
 8002548:	2000026c 	.word	0x2000026c

0800254c <HVAC_TempChange>:

void HVAC_TempChange(TempCtx* temp_ctx) {
 800254c:	b590      	push	{r4, r7, lr}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
	switch (temp_ctx->air_mode) {
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800255c:	d067      	beq.n	800262e <HVAC_TempChange+0xe2>
 800255e:	2b00      	cmp	r3, #0
 8002560:	d033      	beq.n	80025ca <HVAC_TempChange+0x7e>
 8002562:	2b01      	cmp	r3, #1
 8002564:	d16a      	bne.n	800263c <HVAC_TempChange+0xf0>
		case AC:
			HVAC_Heat(FREE);
 8002566:	2000      	movs	r0, #0
 8002568:	f7ff ff4c 	bl	8002404 <HVAC_Heat>
			if (temp_ctx->temperature > temp_ctx->temp_setpt + DEADZONE) {
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685c      	ldr	r4, [r3, #4]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	7a1b      	ldrb	r3, [r3, #8]
 8002574:	3301      	adds	r3, #1
 8002576:	4618      	mov	r0, r3
 8002578:	f7fe fb9a 	bl	8000cb0 <__aeabi_i2f>
 800257c:	4603      	mov	r3, r0
 800257e:	4619      	mov	r1, r3
 8002580:	4620      	mov	r0, r4
 8002582:	f7fe fc55 	bl	8000e30 <__aeabi_fcmpgt>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d01a      	beq.n	80025c2 <HVAC_TempChange+0x76>
				if (HVAC_GetACPinState() == FREE) {
 800258c:	f7ff ff5e 	bl	800244c <HVAC_GetACPinState>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d102      	bne.n	800259c <HVAC_TempChange+0x50>
					HVAC_AC(BUSY);
 8002596:	2001      	movs	r0, #1
 8002598:	f7ff ff46 	bl	8002428 <HVAC_AC>
				}
				LCD_UpdateTemp(temp_ctx->temperature);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff fa3f 	bl	8001a24 <LCD_UpdateTemp>
				HVAC_Report(temp_ctx->temperature, temp_ctx->temp_setpt);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7fe fc70 	bl	8000e90 <__aeabi_f2uiz>
 80025b0:	4603      	mov	r3, r0
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	7a1b      	ldrb	r3, [r3, #8]
 80025b8:	4619      	mov	r1, r3
 80025ba:	4610      	mov	r0, r2
 80025bc:	f7ff ffa4 	bl	8002508 <HVAC_Report>
			}
			else {
				HVAC_AC(FREE);
			}
			break;
 80025c0:	e03c      	b.n	800263c <HVAC_TempChange+0xf0>
				HVAC_AC(FREE);
 80025c2:	2000      	movs	r0, #0
 80025c4:	f7ff ff30 	bl	8002428 <HVAC_AC>
			break;
 80025c8:	e038      	b.n	800263c <HVAC_TempChange+0xf0>

		case HEAT:
			HVAC_AC(FREE);
 80025ca:	2000      	movs	r0, #0
 80025cc:	f7ff ff2c 	bl	8002428 <HVAC_AC>
			if (temp_ctx->temperature < temp_ctx->temp_setpt - DEADZONE) {
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685c      	ldr	r4, [r3, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	7a1b      	ldrb	r3, [r3, #8]
 80025d8:	3b01      	subs	r3, #1
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fe fb68 	bl	8000cb0 <__aeabi_i2f>
 80025e0:	4603      	mov	r3, r0
 80025e2:	4619      	mov	r1, r3
 80025e4:	4620      	mov	r0, r4
 80025e6:	f7fe fc05 	bl	8000df4 <__aeabi_fcmplt>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d01a      	beq.n	8002626 <HVAC_TempChange+0xda>
				if (HVAC_GetHeatPinState() == FREE) {
 80025f0:	f7ff ff38 	bl	8002464 <HVAC_GetHeatPinState>
 80025f4:	4603      	mov	r3, r0
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d102      	bne.n	8002600 <HVAC_TempChange+0xb4>
					HVAC_Heat(BUSY);
 80025fa:	2001      	movs	r0, #1
 80025fc:	f7ff ff02 	bl	8002404 <HVAC_Heat>
				}
				LCD_UpdateTemp(temp_ctx->temperature);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff fa0d 	bl	8001a24 <LCD_UpdateTemp>
				HVAC_Report(temp_ctx->temperature, temp_ctx->temp_setpt);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	4618      	mov	r0, r3
 8002610:	f7fe fc3e 	bl	8000e90 <__aeabi_f2uiz>
 8002614:	4603      	mov	r3, r0
 8002616:	b2da      	uxtb	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7a1b      	ldrb	r3, [r3, #8]
 800261c:	4619      	mov	r1, r3
 800261e:	4610      	mov	r0, r2
 8002620:	f7ff ff72 	bl	8002508 <HVAC_Report>
			}
			else {
				HVAC_Heat(FREE);
			}
			break;
 8002624:	e00a      	b.n	800263c <HVAC_TempChange+0xf0>
				HVAC_Heat(FREE);
 8002626:	2000      	movs	r0, #0
 8002628:	f7ff feec 	bl	8002404 <HVAC_Heat>
			break;
 800262c:	e006      	b.n	800263c <HVAC_TempChange+0xf0>
		case OFF:
			HVAC_Heat(FREE);
 800262e:	2000      	movs	r0, #0
 8002630:	f7ff fee8 	bl	8002404 <HVAC_Heat>
			HVAC_AC(FREE);
 8002634:	2000      	movs	r0, #0
 8002636:	f7ff fef7 	bl	8002428 <HVAC_AC>
			break;
 800263a:	bf00      	nop
	}
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	bd90      	pop	{r4, r7, pc}

08002644 <EnterStopMode>:

uint8_t DecrementTempSetpt(TempCtx* temp_ctx) {
	return (temp_ctx->temp_setpt > 5) ? temp_ctx->temp_setpt-- : 0;
}

void EnterStopMode(TempCtx* temp_ctx) {
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	/* Init Alarm */
	RTC_AlarmTypeDef sAlarm = {0};
 800264c:	f107 030c 	add.w	r3, r7, #12
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
    RTC_TimeTypeDef now;
    HAL_RTC_GetTime(&hrtc, &now, RTC_FORMAT_BIN);
 8002656:	f107 0308 	add.w	r3, r7, #8
 800265a:	2200      	movs	r2, #0
 800265c:	4619      	mov	r1, r3
 800265e:	4825      	ldr	r0, [pc, #148]	@ (80026f4 <EnterStopMode+0xb0>)
 8002660:	f002 fae8 	bl	8004c34 <HAL_RTC_GetTime>
    sAlarm.AlarmTime.Hours = now.Hours;
 8002664:	7a3b      	ldrb	r3, [r7, #8]
 8002666:	733b      	strb	r3, [r7, #12]
    sAlarm.AlarmTime.Minutes = now.Minutes;
 8002668:	7a7b      	ldrb	r3, [r7, #9]
 800266a:	737b      	strb	r3, [r7, #13]
    uint8_t secs = now.Seconds + ALARM_DURATION;
 800266c:	7abb      	ldrb	r3, [r7, #10]
 800266e:	3335      	adds	r3, #53	@ 0x35
 8002670:	75fb      	strb	r3, [r7, #23]

    if (secs >= 60) {
 8002672:	7dfb      	ldrb	r3, [r7, #23]
 8002674:	2b3b      	cmp	r3, #59	@ 0x3b
 8002676:	d913      	bls.n	80026a0 <EnterStopMode+0x5c>
  	    secs -= 60;
 8002678:	7dfb      	ldrb	r3, [r7, #23]
 800267a:	3b3c      	subs	r3, #60	@ 0x3c
 800267c:	75fb      	strb	r3, [r7, #23]
	    sAlarm.AlarmTime.Minutes = (now.Minutes + 1) % 60;
 800267e:	7a7b      	ldrb	r3, [r7, #9]
 8002680:	1c5a      	adds	r2, r3, #1
 8002682:	4b1d      	ldr	r3, [pc, #116]	@ (80026f8 <EnterStopMode+0xb4>)
 8002684:	fb83 1302 	smull	r1, r3, r3, r2
 8002688:	4413      	add	r3, r2
 800268a:	1159      	asrs	r1, r3, #5
 800268c:	17d3      	asrs	r3, r2, #31
 800268e:	1ac9      	subs	r1, r1, r3
 8002690:	460b      	mov	r3, r1
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a5b      	subs	r3, r3, r1
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	1ad1      	subs	r1, r2, r3
 800269a:	b2cb      	uxtb	r3, r1
 800269c:	737b      	strb	r3, [r7, #13]
 800269e:	e001      	b.n	80026a4 <EnterStopMode+0x60>
    } else {
	    sAlarm.AlarmTime.Minutes = now.Minutes;
 80026a0:	7a7b      	ldrb	r3, [r7, #9]
 80026a2:	737b      	strb	r3, [r7, #13]
    }

    sAlarm.AlarmTime.Seconds = secs;
 80026a4:	7dfb      	ldrb	r3, [r7, #23]
 80026a6:	73bb      	strb	r3, [r7, #14]
    sAlarm.Alarm = RTC_ALARM_A;
 80026a8:	2300      	movs	r3, #0
 80026aa:	613b      	str	r3, [r7, #16]
    temp_ctx->rtc_alarm_fired = 1;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	751a      	strb	r2, [r3, #20]

    LCD_Backlight(DISABLE); /* Save power lol */
 80026b2:	2000      	movs	r0, #0
 80026b4:	f7ff fee2 	bl	800247c <LCD_Backlight>
    HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN); /* Fire alarm */
 80026b8:	f107 030c 	add.w	r3, r7, #12
 80026bc:	2200      	movs	r2, #0
 80026be:	4619      	mov	r1, r3
 80026c0:	480c      	ldr	r0, [pc, #48]	@ (80026f4 <EnterStopMode+0xb0>)
 80026c2:	f002 fc45 	bl	8004f50 <HAL_RTC_SetAlarm_IT>

    /* Enter Stop Mode */
    HAL_SuspendTick();
 80026c6:	f000 f8c5 	bl	8002854 <HAL_SuspendTick>
    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80026ca:	2101      	movs	r1, #1
 80026cc:	2001      	movs	r0, #1
 80026ce:	f001 fc77 	bl	8003fc0 <HAL_PWR_EnterSTOPMode>

    /* Exit commands below: */
    /* Report temp on wakeup */
    HVAC_Report(temp_ctx->temperature, temp_ctx->temp_setpt);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fe fbda 	bl	8000e90 <__aeabi_f2uiz>
 80026dc:	4603      	mov	r3, r0
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	7a1b      	ldrb	r3, [r3, #8]
 80026e4:	4619      	mov	r1, r3
 80026e6:	4610      	mov	r0, r2
 80026e8:	f7ff ff0e 	bl	8002508 <HVAC_Report>
}
 80026ec:	bf00      	nop
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	200002c8 	.word	0x200002c8
 80026f8:	88888889 	.word	0x88888889

080026fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026fc:	f7ff fe7c 	bl	80023f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002700:	480b      	ldr	r0, [pc, #44]	@ (8002730 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002702:	490c      	ldr	r1, [pc, #48]	@ (8002734 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002704:	4a0c      	ldr	r2, [pc, #48]	@ (8002738 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002708:	e002      	b.n	8002710 <LoopCopyDataInit>

0800270a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800270a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800270c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800270e:	3304      	adds	r3, #4

08002710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002714:	d3f9      	bcc.n	800270a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002716:	4a09      	ldr	r2, [pc, #36]	@ (800273c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002718:	4c09      	ldr	r4, [pc, #36]	@ (8002740 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800271a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800271c:	e001      	b.n	8002722 <LoopFillZerobss>

0800271e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800271e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002720:	3204      	adds	r2, #4

08002722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002724:	d3fb      	bcc.n	800271e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002726:	f005 f961 	bl	80079ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800272a:	f7ff fad1 	bl	8001cd0 <main>
  bx lr
 800272e:	4770      	bx	lr
  ldr r0, =_sdata
 8002730:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002734:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002738:	08009f60 	.word	0x08009f60
  ldr r2, =_sbss
 800273c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002740:	2000048c 	.word	0x2000048c

08002744 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002744:	e7fe      	b.n	8002744 <ADC1_2_IRQHandler>
	...

08002748 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800274c:	4b08      	ldr	r3, [pc, #32]	@ (8002770 <HAL_Init+0x28>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a07      	ldr	r2, [pc, #28]	@ (8002770 <HAL_Init+0x28>)
 8002752:	f043 0310 	orr.w	r3, r3, #16
 8002756:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002758:	2003      	movs	r0, #3
 800275a:	f000 f963 	bl	8002a24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800275e:	200f      	movs	r0, #15
 8002760:	f000 f808 	bl	8002774 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002764:	f7ff fd0c 	bl	8002180 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40022000 	.word	0x40022000

08002774 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800277c:	4b12      	ldr	r3, [pc, #72]	@ (80027c8 <HAL_InitTick+0x54>)
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4b12      	ldr	r3, [pc, #72]	@ (80027cc <HAL_InitTick+0x58>)
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	4619      	mov	r1, r3
 8002786:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800278a:	fbb3 f3f1 	udiv	r3, r3, r1
 800278e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002792:	4618      	mov	r0, r3
 8002794:	f000 f97b 	bl	8002a8e <HAL_SYSTICK_Config>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e00e      	b.n	80027c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2b0f      	cmp	r3, #15
 80027a6:	d80a      	bhi.n	80027be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027a8:	2200      	movs	r2, #0
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	f04f 30ff 	mov.w	r0, #4294967295
 80027b0:	f000 f943 	bl	8002a3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027b4:	4a06      	ldr	r2, [pc, #24]	@ (80027d0 <HAL_InitTick+0x5c>)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
 80027bc:	e000      	b.n	80027c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	20000004 	.word	0x20000004
 80027cc:	2000000c 	.word	0x2000000c
 80027d0:	20000008 	.word	0x20000008

080027d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <HAL_IncTick+0x1c>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	461a      	mov	r2, r3
 80027de:	4b05      	ldr	r3, [pc, #20]	@ (80027f4 <HAL_IncTick+0x20>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4413      	add	r3, r2
 80027e4:	4a03      	ldr	r2, [pc, #12]	@ (80027f4 <HAL_IncTick+0x20>)
 80027e6:	6013      	str	r3, [r2, #0]
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr
 80027f0:	2000000c 	.word	0x2000000c
 80027f4:	2000033c 	.word	0x2000033c

080027f8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  return uwTick;
 80027fc:	4b02      	ldr	r3, [pc, #8]	@ (8002808 <HAL_GetTick+0x10>)
 80027fe:	681b      	ldr	r3, [r3, #0]
}
 8002800:	4618      	mov	r0, r3
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr
 8002808:	2000033c 	.word	0x2000033c

0800280c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002814:	f7ff fff0 	bl	80027f8 <HAL_GetTick>
 8002818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002824:	d005      	beq.n	8002832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002826:	4b0a      	ldr	r3, [pc, #40]	@ (8002850 <HAL_Delay+0x44>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4413      	add	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002832:	bf00      	nop
 8002834:	f7ff ffe0 	bl	80027f8 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	429a      	cmp	r2, r3
 8002842:	d8f7      	bhi.n	8002834 <HAL_Delay+0x28>
  {
  }
}
 8002844:	bf00      	nop
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	2000000c 	.word	0x2000000c

08002854 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002858:	4b04      	ldr	r3, [pc, #16]	@ (800286c <HAL_SuspendTick+0x18>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a03      	ldr	r2, [pc, #12]	@ (800286c <HAL_SuspendTick+0x18>)
 800285e:	f023 0302 	bic.w	r3, r3, #2
 8002862:	6013      	str	r3, [r2, #0]
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr
 800286c:	e000e010 	.word	0xe000e010

08002870 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002874:	4b04      	ldr	r3, [pc, #16]	@ (8002888 <HAL_ResumeTick+0x18>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a03      	ldr	r2, [pc, #12]	@ (8002888 <HAL_ResumeTick+0x18>)
 800287a:	f043 0302 	orr.w	r3, r3, #2
 800287e:	6013      	str	r3, [r2, #0]
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	e000e010 	.word	0xe000e010

0800288c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800289c:	4b0c      	ldr	r3, [pc, #48]	@ (80028d0 <__NVIC_SetPriorityGrouping+0x44>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028a8:	4013      	ands	r3, r2
 80028aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028be:	4a04      	ldr	r2, [pc, #16]	@ (80028d0 <__NVIC_SetPriorityGrouping+0x44>)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	60d3      	str	r3, [r2, #12]
}
 80028c4:	bf00      	nop
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000ed00 	.word	0xe000ed00

080028d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028d8:	4b04      	ldr	r3, [pc, #16]	@ (80028ec <__NVIC_GetPriorityGrouping+0x18>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	0a1b      	lsrs	r3, r3, #8
 80028de:	f003 0307 	and.w	r3, r3, #7
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bc80      	pop	{r7}
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	db0b      	blt.n	800291a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	f003 021f 	and.w	r2, r3, #31
 8002908:	4906      	ldr	r1, [pc, #24]	@ (8002924 <__NVIC_EnableIRQ+0x34>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	095b      	lsrs	r3, r3, #5
 8002910:	2001      	movs	r0, #1
 8002912:	fa00 f202 	lsl.w	r2, r0, r2
 8002916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	e000e100 	.word	0xe000e100

08002928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	6039      	str	r1, [r7, #0]
 8002932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002938:	2b00      	cmp	r3, #0
 800293a:	db0a      	blt.n	8002952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	b2da      	uxtb	r2, r3
 8002940:	490c      	ldr	r1, [pc, #48]	@ (8002974 <__NVIC_SetPriority+0x4c>)
 8002942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002946:	0112      	lsls	r2, r2, #4
 8002948:	b2d2      	uxtb	r2, r2
 800294a:	440b      	add	r3, r1
 800294c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002950:	e00a      	b.n	8002968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	b2da      	uxtb	r2, r3
 8002956:	4908      	ldr	r1, [pc, #32]	@ (8002978 <__NVIC_SetPriority+0x50>)
 8002958:	79fb      	ldrb	r3, [r7, #7]
 800295a:	f003 030f 	and.w	r3, r3, #15
 800295e:	3b04      	subs	r3, #4
 8002960:	0112      	lsls	r2, r2, #4
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	440b      	add	r3, r1
 8002966:	761a      	strb	r2, [r3, #24]
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000e100 	.word	0xe000e100
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800297c:	b480      	push	{r7}
 800297e:	b089      	sub	sp, #36	@ 0x24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	f1c3 0307 	rsb	r3, r3, #7
 8002996:	2b04      	cmp	r3, #4
 8002998:	bf28      	it	cs
 800299a:	2304      	movcs	r3, #4
 800299c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	3304      	adds	r3, #4
 80029a2:	2b06      	cmp	r3, #6
 80029a4:	d902      	bls.n	80029ac <NVIC_EncodePriority+0x30>
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	3b03      	subs	r3, #3
 80029aa:	e000      	b.n	80029ae <NVIC_EncodePriority+0x32>
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	f04f 32ff 	mov.w	r2, #4294967295
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43da      	mvns	r2, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	401a      	ands	r2, r3
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029c4:	f04f 31ff 	mov.w	r1, #4294967295
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	fa01 f303 	lsl.w	r3, r1, r3
 80029ce:	43d9      	mvns	r1, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	4313      	orrs	r3, r2
         );
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3724      	adds	r7, #36	@ 0x24
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029f0:	d301      	bcc.n	80029f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029f2:	2301      	movs	r3, #1
 80029f4:	e00f      	b.n	8002a16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002a20 <SysTick_Config+0x40>)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3b01      	subs	r3, #1
 80029fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029fe:	210f      	movs	r1, #15
 8002a00:	f04f 30ff 	mov.w	r0, #4294967295
 8002a04:	f7ff ff90 	bl	8002928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a08:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <SysTick_Config+0x40>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a0e:	4b04      	ldr	r3, [pc, #16]	@ (8002a20 <SysTick_Config+0x40>)
 8002a10:	2207      	movs	r2, #7
 8002a12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	e000e010 	.word	0xe000e010

08002a24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f7ff ff2d 	bl	800288c <__NVIC_SetPriorityGrouping>
}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b086      	sub	sp, #24
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	4603      	mov	r3, r0
 8002a42:	60b9      	str	r1, [r7, #8]
 8002a44:	607a      	str	r2, [r7, #4]
 8002a46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a4c:	f7ff ff42 	bl	80028d4 <__NVIC_GetPriorityGrouping>
 8002a50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a52:	687a      	ldr	r2, [r7, #4]
 8002a54:	68b9      	ldr	r1, [r7, #8]
 8002a56:	6978      	ldr	r0, [r7, #20]
 8002a58:	f7ff ff90 	bl	800297c <NVIC_EncodePriority>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a62:	4611      	mov	r1, r2
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff ff5f 	bl	8002928 <__NVIC_SetPriority>
}
 8002a6a:	bf00      	nop
 8002a6c:	3718      	adds	r7, #24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b082      	sub	sp, #8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	4603      	mov	r3, r0
 8002a7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff ff35 	bl	80028f0 <__NVIC_EnableIRQ>
}
 8002a86:	bf00      	nop
 8002a88:	3708      	adds	r7, #8
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a8e:	b580      	push	{r7, lr}
 8002a90:	b082      	sub	sp, #8
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7ff ffa2 	bl	80029e0 <SysTick_Config>
 8002a9c:	4603      	mov	r3, r0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d005      	beq.n	8002acc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2204      	movs	r2, #4
 8002ac4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
 8002aca:	e051      	b.n	8002b70 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 020e 	bic.w	r2, r2, #14
 8002ada:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0201 	bic.w	r2, r2, #1
 8002aea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a22      	ldr	r2, [pc, #136]	@ (8002b7c <HAL_DMA_Abort_IT+0xd4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d029      	beq.n	8002b4a <HAL_DMA_Abort_IT+0xa2>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a21      	ldr	r2, [pc, #132]	@ (8002b80 <HAL_DMA_Abort_IT+0xd8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d022      	beq.n	8002b46 <HAL_DMA_Abort_IT+0x9e>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a1f      	ldr	r2, [pc, #124]	@ (8002b84 <HAL_DMA_Abort_IT+0xdc>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01a      	beq.n	8002b40 <HAL_DMA_Abort_IT+0x98>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8002b88 <HAL_DMA_Abort_IT+0xe0>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d012      	beq.n	8002b3a <HAL_DMA_Abort_IT+0x92>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a1c      	ldr	r2, [pc, #112]	@ (8002b8c <HAL_DMA_Abort_IT+0xe4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d00a      	beq.n	8002b34 <HAL_DMA_Abort_IT+0x8c>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a1b      	ldr	r2, [pc, #108]	@ (8002b90 <HAL_DMA_Abort_IT+0xe8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d102      	bne.n	8002b2e <HAL_DMA_Abort_IT+0x86>
 8002b28:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b2c:	e00e      	b.n	8002b4c <HAL_DMA_Abort_IT+0xa4>
 8002b2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b32:	e00b      	b.n	8002b4c <HAL_DMA_Abort_IT+0xa4>
 8002b34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b38:	e008      	b.n	8002b4c <HAL_DMA_Abort_IT+0xa4>
 8002b3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b3e:	e005      	b.n	8002b4c <HAL_DMA_Abort_IT+0xa4>
 8002b40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b44:	e002      	b.n	8002b4c <HAL_DMA_Abort_IT+0xa4>
 8002b46:	2310      	movs	r3, #16
 8002b48:	e000      	b.n	8002b4c <HAL_DMA_Abort_IT+0xa4>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	4a11      	ldr	r2, [pc, #68]	@ (8002b94 <HAL_DMA_Abort_IT+0xec>)
 8002b4e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	4798      	blx	r3
    } 
  }
  return status;
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	40020008 	.word	0x40020008
 8002b80:	4002001c 	.word	0x4002001c
 8002b84:	40020030 	.word	0x40020030
 8002b88:	40020044 	.word	0x40020044
 8002b8c:	40020058 	.word	0x40020058
 8002b90:	4002006c 	.word	0x4002006c
 8002b94:	40020000 	.word	0x40020000

08002b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b08b      	sub	sp, #44	@ 0x2c
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002baa:	e169      	b.n	8002e80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bac:	2201      	movs	r2, #1
 8002bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	69fa      	ldr	r2, [r7, #28]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	f040 8158 	bne.w	8002e7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	4a9a      	ldr	r2, [pc, #616]	@ (8002e38 <HAL_GPIO_Init+0x2a0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d05e      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002bd4:	4a98      	ldr	r2, [pc, #608]	@ (8002e38 <HAL_GPIO_Init+0x2a0>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d875      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002bda:	4a98      	ldr	r2, [pc, #608]	@ (8002e3c <HAL_GPIO_Init+0x2a4>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d058      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002be0:	4a96      	ldr	r2, [pc, #600]	@ (8002e3c <HAL_GPIO_Init+0x2a4>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d86f      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002be6:	4a96      	ldr	r2, [pc, #600]	@ (8002e40 <HAL_GPIO_Init+0x2a8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d052      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002bec:	4a94      	ldr	r2, [pc, #592]	@ (8002e40 <HAL_GPIO_Init+0x2a8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d869      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002bf2:	4a94      	ldr	r2, [pc, #592]	@ (8002e44 <HAL_GPIO_Init+0x2ac>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d04c      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002bf8:	4a92      	ldr	r2, [pc, #584]	@ (8002e44 <HAL_GPIO_Init+0x2ac>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d863      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002bfe:	4a92      	ldr	r2, [pc, #584]	@ (8002e48 <HAL_GPIO_Init+0x2b0>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d046      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
 8002c04:	4a90      	ldr	r2, [pc, #576]	@ (8002e48 <HAL_GPIO_Init+0x2b0>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d85d      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002c0a:	2b12      	cmp	r3, #18
 8002c0c:	d82a      	bhi.n	8002c64 <HAL_GPIO_Init+0xcc>
 8002c0e:	2b12      	cmp	r3, #18
 8002c10:	d859      	bhi.n	8002cc6 <HAL_GPIO_Init+0x12e>
 8002c12:	a201      	add	r2, pc, #4	@ (adr r2, 8002c18 <HAL_GPIO_Init+0x80>)
 8002c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c18:	08002c93 	.word	0x08002c93
 8002c1c:	08002c6d 	.word	0x08002c6d
 8002c20:	08002c7f 	.word	0x08002c7f
 8002c24:	08002cc1 	.word	0x08002cc1
 8002c28:	08002cc7 	.word	0x08002cc7
 8002c2c:	08002cc7 	.word	0x08002cc7
 8002c30:	08002cc7 	.word	0x08002cc7
 8002c34:	08002cc7 	.word	0x08002cc7
 8002c38:	08002cc7 	.word	0x08002cc7
 8002c3c:	08002cc7 	.word	0x08002cc7
 8002c40:	08002cc7 	.word	0x08002cc7
 8002c44:	08002cc7 	.word	0x08002cc7
 8002c48:	08002cc7 	.word	0x08002cc7
 8002c4c:	08002cc7 	.word	0x08002cc7
 8002c50:	08002cc7 	.word	0x08002cc7
 8002c54:	08002cc7 	.word	0x08002cc7
 8002c58:	08002cc7 	.word	0x08002cc7
 8002c5c:	08002c75 	.word	0x08002c75
 8002c60:	08002c89 	.word	0x08002c89
 8002c64:	4a79      	ldr	r2, [pc, #484]	@ (8002e4c <HAL_GPIO_Init+0x2b4>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d013      	beq.n	8002c92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c6a:	e02c      	b.n	8002cc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	623b      	str	r3, [r7, #32]
          break;
 8002c72:	e029      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	623b      	str	r3, [r7, #32]
          break;
 8002c7c:	e024      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	3308      	adds	r3, #8
 8002c84:	623b      	str	r3, [r7, #32]
          break;
 8002c86:	e01f      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	330c      	adds	r3, #12
 8002c8e:	623b      	str	r3, [r7, #32]
          break;
 8002c90:	e01a      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d102      	bne.n	8002ca0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c9a:	2304      	movs	r3, #4
 8002c9c:	623b      	str	r3, [r7, #32]
          break;
 8002c9e:	e013      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d105      	bne.n	8002cb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ca8:	2308      	movs	r3, #8
 8002caa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	69fa      	ldr	r2, [r7, #28]
 8002cb0:	611a      	str	r2, [r3, #16]
          break;
 8002cb2:	e009      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cb4:	2308      	movs	r3, #8
 8002cb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	69fa      	ldr	r2, [r7, #28]
 8002cbc:	615a      	str	r2, [r3, #20]
          break;
 8002cbe:	e003      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	623b      	str	r3, [r7, #32]
          break;
 8002cc4:	e000      	b.n	8002cc8 <HAL_GPIO_Init+0x130>
          break;
 8002cc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	2bff      	cmp	r3, #255	@ 0xff
 8002ccc:	d801      	bhi.n	8002cd2 <HAL_GPIO_Init+0x13a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	e001      	b.n	8002cd6 <HAL_GPIO_Init+0x13e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	3304      	adds	r3, #4
 8002cd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2bff      	cmp	r3, #255	@ 0xff
 8002cdc:	d802      	bhi.n	8002ce4 <HAL_GPIO_Init+0x14c>
 8002cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	e002      	b.n	8002cea <HAL_GPIO_Init+0x152>
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce6:	3b08      	subs	r3, #8
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	210f      	movs	r1, #15
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf8:	43db      	mvns	r3, r3
 8002cfa:	401a      	ands	r2, r3
 8002cfc:	6a39      	ldr	r1, [r7, #32]
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	fa01 f303 	lsl.w	r3, r1, r3
 8002d04:	431a      	orrs	r2, r3
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	f000 80b1 	beq.w	8002e7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d18:	4b4d      	ldr	r3, [pc, #308]	@ (8002e50 <HAL_GPIO_Init+0x2b8>)
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	4a4c      	ldr	r2, [pc, #304]	@ (8002e50 <HAL_GPIO_Init+0x2b8>)
 8002d1e:	f043 0301 	orr.w	r3, r3, #1
 8002d22:	6193      	str	r3, [r2, #24]
 8002d24:	4b4a      	ldr	r3, [pc, #296]	@ (8002e50 <HAL_GPIO_Init+0x2b8>)
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	60bb      	str	r3, [r7, #8]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d30:	4a48      	ldr	r2, [pc, #288]	@ (8002e54 <HAL_GPIO_Init+0x2bc>)
 8002d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d34:	089b      	lsrs	r3, r3, #2
 8002d36:	3302      	adds	r3, #2
 8002d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	009b      	lsls	r3, r3, #2
 8002d46:	220f      	movs	r2, #15
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	68fa      	ldr	r2, [r7, #12]
 8002d50:	4013      	ands	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	4a40      	ldr	r2, [pc, #256]	@ (8002e58 <HAL_GPIO_Init+0x2c0>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d013      	beq.n	8002d84 <HAL_GPIO_Init+0x1ec>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a3f      	ldr	r2, [pc, #252]	@ (8002e5c <HAL_GPIO_Init+0x2c4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d00d      	beq.n	8002d80 <HAL_GPIO_Init+0x1e8>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a3e      	ldr	r2, [pc, #248]	@ (8002e60 <HAL_GPIO_Init+0x2c8>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d007      	beq.n	8002d7c <HAL_GPIO_Init+0x1e4>
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a3d      	ldr	r2, [pc, #244]	@ (8002e64 <HAL_GPIO_Init+0x2cc>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d101      	bne.n	8002d78 <HAL_GPIO_Init+0x1e0>
 8002d74:	2303      	movs	r3, #3
 8002d76:	e006      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d78:	2304      	movs	r3, #4
 8002d7a:	e004      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e002      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d80:	2301      	movs	r3, #1
 8002d82:	e000      	b.n	8002d86 <HAL_GPIO_Init+0x1ee>
 8002d84:	2300      	movs	r3, #0
 8002d86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d88:	f002 0203 	and.w	r2, r2, #3
 8002d8c:	0092      	lsls	r2, r2, #2
 8002d8e:	4093      	lsls	r3, r2
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d96:	492f      	ldr	r1, [pc, #188]	@ (8002e54 <HAL_GPIO_Init+0x2bc>)
 8002d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9a:	089b      	lsrs	r3, r3, #2
 8002d9c:	3302      	adds	r3, #2
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d006      	beq.n	8002dbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002db0:	4b2d      	ldr	r3, [pc, #180]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	492c      	ldr	r1, [pc, #176]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	608b      	str	r3, [r1, #8]
 8002dbc:	e006      	b.n	8002dcc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dbe:	4b2a      	ldr	r3, [pc, #168]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	4928      	ldr	r1, [pc, #160]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d006      	beq.n	8002de6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002dd8:	4b23      	ldr	r3, [pc, #140]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dda:	68da      	ldr	r2, [r3, #12]
 8002ddc:	4922      	ldr	r1, [pc, #136]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60cb      	str	r3, [r1, #12]
 8002de4:	e006      	b.n	8002df4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002de6:	4b20      	ldr	r3, [pc, #128]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002de8:	68da      	ldr	r2, [r3, #12]
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	491e      	ldr	r1, [pc, #120]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d006      	beq.n	8002e0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e00:	4b19      	ldr	r3, [pc, #100]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	4918      	ldr	r1, [pc, #96]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
 8002e0c:	e006      	b.n	8002e1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e0e:	4b16      	ldr	r3, [pc, #88]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	4914      	ldr	r1, [pc, #80]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d021      	beq.n	8002e6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e28:	4b0f      	ldr	r3, [pc, #60]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	490e      	ldr	r1, [pc, #56]	@ (8002e68 <HAL_GPIO_Init+0x2d0>)
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	600b      	str	r3, [r1, #0]
 8002e34:	e021      	b.n	8002e7a <HAL_GPIO_Init+0x2e2>
 8002e36:	bf00      	nop
 8002e38:	10320000 	.word	0x10320000
 8002e3c:	10310000 	.word	0x10310000
 8002e40:	10220000 	.word	0x10220000
 8002e44:	10210000 	.word	0x10210000
 8002e48:	10120000 	.word	0x10120000
 8002e4c:	10110000 	.word	0x10110000
 8002e50:	40021000 	.word	0x40021000
 8002e54:	40010000 	.word	0x40010000
 8002e58:	40010800 	.word	0x40010800
 8002e5c:	40010c00 	.word	0x40010c00
 8002e60:	40011000 	.word	0x40011000
 8002e64:	40011400 	.word	0x40011400
 8002e68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e9c <HAL_GPIO_Init+0x304>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	43db      	mvns	r3, r3
 8002e74:	4909      	ldr	r1, [pc, #36]	@ (8002e9c <HAL_GPIO_Init+0x304>)
 8002e76:	4013      	ands	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e86:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f47f ae8e 	bne.w	8002bac <HAL_GPIO_Init+0x14>
  }
}
 8002e90:	bf00      	nop
 8002e92:	bf00      	nop
 8002e94:	372c      	adds	r7, #44	@ 0x2c
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	40010400 	.word	0x40010400

08002ea0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689a      	ldr	r2, [r3, #8]
 8002eb0:	887b      	ldrh	r3, [r7, #2]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d002      	beq.n	8002ebe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	73fb      	strb	r3, [r7, #15]
 8002ebc:	e001      	b.n	8002ec2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3714      	adds	r7, #20
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr

08002ece <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	807b      	strh	r3, [r7, #2]
 8002eda:	4613      	mov	r3, r2
 8002edc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ede:	787b      	ldrb	r3, [r7, #1]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ee4:	887a      	ldrh	r2, [r7, #2]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002eea:	e003      	b.n	8002ef4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002eec:	887b      	ldrh	r3, [r7, #2]
 8002eee:	041a      	lsls	r2, r3, #16
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	611a      	str	r2, [r3, #16]
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr
	...

08002f00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	4603      	mov	r3, r0
 8002f08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f0a:	4b08      	ldr	r3, [pc, #32]	@ (8002f2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f0c:	695a      	ldr	r2, [r3, #20]
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	4013      	ands	r3, r2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d006      	beq.n	8002f24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f16:	4a05      	ldr	r2, [pc, #20]	@ (8002f2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f18:	88fb      	ldrh	r3, [r7, #6]
 8002f1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f1c:	88fb      	ldrh	r3, [r7, #6]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff f810 	bl	8001f44 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f24:	bf00      	nop
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40010400 	.word	0x40010400

08002f30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e12b      	b.n	800319a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d106      	bne.n	8002f5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	f7fe fd02 	bl	8001960 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2224      	movs	r2, #36	@ 0x24
 8002f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0201 	bic.w	r2, r2, #1
 8002f72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f94:	f001 fc10 	bl	80047b8 <HAL_RCC_GetPCLK1Freq>
 8002f98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	4a81      	ldr	r2, [pc, #516]	@ (80031a4 <HAL_I2C_Init+0x274>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d807      	bhi.n	8002fb4 <HAL_I2C_Init+0x84>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4a80      	ldr	r2, [pc, #512]	@ (80031a8 <HAL_I2C_Init+0x278>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	bf94      	ite	ls
 8002fac:	2301      	movls	r3, #1
 8002fae:	2300      	movhi	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	e006      	b.n	8002fc2 <HAL_I2C_Init+0x92>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	4a7d      	ldr	r2, [pc, #500]	@ (80031ac <HAL_I2C_Init+0x27c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	bf94      	ite	ls
 8002fbc:	2301      	movls	r3, #1
 8002fbe:	2300      	movhi	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e0e7      	b.n	800319a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4a78      	ldr	r2, [pc, #480]	@ (80031b0 <HAL_I2C_Init+0x280>)
 8002fce:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd2:	0c9b      	lsrs	r3, r3, #18
 8002fd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68ba      	ldr	r2, [r7, #8]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	4a6a      	ldr	r2, [pc, #424]	@ (80031a4 <HAL_I2C_Init+0x274>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d802      	bhi.n	8003004 <HAL_I2C_Init+0xd4>
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	3301      	adds	r3, #1
 8003002:	e009      	b.n	8003018 <HAL_I2C_Init+0xe8>
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800300a:	fb02 f303 	mul.w	r3, r2, r3
 800300e:	4a69      	ldr	r2, [pc, #420]	@ (80031b4 <HAL_I2C_Init+0x284>)
 8003010:	fba2 2303 	umull	r2, r3, r2, r3
 8003014:	099b      	lsrs	r3, r3, #6
 8003016:	3301      	adds	r3, #1
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6812      	ldr	r2, [r2, #0]
 800301c:	430b      	orrs	r3, r1
 800301e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800302a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	495c      	ldr	r1, [pc, #368]	@ (80031a4 <HAL_I2C_Init+0x274>)
 8003034:	428b      	cmp	r3, r1
 8003036:	d819      	bhi.n	800306c <HAL_I2C_Init+0x13c>
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	1e59      	subs	r1, r3, #1
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	fbb1 f3f3 	udiv	r3, r1, r3
 8003046:	1c59      	adds	r1, r3, #1
 8003048:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800304c:	400b      	ands	r3, r1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00a      	beq.n	8003068 <HAL_I2C_Init+0x138>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	1e59      	subs	r1, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003060:	3301      	adds	r3, #1
 8003062:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003066:	e051      	b.n	800310c <HAL_I2C_Init+0x1dc>
 8003068:	2304      	movs	r3, #4
 800306a:	e04f      	b.n	800310c <HAL_I2C_Init+0x1dc>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d111      	bne.n	8003098 <HAL_I2C_Init+0x168>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	1e58      	subs	r0, r3, #1
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6859      	ldr	r1, [r3, #4]
 800307c:	460b      	mov	r3, r1
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	440b      	add	r3, r1
 8003082:	fbb0 f3f3 	udiv	r3, r0, r3
 8003086:	3301      	adds	r3, #1
 8003088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800308c:	2b00      	cmp	r3, #0
 800308e:	bf0c      	ite	eq
 8003090:	2301      	moveq	r3, #1
 8003092:	2300      	movne	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	e012      	b.n	80030be <HAL_I2C_Init+0x18e>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	1e58      	subs	r0, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6859      	ldr	r1, [r3, #4]
 80030a0:	460b      	mov	r3, r1
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	0099      	lsls	r1, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80030ae:	3301      	adds	r3, #1
 80030b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	bf0c      	ite	eq
 80030b8:	2301      	moveq	r3, #1
 80030ba:	2300      	movne	r3, #0
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <HAL_I2C_Init+0x196>
 80030c2:	2301      	movs	r3, #1
 80030c4:	e022      	b.n	800310c <HAL_I2C_Init+0x1dc>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d10e      	bne.n	80030ec <HAL_I2C_Init+0x1bc>
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	1e58      	subs	r0, r3, #1
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6859      	ldr	r1, [r3, #4]
 80030d6:	460b      	mov	r3, r1
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	440b      	add	r3, r1
 80030dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80030e0:	3301      	adds	r3, #1
 80030e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80030ea:	e00f      	b.n	800310c <HAL_I2C_Init+0x1dc>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1e58      	subs	r0, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	460b      	mov	r3, r1
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	0099      	lsls	r1, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003102:	3301      	adds	r3, #1
 8003104:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003108:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800310c:	6879      	ldr	r1, [r7, #4]
 800310e:	6809      	ldr	r1, [r1, #0]
 8003110:	4313      	orrs	r3, r2
 8003112:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	69da      	ldr	r2, [r3, #28]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	431a      	orrs	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	430a      	orrs	r2, r1
 800312e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800313a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6911      	ldr	r1, [r2, #16]
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	68d2      	ldr	r2, [r2, #12]
 8003146:	4311      	orrs	r1, r2
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	6812      	ldr	r2, [r2, #0]
 800314c:	430b      	orrs	r3, r1
 800314e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	695a      	ldr	r2, [r3, #20]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	431a      	orrs	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0201 	orr.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2220      	movs	r2, #32
 8003186:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2200      	movs	r2, #0
 8003194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003198:	2300      	movs	r3, #0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	000186a0 	.word	0x000186a0
 80031a8:	001e847f 	.word	0x001e847f
 80031ac:	003d08ff 	.word	0x003d08ff
 80031b0:	431bde83 	.word	0x431bde83
 80031b4:	10624dd3 	.word	0x10624dd3

080031b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b088      	sub	sp, #32
 80031bc:	af02      	add	r7, sp, #8
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	607a      	str	r2, [r7, #4]
 80031c2:	461a      	mov	r2, r3
 80031c4:	460b      	mov	r3, r1
 80031c6:	817b      	strh	r3, [r7, #10]
 80031c8:	4613      	mov	r3, r2
 80031ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031cc:	f7ff fb14 	bl	80027f8 <HAL_GetTick>
 80031d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b20      	cmp	r3, #32
 80031dc:	f040 80e0 	bne.w	80033a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	2319      	movs	r3, #25
 80031e6:	2201      	movs	r2, #1
 80031e8:	4970      	ldr	r1, [pc, #448]	@ (80033ac <HAL_I2C_Master_Transmit+0x1f4>)
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fc9e 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80031f6:	2302      	movs	r3, #2
 80031f8:	e0d3      	b.n	80033a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003200:	2b01      	cmp	r3, #1
 8003202:	d101      	bne.n	8003208 <HAL_I2C_Master_Transmit+0x50>
 8003204:	2302      	movs	r3, #2
 8003206:	e0cc      	b.n	80033a2 <HAL_I2C_Master_Transmit+0x1ea>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b01      	cmp	r3, #1
 800321c:	d007      	beq.n	800322e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f042 0201 	orr.w	r2, r2, #1
 800322c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800323c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2221      	movs	r2, #33	@ 0x21
 8003242:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2210      	movs	r2, #16
 800324a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	893a      	ldrh	r2, [r7, #8]
 800325e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	4a50      	ldr	r2, [pc, #320]	@ (80033b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800326e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003270:	8979      	ldrh	r1, [r7, #10]
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	6a3a      	ldr	r2, [r7, #32]
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 fb08 	bl	800388c <I2C_MasterRequestWrite>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e08d      	b.n	80033a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003286:	2300      	movs	r3, #0
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	699b      	ldr	r3, [r3, #24]
 8003298:	613b      	str	r3, [r7, #16]
 800329a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800329c:	e066      	b.n	800336c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	6a39      	ldr	r1, [r7, #32]
 80032a2:	68f8      	ldr	r0, [r7, #12]
 80032a4:	f000 fd5c 	bl	8003d60 <I2C_WaitOnTXEFlagUntilTimeout>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00d      	beq.n	80032ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d107      	bne.n	80032c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e06b      	b.n	80033a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ce:	781a      	ldrb	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032da:	1c5a      	adds	r2, r3, #1
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b04      	cmp	r3, #4
 8003306:	d11b      	bne.n	8003340 <HAL_I2C_Master_Transmit+0x188>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330c:	2b00      	cmp	r3, #0
 800330e:	d017      	beq.n	8003340 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003314:	781a      	ldrb	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003320:	1c5a      	adds	r2, r3, #1
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800332a:	b29b      	uxth	r3, r3
 800332c:	3b01      	subs	r3, #1
 800332e:	b29a      	uxth	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003338:	3b01      	subs	r3, #1
 800333a:	b29a      	uxth	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	6a39      	ldr	r1, [r7, #32]
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f000 fd53 	bl	8003df0 <I2C_WaitOnBTFFlagUntilTimeout>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d00d      	beq.n	800336c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003354:	2b04      	cmp	r3, #4
 8003356:	d107      	bne.n	8003368 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003366:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e01a      	b.n	80033a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003370:	2b00      	cmp	r3, #0
 8003372:	d194      	bne.n	800329e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003382:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2220      	movs	r2, #32
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800339c:	2300      	movs	r3, #0
 800339e:	e000      	b.n	80033a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80033a0:	2302      	movs	r3, #2
  }
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3718      	adds	r7, #24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	00100002 	.word	0x00100002
 80033b0:	ffff0000 	.word	0xffff0000

080033b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08c      	sub	sp, #48	@ 0x30
 80033b8:	af02      	add	r7, sp, #8
 80033ba:	60f8      	str	r0, [r7, #12]
 80033bc:	607a      	str	r2, [r7, #4]
 80033be:	461a      	mov	r2, r3
 80033c0:	460b      	mov	r3, r1
 80033c2:	817b      	strh	r3, [r7, #10]
 80033c4:	4613      	mov	r3, r2
 80033c6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80033cc:	f7ff fa14 	bl	80027f8 <HAL_GetTick>
 80033d0:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	2b20      	cmp	r3, #32
 80033dc:	f040 824b 	bne.w	8003876 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	2319      	movs	r3, #25
 80033e6:	2201      	movs	r2, #1
 80033e8:	497f      	ldr	r1, [pc, #508]	@ (80035e8 <HAL_I2C_Master_Receive+0x234>)
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fb9e 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80033f6:	2302      	movs	r3, #2
 80033f8:	e23e      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003400:	2b01      	cmp	r3, #1
 8003402:	d101      	bne.n	8003408 <HAL_I2C_Master_Receive+0x54>
 8003404:	2302      	movs	r3, #2
 8003406:	e237      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b01      	cmp	r3, #1
 800341c:	d007      	beq.n	800342e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f042 0201 	orr.w	r2, r2, #1
 800342c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800343c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2222      	movs	r2, #34	@ 0x22
 8003442:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2210      	movs	r2, #16
 800344a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	893a      	ldrh	r2, [r7, #8]
 800345e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	4a5f      	ldr	r2, [pc, #380]	@ (80035ec <HAL_I2C_Master_Receive+0x238>)
 800346e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003470:	8979      	ldrh	r1, [r7, #10]
 8003472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003474:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003476:	68f8      	ldr	r0, [r7, #12]
 8003478:	f000 fa8a 	bl	8003990 <I2C_MasterRequestRead>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e1f8      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348a:	2b00      	cmp	r3, #0
 800348c:	d113      	bne.n	80034b6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800348e:	2300      	movs	r3, #0
 8003490:	61fb      	str	r3, [r7, #28]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	61fb      	str	r3, [r7, #28]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	61fb      	str	r3, [r7, #28]
 80034a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	e1cc      	b.n	8003850 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d11e      	bne.n	80034fc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034ce:	b672      	cpsid	i
}
 80034d0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034d2:	2300      	movs	r3, #0
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	695b      	ldr	r3, [r3, #20]
 80034dc:	61bb      	str	r3, [r7, #24]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	61bb      	str	r3, [r7, #24]
 80034e6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034f8:	b662      	cpsie	i
}
 80034fa:	e035      	b.n	8003568 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003500:	2b02      	cmp	r3, #2
 8003502:	d11e      	bne.n	8003542 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003512:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003514:	b672      	cpsid	i
}
 8003516:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003518:	2300      	movs	r3, #0
 800351a:	617b      	str	r3, [r7, #20]
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	695b      	ldr	r3, [r3, #20]
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	699b      	ldr	r3, [r3, #24]
 800352a:	617b      	str	r3, [r7, #20]
 800352c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800353c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800353e:	b662      	cpsie	i
}
 8003540:	e012      	b.n	8003568 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003550:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003552:	2300      	movs	r3, #0
 8003554:	613b      	str	r3, [r7, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	695b      	ldr	r3, [r3, #20]
 800355c:	613b      	str	r3, [r7, #16]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	613b      	str	r3, [r7, #16]
 8003566:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003568:	e172      	b.n	8003850 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356e:	2b03      	cmp	r3, #3
 8003570:	f200 811f 	bhi.w	80037b2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003578:	2b01      	cmp	r3, #1
 800357a:	d123      	bne.n	80035c4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800357c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800357e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f000 fc7d 	bl	8003e80 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d001      	beq.n	8003590 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e173      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691a      	ldr	r2, [r3, #16]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80035c2:	e145      	b.n	8003850 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d152      	bne.n	8003672 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d2:	2200      	movs	r2, #0
 80035d4:	4906      	ldr	r1, [pc, #24]	@ (80035f0 <HAL_I2C_Master_Receive+0x23c>)
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 faa8 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d008      	beq.n	80035f4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e148      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
 80035e6:	bf00      	nop
 80035e8:	00100002 	.word	0x00100002
 80035ec:	ffff0000 	.word	0xffff0000
 80035f0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80035f4:	b672      	cpsid	i
}
 80035f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003606:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691a      	ldr	r2, [r3, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003630:	b29b      	uxth	r3, r3
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800363a:	b662      	cpsie	i
}
 800363c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800365a:	3b01      	subs	r3, #1
 800365c:	b29a      	uxth	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003666:	b29b      	uxth	r3, r3
 8003668:	3b01      	subs	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003670:	e0ee      	b.n	8003850 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003678:	2200      	movs	r2, #0
 800367a:	4981      	ldr	r1, [pc, #516]	@ (8003880 <HAL_I2C_Master_Receive+0x4cc>)
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 fa55 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0f5      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800369a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800369c:	b672      	cpsid	i
}
 800369e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	691a      	ldr	r2, [r3, #16]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b2:	1c5a      	adds	r2, r3, #1
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80036d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003884 <HAL_I2C_Master_Receive+0x4d0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	08db      	lsrs	r3, r3, #3
 80036d8:	4a6b      	ldr	r2, [pc, #428]	@ (8003888 <HAL_I2C_Master_Receive+0x4d4>)
 80036da:	fba2 2303 	umull	r2, r3, r2, r3
 80036de:	0a1a      	lsrs	r2, r3, #8
 80036e0:	4613      	mov	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	4413      	add	r3, r2
 80036e6:	00da      	lsls	r2, r3, #3
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	3b01      	subs	r3, #1
 80036f0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80036f2:	6a3b      	ldr	r3, [r7, #32]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d118      	bne.n	800372a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003712:	f043 0220 	orr.w	r2, r3, #32
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800371a:	b662      	cpsie	i
}
 800371c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e0a6      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	695b      	ldr	r3, [r3, #20]
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	2b04      	cmp	r3, #4
 8003736:	d1d9      	bne.n	80036ec <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003746:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	691a      	ldr	r2, [r3, #16]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003752:	b2d2      	uxtb	r2, r2
 8003754:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375a:	1c5a      	adds	r2, r3, #1
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003770:	b29b      	uxth	r3, r3
 8003772:	3b01      	subs	r3, #1
 8003774:	b29a      	uxth	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800377a:	b662      	cpsie	i
}
 800377c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003788:	b2d2      	uxtb	r2, r2
 800378a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037b0:	e04e      	b.n	8003850 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037b4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 fb62 	bl	8003e80 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e058      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	3b01      	subs	r3, #1
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b04      	cmp	r3, #4
 8003804:	d124      	bne.n	8003850 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800380a:	2b03      	cmp	r3, #3
 800380c:	d107      	bne.n	800381e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800381c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	691a      	ldr	r2, [r3, #16]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003828:	b2d2      	uxtb	r2, r2
 800382a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	1c5a      	adds	r2, r3, #1
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383a:	3b01      	subs	r3, #1
 800383c:	b29a      	uxth	r2, r3
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003846:	b29b      	uxth	r3, r3
 8003848:	3b01      	subs	r3, #1
 800384a:	b29a      	uxth	r2, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003854:	2b00      	cmp	r3, #0
 8003856:	f47f ae88 	bne.w	800356a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003872:	2300      	movs	r3, #0
 8003874:	e000      	b.n	8003878 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003876:	2302      	movs	r3, #2
  }
}
 8003878:	4618      	mov	r0, r3
 800387a:	3728      	adds	r7, #40	@ 0x28
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	00010004 	.word	0x00010004
 8003884:	20000004 	.word	0x20000004
 8003888:	14f8b589 	.word	0x14f8b589

0800388c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b088      	sub	sp, #32
 8003890:	af02      	add	r7, sp, #8
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	607a      	str	r2, [r7, #4]
 8003896:	603b      	str	r3, [r7, #0]
 8003898:	460b      	mov	r3, r1
 800389a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d006      	beq.n	80038b6 <I2C_MasterRequestWrite+0x2a>
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d003      	beq.n	80038b6 <I2C_MasterRequestWrite+0x2a>
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038b4:	d108      	bne.n	80038c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	e00b      	b.n	80038e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038cc:	2b12      	cmp	r3, #18
 80038ce:	d107      	bne.n	80038e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	9300      	str	r3, [sp, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 f91d 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00d      	beq.n	8003914 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003906:	d103      	bne.n	8003910 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800390e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e035      	b.n	8003980 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	691b      	ldr	r3, [r3, #16]
 8003918:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800391c:	d108      	bne.n	8003930 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800391e:	897b      	ldrh	r3, [r7, #10]
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800392c:	611a      	str	r2, [r3, #16]
 800392e:	e01b      	b.n	8003968 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003930:	897b      	ldrh	r3, [r7, #10]
 8003932:	11db      	asrs	r3, r3, #7
 8003934:	b2db      	uxtb	r3, r3
 8003936:	f003 0306 	and.w	r3, r3, #6
 800393a:	b2db      	uxtb	r3, r3
 800393c:	f063 030f 	orn	r3, r3, #15
 8003940:	b2da      	uxtb	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	490e      	ldr	r1, [pc, #56]	@ (8003988 <I2C_MasterRequestWrite+0xfc>)
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 f966 	bl	8003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e010      	b.n	8003980 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800395e:	897b      	ldrh	r3, [r7, #10]
 8003960:	b2da      	uxtb	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	4907      	ldr	r1, [pc, #28]	@ (800398c <I2C_MasterRequestWrite+0x100>)
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 f956 	bl	8003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	00010008 	.word	0x00010008
 800398c:	00010002 	.word	0x00010002

08003990 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	607a      	str	r2, [r7, #4]
 800399a:	603b      	str	r3, [r7, #0]
 800399c:	460b      	mov	r3, r1
 800399e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039b4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2b08      	cmp	r3, #8
 80039ba:	d006      	beq.n	80039ca <I2C_MasterRequestRead+0x3a>
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d003      	beq.n	80039ca <I2C_MasterRequestRead+0x3a>
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039c8:	d108      	bne.n	80039dc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039d8:	601a      	str	r2, [r3, #0]
 80039da:	e00b      	b.n	80039f4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e0:	2b11      	cmp	r3, #17
 80039e2:	d107      	bne.n	80039f4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	9300      	str	r3, [sp, #0]
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f000 f893 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00d      	beq.n	8003a28 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a1a:	d103      	bne.n	8003a24 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e079      	b.n	8003b1c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a30:	d108      	bne.n	8003a44 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a32:	897b      	ldrh	r3, [r7, #10]
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	f043 0301 	orr.w	r3, r3, #1
 8003a3a:	b2da      	uxtb	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	611a      	str	r2, [r3, #16]
 8003a42:	e05f      	b.n	8003b04 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003a44:	897b      	ldrh	r3, [r7, #10]
 8003a46:	11db      	asrs	r3, r3, #7
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	f003 0306 	and.w	r3, r3, #6
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	f063 030f 	orn	r3, r3, #15
 8003a54:	b2da      	uxtb	r2, r3
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	4930      	ldr	r1, [pc, #192]	@ (8003b24 <I2C_MasterRequestRead+0x194>)
 8003a62:	68f8      	ldr	r0, [r7, #12]
 8003a64:	f000 f8dc 	bl	8003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e054      	b.n	8003b1c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003a72:	897b      	ldrh	r3, [r7, #10]
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	4929      	ldr	r1, [pc, #164]	@ (8003b28 <I2C_MasterRequestRead+0x198>)
 8003a82:	68f8      	ldr	r0, [r7, #12]
 8003a84:	f000 f8cc 	bl	8003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e044      	b.n	8003b1c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a92:	2300      	movs	r3, #0
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695b      	ldr	r3, [r3, #20]
 8003a9c:	613b      	str	r3, [r7, #16]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	613b      	str	r3, [r7, #16]
 8003aa6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	681a      	ldr	r2, [r3, #0]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ab6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ac4:	68f8      	ldr	r0, [r7, #12]
 8003ac6:	f000 f831 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00d      	beq.n	8003aec <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ade:	d103      	bne.n	8003ae8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ae6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e017      	b.n	8003b1c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003aec:	897b      	ldrh	r3, [r7, #10]
 8003aee:	11db      	asrs	r3, r3, #7
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	f003 0306 	and.w	r3, r3, #6
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	f063 030e 	orn	r3, r3, #14
 8003afc:	b2da      	uxtb	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	4907      	ldr	r1, [pc, #28]	@ (8003b28 <I2C_MasterRequestRead+0x198>)
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 f888 	bl	8003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e000      	b.n	8003b1c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003b1a:	2300      	movs	r3, #0
}
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	3718      	adds	r7, #24
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	00010008 	.word	0x00010008
 8003b28:	00010002 	.word	0x00010002

08003b2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b3c:	e048      	b.n	8003bd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d044      	beq.n	8003bd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b46:	f7fe fe57 	bl	80027f8 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d139      	bne.n	8003bd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	0c1b      	lsrs	r3, r3, #16
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d10d      	bne.n	8003b82 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	695b      	ldr	r3, [r3, #20]
 8003b6c:	43da      	mvns	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	4013      	ands	r3, r2
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	bf0c      	ite	eq
 8003b78:	2301      	moveq	r3, #1
 8003b7a:	2300      	movne	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	461a      	mov	r2, r3
 8003b80:	e00c      	b.n	8003b9c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	43da      	mvns	r2, r3
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	b29b      	uxth	r3, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	bf0c      	ite	eq
 8003b94:	2301      	moveq	r3, #1
 8003b96:	2300      	movne	r3, #0
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	79fb      	ldrb	r3, [r7, #7]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d116      	bne.n	8003bd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2220      	movs	r2, #32
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbc:	f043 0220 	orr.w	r2, r3, #32
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e023      	b.n	8003c18 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	0c1b      	lsrs	r3, r3, #16
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d10d      	bne.n	8003bf6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	695b      	ldr	r3, [r3, #20]
 8003be0:	43da      	mvns	r2, r3
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	4013      	ands	r3, r2
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	bf0c      	ite	eq
 8003bec:	2301      	moveq	r3, #1
 8003bee:	2300      	movne	r3, #0
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	e00c      	b.n	8003c10 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	43da      	mvns	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	4013      	ands	r3, r2
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	bf0c      	ite	eq
 8003c08:	2301      	moveq	r3, #1
 8003c0a:	2300      	movne	r3, #0
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	461a      	mov	r2, r3
 8003c10:	79fb      	ldrb	r3, [r7, #7]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d093      	beq.n	8003b3e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c16:	2300      	movs	r3, #0
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3710      	adds	r7, #16
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
 8003c2c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c2e:	e071      	b.n	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c3e:	d123      	bne.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c4e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2220      	movs	r2, #32
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c74:	f043 0204 	orr.w	r2, r3, #4
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e067      	b.n	8003d58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8e:	d041      	beq.n	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c90:	f7fe fdb2 	bl	80027f8 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d302      	bcc.n	8003ca6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d136      	bne.n	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	0c1b      	lsrs	r3, r3, #16
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d10c      	bne.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	43da      	mvns	r2, r3
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4013      	ands	r3, r2
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	bf14      	ite	ne
 8003cc2:	2301      	movne	r3, #1
 8003cc4:	2300      	moveq	r3, #0
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	e00b      	b.n	8003ce2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	43da      	mvns	r2, r3
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	bf14      	ite	ne
 8003cdc:	2301      	movne	r3, #1
 8003cde:	2300      	moveq	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d016      	beq.n	8003d14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d00:	f043 0220 	orr.w	r2, r3, #32
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e021      	b.n	8003d58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	0c1b      	lsrs	r3, r3, #16
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d10c      	bne.n	8003d38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	43da      	mvns	r2, r3
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	bf14      	ite	ne
 8003d30:	2301      	movne	r3, #1
 8003d32:	2300      	moveq	r3, #0
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	e00b      	b.n	8003d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	43da      	mvns	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	4013      	ands	r3, r2
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	bf14      	ite	ne
 8003d4a:	2301      	movne	r3, #1
 8003d4c:	2300      	moveq	r3, #0
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f47f af6d 	bne.w	8003c30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d56:	2300      	movs	r3, #0
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3710      	adds	r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d6c:	e034      	b.n	8003dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 f8e3 	bl	8003f3a <I2C_IsAcknowledgeFailed>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e034      	b.n	8003de8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d84:	d028      	beq.n	8003dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d86:	f7fe fd37 	bl	80027f8 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	68ba      	ldr	r2, [r7, #8]
 8003d92:	429a      	cmp	r2, r3
 8003d94:	d302      	bcc.n	8003d9c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d11d      	bne.n	8003dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da6:	2b80      	cmp	r3, #128	@ 0x80
 8003da8:	d016      	beq.n	8003dd8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2220      	movs	r2, #32
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc4:	f043 0220 	orr.w	r2, r3, #32
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e007      	b.n	8003de8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de2:	2b80      	cmp	r3, #128	@ 0x80
 8003de4:	d1c3      	bne.n	8003d6e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dfc:	e034      	b.n	8003e68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 f89b 	bl	8003f3a <I2C_IsAcknowledgeFailed>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e034      	b.n	8003e78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e14:	d028      	beq.n	8003e68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e16:	f7fe fcef 	bl	80027f8 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	68ba      	ldr	r2, [r7, #8]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d302      	bcc.n	8003e2c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d11d      	bne.n	8003e68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	f003 0304 	and.w	r3, r3, #4
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	d016      	beq.n	8003e68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e54:	f043 0220 	orr.w	r2, r3, #32
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e007      	b.n	8003e78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	f003 0304 	and.w	r3, r3, #4
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	d1c3      	bne.n	8003dfe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e8c:	e049      	b.n	8003f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	695b      	ldr	r3, [r3, #20]
 8003e94:	f003 0310 	and.w	r3, r3, #16
 8003e98:	2b10      	cmp	r3, #16
 8003e9a:	d119      	bne.n	8003ed0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f06f 0210 	mvn.w	r2, #16
 8003ea4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2220      	movs	r2, #32
 8003eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e030      	b.n	8003f32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ed0:	f7fe fc92 	bl	80027f8 <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	429a      	cmp	r2, r3
 8003ede:	d302      	bcc.n	8003ee6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d11d      	bne.n	8003f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695b      	ldr	r3, [r3, #20]
 8003eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef0:	2b40      	cmp	r3, #64	@ 0x40
 8003ef2:	d016      	beq.n	8003f22 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f0e:	f043 0220 	orr.w	r2, r3, #32
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e007      	b.n	8003f32 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f2c:	2b40      	cmp	r3, #64	@ 0x40
 8003f2e:	d1ae      	bne.n	8003e8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f50:	d11b      	bne.n	8003f8a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f5a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2220      	movs	r2, #32
 8003f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f76:	f043 0204 	orr.w	r2, r3, #4
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e000      	b.n	8003f8c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bc80      	pop	{r7}
 8003f94:	4770      	bx	lr

08003f96 <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 8003f96:	b480      	push	{r7}
 8003f98:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 8003f9a:	bf20      	wfe
  __asm volatile( "nop" );
 8003f9c:	bf00      	nop
}
 8003f9e:	bf00      	nop
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bc80      	pop	{r7}
 8003fa4:	4770      	bx	lr
	...

08003fa8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003fac:	4b03      	ldr	r3, [pc, #12]	@ (8003fbc <HAL_PWR_EnableBkUpAccess+0x14>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]
}
 8003fb2:	bf00      	nop
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	bc80      	pop	{r7}
 8003fb8:	4770      	bx	lr
 8003fba:	bf00      	nop
 8003fbc:	420e0020 	.word	0x420e0020

08003fc0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	460b      	mov	r3, r1
 8003fca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 8003fcc:	4b13      	ldr	r3, [pc, #76]	@ (800401c <HAL_PWR_EnterSTOPMode+0x5c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a12      	ldr	r2, [pc, #72]	@ (800401c <HAL_PWR_EnterSTOPMode+0x5c>)
 8003fd2:	f023 0302 	bic.w	r3, r3, #2
 8003fd6:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 8003fd8:	4b10      	ldr	r3, [pc, #64]	@ (800401c <HAL_PWR_EnterSTOPMode+0x5c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f023 0201 	bic.w	r2, r3, #1
 8003fe0:	490e      	ldr	r1, [pc, #56]	@ (800401c <HAL_PWR_EnterSTOPMode+0x5c>)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8004020 <HAL_PWR_EnterSTOPMode+0x60>)
 8003fea:	691b      	ldr	r3, [r3, #16]
 8003fec:	4a0c      	ldr	r2, [pc, #48]	@ (8004020 <HAL_PWR_EnterSTOPMode+0x60>)
 8003fee:	f043 0304 	orr.w	r3, r3, #4
 8003ff2:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003ff4:	78fb      	ldrb	r3, [r7, #3]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d101      	bne.n	8003ffe <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003ffa:	bf30      	wfi
 8003ffc:	e004      	b.n	8004008 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003ffe:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 8004000:	f7ff ffc9 	bl	8003f96 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 8004004:	f7ff ffc7 	bl	8003f96 <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004008:	4b05      	ldr	r3, [pc, #20]	@ (8004020 <HAL_PWR_EnterSTOPMode+0x60>)
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	4a04      	ldr	r2, [pc, #16]	@ (8004020 <HAL_PWR_EnterSTOPMode+0x60>)
 800400e:	f023 0304 	bic.w	r3, r3, #4
 8004012:	6113      	str	r3, [r2, #16]
}
 8004014:	bf00      	nop
 8004016:	3708      	adds	r7, #8
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	40007000 	.word	0x40007000
 8004020:	e000ed00 	.word	0xe000ed00

08004024 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d101      	bne.n	8004036 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e272      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 8087 	beq.w	8004152 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004044:	4b92      	ldr	r3, [pc, #584]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f003 030c 	and.w	r3, r3, #12
 800404c:	2b04      	cmp	r3, #4
 800404e:	d00c      	beq.n	800406a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004050:	4b8f      	ldr	r3, [pc, #572]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	f003 030c 	and.w	r3, r3, #12
 8004058:	2b08      	cmp	r3, #8
 800405a:	d112      	bne.n	8004082 <HAL_RCC_OscConfig+0x5e>
 800405c:	4b8c      	ldr	r3, [pc, #560]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004068:	d10b      	bne.n	8004082 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800406a:	4b89      	ldr	r3, [pc, #548]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d06c      	beq.n	8004150 <HAL_RCC_OscConfig+0x12c>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d168      	bne.n	8004150 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e24c      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800408a:	d106      	bne.n	800409a <HAL_RCC_OscConfig+0x76>
 800408c:	4b80      	ldr	r3, [pc, #512]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a7f      	ldr	r2, [pc, #508]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004096:	6013      	str	r3, [r2, #0]
 8004098:	e02e      	b.n	80040f8 <HAL_RCC_OscConfig+0xd4>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d10c      	bne.n	80040bc <HAL_RCC_OscConfig+0x98>
 80040a2:	4b7b      	ldr	r3, [pc, #492]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a7a      	ldr	r2, [pc, #488]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ac:	6013      	str	r3, [r2, #0]
 80040ae:	4b78      	ldr	r3, [pc, #480]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a77      	ldr	r2, [pc, #476]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	e01d      	b.n	80040f8 <HAL_RCC_OscConfig+0xd4>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040c4:	d10c      	bne.n	80040e0 <HAL_RCC_OscConfig+0xbc>
 80040c6:	4b72      	ldr	r3, [pc, #456]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a71      	ldr	r2, [pc, #452]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040d0:	6013      	str	r3, [r2, #0]
 80040d2:	4b6f      	ldr	r3, [pc, #444]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a6e      	ldr	r2, [pc, #440]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040dc:	6013      	str	r3, [r2, #0]
 80040de:	e00b      	b.n	80040f8 <HAL_RCC_OscConfig+0xd4>
 80040e0:	4b6b      	ldr	r3, [pc, #428]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a6a      	ldr	r2, [pc, #424]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	4b68      	ldr	r3, [pc, #416]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a67      	ldr	r2, [pc, #412]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80040f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d013      	beq.n	8004128 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004100:	f7fe fb7a 	bl	80027f8 <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004108:	f7fe fb76 	bl	80027f8 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	@ 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e200      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800411a:	4b5d      	ldr	r3, [pc, #372]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d0f0      	beq.n	8004108 <HAL_RCC_OscConfig+0xe4>
 8004126:	e014      	b.n	8004152 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004128:	f7fe fb66 	bl	80027f8 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004130:	f7fe fb62 	bl	80027f8 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b64      	cmp	r3, #100	@ 0x64
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e1ec      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004142:	4b53      	ldr	r3, [pc, #332]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1f0      	bne.n	8004130 <HAL_RCC_OscConfig+0x10c>
 800414e:	e000      	b.n	8004152 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0302 	and.w	r3, r3, #2
 800415a:	2b00      	cmp	r3, #0
 800415c:	d063      	beq.n	8004226 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800415e:	4b4c      	ldr	r3, [pc, #304]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f003 030c 	and.w	r3, r3, #12
 8004166:	2b00      	cmp	r3, #0
 8004168:	d00b      	beq.n	8004182 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800416a:	4b49      	ldr	r3, [pc, #292]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f003 030c 	and.w	r3, r3, #12
 8004172:	2b08      	cmp	r3, #8
 8004174:	d11c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x18c>
 8004176:	4b46      	ldr	r3, [pc, #280]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d116      	bne.n	80041b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004182:	4b43      	ldr	r3, [pc, #268]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	d005      	beq.n	800419a <HAL_RCC_OscConfig+0x176>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d001      	beq.n	800419a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e1c0      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419a:	4b3d      	ldr	r3, [pc, #244]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	695b      	ldr	r3, [r3, #20]
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4939      	ldr	r1, [pc, #228]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041ae:	e03a      	b.n	8004226 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d020      	beq.n	80041fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041b8:	4b36      	ldr	r3, [pc, #216]	@ (8004294 <HAL_RCC_OscConfig+0x270>)
 80041ba:	2201      	movs	r2, #1
 80041bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041be:	f7fe fb1b 	bl	80027f8 <HAL_GetTick>
 80041c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041c6:	f7fe fb17 	bl	80027f8 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e1a1      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041d8:	4b2d      	ldr	r3, [pc, #180]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d0f0      	beq.n	80041c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041e4:	4b2a      	ldr	r3, [pc, #168]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	695b      	ldr	r3, [r3, #20]
 80041f0:	00db      	lsls	r3, r3, #3
 80041f2:	4927      	ldr	r1, [pc, #156]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	600b      	str	r3, [r1, #0]
 80041f8:	e015      	b.n	8004226 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041fa:	4b26      	ldr	r3, [pc, #152]	@ (8004294 <HAL_RCC_OscConfig+0x270>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004200:	f7fe fafa 	bl	80027f8 <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004208:	f7fe faf6 	bl	80027f8 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e180      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800421a:	4b1d      	ldr	r3, [pc, #116]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f0      	bne.n	8004208 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0308 	and.w	r3, r3, #8
 800422e:	2b00      	cmp	r3, #0
 8004230:	d03a      	beq.n	80042a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d019      	beq.n	800426e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800423a:	4b17      	ldr	r3, [pc, #92]	@ (8004298 <HAL_RCC_OscConfig+0x274>)
 800423c:	2201      	movs	r2, #1
 800423e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004240:	f7fe fada 	bl	80027f8 <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004248:	f7fe fad6 	bl	80027f8 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e160      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800425a:	4b0d      	ldr	r3, [pc, #52]	@ (8004290 <HAL_RCC_OscConfig+0x26c>)
 800425c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0f0      	beq.n	8004248 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004266:	2001      	movs	r0, #1
 8004268:	f000 face 	bl	8004808 <RCC_Delay>
 800426c:	e01c      	b.n	80042a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800426e:	4b0a      	ldr	r3, [pc, #40]	@ (8004298 <HAL_RCC_OscConfig+0x274>)
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004274:	f7fe fac0 	bl	80027f8 <HAL_GetTick>
 8004278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800427a:	e00f      	b.n	800429c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800427c:	f7fe fabc 	bl	80027f8 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	2b02      	cmp	r3, #2
 8004288:	d908      	bls.n	800429c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e146      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
 800428e:	bf00      	nop
 8004290:	40021000 	.word	0x40021000
 8004294:	42420000 	.word	0x42420000
 8004298:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800429c:	4b92      	ldr	r3, [pc, #584]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800429e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1e9      	bne.n	800427c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 80a6 	beq.w	8004402 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b6:	2300      	movs	r3, #0
 80042b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ba:	4b8b      	ldr	r3, [pc, #556]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10d      	bne.n	80042e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c6:	4b88      	ldr	r3, [pc, #544]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	4a87      	ldr	r2, [pc, #540]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d0:	61d3      	str	r3, [r2, #28]
 80042d2:	4b85      	ldr	r3, [pc, #532]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042da:	60bb      	str	r3, [r7, #8]
 80042dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042de:	2301      	movs	r3, #1
 80042e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e2:	4b82      	ldr	r3, [pc, #520]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d118      	bne.n	8004320 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ee:	4b7f      	ldr	r3, [pc, #508]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a7e      	ldr	r2, [pc, #504]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 80042f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042fa:	f7fe fa7d 	bl	80027f8 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004302:	f7fe fa79 	bl	80027f8 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b64      	cmp	r3, #100	@ 0x64
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e103      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004314:	4b75      	ldr	r3, [pc, #468]	@ (80044ec <HAL_RCC_OscConfig+0x4c8>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	2b01      	cmp	r3, #1
 8004326:	d106      	bne.n	8004336 <HAL_RCC_OscConfig+0x312>
 8004328:	4b6f      	ldr	r3, [pc, #444]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	4a6e      	ldr	r2, [pc, #440]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6213      	str	r3, [r2, #32]
 8004334:	e02d      	b.n	8004392 <HAL_RCC_OscConfig+0x36e>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10c      	bne.n	8004358 <HAL_RCC_OscConfig+0x334>
 800433e:	4b6a      	ldr	r3, [pc, #424]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	4a69      	ldr	r2, [pc, #420]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004344:	f023 0301 	bic.w	r3, r3, #1
 8004348:	6213      	str	r3, [r2, #32]
 800434a:	4b67      	ldr	r3, [pc, #412]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	4a66      	ldr	r2, [pc, #408]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004350:	f023 0304 	bic.w	r3, r3, #4
 8004354:	6213      	str	r3, [r2, #32]
 8004356:	e01c      	b.n	8004392 <HAL_RCC_OscConfig+0x36e>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	2b05      	cmp	r3, #5
 800435e:	d10c      	bne.n	800437a <HAL_RCC_OscConfig+0x356>
 8004360:	4b61      	ldr	r3, [pc, #388]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	4a60      	ldr	r2, [pc, #384]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004366:	f043 0304 	orr.w	r3, r3, #4
 800436a:	6213      	str	r3, [r2, #32]
 800436c:	4b5e      	ldr	r3, [pc, #376]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800436e:	6a1b      	ldr	r3, [r3, #32]
 8004370:	4a5d      	ldr	r2, [pc, #372]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004372:	f043 0301 	orr.w	r3, r3, #1
 8004376:	6213      	str	r3, [r2, #32]
 8004378:	e00b      	b.n	8004392 <HAL_RCC_OscConfig+0x36e>
 800437a:	4b5b      	ldr	r3, [pc, #364]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	4a5a      	ldr	r2, [pc, #360]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004380:	f023 0301 	bic.w	r3, r3, #1
 8004384:	6213      	str	r3, [r2, #32]
 8004386:	4b58      	ldr	r3, [pc, #352]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	4a57      	ldr	r2, [pc, #348]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800438c:	f023 0304 	bic.w	r3, r3, #4
 8004390:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d015      	beq.n	80043c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439a:	f7fe fa2d 	bl	80027f8 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043a0:	e00a      	b.n	80043b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a2:	f7fe fa29 	bl	80027f8 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d901      	bls.n	80043b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80043b4:	2303      	movs	r3, #3
 80043b6:	e0b1      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b8:	4b4b      	ldr	r3, [pc, #300]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d0ee      	beq.n	80043a2 <HAL_RCC_OscConfig+0x37e>
 80043c4:	e014      	b.n	80043f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043c6:	f7fe fa17 	bl	80027f8 <HAL_GetTick>
 80043ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043cc:	e00a      	b.n	80043e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ce:	f7fe fa13 	bl	80027f8 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043dc:	4293      	cmp	r3, r2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e09b      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043e4:	4b40      	ldr	r3, [pc, #256]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	f003 0302 	and.w	r3, r3, #2
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1ee      	bne.n	80043ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80043f0:	7dfb      	ldrb	r3, [r7, #23]
 80043f2:	2b01      	cmp	r3, #1
 80043f4:	d105      	bne.n	8004402 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043f6:	4b3c      	ldr	r3, [pc, #240]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	4a3b      	ldr	r2, [pc, #236]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80043fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004400:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69db      	ldr	r3, [r3, #28]
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 8087 	beq.w	800451a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800440c:	4b36      	ldr	r3, [pc, #216]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f003 030c 	and.w	r3, r3, #12
 8004414:	2b08      	cmp	r3, #8
 8004416:	d061      	beq.n	80044dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	69db      	ldr	r3, [r3, #28]
 800441c:	2b02      	cmp	r3, #2
 800441e:	d146      	bne.n	80044ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004420:	4b33      	ldr	r3, [pc, #204]	@ (80044f0 <HAL_RCC_OscConfig+0x4cc>)
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004426:	f7fe f9e7 	bl	80027f8 <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800442e:	f7fe f9e3 	bl	80027f8 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e06d      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004440:	4b29      	ldr	r3, [pc, #164]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1f0      	bne.n	800442e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a1b      	ldr	r3, [r3, #32]
 8004450:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004454:	d108      	bne.n	8004468 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004456:	4b24      	ldr	r3, [pc, #144]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	4921      	ldr	r1, [pc, #132]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 8004464:	4313      	orrs	r3, r2
 8004466:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004468:	4b1f      	ldr	r3, [pc, #124]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a19      	ldr	r1, [r3, #32]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	430b      	orrs	r3, r1
 800447a:	491b      	ldr	r1, [pc, #108]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 800447c:	4313      	orrs	r3, r2
 800447e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004480:	4b1b      	ldr	r3, [pc, #108]	@ (80044f0 <HAL_RCC_OscConfig+0x4cc>)
 8004482:	2201      	movs	r2, #1
 8004484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004486:	f7fe f9b7 	bl	80027f8 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800448e:	f7fe f9b3 	bl	80027f8 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e03d      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044a0:	4b11      	ldr	r3, [pc, #68]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0f0      	beq.n	800448e <HAL_RCC_OscConfig+0x46a>
 80044ac:	e035      	b.n	800451a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ae:	4b10      	ldr	r3, [pc, #64]	@ (80044f0 <HAL_RCC_OscConfig+0x4cc>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b4:	f7fe f9a0 	bl	80027f8 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044bc:	f7fe f99c 	bl	80027f8 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e026      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ce:	4b06      	ldr	r3, [pc, #24]	@ (80044e8 <HAL_RCC_OscConfig+0x4c4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x498>
 80044da:	e01e      	b.n	800451a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	69db      	ldr	r3, [r3, #28]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d107      	bne.n	80044f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e019      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
 80044e8:	40021000 	.word	0x40021000
 80044ec:	40007000 	.word	0x40007000
 80044f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004524 <HAL_RCC_OscConfig+0x500>)
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	429a      	cmp	r2, r3
 8004506:	d106      	bne.n	8004516 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004512:	429a      	cmp	r2, r3
 8004514:	d001      	beq.n	800451a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e000      	b.n	800451c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3718      	adds	r7, #24
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	40021000 	.word	0x40021000

08004528 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e0d0      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800453c:	4b6a      	ldr	r3, [pc, #424]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	429a      	cmp	r2, r3
 8004548:	d910      	bls.n	800456c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800454a:	4b67      	ldr	r3, [pc, #412]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f023 0207 	bic.w	r2, r3, #7
 8004552:	4965      	ldr	r1, [pc, #404]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	4313      	orrs	r3, r2
 8004558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800455a:	4b63      	ldr	r3, [pc, #396]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0307 	and.w	r3, r3, #7
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d001      	beq.n	800456c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e0b8      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d020      	beq.n	80045ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b00      	cmp	r3, #0
 8004582:	d005      	beq.n	8004590 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004584:	4b59      	ldr	r3, [pc, #356]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	4a58      	ldr	r2, [pc, #352]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 800458a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800458e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800459c:	4b53      	ldr	r3, [pc, #332]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4a52      	ldr	r2, [pc, #328]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80045a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045a8:	4b50      	ldr	r3, [pc, #320]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	494d      	ldr	r1, [pc, #308]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d040      	beq.n	8004648 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d107      	bne.n	80045de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ce:	4b47      	ldr	r3, [pc, #284]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d115      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e07f      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d107      	bne.n	80045f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045e6:	4b41      	ldr	r3, [pc, #260]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d109      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e073      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045f6:	4b3d      	ldr	r3, [pc, #244]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d101      	bne.n	8004606 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e06b      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004606:	4b39      	ldr	r3, [pc, #228]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f023 0203 	bic.w	r2, r3, #3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	4936      	ldr	r1, [pc, #216]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004614:	4313      	orrs	r3, r2
 8004616:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004618:	f7fe f8ee 	bl	80027f8 <HAL_GetTick>
 800461c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800461e:	e00a      	b.n	8004636 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004620:	f7fe f8ea 	bl	80027f8 <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800462e:	4293      	cmp	r3, r2
 8004630:	d901      	bls.n	8004636 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e053      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004636:	4b2d      	ldr	r3, [pc, #180]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f003 020c 	and.w	r2, r3, #12
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	429a      	cmp	r2, r3
 8004646:	d1eb      	bne.n	8004620 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004648:	4b27      	ldr	r3, [pc, #156]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	429a      	cmp	r2, r3
 8004654:	d210      	bcs.n	8004678 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004656:	4b24      	ldr	r3, [pc, #144]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f023 0207 	bic.w	r2, r3, #7
 800465e:	4922      	ldr	r1, [pc, #136]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	4313      	orrs	r3, r2
 8004664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004666:	4b20      	ldr	r3, [pc, #128]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c0>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d001      	beq.n	8004678 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e032      	b.n	80046de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	d008      	beq.n	8004696 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004684:	4b19      	ldr	r3, [pc, #100]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	4916      	ldr	r1, [pc, #88]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 8004692:	4313      	orrs	r3, r2
 8004694:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0308 	and.w	r3, r3, #8
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d009      	beq.n	80046b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80046a2:	4b12      	ldr	r3, [pc, #72]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	490e      	ldr	r1, [pc, #56]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80046b2:	4313      	orrs	r3, r2
 80046b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046b6:	f000 f821 	bl	80046fc <HAL_RCC_GetSysClockFreq>
 80046ba:	4602      	mov	r2, r0
 80046bc:	4b0b      	ldr	r3, [pc, #44]	@ (80046ec <HAL_RCC_ClockConfig+0x1c4>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	091b      	lsrs	r3, r3, #4
 80046c2:	f003 030f 	and.w	r3, r3, #15
 80046c6:	490a      	ldr	r1, [pc, #40]	@ (80046f0 <HAL_RCC_ClockConfig+0x1c8>)
 80046c8:	5ccb      	ldrb	r3, [r1, r3]
 80046ca:	fa22 f303 	lsr.w	r3, r2, r3
 80046ce:	4a09      	ldr	r2, [pc, #36]	@ (80046f4 <HAL_RCC_ClockConfig+0x1cc>)
 80046d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80046d2:	4b09      	ldr	r3, [pc, #36]	@ (80046f8 <HAL_RCC_ClockConfig+0x1d0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7fe f84c 	bl	8002774 <HAL_InitTick>

  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40022000 	.word	0x40022000
 80046ec:	40021000 	.word	0x40021000
 80046f0:	08009ba0 	.word	0x08009ba0
 80046f4:	20000004 	.word	0x20000004
 80046f8:	20000008 	.word	0x20000008

080046fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b087      	sub	sp, #28
 8004700:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004702:	2300      	movs	r3, #0
 8004704:	60fb      	str	r3, [r7, #12]
 8004706:	2300      	movs	r3, #0
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	2300      	movs	r3, #0
 800470c:	617b      	str	r3, [r7, #20]
 800470e:	2300      	movs	r3, #0
 8004710:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004716:	4b1e      	ldr	r3, [pc, #120]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x94>)
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f003 030c 	and.w	r3, r3, #12
 8004722:	2b04      	cmp	r3, #4
 8004724:	d002      	beq.n	800472c <HAL_RCC_GetSysClockFreq+0x30>
 8004726:	2b08      	cmp	r3, #8
 8004728:	d003      	beq.n	8004732 <HAL_RCC_GetSysClockFreq+0x36>
 800472a:	e027      	b.n	800477c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800472c:	4b19      	ldr	r3, [pc, #100]	@ (8004794 <HAL_RCC_GetSysClockFreq+0x98>)
 800472e:	613b      	str	r3, [r7, #16]
      break;
 8004730:	e027      	b.n	8004782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	0c9b      	lsrs	r3, r3, #18
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	4a17      	ldr	r2, [pc, #92]	@ (8004798 <HAL_RCC_GetSysClockFreq+0x9c>)
 800473c:	5cd3      	ldrb	r3, [r2, r3]
 800473e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d010      	beq.n	800476c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800474a:	4b11      	ldr	r3, [pc, #68]	@ (8004790 <HAL_RCC_GetSysClockFreq+0x94>)
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	0c5b      	lsrs	r3, r3, #17
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	4a11      	ldr	r2, [pc, #68]	@ (800479c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004756:	5cd3      	ldrb	r3, [r2, r3]
 8004758:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a0d      	ldr	r2, [pc, #52]	@ (8004794 <HAL_RCC_GetSysClockFreq+0x98>)
 800475e:	fb03 f202 	mul.w	r2, r3, r2
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	fbb2 f3f3 	udiv	r3, r2, r3
 8004768:	617b      	str	r3, [r7, #20]
 800476a:	e004      	b.n	8004776 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a0c      	ldr	r2, [pc, #48]	@ (80047a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004770:	fb02 f303 	mul.w	r3, r2, r3
 8004774:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	613b      	str	r3, [r7, #16]
      break;
 800477a:	e002      	b.n	8004782 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800477c:	4b05      	ldr	r3, [pc, #20]	@ (8004794 <HAL_RCC_GetSysClockFreq+0x98>)
 800477e:	613b      	str	r3, [r7, #16]
      break;
 8004780:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004782:	693b      	ldr	r3, [r7, #16]
}
 8004784:	4618      	mov	r0, r3
 8004786:	371c      	adds	r7, #28
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000
 8004794:	007a1200 	.word	0x007a1200
 8004798:	08009bb8 	.word	0x08009bb8
 800479c:	08009bc8 	.word	0x08009bc8
 80047a0:	003d0900 	.word	0x003d0900

080047a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047a4:	b480      	push	{r7}
 80047a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047a8:	4b02      	ldr	r3, [pc, #8]	@ (80047b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80047aa:	681b      	ldr	r3, [r3, #0]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bc80      	pop	{r7}
 80047b2:	4770      	bx	lr
 80047b4:	20000004 	.word	0x20000004

080047b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047bc:	f7ff fff2 	bl	80047a4 <HAL_RCC_GetHCLKFreq>
 80047c0:	4602      	mov	r2, r0
 80047c2:	4b05      	ldr	r3, [pc, #20]	@ (80047d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	0a1b      	lsrs	r3, r3, #8
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	4903      	ldr	r1, [pc, #12]	@ (80047dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80047ce:	5ccb      	ldrb	r3, [r1, r3]
 80047d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40021000 	.word	0x40021000
 80047dc:	08009bb0 	.word	0x08009bb0

080047e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047e4:	f7ff ffde 	bl	80047a4 <HAL_RCC_GetHCLKFreq>
 80047e8:	4602      	mov	r2, r0
 80047ea:	4b05      	ldr	r3, [pc, #20]	@ (8004800 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	0adb      	lsrs	r3, r3, #11
 80047f0:	f003 0307 	and.w	r3, r3, #7
 80047f4:	4903      	ldr	r1, [pc, #12]	@ (8004804 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047f6:	5ccb      	ldrb	r3, [r1, r3]
 80047f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40021000 	.word	0x40021000
 8004804:	08009bb0 	.word	0x08009bb0

08004808 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004808:	b480      	push	{r7}
 800480a:	b085      	sub	sp, #20
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004810:	4b0a      	ldr	r3, [pc, #40]	@ (800483c <RCC_Delay+0x34>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a0a      	ldr	r2, [pc, #40]	@ (8004840 <RCC_Delay+0x38>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	0a5b      	lsrs	r3, r3, #9
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	fb02 f303 	mul.w	r3, r2, r3
 8004822:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004824:	bf00      	nop
  }
  while (Delay --);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	1e5a      	subs	r2, r3, #1
 800482a:	60fa      	str	r2, [r7, #12]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1f9      	bne.n	8004824 <RCC_Delay+0x1c>
}
 8004830:	bf00      	nop
 8004832:	bf00      	nop
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	bc80      	pop	{r7}
 800483a:	4770      	bx	lr
 800483c:	20000004 	.word	0x20000004
 8004840:	10624dd3 	.word	0x10624dd3

08004844 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	613b      	str	r3, [r7, #16]
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d07d      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004860:	2300      	movs	r3, #0
 8004862:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004864:	4b4f      	ldr	r3, [pc, #316]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10d      	bne.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004870:	4b4c      	ldr	r3, [pc, #304]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004872:	69db      	ldr	r3, [r3, #28]
 8004874:	4a4b      	ldr	r2, [pc, #300]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800487a:	61d3      	str	r3, [r2, #28]
 800487c:	4b49      	ldr	r3, [pc, #292]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800487e:	69db      	ldr	r3, [r3, #28]
 8004880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004884:	60bb      	str	r3, [r7, #8]
 8004886:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004888:	2301      	movs	r3, #1
 800488a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800488c:	4b46      	ldr	r3, [pc, #280]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004894:	2b00      	cmp	r3, #0
 8004896:	d118      	bne.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004898:	4b43      	ldr	r3, [pc, #268]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a42      	ldr	r2, [pc, #264]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800489e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048a4:	f7fd ffa8 	bl	80027f8 <HAL_GetTick>
 80048a8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048aa:	e008      	b.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ac:	f7fd ffa4 	bl	80027f8 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b64      	cmp	r3, #100	@ 0x64
 80048b8:	d901      	bls.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e06d      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048be:	4b3a      	ldr	r3, [pc, #232]	@ (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d0f0      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048ca:	4b36      	ldr	r3, [pc, #216]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048d2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d02e      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d027      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048e8:	4b2e      	ldr	r3, [pc, #184]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048f2:	4b2e      	ldr	r3, [pc, #184]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048f4:	2201      	movs	r2, #1
 80048f6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048f8:	4b2c      	ldr	r3, [pc, #176]	@ (80049ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048fa:	2200      	movs	r2, #0
 80048fc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048fe:	4a29      	ldr	r2, [pc, #164]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f003 0301 	and.w	r3, r3, #1
 800490a:	2b00      	cmp	r3, #0
 800490c:	d014      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490e:	f7fd ff73 	bl	80027f8 <HAL_GetTick>
 8004912:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004914:	e00a      	b.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004916:	f7fd ff6f 	bl	80027f8 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004924:	4293      	cmp	r3, r2
 8004926:	d901      	bls.n	800492c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e036      	b.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800492c:	4b1d      	ldr	r3, [pc, #116]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0ee      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004938:	4b1a      	ldr	r3, [pc, #104]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	4917      	ldr	r1, [pc, #92]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004946:	4313      	orrs	r3, r2
 8004948:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800494a:	7dfb      	ldrb	r3, [r7, #23]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d105      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004950:	4b14      	ldr	r3, [pc, #80]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004952:	69db      	ldr	r3, [r3, #28]
 8004954:	4a13      	ldr	r2, [pc, #76]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800495a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d008      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004968:	4b0e      	ldr	r3, [pc, #56]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	490b      	ldr	r1, [pc, #44]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004976:	4313      	orrs	r3, r2
 8004978:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0310 	and.w	r3, r3, #16
 8004982:	2b00      	cmp	r3, #0
 8004984:	d008      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004986:	4b07      	ldr	r3, [pc, #28]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	4904      	ldr	r1, [pc, #16]	@ (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004994:	4313      	orrs	r3, r2
 8004996:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	40021000 	.word	0x40021000
 80049a8:	40007000 	.word	0x40007000
 80049ac:	42420440 	.word	0x42420440

080049b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80049b8:	2300      	movs	r3, #0
 80049ba:	617b      	str	r3, [r7, #20]
 80049bc:	2300      	movs	r3, #0
 80049be:	61fb      	str	r3, [r7, #28]
 80049c0:	2300      	movs	r3, #0
 80049c2:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	2300      	movs	r3, #0
 80049ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b10      	cmp	r3, #16
 80049d0:	d00a      	beq.n	80049e8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b10      	cmp	r3, #16
 80049d6:	f200 808a 	bhi.w	8004aee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d045      	beq.n	8004a6c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d075      	beq.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80049e6:	e082      	b.n	8004aee <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80049e8:	4b46      	ldr	r3, [pc, #280]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80049ee:	4b45      	ldr	r3, [pc, #276]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d07b      	beq.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	0c9b      	lsrs	r3, r3, #18
 80049fe:	f003 030f 	and.w	r3, r3, #15
 8004a02:	4a41      	ldr	r2, [pc, #260]	@ (8004b08 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004a04:	5cd3      	ldrb	r3, [r2, r3]
 8004a06:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d015      	beq.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a12:	4b3c      	ldr	r3, [pc, #240]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	0c5b      	lsrs	r3, r3, #17
 8004a18:	f003 0301 	and.w	r3, r3, #1
 8004a1c:	4a3b      	ldr	r2, [pc, #236]	@ (8004b0c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004a1e:	5cd3      	ldrb	r3, [r2, r3]
 8004a20:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00d      	beq.n	8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004a2c:	4a38      	ldr	r2, [pc, #224]	@ (8004b10 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	fb02 f303 	mul.w	r3, r2, r3
 8004a3a:	61fb      	str	r3, [r7, #28]
 8004a3c:	e004      	b.n	8004a48 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	4a34      	ldr	r2, [pc, #208]	@ (8004b14 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004a42:	fb02 f303 	mul.w	r3, r2, r3
 8004a46:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004a48:	4b2e      	ldr	r3, [pc, #184]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a54:	d102      	bne.n	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	61bb      	str	r3, [r7, #24]
      break;
 8004a5a:	e04a      	b.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	005b      	lsls	r3, r3, #1
 8004a60:	4a2d      	ldr	r2, [pc, #180]	@ (8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004a62:	fba2 2303 	umull	r2, r3, r2, r3
 8004a66:	085b      	lsrs	r3, r3, #1
 8004a68:	61bb      	str	r3, [r7, #24]
      break;
 8004a6a:	e042      	b.n	8004af2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004a6c:	4b25      	ldr	r3, [pc, #148]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a7c:	d108      	bne.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d003      	beq.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004a88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a8c:	61bb      	str	r3, [r7, #24]
 8004a8e:	e01f      	b.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a9a:	d109      	bne.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004a9c:	4b19      	ldr	r3, [pc, #100]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aa0:	f003 0302 	and.w	r3, r3, #2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004aa8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004aac:	61bb      	str	r3, [r7, #24]
 8004aae:	e00f      	b.n	8004ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ab6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004aba:	d11c      	bne.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004abc:	4b11      	ldr	r3, [pc, #68]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d016      	beq.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004ac8:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004acc:	61bb      	str	r3, [r7, #24]
      break;
 8004ace:	e012      	b.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004ad0:	e011      	b.n	8004af6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004ad2:	f7ff fe85 	bl	80047e0 <HAL_RCC_GetPCLK2Freq>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b04 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	0b9b      	lsrs	r3, r3, #14
 8004ade:	f003 0303 	and.w	r3, r3, #3
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aea:	61bb      	str	r3, [r7, #24]
      break;
 8004aec:	e004      	b.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004aee:	bf00      	nop
 8004af0:	e002      	b.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004af2:	bf00      	nop
 8004af4:	e000      	b.n	8004af8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004af6:	bf00      	nop
    }
  }
  return (frequency);
 8004af8:	69bb      	ldr	r3, [r7, #24]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3720      	adds	r7, #32
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	40021000 	.word	0x40021000
 8004b08:	08009bcc 	.word	0x08009bcc
 8004b0c:	08009bdc 	.word	0x08009bdc
 8004b10:	007a1200 	.word	0x007a1200
 8004b14:	003d0900 	.word	0x003d0900
 8004b18:	aaaaaaab 	.word	0xaaaaaaab

08004b1c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8004b24:	2300      	movs	r3, #0
 8004b26:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e07a      	b.n	8004c28 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	7c5b      	ldrb	r3, [r3, #17]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d105      	bne.n	8004b48 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7fd fa78 	bl	8002038 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2202      	movs	r2, #2
 8004b4c:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f000 fae0 	bl	8005114 <HAL_RTC_WaitForSynchro>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d004      	beq.n	8004b64 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2204      	movs	r2, #4
 8004b5e:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e061      	b.n	8004c28 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f000 fb99 	bl	800529c <RTC_EnterInitMode>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d004      	beq.n	8004b7a <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2204      	movs	r2, #4
 8004b74:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e056      	b.n	8004c28 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	685a      	ldr	r2, [r3, #4]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f022 0207 	bic.w	r2, r2, #7
 8004b88:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d005      	beq.n	8004b9e <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004b92:	4b27      	ldr	r3, [pc, #156]	@ (8004c30 <HAL_RTC_Init+0x114>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b96:	4a26      	ldr	r2, [pc, #152]	@ (8004c30 <HAL_RTC_Init+0x114>)
 8004b98:	f023 0301 	bic.w	r3, r3, #1
 8004b9c:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004b9e:	4b24      	ldr	r3, [pc, #144]	@ (8004c30 <HAL_RTC_Init+0x114>)
 8004ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba2:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	4921      	ldr	r1, [pc, #132]	@ (8004c30 <HAL_RTC_Init+0x114>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bb8:	d003      	beq.n	8004bc2 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	60fb      	str	r3, [r7, #12]
 8004bc0:	e00e      	b.n	8004be0 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004bc2:	2001      	movs	r0, #1
 8004bc4:	f7ff fef4 	bl	80049b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8004bc8:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d104      	bne.n	8004bda <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2204      	movs	r2, #4
 8004bd4:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e026      	b.n	8004c28 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	0c1a      	lsrs	r2, r3, #16
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f002 020f 	and.w	r2, r2, #15
 8004bec:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	b292      	uxth	r2, r2
 8004bf6:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 fb77 	bl	80052ec <RTC_ExitInitMode>
 8004bfe:	4603      	mov	r3, r0
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d004      	beq.n	8004c0e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2204      	movs	r2, #4
 8004c08:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e00c      	b.n	8004c28 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004c26:	2300      	movs	r3, #0
  }
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40006c00 	.word	0x40006c00

08004c34 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	61bb      	str	r3, [r7, #24]
 8004c44:	2300      	movs	r3, #0
 8004c46:	61fb      	str	r3, [r7, #28]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <HAL_RTC_GetTime+0x28>
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e0b5      	b.n	8004dcc <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	f003 0304 	and.w	r3, r3, #4
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d001      	beq.n	8004c72 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e0ac      	b.n	8004dcc <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 fa7b 	bl	800516e <RTC_ReadTimeCounter>
 8004c78:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	4a55      	ldr	r2, [pc, #340]	@ (8004dd4 <HAL_RTC_GetTime+0x1a0>)
 8004c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c82:	0adb      	lsrs	r3, r3, #11
 8004c84:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	4b52      	ldr	r3, [pc, #328]	@ (8004dd4 <HAL_RTC_GetTime+0x1a0>)
 8004c8a:	fba3 1302 	umull	r1, r3, r3, r2
 8004c8e:	0adb      	lsrs	r3, r3, #11
 8004c90:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004c94:	fb01 f303 	mul.w	r3, r1, r3
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	4a4f      	ldr	r2, [pc, #316]	@ (8004dd8 <HAL_RTC_GetTime+0x1a4>)
 8004c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca0:	095b      	lsrs	r3, r3, #5
 8004ca2:	b2da      	uxtb	r2, r3
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	4a4a      	ldr	r2, [pc, #296]	@ (8004dd4 <HAL_RTC_GetTime+0x1a0>)
 8004cac:	fba2 1203 	umull	r1, r2, r2, r3
 8004cb0:	0ad2      	lsrs	r2, r2, #11
 8004cb2:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8004cb6:	fb01 f202 	mul.w	r2, r1, r2
 8004cba:	1a9a      	subs	r2, r3, r2
 8004cbc:	4b46      	ldr	r3, [pc, #280]	@ (8004dd8 <HAL_RTC_GetTime+0x1a4>)
 8004cbe:	fba3 1302 	umull	r1, r3, r3, r2
 8004cc2:	0959      	lsrs	r1, r3, #5
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	1a5b      	subs	r3, r3, r1
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	1ad1      	subs	r1, r2, r3
 8004cce:	b2ca      	uxtb	r2, r1
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	2b17      	cmp	r3, #23
 8004cd8:	d955      	bls.n	8004d86 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	4a3f      	ldr	r2, [pc, #252]	@ (8004ddc <HAL_RTC_GetTime+0x1a8>)
 8004cde:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce2:	091b      	lsrs	r3, r3, #4
 8004ce4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8004ce6:	6939      	ldr	r1, [r7, #16]
 8004ce8:	4b3c      	ldr	r3, [pc, #240]	@ (8004ddc <HAL_RTC_GetTime+0x1a8>)
 8004cea:	fba3 2301 	umull	r2, r3, r3, r1
 8004cee:	091a      	lsrs	r2, r3, #4
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	4413      	add	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	1aca      	subs	r2, r1, r3
 8004cfa:	b2d2      	uxtb	r2, r2
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f000 fa8b 	bl	800521c <RTC_ReadAlarmCounter>
 8004d06:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0e:	d008      	beq.n	8004d22 <HAL_RTC_GetTime+0xee>
 8004d10:	69fa      	ldr	r2, [r7, #28]
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d904      	bls.n	8004d22 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	61fb      	str	r3, [r7, #28]
 8004d20:	e002      	b.n	8004d28 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8004d22:	f04f 33ff 	mov.w	r3, #4294967295
 8004d26:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	4a2d      	ldr	r2, [pc, #180]	@ (8004de0 <HAL_RTC_GetTime+0x1ac>)
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	69ba      	ldr	r2, [r7, #24]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004d36:	69b9      	ldr	r1, [r7, #24]
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 fa48 	bl	80051ce <RTC_WriteTimeCounter>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d001      	beq.n	8004d48 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e041      	b.n	8004dcc <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4e:	d00c      	beq.n	8004d6a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8004d50:	69fa      	ldr	r2, [r7, #28]
 8004d52:	69bb      	ldr	r3, [r7, #24]
 8004d54:	4413      	add	r3, r2
 8004d56:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004d58:	69f9      	ldr	r1, [r7, #28]
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 fa77 	bl	800524e <RTC_WriteAlarmCounter>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00a      	beq.n	8004d7c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e030      	b.n	8004dcc <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004d6a:	69f9      	ldr	r1, [r7, #28]
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f000 fa6e 	bl	800524e <RTC_WriteAlarmCounter>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d001      	beq.n	8004d7c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e027      	b.n	8004dcc <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8004d7c:	6979      	ldr	r1, [r7, #20]
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 fb16 	bl	80053b0 <RTC_DateUpdate>
 8004d84:	e003      	b.n	8004d8e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8004d86:	693b      	ldr	r3, [r7, #16]
 8004d88:	b2da      	uxtb	r2, r3
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d01a      	beq.n	8004dca <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 facf 	bl	800533c <RTC_ByteToBcd2>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	461a      	mov	r2, r3
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	785b      	ldrb	r3, [r3, #1]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fac6 	bl	800533c <RTC_ByteToBcd2>
 8004db0:	4603      	mov	r3, r0
 8004db2:	461a      	mov	r2, r3
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	789b      	ldrb	r3, [r3, #2]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f000 fabd 	bl	800533c <RTC_ByteToBcd2>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004dca:	2300      	movs	r3, #0
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3720      	adds	r7, #32
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	91a2b3c5 	.word	0x91a2b3c5
 8004dd8:	88888889 	.word	0x88888889
 8004ddc:	aaaaaaab 	.word	0xaaaaaaab
 8004de0:	00015180 	.word	0x00015180

08004de4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b088      	sub	sp, #32
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004df0:	2300      	movs	r3, #0
 8004df2:	61fb      	str	r3, [r7, #28]
 8004df4:	2300      	movs	r3, #0
 8004df6:	61bb      	str	r3, [r7, #24]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d002      	beq.n	8004e08 <HAL_RTC_SetDate+0x24>
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d101      	bne.n	8004e0c <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e097      	b.n	8004f3c <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	7c1b      	ldrb	r3, [r3, #16]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_RTC_SetDate+0x34>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e091      	b.n	8004f3c <HAL_RTC_SetDate+0x158>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2202      	movs	r2, #2
 8004e22:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10c      	bne.n	8004e44 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	78da      	ldrb	r2, [r3, #3]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	785a      	ldrb	r2, [r3, #1]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	789a      	ldrb	r2, [r3, #2]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	739a      	strb	r2, [r3, #14]
 8004e42:	e01a      	b.n	8004e7a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	78db      	ldrb	r3, [r3, #3]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f000 fa94 	bl	8005376 <RTC_Bcd2ToByte>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	461a      	mov	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	785b      	ldrb	r3, [r3, #1]
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f000 fa8b 	bl	8005376 <RTC_Bcd2ToByte>
 8004e60:	4603      	mov	r3, r0
 8004e62:	461a      	mov	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	789b      	ldrb	r3, [r3, #2]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f000 fa82 	bl	8005376 <RTC_Bcd2ToByte>
 8004e72:	4603      	mov	r3, r0
 8004e74:	461a      	mov	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	7bdb      	ldrb	r3, [r3, #15]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	7b59      	ldrb	r1, [r3, #13]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	7b9b      	ldrb	r3, [r3, #14]
 8004e88:	461a      	mov	r2, r3
 8004e8a:	f000 fb6d 	bl	8005568 <RTC_WeekDayNum>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	461a      	mov	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	7b1a      	ldrb	r2, [r3, #12]
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004e9e:	68f8      	ldr	r0, [r7, #12]
 8004ea0:	f000 f965 	bl	800516e <RTC_ReadTimeCounter>
 8004ea4:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	4a26      	ldr	r2, [pc, #152]	@ (8004f44 <HAL_RTC_SetDate+0x160>)
 8004eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8004eae:	0adb      	lsrs	r3, r3, #11
 8004eb0:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2b18      	cmp	r3, #24
 8004eb6:	d93a      	bls.n	8004f2e <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	4a23      	ldr	r2, [pc, #140]	@ (8004f48 <HAL_RTC_SetDate+0x164>)
 8004ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ec0:	091b      	lsrs	r3, r3, #4
 8004ec2:	4a22      	ldr	r2, [pc, #136]	@ (8004f4c <HAL_RTC_SetDate+0x168>)
 8004ec4:	fb02 f303 	mul.w	r3, r2, r3
 8004ec8:	69fa      	ldr	r2, [r7, #28]
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004ece:	69f9      	ldr	r1, [r7, #28]
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f97c 	bl	80051ce <RTC_WriteTimeCounter>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d007      	beq.n	8004eec <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2204      	movs	r2, #4
 8004ee0:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e027      	b.n	8004f3c <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f995 	bl	800521c <RTC_ReadAlarmCounter>
 8004ef2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efa:	d018      	beq.n	8004f2e <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d214      	bcs.n	8004f2e <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8004f0a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004f0e:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004f10:	69b9      	ldr	r1, [r7, #24]
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 f99b 	bl	800524e <RTC_WriteAlarmCounter>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d007      	beq.n	8004f2e <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2204      	movs	r2, #4
 8004f22:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e006      	b.n	8004f3c <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2201      	movs	r2, #1
 8004f32:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2200      	movs	r2, #0
 8004f38:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3720      	adds	r7, #32
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	91a2b3c5 	.word	0x91a2b3c5
 8004f48:	aaaaaaab 	.word	0xaaaaaaab
 8004f4c:	00015180 	.word	0x00015180

08004f50 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004f50:	b590      	push	{r4, r7, lr}
 8004f52:	b089      	sub	sp, #36	@ 0x24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8004f60:	f107 0314 	add.w	r3, r7, #20
 8004f64:	2100      	movs	r1, #0
 8004f66:	460a      	mov	r2, r1
 8004f68:	801a      	strh	r2, [r3, #0]
 8004f6a:	460a      	mov	r2, r1
 8004f6c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d002      	beq.n	8004f7a <HAL_RTC_SetAlarm_IT+0x2a>
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e099      	b.n	80050b2 <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	7c1b      	ldrb	r3, [r3, #16]
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d101      	bne.n	8004f8a <HAL_RTC_SetAlarm_IT+0x3a>
 8004f86:	2302      	movs	r3, #2
 8004f88:	e093      	b.n	80050b2 <HAL_RTC_SetAlarm_IT+0x162>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2202      	movs	r2, #2
 8004f94:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8004f96:	f107 0314 	add.w	r3, r7, #20
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	68f8      	ldr	r0, [r7, #12]
 8004fa0:	f7ff fe48 	bl	8004c34 <HAL_RTC_GetTime>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e081      	b.n	80050b2 <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004fae:	7d3b      	ldrb	r3, [r7, #20]
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004fb6:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8004fba:	7d7b      	ldrb	r3, [r7, #21]
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	1a5b      	subs	r3, r3, r1
 8004fc4:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004fc6:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8004fc8:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8004fca:	4413      	add	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d113      	bne.n	8004ffc <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	461a      	mov	r2, r3
 8004fda:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004fde:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	785b      	ldrb	r3, [r3, #1]
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	460b      	mov	r3, r1
 8004fea:	011b      	lsls	r3, r3, #4
 8004fec:	1a5b      	subs	r3, r3, r1
 8004fee:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004ff0:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8004ff6:	4413      	add	r3, r2
 8004ff8:	61fb      	str	r3, [r7, #28]
 8004ffa:	e01e      	b.n	800503a <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	4618      	mov	r0, r3
 8005002:	f000 f9b8 	bl	8005376 <RTC_Bcd2ToByte>
 8005006:	4603      	mov	r3, r0
 8005008:	461a      	mov	r2, r3
 800500a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800500e:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	785b      	ldrb	r3, [r3, #1]
 8005016:	4618      	mov	r0, r3
 8005018:	f000 f9ad 	bl	8005376 <RTC_Bcd2ToByte>
 800501c:	4603      	mov	r3, r0
 800501e:	461a      	mov	r2, r3
 8005020:	4613      	mov	r3, r2
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	1a9b      	subs	r3, r3, r2
 8005026:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005028:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	789b      	ldrb	r3, [r3, #2]
 800502e:	4618      	mov	r0, r3
 8005030:	f000 f9a1 	bl	8005376 <RTC_Bcd2ToByte>
 8005034:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005036:	4423      	add	r3, r4
 8005038:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 800503a:	69fa      	ldr	r2, [r7, #28]
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	429a      	cmp	r2, r3
 8005040:	d205      	bcs.n	800504e <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005048:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800504c:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800504e:	69f9      	ldr	r1, [r7, #28]
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f000 f8fc 	bl	800524e <RTC_WriteAlarmCounter>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d007      	beq.n	800506c <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2204      	movs	r2, #4
 8005060:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e022      	b.n	80050b2 <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f022 0202 	bic.w	r2, r2, #2
 800507a:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f042 0202 	orr.w	r2, r2, #2
 800508a:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800508c:	4b0b      	ldr	r3, [pc, #44]	@ (80050bc <HAL_RTC_SetAlarm_IT+0x16c>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a0a      	ldr	r2, [pc, #40]	@ (80050bc <HAL_RTC_SetAlarm_IT+0x16c>)
 8005092:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005096:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005098:	4b08      	ldr	r3, [pc, #32]	@ (80050bc <HAL_RTC_SetAlarm_IT+0x16c>)
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	4a07      	ldr	r2, [pc, #28]	@ (80050bc <HAL_RTC_SetAlarm_IT+0x16c>)
 800509e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050a2:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2201      	movs	r2, #1
 80050a8:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80050b0:	2300      	movs	r3, #0
  }
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3724      	adds	r7, #36	@ 0x24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd90      	pop	{r4, r7, pc}
 80050ba:	bf00      	nop
 80050bc:	40010400 	.word	0x40010400

080050c0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b082      	sub	sp, #8
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0302 	and.w	r3, r3, #2
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d011      	beq.n	80050fa <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00a      	beq.n	80050fa <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f7fc ff20 	bl	8001f2a <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f022 0202 	bic.w	r2, r2, #2
 80050f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80050fa:	4b05      	ldr	r3, [pc, #20]	@ (8005110 <HAL_RTC_AlarmIRQHandler+0x50>)
 80050fc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005100:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	745a      	strb	r2, [r3, #17]
}
 8005108:	bf00      	nop
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40010400 	.word	0x40010400

08005114 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b084      	sub	sp, #16
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800511c:	2300      	movs	r3, #0
 800511e:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d101      	bne.n	800512a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e01d      	b.n	8005166 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0208 	bic.w	r2, r2, #8
 8005138:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800513a:	f7fd fb5d 	bl	80027f8 <HAL_GetTick>
 800513e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005140:	e009      	b.n	8005156 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005142:	f7fd fb59 	bl	80027f8 <HAL_GetTick>
 8005146:	4602      	mov	r2, r0
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005150:	d901      	bls.n	8005156 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e007      	b.n	8005166 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	2b00      	cmp	r3, #0
 8005162:	d0ee      	beq.n	8005142 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}

0800516e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800516e:	b480      	push	{r7}
 8005170:	b087      	sub	sp, #28
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8005176:	2300      	movs	r3, #0
 8005178:	827b      	strh	r3, [r7, #18]
 800517a:	2300      	movs	r3, #0
 800517c:	823b      	strh	r3, [r7, #16]
 800517e:	2300      	movs	r3, #0
 8005180:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005182:	2300      	movs	r3, #0
 8005184:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800519e:	8a7a      	ldrh	r2, [r7, #18]
 80051a0:	8a3b      	ldrh	r3, [r7, #16]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d008      	beq.n	80051b8 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80051a6:	8a3b      	ldrh	r3, [r7, #16]
 80051a8:	041a      	lsls	r2, r3, #16
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	69db      	ldr	r3, [r3, #28]
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	e004      	b.n	80051c2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80051b8:	8a7b      	ldrh	r3, [r7, #18]
 80051ba:	041a      	lsls	r2, r3, #16
 80051bc:	89fb      	ldrh	r3, [r7, #14]
 80051be:	4313      	orrs	r3, r2
 80051c0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80051c2:	697b      	ldr	r3, [r7, #20]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	371c      	adds	r7, #28
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bc80      	pop	{r7}
 80051cc:	4770      	bx	lr

080051ce <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b084      	sub	sp, #16
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
 80051d6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051d8:	2300      	movs	r3, #0
 80051da:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f000 f85d 	bl	800529c <RTC_EnterInitMode>
 80051e2:	4603      	mov	r3, r0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d002      	beq.n	80051ee <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	73fb      	strb	r3, [r7, #15]
 80051ec:	e011      	b.n	8005212 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	0c12      	lsrs	r2, r2, #16
 80051f6:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	683a      	ldr	r2, [r7, #0]
 80051fe:	b292      	uxth	r2, r2
 8005200:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 f872 	bl	80052ec <RTC_ExitInitMode>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005212:	7bfb      	ldrb	r3, [r7, #15]
}
 8005214:	4618      	mov	r0, r3
 8005216:	3710      	adds	r7, #16
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8005224:	2300      	movs	r3, #0
 8005226:	81fb      	strh	r3, [r7, #14]
 8005228:	2300      	movs	r3, #0
 800522a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800523c:	89fb      	ldrh	r3, [r7, #14]
 800523e:	041a      	lsls	r2, r3, #16
 8005240:	89bb      	ldrh	r3, [r7, #12]
 8005242:	4313      	orrs	r3, r2
}
 8005244:	4618      	mov	r0, r3
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	bc80      	pop	{r7}
 800524c:	4770      	bx	lr

0800524e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800524e:	b580      	push	{r7, lr}
 8005250:	b084      	sub	sp, #16
 8005252:	af00      	add	r7, sp, #0
 8005254:	6078      	str	r0, [r7, #4]
 8005256:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005258:	2300      	movs	r3, #0
 800525a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 f81d 	bl	800529c <RTC_EnterInitMode>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d002      	beq.n	800526e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	73fb      	strb	r3, [r7, #15]
 800526c:	e011      	b.n	8005292 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	0c12      	lsrs	r2, r2, #16
 8005276:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	683a      	ldr	r2, [r7, #0]
 800527e:	b292      	uxth	r2, r2
 8005280:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 f832 	bl	80052ec <RTC_ExitInitMode>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d001      	beq.n	8005292 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005292:	7bfb      	ldrb	r3, [r7, #15]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052a4:	2300      	movs	r3, #0
 80052a6:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80052a8:	f7fd faa6 	bl	80027f8 <HAL_GetTick>
 80052ac:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80052ae:	e009      	b.n	80052c4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80052b0:	f7fd faa2 	bl	80027f8 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052be:	d901      	bls.n	80052c4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e00f      	b.n	80052e4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f003 0320 	and.w	r3, r3, #32
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d0ee      	beq.n	80052b0 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f042 0210 	orr.w	r2, r2, #16
 80052e0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3710      	adds	r7, #16
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052f4:	2300      	movs	r3, #0
 80052f6:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f022 0210 	bic.w	r2, r2, #16
 8005306:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005308:	f7fd fa76 	bl	80027f8 <HAL_GetTick>
 800530c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800530e:	e009      	b.n	8005324 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005310:	f7fd fa72 	bl	80027f8 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800531e:	d901      	bls.n	8005324 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e007      	b.n	8005334 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f003 0320 	and.w	r3, r3, #32
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0ee      	beq.n	8005310 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3710      	adds	r7, #16
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}

0800533c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	4603      	mov	r3, r0
 8005344:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800534a:	e005      	b.n	8005358 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	3301      	adds	r3, #1
 8005350:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8005352:	79fb      	ldrb	r3, [r7, #7]
 8005354:	3b0a      	subs	r3, #10
 8005356:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8005358:	79fb      	ldrb	r3, [r7, #7]
 800535a:	2b09      	cmp	r3, #9
 800535c:	d8f6      	bhi.n	800534c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	b2db      	uxtb	r3, r3
 8005362:	011b      	lsls	r3, r3, #4
 8005364:	b2da      	uxtb	r2, r3
 8005366:	79fb      	ldrb	r3, [r7, #7]
 8005368:	4313      	orrs	r3, r2
 800536a:	b2db      	uxtb	r3, r3
}
 800536c:	4618      	mov	r0, r3
 800536e:	3714      	adds	r7, #20
 8005370:	46bd      	mov	sp, r7
 8005372:	bc80      	pop	{r7}
 8005374:	4770      	bx	lr

08005376 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005376:	b480      	push	{r7}
 8005378:	b085      	sub	sp, #20
 800537a:	af00      	add	r7, sp, #0
 800537c:	4603      	mov	r3, r0
 800537e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8005380:	2300      	movs	r3, #0
 8005382:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8005384:	79fb      	ldrb	r3, [r7, #7]
 8005386:	091b      	lsrs	r3, r3, #4
 8005388:	b2db      	uxtb	r3, r3
 800538a:	461a      	mov	r2, r3
 800538c:	4613      	mov	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4413      	add	r3, r2
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005396:	79fb      	ldrb	r3, [r7, #7]
 8005398:	f003 030f 	and.w	r3, r3, #15
 800539c:	b2da      	uxtb	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	4413      	add	r3, r2
 80053a4:	b2db      	uxtb	r3, r3
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3714      	adds	r7, #20
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bc80      	pop	{r7}
 80053ae:	4770      	bx	lr

080053b0 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	617b      	str	r3, [r7, #20]
 80053be:	2300      	movs	r3, #0
 80053c0:	613b      	str	r3, [r7, #16]
 80053c2:	2300      	movs	r3, #0
 80053c4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80053c6:	2300      	movs	r3, #0
 80053c8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	7bdb      	ldrb	r3, [r3, #15]
 80053ce:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	7b5b      	ldrb	r3, [r3, #13]
 80053d4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	7b9b      	ldrb	r3, [r3, #14]
 80053da:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80053dc:	2300      	movs	r3, #0
 80053de:	60bb      	str	r3, [r7, #8]
 80053e0:	e06f      	b.n	80054c2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d011      	beq.n	800540c <RTC_DateUpdate+0x5c>
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	2b03      	cmp	r3, #3
 80053ec:	d00e      	beq.n	800540c <RTC_DateUpdate+0x5c>
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	2b05      	cmp	r3, #5
 80053f2:	d00b      	beq.n	800540c <RTC_DateUpdate+0x5c>
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	2b07      	cmp	r3, #7
 80053f8:	d008      	beq.n	800540c <RTC_DateUpdate+0x5c>
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d005      	beq.n	800540c <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	2b0a      	cmp	r3, #10
 8005404:	d002      	beq.n	800540c <RTC_DateUpdate+0x5c>
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	2b0c      	cmp	r3, #12
 800540a:	d117      	bne.n	800543c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2b1e      	cmp	r3, #30
 8005410:	d803      	bhi.n	800541a <RTC_DateUpdate+0x6a>
      {
        day++;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	3301      	adds	r3, #1
 8005416:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8005418:	e050      	b.n	80054bc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	2b0c      	cmp	r3, #12
 800541e:	d005      	beq.n	800542c <RTC_DateUpdate+0x7c>
        {
          month++;
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	3301      	adds	r3, #1
 8005424:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005426:	2301      	movs	r3, #1
 8005428:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800542a:	e047      	b.n	80054bc <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800542c:	2301      	movs	r3, #1
 800542e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8005430:	2301      	movs	r3, #1
 8005432:	60fb      	str	r3, [r7, #12]
          year++;
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	3301      	adds	r3, #1
 8005438:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800543a:	e03f      	b.n	80054bc <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	2b04      	cmp	r3, #4
 8005440:	d008      	beq.n	8005454 <RTC_DateUpdate+0xa4>
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	2b06      	cmp	r3, #6
 8005446:	d005      	beq.n	8005454 <RTC_DateUpdate+0xa4>
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	2b09      	cmp	r3, #9
 800544c:	d002      	beq.n	8005454 <RTC_DateUpdate+0xa4>
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	2b0b      	cmp	r3, #11
 8005452:	d10c      	bne.n	800546e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2b1d      	cmp	r3, #29
 8005458:	d803      	bhi.n	8005462 <RTC_DateUpdate+0xb2>
      {
        day++;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	3301      	adds	r3, #1
 800545e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8005460:	e02c      	b.n	80054bc <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	3301      	adds	r3, #1
 8005466:	613b      	str	r3, [r7, #16]
        day = 1U;
 8005468:	2301      	movs	r3, #1
 800546a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800546c:	e026      	b.n	80054bc <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	2b02      	cmp	r3, #2
 8005472:	d123      	bne.n	80054bc <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b1b      	cmp	r3, #27
 8005478:	d803      	bhi.n	8005482 <RTC_DateUpdate+0xd2>
      {
        day++;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	3301      	adds	r3, #1
 800547e:	60fb      	str	r3, [r7, #12]
 8005480:	e01c      	b.n	80054bc <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2b1c      	cmp	r3, #28
 8005486:	d111      	bne.n	80054ac <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	b29b      	uxth	r3, r3
 800548c:	4618      	mov	r0, r3
 800548e:	f000 f839 	bl	8005504 <RTC_IsLeapYear>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <RTC_DateUpdate+0xf0>
        {
          day++;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	3301      	adds	r3, #1
 800549c:	60fb      	str	r3, [r7, #12]
 800549e:	e00d      	b.n	80054bc <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	3301      	adds	r3, #1
 80054a4:	613b      	str	r3, [r7, #16]
          day = 1U;
 80054a6:	2301      	movs	r3, #1
 80054a8:	60fb      	str	r3, [r7, #12]
 80054aa:	e007      	b.n	80054bc <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b1d      	cmp	r3, #29
 80054b0:	d104      	bne.n	80054bc <RTC_DateUpdate+0x10c>
      {
        month++;
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	3301      	adds	r3, #1
 80054b6:	613b      	str	r3, [r7, #16]
        day = 1U;
 80054b8:	2301      	movs	r3, #1
 80054ba:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	3301      	adds	r3, #1
 80054c0:	60bb      	str	r3, [r7, #8]
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d38b      	bcc.n	80053e2 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	b2da      	uxtb	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	b2da      	uxtb	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	b2da      	uxtb	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	68fa      	ldr	r2, [r7, #12]
 80054e8:	b2d2      	uxtb	r2, r2
 80054ea:	4619      	mov	r1, r3
 80054ec:	6978      	ldr	r0, [r7, #20]
 80054ee:	f000 f83b 	bl	8005568 <RTC_WeekDayNum>
 80054f2:	4603      	mov	r3, r0
 80054f4:	461a      	mov	r2, r3
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	731a      	strb	r2, [r3, #12]
}
 80054fa:	bf00      	nop
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	4603      	mov	r3, r0
 800550c:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800550e:	88fb      	ldrh	r3, [r7, #6]
 8005510:	f003 0303 	and.w	r3, r3, #3
 8005514:	b29b      	uxth	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d001      	beq.n	800551e <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800551a:	2300      	movs	r3, #0
 800551c:	e01d      	b.n	800555a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800551e:	88fb      	ldrh	r3, [r7, #6]
 8005520:	4a10      	ldr	r2, [pc, #64]	@ (8005564 <RTC_IsLeapYear+0x60>)
 8005522:	fba2 1203 	umull	r1, r2, r2, r3
 8005526:	0952      	lsrs	r2, r2, #5
 8005528:	2164      	movs	r1, #100	@ 0x64
 800552a:	fb01 f202 	mul.w	r2, r1, r2
 800552e:	1a9b      	subs	r3, r3, r2
 8005530:	b29b      	uxth	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d001      	beq.n	800553a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8005536:	2301      	movs	r3, #1
 8005538:	e00f      	b.n	800555a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800553a:	88fb      	ldrh	r3, [r7, #6]
 800553c:	4a09      	ldr	r2, [pc, #36]	@ (8005564 <RTC_IsLeapYear+0x60>)
 800553e:	fba2 1203 	umull	r1, r2, r2, r3
 8005542:	09d2      	lsrs	r2, r2, #7
 8005544:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8005548:	fb01 f202 	mul.w	r2, r1, r2
 800554c:	1a9b      	subs	r3, r3, r2
 800554e:	b29b      	uxth	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8005554:	2301      	movs	r3, #1
 8005556:	e000      	b.n	800555a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8005558:	2300      	movs	r3, #0
  }
}
 800555a:	4618      	mov	r0, r3
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr
 8005564:	51eb851f 	.word	0x51eb851f

08005568 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	460b      	mov	r3, r1
 8005572:	70fb      	strb	r3, [r7, #3]
 8005574:	4613      	mov	r3, r2
 8005576:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8005578:	2300      	movs	r3, #0
 800557a:	60bb      	str	r3, [r7, #8]
 800557c:	2300      	movs	r3, #0
 800557e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8005586:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8005588:	78fb      	ldrb	r3, [r7, #3]
 800558a:	2b02      	cmp	r3, #2
 800558c:	d82d      	bhi.n	80055ea <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800558e:	78fa      	ldrb	r2, [r7, #3]
 8005590:	4613      	mov	r3, r2
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	4413      	add	r3, r2
 8005596:	00db      	lsls	r3, r3, #3
 8005598:	1a9b      	subs	r3, r3, r2
 800559a:	4a2c      	ldr	r2, [pc, #176]	@ (800564c <RTC_WeekDayNum+0xe4>)
 800559c:	fba2 2303 	umull	r2, r3, r2, r3
 80055a0:	085a      	lsrs	r2, r3, #1
 80055a2:	78bb      	ldrb	r3, [r7, #2]
 80055a4:	441a      	add	r2, r3
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	441a      	add	r2, r3
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	089b      	lsrs	r3, r3, #2
 80055b0:	441a      	add	r2, r3
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	3b01      	subs	r3, #1
 80055b6:	4926      	ldr	r1, [pc, #152]	@ (8005650 <RTC_WeekDayNum+0xe8>)
 80055b8:	fba1 1303 	umull	r1, r3, r1, r3
 80055bc:	095b      	lsrs	r3, r3, #5
 80055be:	1ad2      	subs	r2, r2, r3
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	3b01      	subs	r3, #1
 80055c4:	4922      	ldr	r1, [pc, #136]	@ (8005650 <RTC_WeekDayNum+0xe8>)
 80055c6:	fba1 1303 	umull	r1, r3, r1, r3
 80055ca:	09db      	lsrs	r3, r3, #7
 80055cc:	4413      	add	r3, r2
 80055ce:	1d1a      	adds	r2, r3, #4
 80055d0:	4b20      	ldr	r3, [pc, #128]	@ (8005654 <RTC_WeekDayNum+0xec>)
 80055d2:	fba3 1302 	umull	r1, r3, r3, r2
 80055d6:	1ad1      	subs	r1, r2, r3
 80055d8:	0849      	lsrs	r1, r1, #1
 80055da:	440b      	add	r3, r1
 80055dc:	0899      	lsrs	r1, r3, #2
 80055de:	460b      	mov	r3, r1
 80055e0:	00db      	lsls	r3, r3, #3
 80055e2:	1a5b      	subs	r3, r3, r1
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	e029      	b.n	800563e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80055ea:	78fa      	ldrb	r2, [r7, #3]
 80055ec:	4613      	mov	r3, r2
 80055ee:	005b      	lsls	r3, r3, #1
 80055f0:	4413      	add	r3, r2
 80055f2:	00db      	lsls	r3, r3, #3
 80055f4:	1a9b      	subs	r3, r3, r2
 80055f6:	4a15      	ldr	r2, [pc, #84]	@ (800564c <RTC_WeekDayNum+0xe4>)
 80055f8:	fba2 2303 	umull	r2, r3, r2, r3
 80055fc:	085a      	lsrs	r2, r3, #1
 80055fe:	78bb      	ldrb	r3, [r7, #2]
 8005600:	441a      	add	r2, r3
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	441a      	add	r2, r3
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	089b      	lsrs	r3, r3, #2
 800560a:	441a      	add	r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	4910      	ldr	r1, [pc, #64]	@ (8005650 <RTC_WeekDayNum+0xe8>)
 8005610:	fba1 1303 	umull	r1, r3, r1, r3
 8005614:	095b      	lsrs	r3, r3, #5
 8005616:	1ad2      	subs	r2, r2, r3
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	490d      	ldr	r1, [pc, #52]	@ (8005650 <RTC_WeekDayNum+0xe8>)
 800561c:	fba1 1303 	umull	r1, r3, r1, r3
 8005620:	09db      	lsrs	r3, r3, #7
 8005622:	4413      	add	r3, r2
 8005624:	1c9a      	adds	r2, r3, #2
 8005626:	4b0b      	ldr	r3, [pc, #44]	@ (8005654 <RTC_WeekDayNum+0xec>)
 8005628:	fba3 1302 	umull	r1, r3, r3, r2
 800562c:	1ad1      	subs	r1, r2, r3
 800562e:	0849      	lsrs	r1, r1, #1
 8005630:	440b      	add	r3, r1
 8005632:	0899      	lsrs	r1, r3, #2
 8005634:	460b      	mov	r3, r1
 8005636:	00db      	lsls	r3, r3, #3
 8005638:	1a5b      	subs	r3, r3, r1
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	b2db      	uxtb	r3, r3
}
 8005642:	4618      	mov	r0, r3
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	bc80      	pop	{r7}
 800564a:	4770      	bx	lr
 800564c:	38e38e39 	.word	0x38e38e39
 8005650:	51eb851f 	.word	0x51eb851f
 8005654:	24924925 	.word	0x24924925

08005658 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d101      	bne.n	800566a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e076      	b.n	8005758 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566e:	2b00      	cmp	r3, #0
 8005670:	d108      	bne.n	8005684 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800567a:	d009      	beq.n	8005690 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	61da      	str	r2, [r3, #28]
 8005682:	e005      	b.n	8005690 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d106      	bne.n	80056b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f7fc fd1e 	bl	80020ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2202      	movs	r2, #2
 80056b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056d8:	431a      	orrs	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	f003 0301 	and.w	r3, r3, #1
 80056f6:	431a      	orrs	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005700:	431a      	orrs	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800570a:	431a      	orrs	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005714:	ea42 0103 	orr.w	r1, r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800571c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	430a      	orrs	r2, r1
 8005726:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	0c1a      	lsrs	r2, r3, #16
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f002 0204 	and.w	r2, r2, #4
 8005736:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	69da      	ldr	r2, [r3, #28]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005746:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005756:	2300      	movs	r3, #0
}
 8005758:	4618      	mov	r0, r3
 800575a:	3708      	adds	r7, #8
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b088      	sub	sp, #32
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	4613      	mov	r3, r2
 800576e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005770:	f7fd f842 	bl	80027f8 <HAL_GetTick>
 8005774:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005776:	88fb      	ldrh	r3, [r7, #6]
 8005778:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b01      	cmp	r3, #1
 8005784:	d001      	beq.n	800578a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005786:	2302      	movs	r3, #2
 8005788:	e12a      	b.n	80059e0 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d002      	beq.n	8005796 <HAL_SPI_Transmit+0x36>
 8005790:	88fb      	ldrh	r3, [r7, #6]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d101      	bne.n	800579a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e122      	b.n	80059e0 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d101      	bne.n	80057a8 <HAL_SPI_Transmit+0x48>
 80057a4:	2302      	movs	r3, #2
 80057a6:	e11b      	b.n	80059e0 <HAL_SPI_Transmit+0x280>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2203      	movs	r2, #3
 80057b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2200      	movs	r2, #0
 80057bc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	88fa      	ldrh	r2, [r7, #6]
 80057c8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	88fa      	ldrh	r2, [r7, #6]
 80057ce:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2200      	movs	r2, #0
 80057e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057f6:	d10f      	bne.n	8005818 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005806:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005816:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005822:	2b40      	cmp	r3, #64	@ 0x40
 8005824:	d007      	beq.n	8005836 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005834:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800583e:	d152      	bne.n	80058e6 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d002      	beq.n	800584e <HAL_SPI_Transmit+0xee>
 8005848:	8b7b      	ldrh	r3, [r7, #26]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d145      	bne.n	80058da <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005852:	881a      	ldrh	r2, [r3, #0]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800585e:	1c9a      	adds	r2, r3, #2
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005868:	b29b      	uxth	r3, r3
 800586a:	3b01      	subs	r3, #1
 800586c:	b29a      	uxth	r2, r3
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005872:	e032      	b.n	80058da <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b02      	cmp	r3, #2
 8005880:	d112      	bne.n	80058a8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005886:	881a      	ldrh	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005892:	1c9a      	adds	r2, r3, #2
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800589c:	b29b      	uxth	r3, r3
 800589e:	3b01      	subs	r3, #1
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80058a6:	e018      	b.n	80058da <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058a8:	f7fc ffa6 	bl	80027f8 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	683a      	ldr	r2, [r7, #0]
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d803      	bhi.n	80058c0 <HAL_SPI_Transmit+0x160>
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058be:	d102      	bne.n	80058c6 <HAL_SPI_Transmit+0x166>
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d109      	bne.n	80058da <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e082      	b.n	80059e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1c7      	bne.n	8005874 <HAL_SPI_Transmit+0x114>
 80058e4:	e053      	b.n	800598e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d002      	beq.n	80058f4 <HAL_SPI_Transmit+0x194>
 80058ee:	8b7b      	ldrh	r3, [r7, #26]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d147      	bne.n	8005984 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	330c      	adds	r3, #12
 80058fe:	7812      	ldrb	r2, [r2, #0]
 8005900:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005906:	1c5a      	adds	r2, r3, #1
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005910:	b29b      	uxth	r3, r3
 8005912:	3b01      	subs	r3, #1
 8005914:	b29a      	uxth	r2, r3
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800591a:	e033      	b.n	8005984 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	689b      	ldr	r3, [r3, #8]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b02      	cmp	r3, #2
 8005928:	d113      	bne.n	8005952 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	330c      	adds	r3, #12
 8005934:	7812      	ldrb	r2, [r2, #0]
 8005936:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593c:	1c5a      	adds	r2, r3, #1
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005946:	b29b      	uxth	r3, r3
 8005948:	3b01      	subs	r3, #1
 800594a:	b29a      	uxth	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005950:	e018      	b.n	8005984 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005952:	f7fc ff51 	bl	80027f8 <HAL_GetTick>
 8005956:	4602      	mov	r2, r0
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	1ad3      	subs	r3, r2, r3
 800595c:	683a      	ldr	r2, [r7, #0]
 800595e:	429a      	cmp	r2, r3
 8005960:	d803      	bhi.n	800596a <HAL_SPI_Transmit+0x20a>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005968:	d102      	bne.n	8005970 <HAL_SPI_Transmit+0x210>
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d109      	bne.n	8005984 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e02d      	b.n	80059e0 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005988:	b29b      	uxth	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1c6      	bne.n	800591c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800598e:	69fa      	ldr	r2, [r7, #28]
 8005990:	6839      	ldr	r1, [r7, #0]
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f000 fccc 	bl	8006330 <SPI_EndRxTxTransaction>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d002      	beq.n	80059a4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2220      	movs	r2, #32
 80059a2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10a      	bne.n	80059c2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059ac:	2300      	movs	r3, #0
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	617b      	str	r3, [r7, #20]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2201      	movs	r2, #1
 80059c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d001      	beq.n	80059de <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e000      	b.n	80059e0 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80059de:	2300      	movs	r3, #0
  }
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3720      	adds	r7, #32
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b088      	sub	sp, #32
 80059ec:	af02      	add	r7, sp, #8
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	603b      	str	r3, [r7, #0]
 80059f4:	4613      	mov	r3, r2
 80059f6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d001      	beq.n	8005a08 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005a04:	2302      	movs	r3, #2
 8005a06:	e104      	b.n	8005c12 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a10:	d112      	bne.n	8005a38 <HAL_SPI_Receive+0x50>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d10e      	bne.n	8005a38 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2204      	movs	r2, #4
 8005a1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005a22:	88fa      	ldrh	r2, [r7, #6]
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	68b9      	ldr	r1, [r7, #8]
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 f8f3 	bl	8005c1a <HAL_SPI_TransmitReceive>
 8005a34:	4603      	mov	r3, r0
 8005a36:	e0ec      	b.n	8005c12 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a38:	f7fc fede 	bl	80027f8 <HAL_GetTick>
 8005a3c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d002      	beq.n	8005a4a <HAL_SPI_Receive+0x62>
 8005a44:	88fb      	ldrh	r3, [r7, #6]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d101      	bne.n	8005a4e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e0e1      	b.n	8005c12 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d101      	bne.n	8005a5c <HAL_SPI_Receive+0x74>
 8005a58:	2302      	movs	r3, #2
 8005a5a:	e0da      	b.n	8005c12 <HAL_SPI_Receive+0x22a>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2204      	movs	r2, #4
 8005a68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	88fa      	ldrh	r2, [r7, #6]
 8005a7c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	88fa      	ldrh	r2, [r7, #6]
 8005a82:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	2200      	movs	r2, #0
 8005a94:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005aaa:	d10f      	bne.n	8005acc <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005aba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005aca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad6:	2b40      	cmp	r3, #64	@ 0x40
 8005ad8:	d007      	beq.n	8005aea <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ae8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d170      	bne.n	8005bd4 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005af2:	e035      	b.n	8005b60 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d115      	bne.n	8005b2e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f103 020c 	add.w	r2, r3, #12
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b0e:	7812      	ldrb	r2, [r2, #0]
 8005b10:	b2d2      	uxtb	r2, r2
 8005b12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b18:	1c5a      	adds	r2, r3, #1
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	3b01      	subs	r3, #1
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b2c:	e018      	b.n	8005b60 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b2e:	f7fc fe63 	bl	80027f8 <HAL_GetTick>
 8005b32:	4602      	mov	r2, r0
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	1ad3      	subs	r3, r2, r3
 8005b38:	683a      	ldr	r2, [r7, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d803      	bhi.n	8005b46 <HAL_SPI_Receive+0x15e>
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b44:	d102      	bne.n	8005b4c <HAL_SPI_Receive+0x164>
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d109      	bne.n	8005b60 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e058      	b.n	8005c12 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d1c4      	bne.n	8005af4 <HAL_SPI_Receive+0x10c>
 8005b6a:	e038      	b.n	8005bde <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d113      	bne.n	8005ba2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68da      	ldr	r2, [r3, #12]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b84:	b292      	uxth	r2, r2
 8005b86:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b8c:	1c9a      	adds	r2, r3, #2
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005ba0:	e018      	b.n	8005bd4 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ba2:	f7fc fe29 	bl	80027f8 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	683a      	ldr	r2, [r7, #0]
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d803      	bhi.n	8005bba <HAL_SPI_Receive+0x1d2>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bb8:	d102      	bne.n	8005bc0 <HAL_SPI_Receive+0x1d8>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d109      	bne.n	8005bd4 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e01e      	b.n	8005c12 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1c6      	bne.n	8005b6c <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005bde:	697a      	ldr	r2, [r7, #20]
 8005be0:	6839      	ldr	r1, [r7, #0]
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f000 fb52 	bl	800628c <SPI_EndRxTransaction>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e000      	b.n	8005c12 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005c10:	2300      	movs	r3, #0
  }
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3718      	adds	r7, #24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b08a      	sub	sp, #40	@ 0x28
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	60f8      	str	r0, [r7, #12]
 8005c22:	60b9      	str	r1, [r7, #8]
 8005c24:	607a      	str	r2, [r7, #4]
 8005c26:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c2c:	f7fc fde4 	bl	80027f8 <HAL_GetTick>
 8005c30:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c38:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005c40:	887b      	ldrh	r3, [r7, #2]
 8005c42:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c44:	7ffb      	ldrb	r3, [r7, #31]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d00c      	beq.n	8005c64 <HAL_SPI_TransmitReceive+0x4a>
 8005c4a:	69bb      	ldr	r3, [r7, #24]
 8005c4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c50:	d106      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d102      	bne.n	8005c60 <HAL_SPI_TransmitReceive+0x46>
 8005c5a:	7ffb      	ldrb	r3, [r7, #31]
 8005c5c:	2b04      	cmp	r3, #4
 8005c5e:	d001      	beq.n	8005c64 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005c60:	2302      	movs	r3, #2
 8005c62:	e17f      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d005      	beq.n	8005c76 <HAL_SPI_TransmitReceive+0x5c>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d002      	beq.n	8005c76 <HAL_SPI_TransmitReceive+0x5c>
 8005c70:	887b      	ldrh	r3, [r7, #2]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d101      	bne.n	8005c7a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e174      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d101      	bne.n	8005c88 <HAL_SPI_TransmitReceive+0x6e>
 8005c84:	2302      	movs	r3, #2
 8005c86:	e16d      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x34a>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b04      	cmp	r3, #4
 8005c9a:	d003      	beq.n	8005ca4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2205      	movs	r2, #5
 8005ca0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	887a      	ldrh	r2, [r7, #2]
 8005cb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	887a      	ldrh	r2, [r7, #2]
 8005cba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	68ba      	ldr	r2, [r7, #8]
 8005cc0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	887a      	ldrh	r2, [r7, #2]
 8005cc6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	887a      	ldrh	r2, [r7, #2]
 8005ccc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ce4:	2b40      	cmp	r3, #64	@ 0x40
 8005ce6:	d007      	beq.n	8005cf8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cf6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d00:	d17e      	bne.n	8005e00 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d002      	beq.n	8005d10 <HAL_SPI_TransmitReceive+0xf6>
 8005d0a:	8afb      	ldrh	r3, [r7, #22]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d16c      	bne.n	8005dea <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d14:	881a      	ldrh	r2, [r3, #0]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d20:	1c9a      	adds	r2, r3, #2
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d34:	e059      	b.n	8005dea <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	f003 0302 	and.w	r3, r3, #2
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	d11b      	bne.n	8005d7c <HAL_SPI_TransmitReceive+0x162>
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d016      	beq.n	8005d7c <HAL_SPI_TransmitReceive+0x162>
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d113      	bne.n	8005d7c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d58:	881a      	ldrh	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d64:	1c9a      	adds	r2, r3, #2
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	3b01      	subs	r3, #1
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d119      	bne.n	8005dbe <HAL_SPI_TransmitReceive+0x1a4>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d014      	beq.n	8005dbe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d9e:	b292      	uxth	r2, r2
 8005da0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005da6:	1c9a      	adds	r2, r3, #2
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	3b01      	subs	r3, #1
 8005db4:	b29a      	uxth	r2, r3
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005dbe:	f7fc fd1b 	bl	80027f8 <HAL_GetTick>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	6a3b      	ldr	r3, [r7, #32]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d80d      	bhi.n	8005dea <HAL_SPI_TransmitReceive+0x1d0>
 8005dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd4:	d009      	beq.n	8005dea <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2200      	movs	r2, #0
 8005de2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005de6:	2303      	movs	r3, #3
 8005de8:	e0bc      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1a0      	bne.n	8005d36 <HAL_SPI_TransmitReceive+0x11c>
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d19b      	bne.n	8005d36 <HAL_SPI_TransmitReceive+0x11c>
 8005dfe:	e082      	b.n	8005f06 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d002      	beq.n	8005e0e <HAL_SPI_TransmitReceive+0x1f4>
 8005e08:	8afb      	ldrh	r3, [r7, #22]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d171      	bne.n	8005ef2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	330c      	adds	r3, #12
 8005e18:	7812      	ldrb	r2, [r2, #0]
 8005e1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e34:	e05d      	b.n	8005ef2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f003 0302 	and.w	r3, r3, #2
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d11c      	bne.n	8005e7e <HAL_SPI_TransmitReceive+0x264>
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d017      	beq.n	8005e7e <HAL_SPI_TransmitReceive+0x264>
 8005e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d114      	bne.n	8005e7e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	330c      	adds	r3, #12
 8005e5e:	7812      	ldrb	r2, [r2, #0]
 8005e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d119      	bne.n	8005ec0 <HAL_SPI_TransmitReceive+0x2a6>
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d014      	beq.n	8005ec0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68da      	ldr	r2, [r3, #12]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea0:	b2d2      	uxtb	r2, r2
 8005ea2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea8:	1c5a      	adds	r2, r3, #1
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005ec0:	f7fc fc9a 	bl	80027f8 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d803      	bhi.n	8005ed8 <HAL_SPI_TransmitReceive+0x2be>
 8005ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed6:	d102      	bne.n	8005ede <HAL_SPI_TransmitReceive+0x2c4>
 8005ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d109      	bne.n	8005ef2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e038      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d19c      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x21c>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d197      	bne.n	8005e36 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f06:	6a3a      	ldr	r2, [r7, #32]
 8005f08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f000 fa10 	bl	8006330 <SPI_EndRxTxTransaction>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d008      	beq.n	8005f28 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2220      	movs	r2, #32
 8005f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e01d      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d10a      	bne.n	8005f46 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005f30:	2300      	movs	r3, #0
 8005f32:	613b      	str	r3, [r7, #16]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	613b      	str	r3, [r7, #16]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	613b      	str	r3, [r7, #16]
 8005f44:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e000      	b.n	8005f64 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005f62:	2300      	movs	r3, #0
  }
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3728      	adds	r7, #40	@ 0x28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b088      	sub	sp, #32
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f84:	69bb      	ldr	r3, [r7, #24]
 8005f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d10e      	bne.n	8005fac <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d009      	beq.n	8005fac <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d004      	beq.n	8005fac <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	4798      	blx	r3
    return;
 8005faa:	e0b7      	b.n	800611c <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005fac:	69bb      	ldr	r3, [r7, #24]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d009      	beq.n	8005fca <HAL_SPI_IRQHandler+0x5e>
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d004      	beq.n	8005fca <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	4798      	blx	r3
    return;
 8005fc8:	e0a8      	b.n	800611c <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	f003 0320 	and.w	r3, r3, #32
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d105      	bne.n	8005fe0 <HAL_SPI_IRQHandler+0x74>
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	f000 809e 	beq.w	800611c <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	f003 0320 	and.w	r3, r3, #32
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f000 8098 	beq.w	800611c <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d023      	beq.n	800603e <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	2b03      	cmp	r3, #3
 8006000:	d011      	beq.n	8006026 <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006006:	f043 0204 	orr.w	r2, r3, #4
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800600e:	2300      	movs	r3, #0
 8006010:	617b      	str	r3, [r7, #20]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	68db      	ldr	r3, [r3, #12]
 8006018:	617b      	str	r3, [r7, #20]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	617b      	str	r3, [r7, #20]
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	e00b      	b.n	800603e <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006026:	2300      	movs	r3, #0
 8006028:	613b      	str	r3, [r7, #16]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	613b      	str	r3, [r7, #16]
 800603a:	693b      	ldr	r3, [r7, #16]
        return;
 800603c:	e06e      	b.n	800611c <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	f003 0320 	and.w	r3, r3, #32
 8006044:	2b00      	cmp	r3, #0
 8006046:	d014      	beq.n	8006072 <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800604c:	f043 0201 	orr.w	r2, r3, #1
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006054:	2300      	movs	r3, #0
 8006056:	60fb      	str	r3, [r7, #12]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	60fb      	str	r3, [r7, #12]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006076:	2b00      	cmp	r3, #0
 8006078:	d04f      	beq.n	800611a <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	685a      	ldr	r2, [r3, #4]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006088:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2201      	movs	r2, #1
 800608e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b00      	cmp	r3, #0
 800609a:	d104      	bne.n	80060a6 <HAL_SPI_IRQHandler+0x13a>
 800609c:	69fb      	ldr	r3, [r7, #28]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d034      	beq.n	8006110 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0203 	bic.w	r2, r2, #3
 80060b4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d011      	beq.n	80060e2 <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060c2:	4a18      	ldr	r2, [pc, #96]	@ (8006124 <HAL_SPI_IRQHandler+0x1b8>)
 80060c4:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ca:	4618      	mov	r0, r3
 80060cc:	f7fc fcec 	bl	8002aa8 <HAL_DMA_Abort_IT>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d005      	beq.n	80060e2 <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d016      	beq.n	8006118 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ee:	4a0d      	ldr	r2, [pc, #52]	@ (8006124 <HAL_SPI_IRQHandler+0x1b8>)
 80060f0:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7fc fcd6 	bl	8002aa8 <HAL_DMA_Abort_IT>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d00a      	beq.n	8006118 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006106:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800610e:	e003      	b.n	8006118 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f000 f809 	bl	8006128 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006116:	e000      	b.n	800611a <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8006118:	bf00      	nop
    return;
 800611a:	bf00      	nop
  }
}
 800611c:	3720      	adds	r7, #32
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	08006155 	.word	0x08006155

08006128 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006128:	b480      	push	{r7}
 800612a:	b083      	sub	sp, #12
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	bc80      	pop	{r7}
 8006138:	4770      	bx	lr

0800613a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800613a:	b480      	push	{r7}
 800613c:	b083      	sub	sp, #12
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006148:	b2db      	uxtb	r3, r3
}
 800614a:	4618      	mov	r0, r3
 800614c:	370c      	adds	r7, #12
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr

08006154 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b084      	sub	sp, #16
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006160:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f7ff ffda 	bl	8006128 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006174:	bf00      	nop
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b088      	sub	sp, #32
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	603b      	str	r3, [r7, #0]
 8006188:	4613      	mov	r3, r2
 800618a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800618c:	f7fc fb34 	bl	80027f8 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006194:	1a9b      	subs	r3, r3, r2
 8006196:	683a      	ldr	r2, [r7, #0]
 8006198:	4413      	add	r3, r2
 800619a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800619c:	f7fc fb2c 	bl	80027f8 <HAL_GetTick>
 80061a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80061a2:	4b39      	ldr	r3, [pc, #228]	@ (8006288 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	015b      	lsls	r3, r3, #5
 80061a8:	0d1b      	lsrs	r3, r3, #20
 80061aa:	69fa      	ldr	r2, [r7, #28]
 80061ac:	fb02 f303 	mul.w	r3, r2, r3
 80061b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80061b2:	e054      	b.n	800625e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ba:	d050      	beq.n	800625e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80061bc:	f7fc fb1c 	bl	80027f8 <HAL_GetTick>
 80061c0:	4602      	mov	r2, r0
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	1ad3      	subs	r3, r2, r3
 80061c6:	69fa      	ldr	r2, [r7, #28]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d902      	bls.n	80061d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d13d      	bne.n	800624e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80061e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80061ea:	d111      	bne.n	8006210 <SPI_WaitFlagStateUntilTimeout+0x94>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061f4:	d004      	beq.n	8006200 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061fe:	d107      	bne.n	8006210 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800620e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006214:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006218:	d10f      	bne.n	800623a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006228:	601a      	str	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	681a      	ldr	r2, [r3, #0]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006238:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2200      	movs	r2, #0
 8006246:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800624a:	2303      	movs	r3, #3
 800624c:	e017      	b.n	800627e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d101      	bne.n	8006258 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006254:	2300      	movs	r3, #0
 8006256:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	3b01      	subs	r3, #1
 800625c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	689a      	ldr	r2, [r3, #8]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	4013      	ands	r3, r2
 8006268:	68ba      	ldr	r2, [r7, #8]
 800626a:	429a      	cmp	r2, r3
 800626c:	bf0c      	ite	eq
 800626e:	2301      	moveq	r3, #1
 8006270:	2300      	movne	r3, #0
 8006272:	b2db      	uxtb	r3, r3
 8006274:	461a      	mov	r2, r3
 8006276:	79fb      	ldrb	r3, [r7, #7]
 8006278:	429a      	cmp	r2, r3
 800627a:	d19b      	bne.n	80061b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3720      	adds	r7, #32
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20000004 	.word	0x20000004

0800628c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af02      	add	r7, sp, #8
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062a0:	d111      	bne.n	80062c6 <SPI_EndRxTransaction+0x3a>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062aa:	d004      	beq.n	80062b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062b4:	d107      	bne.n	80062c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062c4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062ce:	d117      	bne.n	8006300 <SPI_EndRxTransaction+0x74>
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062d8:	d112      	bne.n	8006300 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	9300      	str	r3, [sp, #0]
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2200      	movs	r2, #0
 80062e2:	2101      	movs	r1, #1
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f7ff ff49 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d01a      	beq.n	8006326 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062f4:	f043 0220 	orr.w	r2, r3, #32
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e013      	b.n	8006328 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	2200      	movs	r2, #0
 8006308:	2180      	movs	r1, #128	@ 0x80
 800630a:	68f8      	ldr	r0, [r7, #12]
 800630c:	f7ff ff36 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 8006310:	4603      	mov	r3, r0
 8006312:	2b00      	cmp	r3, #0
 8006314:	d007      	beq.n	8006326 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800631a:	f043 0220 	orr.w	r2, r3, #32
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e000      	b.n	8006328 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b086      	sub	sp, #24
 8006334:	af02      	add	r7, sp, #8
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	9300      	str	r3, [sp, #0]
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	2201      	movs	r2, #1
 8006344:	2102      	movs	r1, #2
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f7ff ff18 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d007      	beq.n	8006362 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006356:	f043 0220 	orr.w	r2, r3, #32
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e013      	b.n	800638a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	9300      	str	r3, [sp, #0]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	2200      	movs	r2, #0
 800636a:	2180      	movs	r1, #128	@ 0x80
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f7ff ff05 	bl	800617c <SPI_WaitFlagStateUntilTimeout>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d007      	beq.n	8006388 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800637c:	f043 0220 	orr.w	r2, r3, #32
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e000      	b.n	800638a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8006392:	b4b0      	push	{r4, r5, r7}
 8006394:	b08f      	sub	sp, #60	@ 0x3c
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 800639a:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800639e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 80063a0:	2307      	movs	r3, #7
 80063a2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 80063a6:	2307      	movs	r3, #7
 80063a8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 80063ac:	2301      	movs	r3, #1
 80063ae:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 80063b2:	23ff      	movs	r3, #255	@ 0xff
 80063b4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 80063b8:	2364      	movs	r3, #100	@ 0x64
 80063ba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 80063be:	2308      	movs	r3, #8
 80063c0:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	461d      	mov	r5, r3
 80063c6:	f107 040c 	add.w	r4, r7, #12
 80063ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80063cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80063ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80063d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80063d2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80063d6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	373c      	adds	r7, #60	@ 0x3c
 80063de:	46bd      	mov	sp, r7
 80063e0:	bcb0      	pop	{r4, r5, r7}
 80063e2:	4770      	bx	lr

080063e4 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80063e4:	b580      	push	{r7, lr}
 80063e6:	b084      	sub	sp, #16
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80063ee:	2101      	movs	r1, #1
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 f9fe 	bl	80067f2 <LoRa_read>
 80063f6:	4603      	mov	r3, r0
 80063f8:	73bb      	strb	r3, [r7, #14]
	data = read;
 80063fa:	7bbb      	ldrb	r3, [r7, #14]
 80063fc:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d107      	bne.n	8006414 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8006404:	7bbb      	ldrb	r3, [r7, #14]
 8006406:	f023 0307 	bic.w	r3, r3, #7
 800640a:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2200      	movs	r2, #0
 8006410:	61da      	str	r2, [r3, #28]
 8006412:	e03e      	b.n	8006492 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d10c      	bne.n	8006434 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 800641a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800641e:	f023 0307 	bic.w	r3, r3, #7
 8006422:	b25b      	sxtb	r3, r3
 8006424:	f043 0301 	orr.w	r3, r3, #1
 8006428:	b25b      	sxtb	r3, r3
 800642a:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	61da      	str	r2, [r3, #28]
 8006432:	e02e      	b.n	8006492 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	2b03      	cmp	r3, #3
 8006438:	d10c      	bne.n	8006454 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 800643a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800643e:	f023 0307 	bic.w	r3, r3, #7
 8006442:	b25b      	sxtb	r3, r3
 8006444:	f043 0303 	orr.w	r3, r3, #3
 8006448:	b25b      	sxtb	r3, r3
 800644a:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2203      	movs	r2, #3
 8006450:	61da      	str	r2, [r3, #28]
 8006452:	e01e      	b.n	8006492 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	2b05      	cmp	r3, #5
 8006458:	d10c      	bne.n	8006474 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 800645a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800645e:	f023 0307 	bic.w	r3, r3, #7
 8006462:	b25b      	sxtb	r3, r3
 8006464:	f043 0305 	orr.w	r3, r3, #5
 8006468:	b25b      	sxtb	r3, r3
 800646a:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2205      	movs	r2, #5
 8006470:	61da      	str	r2, [r3, #28]
 8006472:	e00e      	b.n	8006492 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2b06      	cmp	r3, #6
 8006478:	d10b      	bne.n	8006492 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 800647a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800647e:	f023 0307 	bic.w	r3, r3, #7
 8006482:	b25b      	sxtb	r3, r3
 8006484:	f043 0306 	orr.w	r3, r3, #6
 8006488:	b25b      	sxtb	r3, r3
 800648a:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2206      	movs	r2, #6
 8006490:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8006492:	7bfb      	ldrb	r3, [r7, #15]
 8006494:	461a      	mov	r2, r3
 8006496:	2101      	movs	r1, #1
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f9c4 	bl	8006826 <LoRa_write>
	//HAL_Delay(10);
}
 800649e:	bf00      	nop
 80064a0:	3710      	adds	r7, #16
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}

080064a6 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80064a6:	b580      	push	{r7, lr}
 80064a8:	b084      	sub	sp, #16
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	60f8      	str	r0, [r7, #12]
 80064ae:	60b9      	str	r1, [r7, #8]
 80064b0:	603b      	str	r3, [r7, #0]
 80064b2:	4613      	mov	r3, r2
 80064b4:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6818      	ldr	r0, [r3, #0]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	889b      	ldrh	r3, [r3, #4]
 80064be:	2200      	movs	r2, #0
 80064c0:	4619      	mov	r1, r3
 80064c2:	f7fc fd04 	bl	8002ece <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	6998      	ldr	r0, [r3, #24]
 80064ca:	88fa      	ldrh	r2, [r7, #6]
 80064cc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80064d0:	68b9      	ldr	r1, [r7, #8]
 80064d2:	f7ff f945 	bl	8005760 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80064d6:	bf00      	nop
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	699b      	ldr	r3, [r3, #24]
 80064dc:	4618      	mov	r0, r3
 80064de:	f7ff fe2c 	bl	800613a <HAL_SPI_GetState>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d1f7      	bne.n	80064d8 <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6998      	ldr	r0, [r3, #24]
 80064ec:	8b3a      	ldrh	r2, [r7, #24]
 80064ee:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80064f2:	6839      	ldr	r1, [r7, #0]
 80064f4:	f7ff fa78 	bl	80059e8 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80064f8:	bf00      	nop
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	4618      	mov	r0, r3
 8006500:	f7ff fe1b 	bl	800613a <HAL_SPI_GetState>
 8006504:	4603      	mov	r3, r0
 8006506:	2b01      	cmp	r3, #1
 8006508:	d1f7      	bne.n	80064fa <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	889b      	ldrh	r3, [r3, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	4619      	mov	r1, r3
 8006516:	f7fc fcda 	bl	8002ece <HAL_GPIO_WritePin>
}
 800651a:	bf00      	nop
 800651c:	3710      	adds	r7, #16
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8006522:	b580      	push	{r7, lr}
 8006524:	b084      	sub	sp, #16
 8006526:	af00      	add	r7, sp, #0
 8006528:	60f8      	str	r0, [r7, #12]
 800652a:	60b9      	str	r1, [r7, #8]
 800652c:	603b      	str	r3, [r7, #0]
 800652e:	4613      	mov	r3, r2
 8006530:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6818      	ldr	r0, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	889b      	ldrh	r3, [r3, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	4619      	mov	r1, r3
 800653e:	f7fc fcc6 	bl	8002ece <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6998      	ldr	r0, [r3, #24]
 8006546:	88fa      	ldrh	r2, [r7, #6]
 8006548:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800654c:	68b9      	ldr	r1, [r7, #8]
 800654e:	f7ff f907 	bl	8005760 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8006552:	bf00      	nop
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	699b      	ldr	r3, [r3, #24]
 8006558:	4618      	mov	r0, r3
 800655a:	f7ff fdee 	bl	800613a <HAL_SPI_GetState>
 800655e:	4603      	mov	r3, r0
 8006560:	2b01      	cmp	r3, #1
 8006562:	d1f7      	bne.n	8006554 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6998      	ldr	r0, [r3, #24]
 8006568:	8b3a      	ldrh	r2, [r7, #24]
 800656a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800656e:	6839      	ldr	r1, [r7, #0]
 8006570:	f7ff f8f6 	bl	8005760 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8006574:	bf00      	nop
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	4618      	mov	r0, r3
 800657c:	f7ff fddd 	bl	800613a <HAL_SPI_GetState>
 8006580:	4603      	mov	r3, r0
 8006582:	2b01      	cmp	r3, #1
 8006584:	d1f7      	bne.n	8006576 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6818      	ldr	r0, [r3, #0]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	889b      	ldrh	r3, [r3, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	4619      	mov	r1, r3
 8006592:	f7fc fc9c 	bl	8002ece <HAL_GPIO_WritePin>
}
 8006596:	bf00      	nop
 8006598:	3710      	adds	r7, #16
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 800659e:	b580      	push	{r7, lr}
 80065a0:	b084      	sub	sp, #16
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
 80065a6:	460b      	mov	r3, r1
 80065a8:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80065aa:	2126      	movs	r1, #38	@ 0x26
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 f920 	bl	80067f2 <LoRa_read>
 80065b2:	4603      	mov	r3, r0
 80065b4:	73bb      	strb	r3, [r7, #14]

	if(value)
 80065b6:	78fb      	ldrb	r3, [r7, #3]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d004      	beq.n	80065c6 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 80065bc:	7bbb      	ldrb	r3, [r7, #14]
 80065be:	f043 0308 	orr.w	r3, r3, #8
 80065c2:	73fb      	strb	r3, [r7, #15]
 80065c4:	e003      	b.n	80065ce <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 80065c6:	7bbb      	ldrb	r3, [r7, #14]
 80065c8:	f023 0308 	bic.w	r3, r3, #8
 80065cc:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 80065ce:	7bfb      	ldrb	r3, [r7, #15]
 80065d0:	461a      	mov	r2, r3
 80065d2:	2126      	movs	r1, #38	@ 0x26
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 f926 	bl	8006826 <LoRa_write>
	HAL_Delay(10);
 80065da:	200a      	movs	r0, #10
 80065dc:	f7fc f916 	bl	800280c <HAL_Delay>
}
 80065e0:	bf00      	nop
 80065e2:	3710      	adds	r7, #16
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b096      	sub	sp, #88	@ 0x58
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 80065f0:	4a17      	ldr	r2, [pc, #92]	@ (8006650 <LoRa_setAutoLDO+0x68>)
 80065f2:	f107 0308 	add.w	r3, r7, #8
 80065f6:	4611      	mov	r1, r2
 80065f8:	2250      	movs	r2, #80	@ 0x50
 80065fa:	4618      	mov	r0, r3
 80065fc:	f001 fa2b 	bl	8007a56 <memcpy>

	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006606:	461a      	mov	r2, r3
 8006608:	2301      	movs	r3, #1
 800660a:	4093      	lsls	r3, r2
 800660c:	4618      	mov	r0, r3
 800660e:	f7f9 ff03 	bl	8000418 <__aeabi_i2d>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006618:	00db      	lsls	r3, r3, #3
 800661a:	3358      	adds	r3, #88	@ 0x58
 800661c:	443b      	add	r3, r7
 800661e:	3b50      	subs	r3, #80	@ 0x50
 8006620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006624:	f7fa f88c 	bl	8000740 <__aeabi_ddiv>
 8006628:	4602      	mov	r2, r0
 800662a:	460b      	mov	r3, r1
 800662c:	4610      	mov	r0, r2
 800662e:	4619      	mov	r1, r3
 8006630:	f7fa fa0c 	bl	8000a4c <__aeabi_d2iz>
 8006634:	4603      	mov	r3, r0
 8006636:	2b10      	cmp	r3, #16
 8006638:	bfcc      	ite	gt
 800663a:	2301      	movgt	r3, #1
 800663c:	2300      	movle	r3, #0
 800663e:	b2db      	uxtb	r3, r3
 8006640:	4619      	mov	r1, r3
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f7ff ffab 	bl	800659e <LoRa_setLowDaraRateOptimization>
}
 8006648:	bf00      	nop
 800664a:	3758      	adds	r7, #88	@ 0x58
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	08009b50 	.word	0x08009b50

08006654 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	04db      	lsls	r3, r3, #19
 8006662:	115b      	asrs	r3, r3, #5
 8006664:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	0c1b      	lsrs	r3, r3, #16
 800666a:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 800666c:	7afb      	ldrb	r3, [r7, #11]
 800666e:	461a      	mov	r2, r3
 8006670:	2106      	movs	r1, #6
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f8d7 	bl	8006826 <LoRa_write>
	HAL_Delay(5);
 8006678:	2005      	movs	r0, #5
 800667a:	f7fc f8c7 	bl	800280c <HAL_Delay>

	// write Mid:
	data = F >> 8;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	0a1b      	lsrs	r3, r3, #8
 8006682:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8006684:	7afb      	ldrb	r3, [r7, #11]
 8006686:	461a      	mov	r2, r3
 8006688:	2107      	movs	r1, #7
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 f8cb 	bl	8006826 <LoRa_write>
	HAL_Delay(5);
 8006690:	2005      	movs	r0, #5
 8006692:	f7fc f8bb 	bl	800280c <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 800669a:	7afb      	ldrb	r3, [r7, #11]
 800669c:	461a      	mov	r2, r3
 800669e:	2108      	movs	r1, #8
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 f8c0 	bl	8006826 <LoRa_write>
	HAL_Delay(5);
 80066a6:	2005      	movs	r0, #5
 80066a8:	f7fc f8b0 	bl	800280c <HAL_Delay>
}
 80066ac:	bf00      	nop
 80066ae:	3710      	adds	r7, #16
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
 80066bc:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	2b0c      	cmp	r3, #12
 80066c2:	dd01      	ble.n	80066c8 <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80066c4:	230c      	movs	r3, #12
 80066c6:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	2b06      	cmp	r3, #6
 80066cc:	dc01      	bgt.n	80066d2 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80066ce:	2307      	movs	r3, #7
 80066d0:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80066d2:	211e      	movs	r1, #30
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 f88c 	bl	80067f2 <LoRa_read>
 80066da:	4603      	mov	r3, r0
 80066dc:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80066de:	200a      	movs	r0, #10
 80066e0:	f7fc f894 	bl	800280c <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	011b      	lsls	r3, r3, #4
 80066ea:	b2da      	uxtb	r2, r3
 80066ec:	7bfb      	ldrb	r3, [r7, #15]
 80066ee:	f003 030f 	and.w	r3, r3, #15
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	4413      	add	r3, r2
 80066f6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 80066f8:	7bbb      	ldrb	r3, [r7, #14]
 80066fa:	461a      	mov	r2, r3
 80066fc:	211e      	movs	r1, #30
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 f891 	bl	8006826 <LoRa_write>
	HAL_Delay(10);
 8006704:	200a      	movs	r0, #10
 8006706:	f7fc f881 	bl	800280c <HAL_Delay>

	LoRa_setAutoLDO(_LoRa);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f7ff ff6c 	bl	80065e8 <LoRa_setAutoLDO>
}
 8006710:	bf00      	nop
 8006712:	3710      	adds	r7, #16
 8006714:	46bd      	mov	sp, r7
 8006716:	bd80      	pop	{r7, pc}

08006718 <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	460b      	mov	r3, r1
 8006722:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8006724:	78fb      	ldrb	r3, [r7, #3]
 8006726:	461a      	mov	r2, r3
 8006728:	2109      	movs	r1, #9
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f87b 	bl	8006826 <LoRa_write>
	HAL_Delay(10);
 8006730:	200a      	movs	r0, #10
 8006732:	f7fc f86b 	bl	800280c <HAL_Delay>
}
 8006736:	bf00      	nop
 8006738:	3708      	adds	r7, #8
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
	...

08006740 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
 8006748:	460b      	mov	r3, r1
 800674a:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 800674c:	2300      	movs	r3, #0
 800674e:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8006750:	78fb      	ldrb	r3, [r7, #3]
 8006752:	2b2c      	cmp	r3, #44	@ 0x2c
 8006754:	d801      	bhi.n	800675a <LoRa_setOCP+0x1a>
		current = 45;
 8006756:	232d      	movs	r3, #45	@ 0x2d
 8006758:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800675a:	78fb      	ldrb	r3, [r7, #3]
 800675c:	2bf0      	cmp	r3, #240	@ 0xf0
 800675e:	d901      	bls.n	8006764 <LoRa_setOCP+0x24>
		current = 240;
 8006760:	23f0      	movs	r3, #240	@ 0xf0
 8006762:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8006764:	78fb      	ldrb	r3, [r7, #3]
 8006766:	2b78      	cmp	r3, #120	@ 0x78
 8006768:	d809      	bhi.n	800677e <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800676a:	78fb      	ldrb	r3, [r7, #3]
 800676c:	3b2d      	subs	r3, #45	@ 0x2d
 800676e:	4a12      	ldr	r2, [pc, #72]	@ (80067b8 <LoRa_setOCP+0x78>)
 8006770:	fb82 1203 	smull	r1, r2, r2, r3
 8006774:	1052      	asrs	r2, r2, #1
 8006776:	17db      	asrs	r3, r3, #31
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	73fb      	strb	r3, [r7, #15]
 800677c:	e00b      	b.n	8006796 <LoRa_setOCP+0x56>
	else if(current <= 240)
 800677e:	78fb      	ldrb	r3, [r7, #3]
 8006780:	2bf0      	cmp	r3, #240	@ 0xf0
 8006782:	d808      	bhi.n	8006796 <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8006784:	78fb      	ldrb	r3, [r7, #3]
 8006786:	331e      	adds	r3, #30
 8006788:	4a0b      	ldr	r2, [pc, #44]	@ (80067b8 <LoRa_setOCP+0x78>)
 800678a:	fb82 1203 	smull	r1, r2, r2, r3
 800678e:	1092      	asrs	r2, r2, #2
 8006790:	17db      	asrs	r3, r3, #31
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8006796:	7bfb      	ldrb	r3, [r7, #15]
 8006798:	3320      	adds	r3, #32
 800679a:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 800679c:	7bfb      	ldrb	r3, [r7, #15]
 800679e:	461a      	mov	r2, r3
 80067a0:	210b      	movs	r1, #11
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 f83f 	bl	8006826 <LoRa_write>
	HAL_Delay(10);
 80067a8:	200a      	movs	r0, #10
 80067aa:	f7fc f82f 	bl	800280c <HAL_Delay>
}
 80067ae:	bf00      	nop
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	66666667 	.word	0x66666667

080067bc <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80067bc:	b580      	push	{r7, lr}
 80067be:	b084      	sub	sp, #16
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80067c4:	211e      	movs	r1, #30
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f813 	bl	80067f2 <LoRa_read>
 80067cc:	4603      	mov	r3, r0
 80067ce:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
 80067d2:	f043 0307 	orr.w	r3, r3, #7
 80067d6:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80067d8:	7bbb      	ldrb	r3, [r7, #14]
 80067da:	461a      	mov	r2, r3
 80067dc:	211e      	movs	r1, #30
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 f821 	bl	8006826 <LoRa_write>
	HAL_Delay(10);
 80067e4:	200a      	movs	r0, #10
 80067e6:	f7fc f811 	bl	800280c <HAL_Delay>
}
 80067ea:	bf00      	nop
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}

080067f2 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b086      	sub	sp, #24
 80067f6:	af02      	add	r7, sp, #8
 80067f8:	6078      	str	r0, [r7, #4]
 80067fa:	460b      	mov	r3, r1
 80067fc:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 80067fe:	78fb      	ldrb	r3, [r7, #3]
 8006800:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006804:	b2db      	uxtb	r3, r3
 8006806:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8006808:	f107 030f 	add.w	r3, r7, #15
 800680c:	f107 010e 	add.w	r1, r7, #14
 8006810:	2201      	movs	r2, #1
 8006812:	9200      	str	r2, [sp, #0]
 8006814:	2201      	movs	r2, #1
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f7ff fe45 	bl	80064a6 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 800681c:	7bfb      	ldrb	r3, [r7, #15]
}
 800681e:	4618      	mov	r0, r3
 8006820:	3710      	adds	r7, #16
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8006826:	b580      	push	{r7, lr}
 8006828:	b086      	sub	sp, #24
 800682a:	af02      	add	r7, sp, #8
 800682c:	6078      	str	r0, [r7, #4]
 800682e:	460b      	mov	r3, r1
 8006830:	70fb      	strb	r3, [r7, #3]
 8006832:	4613      	mov	r3, r2
 8006834:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8006836:	78fb      	ldrb	r3, [r7, #3]
 8006838:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800683c:	b2db      	uxtb	r3, r3
 800683e:	73bb      	strb	r3, [r7, #14]
	data = value;
 8006840:	78bb      	ldrb	r3, [r7, #2]
 8006842:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8006844:	f107 030f 	add.w	r3, r7, #15
 8006848:	f107 010e 	add.w	r1, r7, #14
 800684c:	2201      	movs	r2, #1
 800684e:	9200      	str	r2, [sp, #0]
 8006850:	2201      	movs	r2, #1
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f7ff fe65 	bl	8006522 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8006858:	bf00      	nop
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 8006860:	b580      	push	{r7, lr}
 8006862:	b086      	sub	sp, #24
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	607a      	str	r2, [r7, #4]
 800686a:	461a      	mov	r2, r3
 800686c:	460b      	mov	r3, r1
 800686e:	72fb      	strb	r3, [r7, #11]
 8006870:	4613      	mov	r3, r2
 8006872:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 8006874:	7afb      	ldrb	r3, [r7, #11]
 8006876:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800687a:	b2db      	uxtb	r3, r3
 800687c:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6818      	ldr	r0, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	889b      	ldrh	r3, [r3, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	4619      	mov	r1, r3
 800688a:	f7fc fb20 	bl	8002ece <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6998      	ldr	r0, [r3, #24]
 8006892:	f107 0117 	add.w	r1, r7, #23
 8006896:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800689a:	2201      	movs	r2, #1
 800689c:	f7fe ff60 	bl	8005760 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80068a0:	bf00      	nop
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7ff fc47 	bl	800613a <HAL_SPI_GetState>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d1f7      	bne.n	80068a2 <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6998      	ldr	r0, [r3, #24]
 80068b6:	7abb      	ldrb	r3, [r7, #10]
 80068b8:	b29a      	uxth	r2, r3
 80068ba:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80068be:	6879      	ldr	r1, [r7, #4]
 80068c0:	f7fe ff4e 	bl	8005760 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80068c4:	bf00      	nop
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	699b      	ldr	r3, [r3, #24]
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7ff fc35 	bl	800613a <HAL_SPI_GetState>
 80068d0:	4603      	mov	r3, r0
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d1f7      	bne.n	80068c6 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6818      	ldr	r0, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	889b      	ldrh	r3, [r3, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	4619      	mov	r1, r3
 80068e2:	f7fc faf4 	bl	8002ece <HAL_GPIO_WritePin>
}
 80068e6:	bf00      	nop
 80068e8:	3718      	adds	r7, #24
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]

	return 1;
 80068f6:	2301      	movs	r3, #1
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bc80      	pop	{r7}
 8006900:	4770      	bx	lr

08006902 <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 8006902:	b580      	push	{r7, lr}
 8006904:	b086      	sub	sp, #24
 8006906:	af00      	add	r7, sp, #0
 8006908:	60f8      	str	r0, [r7, #12]
 800690a:	60b9      	str	r1, [r7, #8]
 800690c:	4611      	mov	r1, r2
 800690e:	461a      	mov	r2, r3
 8006910:	460b      	mov	r3, r1
 8006912:	71fb      	strb	r3, [r7, #7]
 8006914:	4613      	mov	r3, r2
 8006916:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	69db      	ldr	r3, [r3, #28]
 800691c:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 800691e:	2101      	movs	r1, #1
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f7ff fd5f 	bl	80063e4 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8006926:	210e      	movs	r1, #14
 8006928:	68f8      	ldr	r0, [r7, #12]
 800692a:	f7ff ff62 	bl	80067f2 <LoRa_read>
 800692e:	4603      	mov	r3, r0
 8006930:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8006932:	7cfb      	ldrb	r3, [r7, #19]
 8006934:	461a      	mov	r2, r3
 8006936:	210d      	movs	r1, #13
 8006938:	68f8      	ldr	r0, [r7, #12]
 800693a:	f7ff ff74 	bl	8006826 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 800693e:	79fb      	ldrb	r3, [r7, #7]
 8006940:	461a      	mov	r2, r3
 8006942:	2122      	movs	r1, #34	@ 0x22
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f7ff ff6e 	bl	8006826 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 800694a:	79fb      	ldrb	r3, [r7, #7]
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	2100      	movs	r1, #0
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f7ff ff85 	bl	8006860 <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8006956:	2103      	movs	r1, #3
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f7ff fd43 	bl	80063e4 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 800695e:	2112      	movs	r1, #18
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f7ff ff46 	bl	80067f2 <LoRa_read>
 8006966:	4603      	mov	r3, r0
 8006968:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 800696a:	7cfb      	ldrb	r3, [r7, #19]
 800696c:	f003 0308 	and.w	r3, r3, #8
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00a      	beq.n	800698a <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0x08);
 8006974:	2208      	movs	r2, #8
 8006976:	2112      	movs	r1, #18
 8006978:	68f8      	ldr	r0, [r7, #12]
 800697a:	f7ff ff54 	bl	8006826 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 800697e:	6979      	ldr	r1, [r7, #20]
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	f7ff fd2f 	bl	80063e4 <LoRa_gotoMode>
			return 1;
 8006986:	2301      	movs	r3, #1
 8006988:	e00f      	b.n	80069aa <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 800698a:	88bb      	ldrh	r3, [r7, #4]
 800698c:	3b01      	subs	r3, #1
 800698e:	80bb      	strh	r3, [r7, #4]
 8006990:	88bb      	ldrh	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d105      	bne.n	80069a2 <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 8006996:	6979      	ldr	r1, [r7, #20]
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f7ff fd23 	bl	80063e4 <LoRa_gotoMode>
				return 0;
 800699e:	2300      	movs	r3, #0
 80069a0:	e003      	b.n	80069aa <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80069a2:	2001      	movs	r0, #1
 80069a4:	f7fb ff32 	bl	800280c <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80069a8:	e7d9      	b.n	800695e <LoRa_transmit+0x5c>
	}
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b082      	sub	sp, #8
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80069ba:	2105      	movs	r1, #5
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f7ff fd11 	bl	80063e4 <LoRa_gotoMode>
}
 80069c2:	bf00      	nop
 80069c4:	3708      	adds	r7, #8
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}

080069ca <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length) {
 80069ca:	b590      	push	{r4, r7, lr}
 80069cc:	b089      	sub	sp, #36	@ 0x24
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	60f8      	str	r0, [r7, #12]
 80069d2:	60b9      	str	r1, [r7, #8]
 80069d4:	4613      	mov	r3, r2
 80069d6:	71fb      	strb	r3, [r7, #7]
    uint8_t number_of_bytes;
    uint8_t currentAddr;
    uint8_t min;

    // Clear buffer
    for (int i = 0; i < length; i++) {
 80069d8:	2300      	movs	r3, #0
 80069da:	61fb      	str	r3, [r7, #28]
 80069dc:	e007      	b.n	80069ee <LoRa_receive+0x24>
        data[i] = 0;
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	68ba      	ldr	r2, [r7, #8]
 80069e2:	4413      	add	r3, r2
 80069e4:	2200      	movs	r2, #0
 80069e6:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < length; i++) {
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	3301      	adds	r3, #1
 80069ec:	61fb      	str	r3, [r7, #28]
 80069ee:	79fb      	ldrb	r3, [r7, #7]
 80069f0:	69fa      	ldr	r2, [r7, #28]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	dbf3      	blt.n	80069de <LoRa_receive+0x14>
    }

    // Check IRQ flags
    irqFlags = LoRa_read(_LoRa, RegIrqFlags);
 80069f6:	2112      	movs	r1, #18
 80069f8:	68f8      	ldr	r0, [r7, #12]
 80069fa:	f7ff fefa 	bl	80067f2 <LoRa_read>
 80069fe:	4603      	mov	r3, r0
 8006a00:	75fb      	strb	r3, [r7, #23]

    // Look for RxDone bit (0x40)
    if ((irqFlags & 0x40) == 0) {
 8006a02:	7dfb      	ldrb	r3, [r7, #23]
 8006a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d105      	bne.n	8006a18 <LoRa_receive+0x4e>
        // No new packet, stay in RX mode
        LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8006a0c:	2105      	movs	r1, #5
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f7ff fce8 	bl	80063e4 <LoRa_gotoMode>
        return 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	e044      	b.n	8006aa2 <LoRa_receive+0xd8>
    }

    // Clear only relevant flags (RxDone, CRC error, etc.)
    LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8006a18:	22ff      	movs	r2, #255	@ 0xff
 8006a1a:	2112      	movs	r1, #18
 8006a1c:	68f8      	ldr	r0, [r7, #12]
 8006a1e:	f7ff ff02 	bl	8006826 <LoRa_write>

    // How many bytes are in FIFO?
    number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8006a22:	2113      	movs	r1, #19
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f7ff fee4 	bl	80067f2 <LoRa_read>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	75bb      	strb	r3, [r7, #22]
    currentAddr = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8006a2e:	2110      	movs	r1, #16
 8006a30:	68f8      	ldr	r0, [r7, #12]
 8006a32:	f7ff fede 	bl	80067f2 <LoRa_read>
 8006a36:	4603      	mov	r3, r0
 8006a38:	757b      	strb	r3, [r7, #21]

    // Set FIFO read pointer
    LoRa_write(_LoRa, RegFiFoAddPtr, currentAddr);
 8006a3a:	7d7b      	ldrb	r3, [r7, #21]
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	210d      	movs	r1, #13
 8006a40:	68f8      	ldr	r0, [r7, #12]
 8006a42:	f7ff fef0 	bl	8006826 <LoRa_write>

    // Read the payload
    min = (number_of_bytes < length) ? number_of_bytes : length;
 8006a46:	79fa      	ldrb	r2, [r7, #7]
 8006a48:	7dbb      	ldrb	r3, [r7, #22]
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	bf28      	it	cs
 8006a4e:	4613      	movcs	r3, r2
 8006a50:	753b      	strb	r3, [r7, #20]
    for (int i = 0; i < min; i++) {
 8006a52:	2300      	movs	r3, #0
 8006a54:	61bb      	str	r3, [r7, #24]
 8006a56:	e00b      	b.n	8006a70 <LoRa_receive+0xa6>
        data[i] = LoRa_read(_LoRa, RegFiFo);
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	68ba      	ldr	r2, [r7, #8]
 8006a5c:	18d4      	adds	r4, r2, r3
 8006a5e:	2100      	movs	r1, #0
 8006a60:	68f8      	ldr	r0, [r7, #12]
 8006a62:	f7ff fec6 	bl	80067f2 <LoRa_read>
 8006a66:	4603      	mov	r3, r0
 8006a68:	7023      	strb	r3, [r4, #0]
    for (int i = 0; i < min; i++) {
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	61bb      	str	r3, [r7, #24]
 8006a70:	7d3b      	ldrb	r3, [r7, #20]
 8006a72:	69ba      	ldr	r2, [r7, #24]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	dbef      	blt.n	8006a58 <LoRa_receive+0x8e>
    }

    // Null terminate for string safety
    if (min < length) {
 8006a78:	7d3a      	ldrb	r2, [r7, #20]
 8006a7a:	79fb      	ldrb	r3, [r7, #7]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d205      	bcs.n	8006a8c <LoRa_receive+0xc2>
        data[min] = '\0';
 8006a80:	7d3b      	ldrb	r3, [r7, #20]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	4413      	add	r3, r2
 8006a86:	2200      	movs	r2, #0
 8006a88:	701a      	strb	r2, [r3, #0]
 8006a8a:	e005      	b.n	8006a98 <LoRa_receive+0xce>
    } else {
        data[length - 1] = '\0';
 8006a8c:	79fb      	ldrb	r3, [r7, #7]
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	68ba      	ldr	r2, [r7, #8]
 8006a92:	4413      	add	r3, r2
 8006a94:	2200      	movs	r2, #0
 8006a96:	701a      	strb	r2, [r3, #0]
    }

    // Return to continuous RX
    LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8006a98:	2105      	movs	r1, #5
 8006a9a:	68f8      	ldr	r0, [r7, #12]
 8006a9c:	f7ff fca2 	bl	80063e4 <LoRa_gotoMode>

    return min;
 8006aa0:	7d3b      	ldrb	r3, [r7, #20]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3724      	adds	r7, #36	@ 0x24
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd90      	pop	{r4, r7, pc}

08006aaa <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8006aaa:	b580      	push	{r7, lr}
 8006aac:	b084      	sub	sp, #16
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7ff ff1b 	bl	80068ee <LoRa_isvalid>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	f000 8096 	beq.w	8006bec <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8006ac0:	2100      	movs	r1, #0
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff fc8e 	bl	80063e4 <LoRa_gotoMode>
			HAL_Delay(10);
 8006ac8:	200a      	movs	r0, #10
 8006aca:	f7fb fe9f 	bl	800280c <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8006ace:	2101      	movs	r1, #1
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f7ff fe8e 	bl	80067f2 <LoRa_read>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8006ada:	200a      	movs	r0, #10
 8006adc:	f7fb fe96 	bl	800280c <HAL_Delay>
			data = read | 0x80;
 8006ae0:	7bfb      	ldrb	r3, [r7, #15]
 8006ae2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006ae6:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8006ae8:	7bbb      	ldrb	r3, [r7, #14]
 8006aea:	461a      	mov	r2, r3
 8006aec:	2101      	movs	r1, #1
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f7ff fe99 	bl	8006826 <LoRa_write>
			HAL_Delay(100);
 8006af4:	2064      	movs	r0, #100	@ 0x64
 8006af6:	f7fb fe89 	bl	800280c <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	4619      	mov	r1, r3
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f7ff fda7 	bl	8006654 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f7ff fe02 	bl	8006718 <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f7ff fe0f 	bl	8006740 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8006b22:	2223      	movs	r2, #35	@ 0x23
 8006b24:	210c      	movs	r1, #12
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7ff fe7d 	bl	8006826 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7ff fe45 	bl	80067bc <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006b38:	4619      	mov	r1, r3
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f7ff fdba 	bl	80066b4 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8006b40:	22ff      	movs	r2, #255	@ 0xff
 8006b42:	211f      	movs	r1, #31
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7ff fe6e 	bl	8006826 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b54:	011b      	lsls	r3, r3, #4
 8006b56:	b2da      	uxtb	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006b5e:	005b      	lsls	r3, r3, #1
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	4413      	add	r3, r2
 8006b64:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8006b66:	7bbb      	ldrb	r3, [r7, #14]
 8006b68:	461a      	mov	r2, r3
 8006b6a:	211d      	movs	r1, #29
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f7ff fe5a 	bl	8006826 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff fd38 	bl	80065e8 <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b7c:	0a1b      	lsrs	r3, r3, #8
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	461a      	mov	r2, r3
 8006b84:	2120      	movs	r1, #32
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f7ff fe4d 	bl	8006826 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	461a      	mov	r2, r3
 8006b94:	2121      	movs	r1, #33	@ 0x21
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f7ff fe45 	bl	8006826 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 8006b9c:	2140      	movs	r1, #64	@ 0x40
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f7ff fe27 	bl	80067f2 <LoRa_read>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8006ba8:	7bfb      	ldrb	r3, [r7, #15]
 8006baa:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 8006bae:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 8006bb0:	7bbb      	ldrb	r3, [r7, #14]
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	2140      	movs	r1, #64	@ 0x40
 8006bb6:	6878      	ldr	r0, [r7, #4]
 8006bb8:	f7ff fe35 	bl	8006826 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 8006bbc:	2101      	movs	r1, #1
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f7ff fc10 	bl	80063e4 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8006bca:	200a      	movs	r0, #10
 8006bcc:	f7fb fe1e 	bl	800280c <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 8006bd0:	2142      	movs	r1, #66	@ 0x42
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f7ff fe0d 	bl	80067f2 <LoRa_read>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 8006bdc:	7bfb      	ldrb	r3, [r7, #15]
 8006bde:	2b12      	cmp	r3, #18
 8006be0:	d101      	bne.n	8006be6 <LoRa_init+0x13c>
				return LORA_OK;
 8006be2:	23c8      	movs	r3, #200	@ 0xc8
 8006be4:	e004      	b.n	8006bf0 <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8006be6:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8006bea:	e001      	b.n	8006bf0 <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 8006bec:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <process_temp_code>:
static uint16_t convert_to_uint16(uint8_t bytes[]);
static int8_t w_reg(uint8_t value, Si7021_registers_t reg);
static int8_t r_reg(Si7021_registers_t reg);

static float process_temp_code(uint16_t temp_code)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	4603      	mov	r3, r0
 8006c00:	80fb      	strh	r3, [r7, #6]
  return (float)(((175.72 * temp_code) / 65536.0) - 46.85);
 8006c02:	88fb      	ldrh	r3, [r7, #6]
 8006c04:	4618      	mov	r0, r3
 8006c06:	f7f9 fc07 	bl	8000418 <__aeabi_i2d>
 8006c0a:	a311      	add	r3, pc, #68	@ (adr r3, 8006c50 <process_temp_code+0x58>)
 8006c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c10:	f7f9 fc6c 	bl	80004ec <__aeabi_dmul>
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	4610      	mov	r0, r2
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	f04f 0200 	mov.w	r2, #0
 8006c20:	4b0f      	ldr	r3, [pc, #60]	@ (8006c60 <process_temp_code+0x68>)
 8006c22:	f7f9 fd8d 	bl	8000740 <__aeabi_ddiv>
 8006c26:	4602      	mov	r2, r0
 8006c28:	460b      	mov	r3, r1
 8006c2a:	4610      	mov	r0, r2
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	a30a      	add	r3, pc, #40	@ (adr r3, 8006c58 <process_temp_code+0x60>)
 8006c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c34:	f7f9 faa2 	bl	800017c <__aeabi_dsub>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	4610      	mov	r0, r2
 8006c3e:	4619      	mov	r1, r3
 8006c40:	f7f9 ff2c 	bl	8000a9c <__aeabi_d2f>
 8006c44:	4603      	mov	r3, r0
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3708      	adds	r7, #8
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	3d70a3d7 	.word	0x3d70a3d7
 8006c54:	4065f70a 	.word	0x4065f70a
 8006c58:	cccccccd 	.word	0xcccccccd
 8006c5c:	40476ccc 	.word	0x40476ccc
 8006c60:	40f00000 	.word	0x40f00000

08006c64 <process_humi_code>:

static float process_humi_code(uint16_t humi_code)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	80fb      	strh	r3, [r7, #6]
  float value = (float)(((125.0 * humi_code) / 65536.0) - 6.0);
 8006c6e:	88fb      	ldrh	r3, [r7, #6]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f7f9 fbd1 	bl	8000418 <__aeabi_i2d>
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ce8 <process_humi_code+0x84>)
 8006c7c:	f7f9 fc36 	bl	80004ec <__aeabi_dmul>
 8006c80:	4602      	mov	r2, r0
 8006c82:	460b      	mov	r3, r1
 8006c84:	4610      	mov	r0, r2
 8006c86:	4619      	mov	r1, r3
 8006c88:	f04f 0200 	mov.w	r2, #0
 8006c8c:	4b17      	ldr	r3, [pc, #92]	@ (8006cec <process_humi_code+0x88>)
 8006c8e:	f7f9 fd57 	bl	8000740 <__aeabi_ddiv>
 8006c92:	4602      	mov	r2, r0
 8006c94:	460b      	mov	r3, r1
 8006c96:	4610      	mov	r0, r2
 8006c98:	4619      	mov	r1, r3
 8006c9a:	f04f 0200 	mov.w	r2, #0
 8006c9e:	4b14      	ldr	r3, [pc, #80]	@ (8006cf0 <process_humi_code+0x8c>)
 8006ca0:	f7f9 fa6c 	bl	800017c <__aeabi_dsub>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	4610      	mov	r0, r2
 8006caa:	4619      	mov	r1, r3
 8006cac:	f7f9 fef6 	bl	8000a9c <__aeabi_d2f>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	60fb      	str	r3, [r7, #12]

  if(value < 0)
 8006cb4:	f04f 0100 	mov.w	r1, #0
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f7fa f89b 	bl	8000df4 <__aeabi_fcmplt>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d002      	beq.n	8006cca <process_humi_code+0x66>
    return 0;
 8006cc4:	f04f 0300 	mov.w	r3, #0
 8006cc8:	e009      	b.n	8006cde <process_humi_code+0x7a>
  else if(value > 100)
 8006cca:	490a      	ldr	r1, [pc, #40]	@ (8006cf4 <process_humi_code+0x90>)
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f7fa f8af 	bl	8000e30 <__aeabi_fcmpgt>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d001      	beq.n	8006cdc <process_humi_code+0x78>
    return 100;
 8006cd8:	4b06      	ldr	r3, [pc, #24]	@ (8006cf4 <process_humi_code+0x90>)
 8006cda:	e000      	b.n	8006cde <process_humi_code+0x7a>
  else
    return (float)value;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3710      	adds	r7, #16
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	405f4000 	.word	0x405f4000
 8006cec:	40f00000 	.word	0x40f00000
 8006cf0:	40180000 	.word	0x40180000
 8006cf4:	42c80000 	.word	0x42c80000

08006cf8 <convert_to_uint16>:

static uint16_t convert_to_uint16(uint8_t bytes[])
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  return (uint16_t)((bytes[0]<<8) | bytes[1]);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	021b      	lsls	r3, r3, #8
 8006d06:	b21a      	sxth	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	b21b      	sxth	r3, r3
 8006d10:	4313      	orrs	r3, r2
 8006d12:	b21b      	sxth	r3, r3
 8006d14:	b29b      	uxth	r3, r3
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	370c      	adds	r7, #12
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bc80      	pop	{r7}
 8006d1e:	4770      	bx	lr

08006d20 <r_single_Si7021>:
  else
    return 0;
}

int8_t r_single_Si7021(float* data, Si7021_measurement_type_t type)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b086      	sub	sp, #24
 8006d24:	af02      	add	r7, sp, #8
 8006d26:	6078      	str	r0, [r7, #4]
 8006d28:	460b      	mov	r3, r1
 8006d2a:	70fb      	strb	r3, [r7, #3]
  uint8_t cmd;
  uint8_t buffer[2];
  uint16_t code;

  if(type == Humidity)
 8006d2c:	78fb      	ldrb	r3, [r7, #3]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d102      	bne.n	8006d38 <r_single_Si7021+0x18>
    cmd = Humi_HM;
 8006d32:	23e5      	movs	r3, #229	@ 0xe5
 8006d34:	737b      	strb	r3, [r7, #13]
 8006d36:	e008      	b.n	8006d4a <r_single_Si7021+0x2a>
  else if(type == Temperature)
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d102      	bne.n	8006d44 <r_single_Si7021+0x24>
    cmd = Temp_HM;
 8006d3e:	23e3      	movs	r3, #227	@ 0xe3
 8006d40:	737b      	strb	r3, [r7, #13]
 8006d42:	e002      	b.n	8006d4a <r_single_Si7021+0x2a>
  else
    return -1;
 8006d44:	f04f 33ff 	mov.w	r3, #4294967295
 8006d48:	e03c      	b.n	8006dc4 <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR, &cmd, 1, 10000))
 8006d4a:	2180      	movs	r1, #128	@ 0x80
 8006d4c:	f107 020d 	add.w	r2, r7, #13
 8006d50:	f242 7310 	movw	r3, #10000	@ 0x2710
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	2301      	movs	r3, #1
 8006d58:	481c      	ldr	r0, [pc, #112]	@ (8006dcc <r_single_Si7021+0xac>)
 8006d5a:	f7fc fa2d 	bl	80031b8 <HAL_I2C_Master_Transmit>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d002      	beq.n	8006d6a <r_single_Si7021+0x4a>
    return -1;
 8006d64:	f04f 33ff 	mov.w	r3, #4294967295
 8006d68:	e02c      	b.n	8006dc4 <r_single_Si7021+0xa4>

  if(HAL_OK != HAL_I2C_Master_Receive(&hi2c1, I2C_ADDR, buffer, 2, 10000))
 8006d6a:	2180      	movs	r1, #128	@ 0x80
 8006d6c:	f107 0208 	add.w	r2, r7, #8
 8006d70:	f242 7310 	movw	r3, #10000	@ 0x2710
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	2302      	movs	r3, #2
 8006d78:	4814      	ldr	r0, [pc, #80]	@ (8006dcc <r_single_Si7021+0xac>)
 8006d7a:	f7fc fb1b 	bl	80033b4 <HAL_I2C_Master_Receive>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <r_single_Si7021+0x6a>
    return -1;
 8006d84:	f04f 33ff 	mov.w	r3, #4294967295
 8006d88:	e01c      	b.n	8006dc4 <r_single_Si7021+0xa4>

  code = convert_to_uint16(buffer);
 8006d8a:	f107 0308 	add.w	r3, r7, #8
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7ff ffb2 	bl	8006cf8 <convert_to_uint16>
 8006d94:	4603      	mov	r3, r0
 8006d96:	81fb      	strh	r3, [r7, #14]

  if(type == Humidity)
 8006d98:	78fb      	ldrb	r3, [r7, #3]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d107      	bne.n	8006dae <r_single_Si7021+0x8e>
    *data = process_humi_code(code);
 8006d9e:	89fb      	ldrh	r3, [r7, #14]
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7ff ff5f 	bl	8006c64 <process_humi_code>
 8006da6:	4602      	mov	r2, r0
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	601a      	str	r2, [r3, #0]
 8006dac:	e009      	b.n	8006dc2 <r_single_Si7021+0xa2>
  else if(type == Temperature)
 8006dae:	78fb      	ldrb	r3, [r7, #3]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d106      	bne.n	8006dc2 <r_single_Si7021+0xa2>
    *data = process_temp_code(code);
 8006db4:	89fb      	ldrh	r3, [r7, #14]
 8006db6:	4618      	mov	r0, r3
 8006db8:	f7ff ff1e 	bl	8006bf8 <process_temp_code>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	601a      	str	r2, [r3, #0]

  return 0;
 8006dc2:	2300      	movs	r3, #0
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3710      	adds	r7, #16
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	20000218 	.word	0x20000218

08006dd0 <__cvt>:
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dd6:	461d      	mov	r5, r3
 8006dd8:	bfbb      	ittet	lt
 8006dda:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006dde:	461d      	movlt	r5, r3
 8006de0:	2300      	movge	r3, #0
 8006de2:	232d      	movlt	r3, #45	@ 0x2d
 8006de4:	b088      	sub	sp, #32
 8006de6:	4614      	mov	r4, r2
 8006de8:	bfb8      	it	lt
 8006dea:	4614      	movlt	r4, r2
 8006dec:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006dee:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006df0:	7013      	strb	r3, [r2, #0]
 8006df2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006df4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006df8:	f023 0820 	bic.w	r8, r3, #32
 8006dfc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e00:	d005      	beq.n	8006e0e <__cvt+0x3e>
 8006e02:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006e06:	d100      	bne.n	8006e0a <__cvt+0x3a>
 8006e08:	3601      	adds	r6, #1
 8006e0a:	2302      	movs	r3, #2
 8006e0c:	e000      	b.n	8006e10 <__cvt+0x40>
 8006e0e:	2303      	movs	r3, #3
 8006e10:	aa07      	add	r2, sp, #28
 8006e12:	9204      	str	r2, [sp, #16]
 8006e14:	aa06      	add	r2, sp, #24
 8006e16:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006e1a:	e9cd 3600 	strd	r3, r6, [sp]
 8006e1e:	4622      	mov	r2, r4
 8006e20:	462b      	mov	r3, r5
 8006e22:	f000 feb1 	bl	8007b88 <_dtoa_r>
 8006e26:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006e2a:	4607      	mov	r7, r0
 8006e2c:	d119      	bne.n	8006e62 <__cvt+0x92>
 8006e2e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006e30:	07db      	lsls	r3, r3, #31
 8006e32:	d50e      	bpl.n	8006e52 <__cvt+0x82>
 8006e34:	eb00 0906 	add.w	r9, r0, r6
 8006e38:	2200      	movs	r2, #0
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	4629      	mov	r1, r5
 8006e40:	f7f9 fdbc 	bl	80009bc <__aeabi_dcmpeq>
 8006e44:	b108      	cbz	r0, 8006e4a <__cvt+0x7a>
 8006e46:	f8cd 901c 	str.w	r9, [sp, #28]
 8006e4a:	2230      	movs	r2, #48	@ 0x30
 8006e4c:	9b07      	ldr	r3, [sp, #28]
 8006e4e:	454b      	cmp	r3, r9
 8006e50:	d31e      	bcc.n	8006e90 <__cvt+0xc0>
 8006e52:	4638      	mov	r0, r7
 8006e54:	9b07      	ldr	r3, [sp, #28]
 8006e56:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006e58:	1bdb      	subs	r3, r3, r7
 8006e5a:	6013      	str	r3, [r2, #0]
 8006e5c:	b008      	add	sp, #32
 8006e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e62:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006e66:	eb00 0906 	add.w	r9, r0, r6
 8006e6a:	d1e5      	bne.n	8006e38 <__cvt+0x68>
 8006e6c:	7803      	ldrb	r3, [r0, #0]
 8006e6e:	2b30      	cmp	r3, #48	@ 0x30
 8006e70:	d10a      	bne.n	8006e88 <__cvt+0xb8>
 8006e72:	2200      	movs	r2, #0
 8006e74:	2300      	movs	r3, #0
 8006e76:	4620      	mov	r0, r4
 8006e78:	4629      	mov	r1, r5
 8006e7a:	f7f9 fd9f 	bl	80009bc <__aeabi_dcmpeq>
 8006e7e:	b918      	cbnz	r0, 8006e88 <__cvt+0xb8>
 8006e80:	f1c6 0601 	rsb	r6, r6, #1
 8006e84:	f8ca 6000 	str.w	r6, [sl]
 8006e88:	f8da 3000 	ldr.w	r3, [sl]
 8006e8c:	4499      	add	r9, r3
 8006e8e:	e7d3      	b.n	8006e38 <__cvt+0x68>
 8006e90:	1c59      	adds	r1, r3, #1
 8006e92:	9107      	str	r1, [sp, #28]
 8006e94:	701a      	strb	r2, [r3, #0]
 8006e96:	e7d9      	b.n	8006e4c <__cvt+0x7c>

08006e98 <__exponent>:
 8006e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e9a:	2900      	cmp	r1, #0
 8006e9c:	bfb6      	itet	lt
 8006e9e:	232d      	movlt	r3, #45	@ 0x2d
 8006ea0:	232b      	movge	r3, #43	@ 0x2b
 8006ea2:	4249      	neglt	r1, r1
 8006ea4:	2909      	cmp	r1, #9
 8006ea6:	7002      	strb	r2, [r0, #0]
 8006ea8:	7043      	strb	r3, [r0, #1]
 8006eaa:	dd29      	ble.n	8006f00 <__exponent+0x68>
 8006eac:	f10d 0307 	add.w	r3, sp, #7
 8006eb0:	461d      	mov	r5, r3
 8006eb2:	270a      	movs	r7, #10
 8006eb4:	fbb1 f6f7 	udiv	r6, r1, r7
 8006eb8:	461a      	mov	r2, r3
 8006eba:	fb07 1416 	mls	r4, r7, r6, r1
 8006ebe:	3430      	adds	r4, #48	@ 0x30
 8006ec0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006ec4:	460c      	mov	r4, r1
 8006ec6:	2c63      	cmp	r4, #99	@ 0x63
 8006ec8:	4631      	mov	r1, r6
 8006eca:	f103 33ff 	add.w	r3, r3, #4294967295
 8006ece:	dcf1      	bgt.n	8006eb4 <__exponent+0x1c>
 8006ed0:	3130      	adds	r1, #48	@ 0x30
 8006ed2:	1e94      	subs	r4, r2, #2
 8006ed4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ed8:	4623      	mov	r3, r4
 8006eda:	1c41      	adds	r1, r0, #1
 8006edc:	42ab      	cmp	r3, r5
 8006ede:	d30a      	bcc.n	8006ef6 <__exponent+0x5e>
 8006ee0:	f10d 0309 	add.w	r3, sp, #9
 8006ee4:	1a9b      	subs	r3, r3, r2
 8006ee6:	42ac      	cmp	r4, r5
 8006ee8:	bf88      	it	hi
 8006eea:	2300      	movhi	r3, #0
 8006eec:	3302      	adds	r3, #2
 8006eee:	4403      	add	r3, r0
 8006ef0:	1a18      	subs	r0, r3, r0
 8006ef2:	b003      	add	sp, #12
 8006ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ef6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006efa:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006efe:	e7ed      	b.n	8006edc <__exponent+0x44>
 8006f00:	2330      	movs	r3, #48	@ 0x30
 8006f02:	3130      	adds	r1, #48	@ 0x30
 8006f04:	7083      	strb	r3, [r0, #2]
 8006f06:	70c1      	strb	r1, [r0, #3]
 8006f08:	1d03      	adds	r3, r0, #4
 8006f0a:	e7f1      	b.n	8006ef0 <__exponent+0x58>

08006f0c <_printf_float>:
 8006f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f10:	b091      	sub	sp, #68	@ 0x44
 8006f12:	460c      	mov	r4, r1
 8006f14:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006f18:	4616      	mov	r6, r2
 8006f1a:	461f      	mov	r7, r3
 8006f1c:	4605      	mov	r5, r0
 8006f1e:	f000 fd15 	bl	800794c <_localeconv_r>
 8006f22:	6803      	ldr	r3, [r0, #0]
 8006f24:	4618      	mov	r0, r3
 8006f26:	9308      	str	r3, [sp, #32]
 8006f28:	f7f9 f91c 	bl	8000164 <strlen>
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006f30:	f8d8 3000 	ldr.w	r3, [r8]
 8006f34:	9009      	str	r0, [sp, #36]	@ 0x24
 8006f36:	3307      	adds	r3, #7
 8006f38:	f023 0307 	bic.w	r3, r3, #7
 8006f3c:	f103 0208 	add.w	r2, r3, #8
 8006f40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006f44:	f8d4 b000 	ldr.w	fp, [r4]
 8006f48:	f8c8 2000 	str.w	r2, [r8]
 8006f4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006f50:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006f54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006f56:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006f5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006f5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006f66:	4b9c      	ldr	r3, [pc, #624]	@ (80071d8 <_printf_float+0x2cc>)
 8006f68:	f7f9 fd5a 	bl	8000a20 <__aeabi_dcmpun>
 8006f6c:	bb70      	cbnz	r0, 8006fcc <_printf_float+0xc0>
 8006f6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f72:	f04f 32ff 	mov.w	r2, #4294967295
 8006f76:	4b98      	ldr	r3, [pc, #608]	@ (80071d8 <_printf_float+0x2cc>)
 8006f78:	f7f9 fd34 	bl	80009e4 <__aeabi_dcmple>
 8006f7c:	bb30      	cbnz	r0, 8006fcc <_printf_float+0xc0>
 8006f7e:	2200      	movs	r2, #0
 8006f80:	2300      	movs	r3, #0
 8006f82:	4640      	mov	r0, r8
 8006f84:	4649      	mov	r1, r9
 8006f86:	f7f9 fd23 	bl	80009d0 <__aeabi_dcmplt>
 8006f8a:	b110      	cbz	r0, 8006f92 <_printf_float+0x86>
 8006f8c:	232d      	movs	r3, #45	@ 0x2d
 8006f8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f92:	4a92      	ldr	r2, [pc, #584]	@ (80071dc <_printf_float+0x2d0>)
 8006f94:	4b92      	ldr	r3, [pc, #584]	@ (80071e0 <_printf_float+0x2d4>)
 8006f96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006f9a:	bf94      	ite	ls
 8006f9c:	4690      	movls	r8, r2
 8006f9e:	4698      	movhi	r8, r3
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	f04f 0900 	mov.w	r9, #0
 8006fa6:	6123      	str	r3, [r4, #16]
 8006fa8:	f02b 0304 	bic.w	r3, fp, #4
 8006fac:	6023      	str	r3, [r4, #0]
 8006fae:	4633      	mov	r3, r6
 8006fb0:	4621      	mov	r1, r4
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	9700      	str	r7, [sp, #0]
 8006fb6:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006fb8:	f000 f9d4 	bl	8007364 <_printf_common>
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	f040 8090 	bne.w	80070e2 <_printf_float+0x1d6>
 8006fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc6:	b011      	add	sp, #68	@ 0x44
 8006fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fcc:	4642      	mov	r2, r8
 8006fce:	464b      	mov	r3, r9
 8006fd0:	4640      	mov	r0, r8
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	f7f9 fd24 	bl	8000a20 <__aeabi_dcmpun>
 8006fd8:	b148      	cbz	r0, 8006fee <_printf_float+0xe2>
 8006fda:	464b      	mov	r3, r9
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	bfb8      	it	lt
 8006fe0:	232d      	movlt	r3, #45	@ 0x2d
 8006fe2:	4a80      	ldr	r2, [pc, #512]	@ (80071e4 <_printf_float+0x2d8>)
 8006fe4:	bfb8      	it	lt
 8006fe6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006fea:	4b7f      	ldr	r3, [pc, #508]	@ (80071e8 <_printf_float+0x2dc>)
 8006fec:	e7d3      	b.n	8006f96 <_printf_float+0x8a>
 8006fee:	6863      	ldr	r3, [r4, #4]
 8006ff0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006ff4:	1c5a      	adds	r2, r3, #1
 8006ff6:	d13f      	bne.n	8007078 <_printf_float+0x16c>
 8006ff8:	2306      	movs	r3, #6
 8006ffa:	6063      	str	r3, [r4, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007002:	6023      	str	r3, [r4, #0]
 8007004:	9206      	str	r2, [sp, #24]
 8007006:	aa0e      	add	r2, sp, #56	@ 0x38
 8007008:	e9cd a204 	strd	sl, r2, [sp, #16]
 800700c:	aa0d      	add	r2, sp, #52	@ 0x34
 800700e:	9203      	str	r2, [sp, #12]
 8007010:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007014:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007018:	6863      	ldr	r3, [r4, #4]
 800701a:	4642      	mov	r2, r8
 800701c:	9300      	str	r3, [sp, #0]
 800701e:	4628      	mov	r0, r5
 8007020:	464b      	mov	r3, r9
 8007022:	910a      	str	r1, [sp, #40]	@ 0x28
 8007024:	f7ff fed4 	bl	8006dd0 <__cvt>
 8007028:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800702a:	4680      	mov	r8, r0
 800702c:	2947      	cmp	r1, #71	@ 0x47
 800702e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007030:	d128      	bne.n	8007084 <_printf_float+0x178>
 8007032:	1cc8      	adds	r0, r1, #3
 8007034:	db02      	blt.n	800703c <_printf_float+0x130>
 8007036:	6863      	ldr	r3, [r4, #4]
 8007038:	4299      	cmp	r1, r3
 800703a:	dd40      	ble.n	80070be <_printf_float+0x1b2>
 800703c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007040:	fa5f fa8a 	uxtb.w	sl, sl
 8007044:	4652      	mov	r2, sl
 8007046:	3901      	subs	r1, #1
 8007048:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800704c:	910d      	str	r1, [sp, #52]	@ 0x34
 800704e:	f7ff ff23 	bl	8006e98 <__exponent>
 8007052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007054:	4681      	mov	r9, r0
 8007056:	1813      	adds	r3, r2, r0
 8007058:	2a01      	cmp	r2, #1
 800705a:	6123      	str	r3, [r4, #16]
 800705c:	dc02      	bgt.n	8007064 <_printf_float+0x158>
 800705e:	6822      	ldr	r2, [r4, #0]
 8007060:	07d2      	lsls	r2, r2, #31
 8007062:	d501      	bpl.n	8007068 <_printf_float+0x15c>
 8007064:	3301      	adds	r3, #1
 8007066:	6123      	str	r3, [r4, #16]
 8007068:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800706c:	2b00      	cmp	r3, #0
 800706e:	d09e      	beq.n	8006fae <_printf_float+0xa2>
 8007070:	232d      	movs	r3, #45	@ 0x2d
 8007072:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007076:	e79a      	b.n	8006fae <_printf_float+0xa2>
 8007078:	2947      	cmp	r1, #71	@ 0x47
 800707a:	d1bf      	bne.n	8006ffc <_printf_float+0xf0>
 800707c:	2b00      	cmp	r3, #0
 800707e:	d1bd      	bne.n	8006ffc <_printf_float+0xf0>
 8007080:	2301      	movs	r3, #1
 8007082:	e7ba      	b.n	8006ffa <_printf_float+0xee>
 8007084:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007088:	d9dc      	bls.n	8007044 <_printf_float+0x138>
 800708a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800708e:	d118      	bne.n	80070c2 <_printf_float+0x1b6>
 8007090:	2900      	cmp	r1, #0
 8007092:	6863      	ldr	r3, [r4, #4]
 8007094:	dd0b      	ble.n	80070ae <_printf_float+0x1a2>
 8007096:	6121      	str	r1, [r4, #16]
 8007098:	b913      	cbnz	r3, 80070a0 <_printf_float+0x194>
 800709a:	6822      	ldr	r2, [r4, #0]
 800709c:	07d0      	lsls	r0, r2, #31
 800709e:	d502      	bpl.n	80070a6 <_printf_float+0x19a>
 80070a0:	3301      	adds	r3, #1
 80070a2:	440b      	add	r3, r1
 80070a4:	6123      	str	r3, [r4, #16]
 80070a6:	f04f 0900 	mov.w	r9, #0
 80070aa:	65a1      	str	r1, [r4, #88]	@ 0x58
 80070ac:	e7dc      	b.n	8007068 <_printf_float+0x15c>
 80070ae:	b913      	cbnz	r3, 80070b6 <_printf_float+0x1aa>
 80070b0:	6822      	ldr	r2, [r4, #0]
 80070b2:	07d2      	lsls	r2, r2, #31
 80070b4:	d501      	bpl.n	80070ba <_printf_float+0x1ae>
 80070b6:	3302      	adds	r3, #2
 80070b8:	e7f4      	b.n	80070a4 <_printf_float+0x198>
 80070ba:	2301      	movs	r3, #1
 80070bc:	e7f2      	b.n	80070a4 <_printf_float+0x198>
 80070be:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80070c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070c4:	4299      	cmp	r1, r3
 80070c6:	db05      	blt.n	80070d4 <_printf_float+0x1c8>
 80070c8:	6823      	ldr	r3, [r4, #0]
 80070ca:	6121      	str	r1, [r4, #16]
 80070cc:	07d8      	lsls	r0, r3, #31
 80070ce:	d5ea      	bpl.n	80070a6 <_printf_float+0x19a>
 80070d0:	1c4b      	adds	r3, r1, #1
 80070d2:	e7e7      	b.n	80070a4 <_printf_float+0x198>
 80070d4:	2900      	cmp	r1, #0
 80070d6:	bfcc      	ite	gt
 80070d8:	2201      	movgt	r2, #1
 80070da:	f1c1 0202 	rsble	r2, r1, #2
 80070de:	4413      	add	r3, r2
 80070e0:	e7e0      	b.n	80070a4 <_printf_float+0x198>
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	055a      	lsls	r2, r3, #21
 80070e6:	d407      	bmi.n	80070f8 <_printf_float+0x1ec>
 80070e8:	6923      	ldr	r3, [r4, #16]
 80070ea:	4642      	mov	r2, r8
 80070ec:	4631      	mov	r1, r6
 80070ee:	4628      	mov	r0, r5
 80070f0:	47b8      	blx	r7
 80070f2:	3001      	adds	r0, #1
 80070f4:	d12b      	bne.n	800714e <_printf_float+0x242>
 80070f6:	e764      	b.n	8006fc2 <_printf_float+0xb6>
 80070f8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80070fc:	f240 80dc 	bls.w	80072b8 <_printf_float+0x3ac>
 8007100:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007104:	2200      	movs	r2, #0
 8007106:	2300      	movs	r3, #0
 8007108:	f7f9 fc58 	bl	80009bc <__aeabi_dcmpeq>
 800710c:	2800      	cmp	r0, #0
 800710e:	d033      	beq.n	8007178 <_printf_float+0x26c>
 8007110:	2301      	movs	r3, #1
 8007112:	4631      	mov	r1, r6
 8007114:	4628      	mov	r0, r5
 8007116:	4a35      	ldr	r2, [pc, #212]	@ (80071ec <_printf_float+0x2e0>)
 8007118:	47b8      	blx	r7
 800711a:	3001      	adds	r0, #1
 800711c:	f43f af51 	beq.w	8006fc2 <_printf_float+0xb6>
 8007120:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007124:	4543      	cmp	r3, r8
 8007126:	db02      	blt.n	800712e <_printf_float+0x222>
 8007128:	6823      	ldr	r3, [r4, #0]
 800712a:	07d8      	lsls	r0, r3, #31
 800712c:	d50f      	bpl.n	800714e <_printf_float+0x242>
 800712e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007132:	4631      	mov	r1, r6
 8007134:	4628      	mov	r0, r5
 8007136:	47b8      	blx	r7
 8007138:	3001      	adds	r0, #1
 800713a:	f43f af42 	beq.w	8006fc2 <_printf_float+0xb6>
 800713e:	f04f 0900 	mov.w	r9, #0
 8007142:	f108 38ff 	add.w	r8, r8, #4294967295
 8007146:	f104 0a1a 	add.w	sl, r4, #26
 800714a:	45c8      	cmp	r8, r9
 800714c:	dc09      	bgt.n	8007162 <_printf_float+0x256>
 800714e:	6823      	ldr	r3, [r4, #0]
 8007150:	079b      	lsls	r3, r3, #30
 8007152:	f100 8102 	bmi.w	800735a <_printf_float+0x44e>
 8007156:	68e0      	ldr	r0, [r4, #12]
 8007158:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800715a:	4298      	cmp	r0, r3
 800715c:	bfb8      	it	lt
 800715e:	4618      	movlt	r0, r3
 8007160:	e731      	b.n	8006fc6 <_printf_float+0xba>
 8007162:	2301      	movs	r3, #1
 8007164:	4652      	mov	r2, sl
 8007166:	4631      	mov	r1, r6
 8007168:	4628      	mov	r0, r5
 800716a:	47b8      	blx	r7
 800716c:	3001      	adds	r0, #1
 800716e:	f43f af28 	beq.w	8006fc2 <_printf_float+0xb6>
 8007172:	f109 0901 	add.w	r9, r9, #1
 8007176:	e7e8      	b.n	800714a <_printf_float+0x23e>
 8007178:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800717a:	2b00      	cmp	r3, #0
 800717c:	dc38      	bgt.n	80071f0 <_printf_float+0x2e4>
 800717e:	2301      	movs	r3, #1
 8007180:	4631      	mov	r1, r6
 8007182:	4628      	mov	r0, r5
 8007184:	4a19      	ldr	r2, [pc, #100]	@ (80071ec <_printf_float+0x2e0>)
 8007186:	47b8      	blx	r7
 8007188:	3001      	adds	r0, #1
 800718a:	f43f af1a 	beq.w	8006fc2 <_printf_float+0xb6>
 800718e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8007192:	ea59 0303 	orrs.w	r3, r9, r3
 8007196:	d102      	bne.n	800719e <_printf_float+0x292>
 8007198:	6823      	ldr	r3, [r4, #0]
 800719a:	07d9      	lsls	r1, r3, #31
 800719c:	d5d7      	bpl.n	800714e <_printf_float+0x242>
 800719e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80071a2:	4631      	mov	r1, r6
 80071a4:	4628      	mov	r0, r5
 80071a6:	47b8      	blx	r7
 80071a8:	3001      	adds	r0, #1
 80071aa:	f43f af0a 	beq.w	8006fc2 <_printf_float+0xb6>
 80071ae:	f04f 0a00 	mov.w	sl, #0
 80071b2:	f104 0b1a 	add.w	fp, r4, #26
 80071b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80071b8:	425b      	negs	r3, r3
 80071ba:	4553      	cmp	r3, sl
 80071bc:	dc01      	bgt.n	80071c2 <_printf_float+0x2b6>
 80071be:	464b      	mov	r3, r9
 80071c0:	e793      	b.n	80070ea <_printf_float+0x1de>
 80071c2:	2301      	movs	r3, #1
 80071c4:	465a      	mov	r2, fp
 80071c6:	4631      	mov	r1, r6
 80071c8:	4628      	mov	r0, r5
 80071ca:	47b8      	blx	r7
 80071cc:	3001      	adds	r0, #1
 80071ce:	f43f aef8 	beq.w	8006fc2 <_printf_float+0xb6>
 80071d2:	f10a 0a01 	add.w	sl, sl, #1
 80071d6:	e7ee      	b.n	80071b6 <_printf_float+0x2aa>
 80071d8:	7fefffff 	.word	0x7fefffff
 80071dc:	08009bde 	.word	0x08009bde
 80071e0:	08009be2 	.word	0x08009be2
 80071e4:	08009be6 	.word	0x08009be6
 80071e8:	08009bea 	.word	0x08009bea
 80071ec:	08009bee 	.word	0x08009bee
 80071f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80071f2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80071f6:	4553      	cmp	r3, sl
 80071f8:	bfa8      	it	ge
 80071fa:	4653      	movge	r3, sl
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	4699      	mov	r9, r3
 8007200:	dc36      	bgt.n	8007270 <_printf_float+0x364>
 8007202:	f04f 0b00 	mov.w	fp, #0
 8007206:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800720a:	f104 021a 	add.w	r2, r4, #26
 800720e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007210:	930a      	str	r3, [sp, #40]	@ 0x28
 8007212:	eba3 0309 	sub.w	r3, r3, r9
 8007216:	455b      	cmp	r3, fp
 8007218:	dc31      	bgt.n	800727e <_printf_float+0x372>
 800721a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800721c:	459a      	cmp	sl, r3
 800721e:	dc3a      	bgt.n	8007296 <_printf_float+0x38a>
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	07da      	lsls	r2, r3, #31
 8007224:	d437      	bmi.n	8007296 <_printf_float+0x38a>
 8007226:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007228:	ebaa 0903 	sub.w	r9, sl, r3
 800722c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800722e:	ebaa 0303 	sub.w	r3, sl, r3
 8007232:	4599      	cmp	r9, r3
 8007234:	bfa8      	it	ge
 8007236:	4699      	movge	r9, r3
 8007238:	f1b9 0f00 	cmp.w	r9, #0
 800723c:	dc33      	bgt.n	80072a6 <_printf_float+0x39a>
 800723e:	f04f 0800 	mov.w	r8, #0
 8007242:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007246:	f104 0b1a 	add.w	fp, r4, #26
 800724a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800724c:	ebaa 0303 	sub.w	r3, sl, r3
 8007250:	eba3 0309 	sub.w	r3, r3, r9
 8007254:	4543      	cmp	r3, r8
 8007256:	f77f af7a 	ble.w	800714e <_printf_float+0x242>
 800725a:	2301      	movs	r3, #1
 800725c:	465a      	mov	r2, fp
 800725e:	4631      	mov	r1, r6
 8007260:	4628      	mov	r0, r5
 8007262:	47b8      	blx	r7
 8007264:	3001      	adds	r0, #1
 8007266:	f43f aeac 	beq.w	8006fc2 <_printf_float+0xb6>
 800726a:	f108 0801 	add.w	r8, r8, #1
 800726e:	e7ec      	b.n	800724a <_printf_float+0x33e>
 8007270:	4642      	mov	r2, r8
 8007272:	4631      	mov	r1, r6
 8007274:	4628      	mov	r0, r5
 8007276:	47b8      	blx	r7
 8007278:	3001      	adds	r0, #1
 800727a:	d1c2      	bne.n	8007202 <_printf_float+0x2f6>
 800727c:	e6a1      	b.n	8006fc2 <_printf_float+0xb6>
 800727e:	2301      	movs	r3, #1
 8007280:	4631      	mov	r1, r6
 8007282:	4628      	mov	r0, r5
 8007284:	920a      	str	r2, [sp, #40]	@ 0x28
 8007286:	47b8      	blx	r7
 8007288:	3001      	adds	r0, #1
 800728a:	f43f ae9a 	beq.w	8006fc2 <_printf_float+0xb6>
 800728e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007290:	f10b 0b01 	add.w	fp, fp, #1
 8007294:	e7bb      	b.n	800720e <_printf_float+0x302>
 8007296:	4631      	mov	r1, r6
 8007298:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800729c:	4628      	mov	r0, r5
 800729e:	47b8      	blx	r7
 80072a0:	3001      	adds	r0, #1
 80072a2:	d1c0      	bne.n	8007226 <_printf_float+0x31a>
 80072a4:	e68d      	b.n	8006fc2 <_printf_float+0xb6>
 80072a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072a8:	464b      	mov	r3, r9
 80072aa:	4631      	mov	r1, r6
 80072ac:	4628      	mov	r0, r5
 80072ae:	4442      	add	r2, r8
 80072b0:	47b8      	blx	r7
 80072b2:	3001      	adds	r0, #1
 80072b4:	d1c3      	bne.n	800723e <_printf_float+0x332>
 80072b6:	e684      	b.n	8006fc2 <_printf_float+0xb6>
 80072b8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80072bc:	f1ba 0f01 	cmp.w	sl, #1
 80072c0:	dc01      	bgt.n	80072c6 <_printf_float+0x3ba>
 80072c2:	07db      	lsls	r3, r3, #31
 80072c4:	d536      	bpl.n	8007334 <_printf_float+0x428>
 80072c6:	2301      	movs	r3, #1
 80072c8:	4642      	mov	r2, r8
 80072ca:	4631      	mov	r1, r6
 80072cc:	4628      	mov	r0, r5
 80072ce:	47b8      	blx	r7
 80072d0:	3001      	adds	r0, #1
 80072d2:	f43f ae76 	beq.w	8006fc2 <_printf_float+0xb6>
 80072d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80072da:	4631      	mov	r1, r6
 80072dc:	4628      	mov	r0, r5
 80072de:	47b8      	blx	r7
 80072e0:	3001      	adds	r0, #1
 80072e2:	f43f ae6e 	beq.w	8006fc2 <_printf_float+0xb6>
 80072e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80072ea:	2200      	movs	r2, #0
 80072ec:	2300      	movs	r3, #0
 80072ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072f2:	f7f9 fb63 	bl	80009bc <__aeabi_dcmpeq>
 80072f6:	b9c0      	cbnz	r0, 800732a <_printf_float+0x41e>
 80072f8:	4653      	mov	r3, sl
 80072fa:	f108 0201 	add.w	r2, r8, #1
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	d10c      	bne.n	8007322 <_printf_float+0x416>
 8007308:	e65b      	b.n	8006fc2 <_printf_float+0xb6>
 800730a:	2301      	movs	r3, #1
 800730c:	465a      	mov	r2, fp
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	47b8      	blx	r7
 8007314:	3001      	adds	r0, #1
 8007316:	f43f ae54 	beq.w	8006fc2 <_printf_float+0xb6>
 800731a:	f108 0801 	add.w	r8, r8, #1
 800731e:	45d0      	cmp	r8, sl
 8007320:	dbf3      	blt.n	800730a <_printf_float+0x3fe>
 8007322:	464b      	mov	r3, r9
 8007324:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007328:	e6e0      	b.n	80070ec <_printf_float+0x1e0>
 800732a:	f04f 0800 	mov.w	r8, #0
 800732e:	f104 0b1a 	add.w	fp, r4, #26
 8007332:	e7f4      	b.n	800731e <_printf_float+0x412>
 8007334:	2301      	movs	r3, #1
 8007336:	4642      	mov	r2, r8
 8007338:	e7e1      	b.n	80072fe <_printf_float+0x3f2>
 800733a:	2301      	movs	r3, #1
 800733c:	464a      	mov	r2, r9
 800733e:	4631      	mov	r1, r6
 8007340:	4628      	mov	r0, r5
 8007342:	47b8      	blx	r7
 8007344:	3001      	adds	r0, #1
 8007346:	f43f ae3c 	beq.w	8006fc2 <_printf_float+0xb6>
 800734a:	f108 0801 	add.w	r8, r8, #1
 800734e:	68e3      	ldr	r3, [r4, #12]
 8007350:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007352:	1a5b      	subs	r3, r3, r1
 8007354:	4543      	cmp	r3, r8
 8007356:	dcf0      	bgt.n	800733a <_printf_float+0x42e>
 8007358:	e6fd      	b.n	8007156 <_printf_float+0x24a>
 800735a:	f04f 0800 	mov.w	r8, #0
 800735e:	f104 0919 	add.w	r9, r4, #25
 8007362:	e7f4      	b.n	800734e <_printf_float+0x442>

08007364 <_printf_common>:
 8007364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007368:	4616      	mov	r6, r2
 800736a:	4698      	mov	r8, r3
 800736c:	688a      	ldr	r2, [r1, #8]
 800736e:	690b      	ldr	r3, [r1, #16]
 8007370:	4607      	mov	r7, r0
 8007372:	4293      	cmp	r3, r2
 8007374:	bfb8      	it	lt
 8007376:	4613      	movlt	r3, r2
 8007378:	6033      	str	r3, [r6, #0]
 800737a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800737e:	460c      	mov	r4, r1
 8007380:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007384:	b10a      	cbz	r2, 800738a <_printf_common+0x26>
 8007386:	3301      	adds	r3, #1
 8007388:	6033      	str	r3, [r6, #0]
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	0699      	lsls	r1, r3, #26
 800738e:	bf42      	ittt	mi
 8007390:	6833      	ldrmi	r3, [r6, #0]
 8007392:	3302      	addmi	r3, #2
 8007394:	6033      	strmi	r3, [r6, #0]
 8007396:	6825      	ldr	r5, [r4, #0]
 8007398:	f015 0506 	ands.w	r5, r5, #6
 800739c:	d106      	bne.n	80073ac <_printf_common+0x48>
 800739e:	f104 0a19 	add.w	sl, r4, #25
 80073a2:	68e3      	ldr	r3, [r4, #12]
 80073a4:	6832      	ldr	r2, [r6, #0]
 80073a6:	1a9b      	subs	r3, r3, r2
 80073a8:	42ab      	cmp	r3, r5
 80073aa:	dc2b      	bgt.n	8007404 <_printf_common+0xa0>
 80073ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073b0:	6822      	ldr	r2, [r4, #0]
 80073b2:	3b00      	subs	r3, #0
 80073b4:	bf18      	it	ne
 80073b6:	2301      	movne	r3, #1
 80073b8:	0692      	lsls	r2, r2, #26
 80073ba:	d430      	bmi.n	800741e <_printf_common+0xba>
 80073bc:	4641      	mov	r1, r8
 80073be:	4638      	mov	r0, r7
 80073c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073c4:	47c8      	blx	r9
 80073c6:	3001      	adds	r0, #1
 80073c8:	d023      	beq.n	8007412 <_printf_common+0xae>
 80073ca:	6823      	ldr	r3, [r4, #0]
 80073cc:	6922      	ldr	r2, [r4, #16]
 80073ce:	f003 0306 	and.w	r3, r3, #6
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	bf14      	ite	ne
 80073d6:	2500      	movne	r5, #0
 80073d8:	6833      	ldreq	r3, [r6, #0]
 80073da:	f04f 0600 	mov.w	r6, #0
 80073de:	bf08      	it	eq
 80073e0:	68e5      	ldreq	r5, [r4, #12]
 80073e2:	f104 041a 	add.w	r4, r4, #26
 80073e6:	bf08      	it	eq
 80073e8:	1aed      	subeq	r5, r5, r3
 80073ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80073ee:	bf08      	it	eq
 80073f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80073f4:	4293      	cmp	r3, r2
 80073f6:	bfc4      	itt	gt
 80073f8:	1a9b      	subgt	r3, r3, r2
 80073fa:	18ed      	addgt	r5, r5, r3
 80073fc:	42b5      	cmp	r5, r6
 80073fe:	d11a      	bne.n	8007436 <_printf_common+0xd2>
 8007400:	2000      	movs	r0, #0
 8007402:	e008      	b.n	8007416 <_printf_common+0xb2>
 8007404:	2301      	movs	r3, #1
 8007406:	4652      	mov	r2, sl
 8007408:	4641      	mov	r1, r8
 800740a:	4638      	mov	r0, r7
 800740c:	47c8      	blx	r9
 800740e:	3001      	adds	r0, #1
 8007410:	d103      	bne.n	800741a <_printf_common+0xb6>
 8007412:	f04f 30ff 	mov.w	r0, #4294967295
 8007416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800741a:	3501      	adds	r5, #1
 800741c:	e7c1      	b.n	80073a2 <_printf_common+0x3e>
 800741e:	2030      	movs	r0, #48	@ 0x30
 8007420:	18e1      	adds	r1, r4, r3
 8007422:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007426:	1c5a      	adds	r2, r3, #1
 8007428:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800742c:	4422      	add	r2, r4
 800742e:	3302      	adds	r3, #2
 8007430:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007434:	e7c2      	b.n	80073bc <_printf_common+0x58>
 8007436:	2301      	movs	r3, #1
 8007438:	4622      	mov	r2, r4
 800743a:	4641      	mov	r1, r8
 800743c:	4638      	mov	r0, r7
 800743e:	47c8      	blx	r9
 8007440:	3001      	adds	r0, #1
 8007442:	d0e6      	beq.n	8007412 <_printf_common+0xae>
 8007444:	3601      	adds	r6, #1
 8007446:	e7d9      	b.n	80073fc <_printf_common+0x98>

08007448 <_printf_i>:
 8007448:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800744c:	7e0f      	ldrb	r7, [r1, #24]
 800744e:	4691      	mov	r9, r2
 8007450:	2f78      	cmp	r7, #120	@ 0x78
 8007452:	4680      	mov	r8, r0
 8007454:	460c      	mov	r4, r1
 8007456:	469a      	mov	sl, r3
 8007458:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800745a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800745e:	d807      	bhi.n	8007470 <_printf_i+0x28>
 8007460:	2f62      	cmp	r7, #98	@ 0x62
 8007462:	d80a      	bhi.n	800747a <_printf_i+0x32>
 8007464:	2f00      	cmp	r7, #0
 8007466:	f000 80d3 	beq.w	8007610 <_printf_i+0x1c8>
 800746a:	2f58      	cmp	r7, #88	@ 0x58
 800746c:	f000 80ba 	beq.w	80075e4 <_printf_i+0x19c>
 8007470:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007474:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007478:	e03a      	b.n	80074f0 <_printf_i+0xa8>
 800747a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800747e:	2b15      	cmp	r3, #21
 8007480:	d8f6      	bhi.n	8007470 <_printf_i+0x28>
 8007482:	a101      	add	r1, pc, #4	@ (adr r1, 8007488 <_printf_i+0x40>)
 8007484:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007488:	080074e1 	.word	0x080074e1
 800748c:	080074f5 	.word	0x080074f5
 8007490:	08007471 	.word	0x08007471
 8007494:	08007471 	.word	0x08007471
 8007498:	08007471 	.word	0x08007471
 800749c:	08007471 	.word	0x08007471
 80074a0:	080074f5 	.word	0x080074f5
 80074a4:	08007471 	.word	0x08007471
 80074a8:	08007471 	.word	0x08007471
 80074ac:	08007471 	.word	0x08007471
 80074b0:	08007471 	.word	0x08007471
 80074b4:	080075f7 	.word	0x080075f7
 80074b8:	0800751f 	.word	0x0800751f
 80074bc:	080075b1 	.word	0x080075b1
 80074c0:	08007471 	.word	0x08007471
 80074c4:	08007471 	.word	0x08007471
 80074c8:	08007619 	.word	0x08007619
 80074cc:	08007471 	.word	0x08007471
 80074d0:	0800751f 	.word	0x0800751f
 80074d4:	08007471 	.word	0x08007471
 80074d8:	08007471 	.word	0x08007471
 80074dc:	080075b9 	.word	0x080075b9
 80074e0:	6833      	ldr	r3, [r6, #0]
 80074e2:	1d1a      	adds	r2, r3, #4
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	6032      	str	r2, [r6, #0]
 80074e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80074ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80074f0:	2301      	movs	r3, #1
 80074f2:	e09e      	b.n	8007632 <_printf_i+0x1ea>
 80074f4:	6833      	ldr	r3, [r6, #0]
 80074f6:	6820      	ldr	r0, [r4, #0]
 80074f8:	1d19      	adds	r1, r3, #4
 80074fa:	6031      	str	r1, [r6, #0]
 80074fc:	0606      	lsls	r6, r0, #24
 80074fe:	d501      	bpl.n	8007504 <_printf_i+0xbc>
 8007500:	681d      	ldr	r5, [r3, #0]
 8007502:	e003      	b.n	800750c <_printf_i+0xc4>
 8007504:	0645      	lsls	r5, r0, #25
 8007506:	d5fb      	bpl.n	8007500 <_printf_i+0xb8>
 8007508:	f9b3 5000 	ldrsh.w	r5, [r3]
 800750c:	2d00      	cmp	r5, #0
 800750e:	da03      	bge.n	8007518 <_printf_i+0xd0>
 8007510:	232d      	movs	r3, #45	@ 0x2d
 8007512:	426d      	negs	r5, r5
 8007514:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007518:	230a      	movs	r3, #10
 800751a:	4859      	ldr	r0, [pc, #356]	@ (8007680 <_printf_i+0x238>)
 800751c:	e011      	b.n	8007542 <_printf_i+0xfa>
 800751e:	6821      	ldr	r1, [r4, #0]
 8007520:	6833      	ldr	r3, [r6, #0]
 8007522:	0608      	lsls	r0, r1, #24
 8007524:	f853 5b04 	ldr.w	r5, [r3], #4
 8007528:	d402      	bmi.n	8007530 <_printf_i+0xe8>
 800752a:	0649      	lsls	r1, r1, #25
 800752c:	bf48      	it	mi
 800752e:	b2ad      	uxthmi	r5, r5
 8007530:	2f6f      	cmp	r7, #111	@ 0x6f
 8007532:	6033      	str	r3, [r6, #0]
 8007534:	bf14      	ite	ne
 8007536:	230a      	movne	r3, #10
 8007538:	2308      	moveq	r3, #8
 800753a:	4851      	ldr	r0, [pc, #324]	@ (8007680 <_printf_i+0x238>)
 800753c:	2100      	movs	r1, #0
 800753e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007542:	6866      	ldr	r6, [r4, #4]
 8007544:	2e00      	cmp	r6, #0
 8007546:	bfa8      	it	ge
 8007548:	6821      	ldrge	r1, [r4, #0]
 800754a:	60a6      	str	r6, [r4, #8]
 800754c:	bfa4      	itt	ge
 800754e:	f021 0104 	bicge.w	r1, r1, #4
 8007552:	6021      	strge	r1, [r4, #0]
 8007554:	b90d      	cbnz	r5, 800755a <_printf_i+0x112>
 8007556:	2e00      	cmp	r6, #0
 8007558:	d04b      	beq.n	80075f2 <_printf_i+0x1aa>
 800755a:	4616      	mov	r6, r2
 800755c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007560:	fb03 5711 	mls	r7, r3, r1, r5
 8007564:	5dc7      	ldrb	r7, [r0, r7]
 8007566:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800756a:	462f      	mov	r7, r5
 800756c:	42bb      	cmp	r3, r7
 800756e:	460d      	mov	r5, r1
 8007570:	d9f4      	bls.n	800755c <_printf_i+0x114>
 8007572:	2b08      	cmp	r3, #8
 8007574:	d10b      	bne.n	800758e <_printf_i+0x146>
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	07df      	lsls	r7, r3, #31
 800757a:	d508      	bpl.n	800758e <_printf_i+0x146>
 800757c:	6923      	ldr	r3, [r4, #16]
 800757e:	6861      	ldr	r1, [r4, #4]
 8007580:	4299      	cmp	r1, r3
 8007582:	bfde      	ittt	le
 8007584:	2330      	movle	r3, #48	@ 0x30
 8007586:	f806 3c01 	strble.w	r3, [r6, #-1]
 800758a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800758e:	1b92      	subs	r2, r2, r6
 8007590:	6122      	str	r2, [r4, #16]
 8007592:	464b      	mov	r3, r9
 8007594:	4621      	mov	r1, r4
 8007596:	4640      	mov	r0, r8
 8007598:	f8cd a000 	str.w	sl, [sp]
 800759c:	aa03      	add	r2, sp, #12
 800759e:	f7ff fee1 	bl	8007364 <_printf_common>
 80075a2:	3001      	adds	r0, #1
 80075a4:	d14a      	bne.n	800763c <_printf_i+0x1f4>
 80075a6:	f04f 30ff 	mov.w	r0, #4294967295
 80075aa:	b004      	add	sp, #16
 80075ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075b0:	6823      	ldr	r3, [r4, #0]
 80075b2:	f043 0320 	orr.w	r3, r3, #32
 80075b6:	6023      	str	r3, [r4, #0]
 80075b8:	2778      	movs	r7, #120	@ 0x78
 80075ba:	4832      	ldr	r0, [pc, #200]	@ (8007684 <_printf_i+0x23c>)
 80075bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075c0:	6823      	ldr	r3, [r4, #0]
 80075c2:	6831      	ldr	r1, [r6, #0]
 80075c4:	061f      	lsls	r7, r3, #24
 80075c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80075ca:	d402      	bmi.n	80075d2 <_printf_i+0x18a>
 80075cc:	065f      	lsls	r7, r3, #25
 80075ce:	bf48      	it	mi
 80075d0:	b2ad      	uxthmi	r5, r5
 80075d2:	6031      	str	r1, [r6, #0]
 80075d4:	07d9      	lsls	r1, r3, #31
 80075d6:	bf44      	itt	mi
 80075d8:	f043 0320 	orrmi.w	r3, r3, #32
 80075dc:	6023      	strmi	r3, [r4, #0]
 80075de:	b11d      	cbz	r5, 80075e8 <_printf_i+0x1a0>
 80075e0:	2310      	movs	r3, #16
 80075e2:	e7ab      	b.n	800753c <_printf_i+0xf4>
 80075e4:	4826      	ldr	r0, [pc, #152]	@ (8007680 <_printf_i+0x238>)
 80075e6:	e7e9      	b.n	80075bc <_printf_i+0x174>
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	f023 0320 	bic.w	r3, r3, #32
 80075ee:	6023      	str	r3, [r4, #0]
 80075f0:	e7f6      	b.n	80075e0 <_printf_i+0x198>
 80075f2:	4616      	mov	r6, r2
 80075f4:	e7bd      	b.n	8007572 <_printf_i+0x12a>
 80075f6:	6833      	ldr	r3, [r6, #0]
 80075f8:	6825      	ldr	r5, [r4, #0]
 80075fa:	1d18      	adds	r0, r3, #4
 80075fc:	6961      	ldr	r1, [r4, #20]
 80075fe:	6030      	str	r0, [r6, #0]
 8007600:	062e      	lsls	r6, r5, #24
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	d501      	bpl.n	800760a <_printf_i+0x1c2>
 8007606:	6019      	str	r1, [r3, #0]
 8007608:	e002      	b.n	8007610 <_printf_i+0x1c8>
 800760a:	0668      	lsls	r0, r5, #25
 800760c:	d5fb      	bpl.n	8007606 <_printf_i+0x1be>
 800760e:	8019      	strh	r1, [r3, #0]
 8007610:	2300      	movs	r3, #0
 8007612:	4616      	mov	r6, r2
 8007614:	6123      	str	r3, [r4, #16]
 8007616:	e7bc      	b.n	8007592 <_printf_i+0x14a>
 8007618:	6833      	ldr	r3, [r6, #0]
 800761a:	2100      	movs	r1, #0
 800761c:	1d1a      	adds	r2, r3, #4
 800761e:	6032      	str	r2, [r6, #0]
 8007620:	681e      	ldr	r6, [r3, #0]
 8007622:	6862      	ldr	r2, [r4, #4]
 8007624:	4630      	mov	r0, r6
 8007626:	f000 fa08 	bl	8007a3a <memchr>
 800762a:	b108      	cbz	r0, 8007630 <_printf_i+0x1e8>
 800762c:	1b80      	subs	r0, r0, r6
 800762e:	6060      	str	r0, [r4, #4]
 8007630:	6863      	ldr	r3, [r4, #4]
 8007632:	6123      	str	r3, [r4, #16]
 8007634:	2300      	movs	r3, #0
 8007636:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800763a:	e7aa      	b.n	8007592 <_printf_i+0x14a>
 800763c:	4632      	mov	r2, r6
 800763e:	4649      	mov	r1, r9
 8007640:	4640      	mov	r0, r8
 8007642:	6923      	ldr	r3, [r4, #16]
 8007644:	47d0      	blx	sl
 8007646:	3001      	adds	r0, #1
 8007648:	d0ad      	beq.n	80075a6 <_printf_i+0x15e>
 800764a:	6823      	ldr	r3, [r4, #0]
 800764c:	079b      	lsls	r3, r3, #30
 800764e:	d413      	bmi.n	8007678 <_printf_i+0x230>
 8007650:	68e0      	ldr	r0, [r4, #12]
 8007652:	9b03      	ldr	r3, [sp, #12]
 8007654:	4298      	cmp	r0, r3
 8007656:	bfb8      	it	lt
 8007658:	4618      	movlt	r0, r3
 800765a:	e7a6      	b.n	80075aa <_printf_i+0x162>
 800765c:	2301      	movs	r3, #1
 800765e:	4632      	mov	r2, r6
 8007660:	4649      	mov	r1, r9
 8007662:	4640      	mov	r0, r8
 8007664:	47d0      	blx	sl
 8007666:	3001      	adds	r0, #1
 8007668:	d09d      	beq.n	80075a6 <_printf_i+0x15e>
 800766a:	3501      	adds	r5, #1
 800766c:	68e3      	ldr	r3, [r4, #12]
 800766e:	9903      	ldr	r1, [sp, #12]
 8007670:	1a5b      	subs	r3, r3, r1
 8007672:	42ab      	cmp	r3, r5
 8007674:	dcf2      	bgt.n	800765c <_printf_i+0x214>
 8007676:	e7eb      	b.n	8007650 <_printf_i+0x208>
 8007678:	2500      	movs	r5, #0
 800767a:	f104 0619 	add.w	r6, r4, #25
 800767e:	e7f5      	b.n	800766c <_printf_i+0x224>
 8007680:	08009bf0 	.word	0x08009bf0
 8007684:	08009c01 	.word	0x08009c01

08007688 <std>:
 8007688:	2300      	movs	r3, #0
 800768a:	b510      	push	{r4, lr}
 800768c:	4604      	mov	r4, r0
 800768e:	e9c0 3300 	strd	r3, r3, [r0]
 8007692:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007696:	6083      	str	r3, [r0, #8]
 8007698:	8181      	strh	r1, [r0, #12]
 800769a:	6643      	str	r3, [r0, #100]	@ 0x64
 800769c:	81c2      	strh	r2, [r0, #14]
 800769e:	6183      	str	r3, [r0, #24]
 80076a0:	4619      	mov	r1, r3
 80076a2:	2208      	movs	r2, #8
 80076a4:	305c      	adds	r0, #92	@ 0x5c
 80076a6:	f000 f948 	bl	800793a <memset>
 80076aa:	4b0d      	ldr	r3, [pc, #52]	@ (80076e0 <std+0x58>)
 80076ac:	6224      	str	r4, [r4, #32]
 80076ae:	6263      	str	r3, [r4, #36]	@ 0x24
 80076b0:	4b0c      	ldr	r3, [pc, #48]	@ (80076e4 <std+0x5c>)
 80076b2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80076b4:	4b0c      	ldr	r3, [pc, #48]	@ (80076e8 <std+0x60>)
 80076b6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80076b8:	4b0c      	ldr	r3, [pc, #48]	@ (80076ec <std+0x64>)
 80076ba:	6323      	str	r3, [r4, #48]	@ 0x30
 80076bc:	4b0c      	ldr	r3, [pc, #48]	@ (80076f0 <std+0x68>)
 80076be:	429c      	cmp	r4, r3
 80076c0:	d006      	beq.n	80076d0 <std+0x48>
 80076c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80076c6:	4294      	cmp	r4, r2
 80076c8:	d002      	beq.n	80076d0 <std+0x48>
 80076ca:	33d0      	adds	r3, #208	@ 0xd0
 80076cc:	429c      	cmp	r4, r3
 80076ce:	d105      	bne.n	80076dc <std+0x54>
 80076d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80076d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d8:	f000 b9ac 	b.w	8007a34 <__retarget_lock_init_recursive>
 80076dc:	bd10      	pop	{r4, pc}
 80076de:	bf00      	nop
 80076e0:	080078b5 	.word	0x080078b5
 80076e4:	080078d7 	.word	0x080078d7
 80076e8:	0800790f 	.word	0x0800790f
 80076ec:	08007933 	.word	0x08007933
 80076f0:	20000340 	.word	0x20000340

080076f4 <stdio_exit_handler>:
 80076f4:	4a02      	ldr	r2, [pc, #8]	@ (8007700 <stdio_exit_handler+0xc>)
 80076f6:	4903      	ldr	r1, [pc, #12]	@ (8007704 <stdio_exit_handler+0x10>)
 80076f8:	4803      	ldr	r0, [pc, #12]	@ (8007708 <stdio_exit_handler+0x14>)
 80076fa:	f000 b869 	b.w	80077d0 <_fwalk_sglue>
 80076fe:	bf00      	nop
 8007700:	20000010 	.word	0x20000010
 8007704:	080093c5 	.word	0x080093c5
 8007708:	20000020 	.word	0x20000020

0800770c <cleanup_stdio>:
 800770c:	6841      	ldr	r1, [r0, #4]
 800770e:	4b0c      	ldr	r3, [pc, #48]	@ (8007740 <cleanup_stdio+0x34>)
 8007710:	b510      	push	{r4, lr}
 8007712:	4299      	cmp	r1, r3
 8007714:	4604      	mov	r4, r0
 8007716:	d001      	beq.n	800771c <cleanup_stdio+0x10>
 8007718:	f001 fe54 	bl	80093c4 <_fflush_r>
 800771c:	68a1      	ldr	r1, [r4, #8]
 800771e:	4b09      	ldr	r3, [pc, #36]	@ (8007744 <cleanup_stdio+0x38>)
 8007720:	4299      	cmp	r1, r3
 8007722:	d002      	beq.n	800772a <cleanup_stdio+0x1e>
 8007724:	4620      	mov	r0, r4
 8007726:	f001 fe4d 	bl	80093c4 <_fflush_r>
 800772a:	68e1      	ldr	r1, [r4, #12]
 800772c:	4b06      	ldr	r3, [pc, #24]	@ (8007748 <cleanup_stdio+0x3c>)
 800772e:	4299      	cmp	r1, r3
 8007730:	d004      	beq.n	800773c <cleanup_stdio+0x30>
 8007732:	4620      	mov	r0, r4
 8007734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007738:	f001 be44 	b.w	80093c4 <_fflush_r>
 800773c:	bd10      	pop	{r4, pc}
 800773e:	bf00      	nop
 8007740:	20000340 	.word	0x20000340
 8007744:	200003a8 	.word	0x200003a8
 8007748:	20000410 	.word	0x20000410

0800774c <global_stdio_init.part.0>:
 800774c:	b510      	push	{r4, lr}
 800774e:	4b0b      	ldr	r3, [pc, #44]	@ (800777c <global_stdio_init.part.0+0x30>)
 8007750:	4c0b      	ldr	r4, [pc, #44]	@ (8007780 <global_stdio_init.part.0+0x34>)
 8007752:	4a0c      	ldr	r2, [pc, #48]	@ (8007784 <global_stdio_init.part.0+0x38>)
 8007754:	4620      	mov	r0, r4
 8007756:	601a      	str	r2, [r3, #0]
 8007758:	2104      	movs	r1, #4
 800775a:	2200      	movs	r2, #0
 800775c:	f7ff ff94 	bl	8007688 <std>
 8007760:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007764:	2201      	movs	r2, #1
 8007766:	2109      	movs	r1, #9
 8007768:	f7ff ff8e 	bl	8007688 <std>
 800776c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007770:	2202      	movs	r2, #2
 8007772:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007776:	2112      	movs	r1, #18
 8007778:	f7ff bf86 	b.w	8007688 <std>
 800777c:	20000478 	.word	0x20000478
 8007780:	20000340 	.word	0x20000340
 8007784:	080076f5 	.word	0x080076f5

08007788 <__sfp_lock_acquire>:
 8007788:	4801      	ldr	r0, [pc, #4]	@ (8007790 <__sfp_lock_acquire+0x8>)
 800778a:	f000 b954 	b.w	8007a36 <__retarget_lock_acquire_recursive>
 800778e:	bf00      	nop
 8007790:	20000481 	.word	0x20000481

08007794 <__sfp_lock_release>:
 8007794:	4801      	ldr	r0, [pc, #4]	@ (800779c <__sfp_lock_release+0x8>)
 8007796:	f000 b94f 	b.w	8007a38 <__retarget_lock_release_recursive>
 800779a:	bf00      	nop
 800779c:	20000481 	.word	0x20000481

080077a0 <__sinit>:
 80077a0:	b510      	push	{r4, lr}
 80077a2:	4604      	mov	r4, r0
 80077a4:	f7ff fff0 	bl	8007788 <__sfp_lock_acquire>
 80077a8:	6a23      	ldr	r3, [r4, #32]
 80077aa:	b11b      	cbz	r3, 80077b4 <__sinit+0x14>
 80077ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077b0:	f7ff bff0 	b.w	8007794 <__sfp_lock_release>
 80077b4:	4b04      	ldr	r3, [pc, #16]	@ (80077c8 <__sinit+0x28>)
 80077b6:	6223      	str	r3, [r4, #32]
 80077b8:	4b04      	ldr	r3, [pc, #16]	@ (80077cc <__sinit+0x2c>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1f5      	bne.n	80077ac <__sinit+0xc>
 80077c0:	f7ff ffc4 	bl	800774c <global_stdio_init.part.0>
 80077c4:	e7f2      	b.n	80077ac <__sinit+0xc>
 80077c6:	bf00      	nop
 80077c8:	0800770d 	.word	0x0800770d
 80077cc:	20000478 	.word	0x20000478

080077d0 <_fwalk_sglue>:
 80077d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077d4:	4607      	mov	r7, r0
 80077d6:	4688      	mov	r8, r1
 80077d8:	4614      	mov	r4, r2
 80077da:	2600      	movs	r6, #0
 80077dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80077e0:	f1b9 0901 	subs.w	r9, r9, #1
 80077e4:	d505      	bpl.n	80077f2 <_fwalk_sglue+0x22>
 80077e6:	6824      	ldr	r4, [r4, #0]
 80077e8:	2c00      	cmp	r4, #0
 80077ea:	d1f7      	bne.n	80077dc <_fwalk_sglue+0xc>
 80077ec:	4630      	mov	r0, r6
 80077ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077f2:	89ab      	ldrh	r3, [r5, #12]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	d907      	bls.n	8007808 <_fwalk_sglue+0x38>
 80077f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077fc:	3301      	adds	r3, #1
 80077fe:	d003      	beq.n	8007808 <_fwalk_sglue+0x38>
 8007800:	4629      	mov	r1, r5
 8007802:	4638      	mov	r0, r7
 8007804:	47c0      	blx	r8
 8007806:	4306      	orrs	r6, r0
 8007808:	3568      	adds	r5, #104	@ 0x68
 800780a:	e7e9      	b.n	80077e0 <_fwalk_sglue+0x10>

0800780c <sniprintf>:
 800780c:	b40c      	push	{r2, r3}
 800780e:	b530      	push	{r4, r5, lr}
 8007810:	4b17      	ldr	r3, [pc, #92]	@ (8007870 <sniprintf+0x64>)
 8007812:	1e0c      	subs	r4, r1, #0
 8007814:	681d      	ldr	r5, [r3, #0]
 8007816:	b09d      	sub	sp, #116	@ 0x74
 8007818:	da08      	bge.n	800782c <sniprintf+0x20>
 800781a:	238b      	movs	r3, #139	@ 0x8b
 800781c:	f04f 30ff 	mov.w	r0, #4294967295
 8007820:	602b      	str	r3, [r5, #0]
 8007822:	b01d      	add	sp, #116	@ 0x74
 8007824:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007828:	b002      	add	sp, #8
 800782a:	4770      	bx	lr
 800782c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007830:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007834:	bf0c      	ite	eq
 8007836:	4623      	moveq	r3, r4
 8007838:	f104 33ff 	addne.w	r3, r4, #4294967295
 800783c:	9304      	str	r3, [sp, #16]
 800783e:	9307      	str	r3, [sp, #28]
 8007840:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007844:	9002      	str	r0, [sp, #8]
 8007846:	9006      	str	r0, [sp, #24]
 8007848:	f8ad 3016 	strh.w	r3, [sp, #22]
 800784c:	4628      	mov	r0, r5
 800784e:	ab21      	add	r3, sp, #132	@ 0x84
 8007850:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007852:	a902      	add	r1, sp, #8
 8007854:	9301      	str	r3, [sp, #4]
 8007856:	f001 fc39 	bl	80090cc <_svfiprintf_r>
 800785a:	1c43      	adds	r3, r0, #1
 800785c:	bfbc      	itt	lt
 800785e:	238b      	movlt	r3, #139	@ 0x8b
 8007860:	602b      	strlt	r3, [r5, #0]
 8007862:	2c00      	cmp	r4, #0
 8007864:	d0dd      	beq.n	8007822 <sniprintf+0x16>
 8007866:	2200      	movs	r2, #0
 8007868:	9b02      	ldr	r3, [sp, #8]
 800786a:	701a      	strb	r2, [r3, #0]
 800786c:	e7d9      	b.n	8007822 <sniprintf+0x16>
 800786e:	bf00      	nop
 8007870:	2000001c 	.word	0x2000001c

08007874 <siprintf>:
 8007874:	b40e      	push	{r1, r2, r3}
 8007876:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800787a:	b500      	push	{lr}
 800787c:	b09c      	sub	sp, #112	@ 0x70
 800787e:	ab1d      	add	r3, sp, #116	@ 0x74
 8007880:	9002      	str	r0, [sp, #8]
 8007882:	9006      	str	r0, [sp, #24]
 8007884:	9107      	str	r1, [sp, #28]
 8007886:	9104      	str	r1, [sp, #16]
 8007888:	4808      	ldr	r0, [pc, #32]	@ (80078ac <siprintf+0x38>)
 800788a:	4909      	ldr	r1, [pc, #36]	@ (80078b0 <siprintf+0x3c>)
 800788c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007890:	9105      	str	r1, [sp, #20]
 8007892:	6800      	ldr	r0, [r0, #0]
 8007894:	a902      	add	r1, sp, #8
 8007896:	9301      	str	r3, [sp, #4]
 8007898:	f001 fc18 	bl	80090cc <_svfiprintf_r>
 800789c:	2200      	movs	r2, #0
 800789e:	9b02      	ldr	r3, [sp, #8]
 80078a0:	701a      	strb	r2, [r3, #0]
 80078a2:	b01c      	add	sp, #112	@ 0x70
 80078a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80078a8:	b003      	add	sp, #12
 80078aa:	4770      	bx	lr
 80078ac:	2000001c 	.word	0x2000001c
 80078b0:	ffff0208 	.word	0xffff0208

080078b4 <__sread>:
 80078b4:	b510      	push	{r4, lr}
 80078b6:	460c      	mov	r4, r1
 80078b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078bc:	f000 f86c 	bl	8007998 <_read_r>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	bfab      	itete	ge
 80078c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80078c6:	89a3      	ldrhlt	r3, [r4, #12]
 80078c8:	181b      	addge	r3, r3, r0
 80078ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80078ce:	bfac      	ite	ge
 80078d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80078d2:	81a3      	strhlt	r3, [r4, #12]
 80078d4:	bd10      	pop	{r4, pc}

080078d6 <__swrite>:
 80078d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078da:	461f      	mov	r7, r3
 80078dc:	898b      	ldrh	r3, [r1, #12]
 80078de:	4605      	mov	r5, r0
 80078e0:	05db      	lsls	r3, r3, #23
 80078e2:	460c      	mov	r4, r1
 80078e4:	4616      	mov	r6, r2
 80078e6:	d505      	bpl.n	80078f4 <__swrite+0x1e>
 80078e8:	2302      	movs	r3, #2
 80078ea:	2200      	movs	r2, #0
 80078ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078f0:	f000 f840 	bl	8007974 <_lseek_r>
 80078f4:	89a3      	ldrh	r3, [r4, #12]
 80078f6:	4632      	mov	r2, r6
 80078f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80078fc:	81a3      	strh	r3, [r4, #12]
 80078fe:	4628      	mov	r0, r5
 8007900:	463b      	mov	r3, r7
 8007902:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007906:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800790a:	f000 b857 	b.w	80079bc <_write_r>

0800790e <__sseek>:
 800790e:	b510      	push	{r4, lr}
 8007910:	460c      	mov	r4, r1
 8007912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007916:	f000 f82d 	bl	8007974 <_lseek_r>
 800791a:	1c43      	adds	r3, r0, #1
 800791c:	89a3      	ldrh	r3, [r4, #12]
 800791e:	bf15      	itete	ne
 8007920:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007922:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007926:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800792a:	81a3      	strheq	r3, [r4, #12]
 800792c:	bf18      	it	ne
 800792e:	81a3      	strhne	r3, [r4, #12]
 8007930:	bd10      	pop	{r4, pc}

08007932 <__sclose>:
 8007932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007936:	f000 b80d 	b.w	8007954 <_close_r>

0800793a <memset>:
 800793a:	4603      	mov	r3, r0
 800793c:	4402      	add	r2, r0
 800793e:	4293      	cmp	r3, r2
 8007940:	d100      	bne.n	8007944 <memset+0xa>
 8007942:	4770      	bx	lr
 8007944:	f803 1b01 	strb.w	r1, [r3], #1
 8007948:	e7f9      	b.n	800793e <memset+0x4>
	...

0800794c <_localeconv_r>:
 800794c:	4800      	ldr	r0, [pc, #0]	@ (8007950 <_localeconv_r+0x4>)
 800794e:	4770      	bx	lr
 8007950:	2000015c 	.word	0x2000015c

08007954 <_close_r>:
 8007954:	b538      	push	{r3, r4, r5, lr}
 8007956:	2300      	movs	r3, #0
 8007958:	4d05      	ldr	r5, [pc, #20]	@ (8007970 <_close_r+0x1c>)
 800795a:	4604      	mov	r4, r0
 800795c:	4608      	mov	r0, r1
 800795e:	602b      	str	r3, [r5, #0]
 8007960:	f7fa fce3 	bl	800232a <_close>
 8007964:	1c43      	adds	r3, r0, #1
 8007966:	d102      	bne.n	800796e <_close_r+0x1a>
 8007968:	682b      	ldr	r3, [r5, #0]
 800796a:	b103      	cbz	r3, 800796e <_close_r+0x1a>
 800796c:	6023      	str	r3, [r4, #0]
 800796e:	bd38      	pop	{r3, r4, r5, pc}
 8007970:	2000047c 	.word	0x2000047c

08007974 <_lseek_r>:
 8007974:	b538      	push	{r3, r4, r5, lr}
 8007976:	4604      	mov	r4, r0
 8007978:	4608      	mov	r0, r1
 800797a:	4611      	mov	r1, r2
 800797c:	2200      	movs	r2, #0
 800797e:	4d05      	ldr	r5, [pc, #20]	@ (8007994 <_lseek_r+0x20>)
 8007980:	602a      	str	r2, [r5, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	f7fa fcf5 	bl	8002372 <_lseek>
 8007988:	1c43      	adds	r3, r0, #1
 800798a:	d102      	bne.n	8007992 <_lseek_r+0x1e>
 800798c:	682b      	ldr	r3, [r5, #0]
 800798e:	b103      	cbz	r3, 8007992 <_lseek_r+0x1e>
 8007990:	6023      	str	r3, [r4, #0]
 8007992:	bd38      	pop	{r3, r4, r5, pc}
 8007994:	2000047c 	.word	0x2000047c

08007998 <_read_r>:
 8007998:	b538      	push	{r3, r4, r5, lr}
 800799a:	4604      	mov	r4, r0
 800799c:	4608      	mov	r0, r1
 800799e:	4611      	mov	r1, r2
 80079a0:	2200      	movs	r2, #0
 80079a2:	4d05      	ldr	r5, [pc, #20]	@ (80079b8 <_read_r+0x20>)
 80079a4:	602a      	str	r2, [r5, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	f7fa fc86 	bl	80022b8 <_read>
 80079ac:	1c43      	adds	r3, r0, #1
 80079ae:	d102      	bne.n	80079b6 <_read_r+0x1e>
 80079b0:	682b      	ldr	r3, [r5, #0]
 80079b2:	b103      	cbz	r3, 80079b6 <_read_r+0x1e>
 80079b4:	6023      	str	r3, [r4, #0]
 80079b6:	bd38      	pop	{r3, r4, r5, pc}
 80079b8:	2000047c 	.word	0x2000047c

080079bc <_write_r>:
 80079bc:	b538      	push	{r3, r4, r5, lr}
 80079be:	4604      	mov	r4, r0
 80079c0:	4608      	mov	r0, r1
 80079c2:	4611      	mov	r1, r2
 80079c4:	2200      	movs	r2, #0
 80079c6:	4d05      	ldr	r5, [pc, #20]	@ (80079dc <_write_r+0x20>)
 80079c8:	602a      	str	r2, [r5, #0]
 80079ca:	461a      	mov	r2, r3
 80079cc:	f7fa fc91 	bl	80022f2 <_write>
 80079d0:	1c43      	adds	r3, r0, #1
 80079d2:	d102      	bne.n	80079da <_write_r+0x1e>
 80079d4:	682b      	ldr	r3, [r5, #0]
 80079d6:	b103      	cbz	r3, 80079da <_write_r+0x1e>
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	bd38      	pop	{r3, r4, r5, pc}
 80079dc:	2000047c 	.word	0x2000047c

080079e0 <__errno>:
 80079e0:	4b01      	ldr	r3, [pc, #4]	@ (80079e8 <__errno+0x8>)
 80079e2:	6818      	ldr	r0, [r3, #0]
 80079e4:	4770      	bx	lr
 80079e6:	bf00      	nop
 80079e8:	2000001c 	.word	0x2000001c

080079ec <__libc_init_array>:
 80079ec:	b570      	push	{r4, r5, r6, lr}
 80079ee:	2600      	movs	r6, #0
 80079f0:	4d0c      	ldr	r5, [pc, #48]	@ (8007a24 <__libc_init_array+0x38>)
 80079f2:	4c0d      	ldr	r4, [pc, #52]	@ (8007a28 <__libc_init_array+0x3c>)
 80079f4:	1b64      	subs	r4, r4, r5
 80079f6:	10a4      	asrs	r4, r4, #2
 80079f8:	42a6      	cmp	r6, r4
 80079fa:	d109      	bne.n	8007a10 <__libc_init_array+0x24>
 80079fc:	f002 f870 	bl	8009ae0 <_init>
 8007a00:	2600      	movs	r6, #0
 8007a02:	4d0a      	ldr	r5, [pc, #40]	@ (8007a2c <__libc_init_array+0x40>)
 8007a04:	4c0a      	ldr	r4, [pc, #40]	@ (8007a30 <__libc_init_array+0x44>)
 8007a06:	1b64      	subs	r4, r4, r5
 8007a08:	10a4      	asrs	r4, r4, #2
 8007a0a:	42a6      	cmp	r6, r4
 8007a0c:	d105      	bne.n	8007a1a <__libc_init_array+0x2e>
 8007a0e:	bd70      	pop	{r4, r5, r6, pc}
 8007a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a14:	4798      	blx	r3
 8007a16:	3601      	adds	r6, #1
 8007a18:	e7ee      	b.n	80079f8 <__libc_init_array+0xc>
 8007a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a1e:	4798      	blx	r3
 8007a20:	3601      	adds	r6, #1
 8007a22:	e7f2      	b.n	8007a0a <__libc_init_array+0x1e>
 8007a24:	08009f58 	.word	0x08009f58
 8007a28:	08009f58 	.word	0x08009f58
 8007a2c:	08009f58 	.word	0x08009f58
 8007a30:	08009f5c 	.word	0x08009f5c

08007a34 <__retarget_lock_init_recursive>:
 8007a34:	4770      	bx	lr

08007a36 <__retarget_lock_acquire_recursive>:
 8007a36:	4770      	bx	lr

08007a38 <__retarget_lock_release_recursive>:
 8007a38:	4770      	bx	lr

08007a3a <memchr>:
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	b2c9      	uxtb	r1, r1
 8007a40:	4402      	add	r2, r0
 8007a42:	4293      	cmp	r3, r2
 8007a44:	4618      	mov	r0, r3
 8007a46:	d101      	bne.n	8007a4c <memchr+0x12>
 8007a48:	2000      	movs	r0, #0
 8007a4a:	e003      	b.n	8007a54 <memchr+0x1a>
 8007a4c:	7804      	ldrb	r4, [r0, #0]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	428c      	cmp	r4, r1
 8007a52:	d1f6      	bne.n	8007a42 <memchr+0x8>
 8007a54:	bd10      	pop	{r4, pc}

08007a56 <memcpy>:
 8007a56:	440a      	add	r2, r1
 8007a58:	4291      	cmp	r1, r2
 8007a5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a5e:	d100      	bne.n	8007a62 <memcpy+0xc>
 8007a60:	4770      	bx	lr
 8007a62:	b510      	push	{r4, lr}
 8007a64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a68:	4291      	cmp	r1, r2
 8007a6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a6e:	d1f9      	bne.n	8007a64 <memcpy+0xe>
 8007a70:	bd10      	pop	{r4, pc}

08007a72 <quorem>:
 8007a72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a76:	6903      	ldr	r3, [r0, #16]
 8007a78:	690c      	ldr	r4, [r1, #16]
 8007a7a:	4607      	mov	r7, r0
 8007a7c:	42a3      	cmp	r3, r4
 8007a7e:	db7e      	blt.n	8007b7e <quorem+0x10c>
 8007a80:	3c01      	subs	r4, #1
 8007a82:	00a3      	lsls	r3, r4, #2
 8007a84:	f100 0514 	add.w	r5, r0, #20
 8007a88:	f101 0814 	add.w	r8, r1, #20
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a92:	9301      	str	r3, [sp, #4]
 8007a94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007aa4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007aa8:	d32e      	bcc.n	8007b08 <quorem+0x96>
 8007aaa:	f04f 0a00 	mov.w	sl, #0
 8007aae:	46c4      	mov	ip, r8
 8007ab0:	46ae      	mov	lr, r5
 8007ab2:	46d3      	mov	fp, sl
 8007ab4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007ab8:	b298      	uxth	r0, r3
 8007aba:	fb06 a000 	mla	r0, r6, r0, sl
 8007abe:	0c1b      	lsrs	r3, r3, #16
 8007ac0:	0c02      	lsrs	r2, r0, #16
 8007ac2:	fb06 2303 	mla	r3, r6, r3, r2
 8007ac6:	f8de 2000 	ldr.w	r2, [lr]
 8007aca:	b280      	uxth	r0, r0
 8007acc:	b292      	uxth	r2, r2
 8007ace:	1a12      	subs	r2, r2, r0
 8007ad0:	445a      	add	r2, fp
 8007ad2:	f8de 0000 	ldr.w	r0, [lr]
 8007ad6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007ae0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007ae4:	b292      	uxth	r2, r2
 8007ae6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007aea:	45e1      	cmp	r9, ip
 8007aec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007af0:	f84e 2b04 	str.w	r2, [lr], #4
 8007af4:	d2de      	bcs.n	8007ab4 <quorem+0x42>
 8007af6:	9b00      	ldr	r3, [sp, #0]
 8007af8:	58eb      	ldr	r3, [r5, r3]
 8007afa:	b92b      	cbnz	r3, 8007b08 <quorem+0x96>
 8007afc:	9b01      	ldr	r3, [sp, #4]
 8007afe:	3b04      	subs	r3, #4
 8007b00:	429d      	cmp	r5, r3
 8007b02:	461a      	mov	r2, r3
 8007b04:	d32f      	bcc.n	8007b66 <quorem+0xf4>
 8007b06:	613c      	str	r4, [r7, #16]
 8007b08:	4638      	mov	r0, r7
 8007b0a:	f001 f97b 	bl	8008e04 <__mcmp>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	db25      	blt.n	8007b5e <quorem+0xec>
 8007b12:	4629      	mov	r1, r5
 8007b14:	2000      	movs	r0, #0
 8007b16:	f858 2b04 	ldr.w	r2, [r8], #4
 8007b1a:	f8d1 c000 	ldr.w	ip, [r1]
 8007b1e:	fa1f fe82 	uxth.w	lr, r2
 8007b22:	fa1f f38c 	uxth.w	r3, ip
 8007b26:	eba3 030e 	sub.w	r3, r3, lr
 8007b2a:	4403      	add	r3, r0
 8007b2c:	0c12      	lsrs	r2, r2, #16
 8007b2e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007b32:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b3c:	45c1      	cmp	r9, r8
 8007b3e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007b42:	f841 3b04 	str.w	r3, [r1], #4
 8007b46:	d2e6      	bcs.n	8007b16 <quorem+0xa4>
 8007b48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b50:	b922      	cbnz	r2, 8007b5c <quorem+0xea>
 8007b52:	3b04      	subs	r3, #4
 8007b54:	429d      	cmp	r5, r3
 8007b56:	461a      	mov	r2, r3
 8007b58:	d30b      	bcc.n	8007b72 <quorem+0x100>
 8007b5a:	613c      	str	r4, [r7, #16]
 8007b5c:	3601      	adds	r6, #1
 8007b5e:	4630      	mov	r0, r6
 8007b60:	b003      	add	sp, #12
 8007b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b66:	6812      	ldr	r2, [r2, #0]
 8007b68:	3b04      	subs	r3, #4
 8007b6a:	2a00      	cmp	r2, #0
 8007b6c:	d1cb      	bne.n	8007b06 <quorem+0x94>
 8007b6e:	3c01      	subs	r4, #1
 8007b70:	e7c6      	b.n	8007b00 <quorem+0x8e>
 8007b72:	6812      	ldr	r2, [r2, #0]
 8007b74:	3b04      	subs	r3, #4
 8007b76:	2a00      	cmp	r2, #0
 8007b78:	d1ef      	bne.n	8007b5a <quorem+0xe8>
 8007b7a:	3c01      	subs	r4, #1
 8007b7c:	e7ea      	b.n	8007b54 <quorem+0xe2>
 8007b7e:	2000      	movs	r0, #0
 8007b80:	e7ee      	b.n	8007b60 <quorem+0xee>
 8007b82:	0000      	movs	r0, r0
 8007b84:	0000      	movs	r0, r0
	...

08007b88 <_dtoa_r>:
 8007b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b8c:	4614      	mov	r4, r2
 8007b8e:	461d      	mov	r5, r3
 8007b90:	69c7      	ldr	r7, [r0, #28]
 8007b92:	b097      	sub	sp, #92	@ 0x5c
 8007b94:	4683      	mov	fp, r0
 8007b96:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007b9a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007b9c:	b97f      	cbnz	r7, 8007bbe <_dtoa_r+0x36>
 8007b9e:	2010      	movs	r0, #16
 8007ba0:	f000 fe02 	bl	80087a8 <malloc>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	f8cb 001c 	str.w	r0, [fp, #28]
 8007baa:	b920      	cbnz	r0, 8007bb6 <_dtoa_r+0x2e>
 8007bac:	21ef      	movs	r1, #239	@ 0xef
 8007bae:	4ba8      	ldr	r3, [pc, #672]	@ (8007e50 <_dtoa_r+0x2c8>)
 8007bb0:	48a8      	ldr	r0, [pc, #672]	@ (8007e54 <_dtoa_r+0x2cc>)
 8007bb2:	f001 fc59 	bl	8009468 <__assert_func>
 8007bb6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007bba:	6007      	str	r7, [r0, #0]
 8007bbc:	60c7      	str	r7, [r0, #12]
 8007bbe:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007bc2:	6819      	ldr	r1, [r3, #0]
 8007bc4:	b159      	cbz	r1, 8007bde <_dtoa_r+0x56>
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	2301      	movs	r3, #1
 8007bca:	4093      	lsls	r3, r2
 8007bcc:	604a      	str	r2, [r1, #4]
 8007bce:	608b      	str	r3, [r1, #8]
 8007bd0:	4658      	mov	r0, fp
 8007bd2:	f000 fedf 	bl	8008994 <_Bfree>
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007bdc:	601a      	str	r2, [r3, #0]
 8007bde:	1e2b      	subs	r3, r5, #0
 8007be0:	bfaf      	iteee	ge
 8007be2:	2300      	movge	r3, #0
 8007be4:	2201      	movlt	r2, #1
 8007be6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007bea:	9303      	strlt	r3, [sp, #12]
 8007bec:	bfa8      	it	ge
 8007bee:	6033      	strge	r3, [r6, #0]
 8007bf0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007bf4:	4b98      	ldr	r3, [pc, #608]	@ (8007e58 <_dtoa_r+0x2d0>)
 8007bf6:	bfb8      	it	lt
 8007bf8:	6032      	strlt	r2, [r6, #0]
 8007bfa:	ea33 0308 	bics.w	r3, r3, r8
 8007bfe:	d112      	bne.n	8007c26 <_dtoa_r+0x9e>
 8007c00:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007c04:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007c06:	6013      	str	r3, [r2, #0]
 8007c08:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007c0c:	4323      	orrs	r3, r4
 8007c0e:	f000 8550 	beq.w	80086b2 <_dtoa_r+0xb2a>
 8007c12:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007c14:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007e5c <_dtoa_r+0x2d4>
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 8552 	beq.w	80086c2 <_dtoa_r+0xb3a>
 8007c1e:	f10a 0303 	add.w	r3, sl, #3
 8007c22:	f000 bd4c 	b.w	80086be <_dtoa_r+0xb36>
 8007c26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c2a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007c2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c32:	2200      	movs	r2, #0
 8007c34:	2300      	movs	r3, #0
 8007c36:	f7f8 fec1 	bl	80009bc <__aeabi_dcmpeq>
 8007c3a:	4607      	mov	r7, r0
 8007c3c:	b158      	cbz	r0, 8007c56 <_dtoa_r+0xce>
 8007c3e:	2301      	movs	r3, #1
 8007c40:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007c42:	6013      	str	r3, [r2, #0]
 8007c44:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007c46:	b113      	cbz	r3, 8007c4e <_dtoa_r+0xc6>
 8007c48:	4b85      	ldr	r3, [pc, #532]	@ (8007e60 <_dtoa_r+0x2d8>)
 8007c4a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007c4c:	6013      	str	r3, [r2, #0]
 8007c4e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007e64 <_dtoa_r+0x2dc>
 8007c52:	f000 bd36 	b.w	80086c2 <_dtoa_r+0xb3a>
 8007c56:	ab14      	add	r3, sp, #80	@ 0x50
 8007c58:	9301      	str	r3, [sp, #4]
 8007c5a:	ab15      	add	r3, sp, #84	@ 0x54
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	4658      	mov	r0, fp
 8007c60:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007c64:	f001 f97e 	bl	8008f64 <__d2b>
 8007c68:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007c6c:	4681      	mov	r9, r0
 8007c6e:	2e00      	cmp	r6, #0
 8007c70:	d077      	beq.n	8007d62 <_dtoa_r+0x1da>
 8007c72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c78:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007c7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c80:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007c84:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007c88:	9712      	str	r7, [sp, #72]	@ 0x48
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	4b76      	ldr	r3, [pc, #472]	@ (8007e68 <_dtoa_r+0x2e0>)
 8007c90:	f7f8 fa74 	bl	800017c <__aeabi_dsub>
 8007c94:	a368      	add	r3, pc, #416	@ (adr r3, 8007e38 <_dtoa_r+0x2b0>)
 8007c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c9a:	f7f8 fc27 	bl	80004ec <__aeabi_dmul>
 8007c9e:	a368      	add	r3, pc, #416	@ (adr r3, 8007e40 <_dtoa_r+0x2b8>)
 8007ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca4:	f7f8 fa6c 	bl	8000180 <__adddf3>
 8007ca8:	4604      	mov	r4, r0
 8007caa:	4630      	mov	r0, r6
 8007cac:	460d      	mov	r5, r1
 8007cae:	f7f8 fbb3 	bl	8000418 <__aeabi_i2d>
 8007cb2:	a365      	add	r3, pc, #404	@ (adr r3, 8007e48 <_dtoa_r+0x2c0>)
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f7f8 fc18 	bl	80004ec <__aeabi_dmul>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	460b      	mov	r3, r1
 8007cc0:	4620      	mov	r0, r4
 8007cc2:	4629      	mov	r1, r5
 8007cc4:	f7f8 fa5c 	bl	8000180 <__adddf3>
 8007cc8:	4604      	mov	r4, r0
 8007cca:	460d      	mov	r5, r1
 8007ccc:	f7f8 febe 	bl	8000a4c <__aeabi_d2iz>
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	4607      	mov	r7, r0
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	4629      	mov	r1, r5
 8007cda:	f7f8 fe79 	bl	80009d0 <__aeabi_dcmplt>
 8007cde:	b140      	cbz	r0, 8007cf2 <_dtoa_r+0x16a>
 8007ce0:	4638      	mov	r0, r7
 8007ce2:	f7f8 fb99 	bl	8000418 <__aeabi_i2d>
 8007ce6:	4622      	mov	r2, r4
 8007ce8:	462b      	mov	r3, r5
 8007cea:	f7f8 fe67 	bl	80009bc <__aeabi_dcmpeq>
 8007cee:	b900      	cbnz	r0, 8007cf2 <_dtoa_r+0x16a>
 8007cf0:	3f01      	subs	r7, #1
 8007cf2:	2f16      	cmp	r7, #22
 8007cf4:	d853      	bhi.n	8007d9e <_dtoa_r+0x216>
 8007cf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007cfa:	4b5c      	ldr	r3, [pc, #368]	@ (8007e6c <_dtoa_r+0x2e4>)
 8007cfc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d04:	f7f8 fe64 	bl	80009d0 <__aeabi_dcmplt>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	d04a      	beq.n	8007da2 <_dtoa_r+0x21a>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	3f01      	subs	r7, #1
 8007d10:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d12:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d14:	1b9b      	subs	r3, r3, r6
 8007d16:	1e5a      	subs	r2, r3, #1
 8007d18:	bf46      	itte	mi
 8007d1a:	f1c3 0801 	rsbmi	r8, r3, #1
 8007d1e:	2300      	movmi	r3, #0
 8007d20:	f04f 0800 	movpl.w	r8, #0
 8007d24:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d26:	bf48      	it	mi
 8007d28:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007d2a:	2f00      	cmp	r7, #0
 8007d2c:	db3b      	blt.n	8007da6 <_dtoa_r+0x21e>
 8007d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d30:	970e      	str	r7, [sp, #56]	@ 0x38
 8007d32:	443b      	add	r3, r7
 8007d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d36:	2300      	movs	r3, #0
 8007d38:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d3a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d3c:	2b09      	cmp	r3, #9
 8007d3e:	d866      	bhi.n	8007e0e <_dtoa_r+0x286>
 8007d40:	2b05      	cmp	r3, #5
 8007d42:	bfc4      	itt	gt
 8007d44:	3b04      	subgt	r3, #4
 8007d46:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007d48:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d4a:	bfc8      	it	gt
 8007d4c:	2400      	movgt	r4, #0
 8007d4e:	f1a3 0302 	sub.w	r3, r3, #2
 8007d52:	bfd8      	it	le
 8007d54:	2401      	movle	r4, #1
 8007d56:	2b03      	cmp	r3, #3
 8007d58:	d864      	bhi.n	8007e24 <_dtoa_r+0x29c>
 8007d5a:	e8df f003 	tbb	[pc, r3]
 8007d5e:	382b      	.short	0x382b
 8007d60:	5636      	.short	0x5636
 8007d62:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007d66:	441e      	add	r6, r3
 8007d68:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007d6c:	2b20      	cmp	r3, #32
 8007d6e:	bfc1      	itttt	gt
 8007d70:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007d74:	fa08 f803 	lslgt.w	r8, r8, r3
 8007d78:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007d7c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007d80:	bfd6      	itet	le
 8007d82:	f1c3 0320 	rsble	r3, r3, #32
 8007d86:	ea48 0003 	orrgt.w	r0, r8, r3
 8007d8a:	fa04 f003 	lslle.w	r0, r4, r3
 8007d8e:	f7f8 fb33 	bl	80003f8 <__aeabi_ui2d>
 8007d92:	2201      	movs	r2, #1
 8007d94:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007d98:	3e01      	subs	r6, #1
 8007d9a:	9212      	str	r2, [sp, #72]	@ 0x48
 8007d9c:	e775      	b.n	8007c8a <_dtoa_r+0x102>
 8007d9e:	2301      	movs	r3, #1
 8007da0:	e7b6      	b.n	8007d10 <_dtoa_r+0x188>
 8007da2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007da4:	e7b5      	b.n	8007d12 <_dtoa_r+0x18a>
 8007da6:	427b      	negs	r3, r7
 8007da8:	930a      	str	r3, [sp, #40]	@ 0x28
 8007daa:	2300      	movs	r3, #0
 8007dac:	eba8 0807 	sub.w	r8, r8, r7
 8007db0:	930e      	str	r3, [sp, #56]	@ 0x38
 8007db2:	e7c2      	b.n	8007d3a <_dtoa_r+0x1b2>
 8007db4:	2300      	movs	r3, #0
 8007db6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007db8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	dc35      	bgt.n	8007e2a <_dtoa_r+0x2a2>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007dc6:	9221      	str	r2, [sp, #132]	@ 0x84
 8007dc8:	e00b      	b.n	8007de2 <_dtoa_r+0x25a>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e7f3      	b.n	8007db6 <_dtoa_r+0x22e>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dd2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dd4:	18fb      	adds	r3, r7, r3
 8007dd6:	9308      	str	r3, [sp, #32]
 8007dd8:	3301      	adds	r3, #1
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	9307      	str	r3, [sp, #28]
 8007dde:	bfb8      	it	lt
 8007de0:	2301      	movlt	r3, #1
 8007de2:	2100      	movs	r1, #0
 8007de4:	2204      	movs	r2, #4
 8007de6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007dea:	f102 0514 	add.w	r5, r2, #20
 8007dee:	429d      	cmp	r5, r3
 8007df0:	d91f      	bls.n	8007e32 <_dtoa_r+0x2aa>
 8007df2:	6041      	str	r1, [r0, #4]
 8007df4:	4658      	mov	r0, fp
 8007df6:	f000 fd8d 	bl	8008914 <_Balloc>
 8007dfa:	4682      	mov	sl, r0
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	d139      	bne.n	8007e74 <_dtoa_r+0x2ec>
 8007e00:	4602      	mov	r2, r0
 8007e02:	f240 11af 	movw	r1, #431	@ 0x1af
 8007e06:	4b1a      	ldr	r3, [pc, #104]	@ (8007e70 <_dtoa_r+0x2e8>)
 8007e08:	e6d2      	b.n	8007bb0 <_dtoa_r+0x28>
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e7e0      	b.n	8007dd0 <_dtoa_r+0x248>
 8007e0e:	2401      	movs	r4, #1
 8007e10:	2300      	movs	r3, #0
 8007e12:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007e14:	9320      	str	r3, [sp, #128]	@ 0x80
 8007e16:	f04f 33ff 	mov.w	r3, #4294967295
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007e20:	2312      	movs	r3, #18
 8007e22:	e7d0      	b.n	8007dc6 <_dtoa_r+0x23e>
 8007e24:	2301      	movs	r3, #1
 8007e26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e28:	e7f5      	b.n	8007e16 <_dtoa_r+0x28e>
 8007e2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e2c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007e30:	e7d7      	b.n	8007de2 <_dtoa_r+0x25a>
 8007e32:	3101      	adds	r1, #1
 8007e34:	0052      	lsls	r2, r2, #1
 8007e36:	e7d8      	b.n	8007dea <_dtoa_r+0x262>
 8007e38:	636f4361 	.word	0x636f4361
 8007e3c:	3fd287a7 	.word	0x3fd287a7
 8007e40:	8b60c8b3 	.word	0x8b60c8b3
 8007e44:	3fc68a28 	.word	0x3fc68a28
 8007e48:	509f79fb 	.word	0x509f79fb
 8007e4c:	3fd34413 	.word	0x3fd34413
 8007e50:	08009c1f 	.word	0x08009c1f
 8007e54:	08009c36 	.word	0x08009c36
 8007e58:	7ff00000 	.word	0x7ff00000
 8007e5c:	08009c1b 	.word	0x08009c1b
 8007e60:	08009bef 	.word	0x08009bef
 8007e64:	08009bee 	.word	0x08009bee
 8007e68:	3ff80000 	.word	0x3ff80000
 8007e6c:	08009d30 	.word	0x08009d30
 8007e70:	08009c8e 	.word	0x08009c8e
 8007e74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e78:	6018      	str	r0, [r3, #0]
 8007e7a:	9b07      	ldr	r3, [sp, #28]
 8007e7c:	2b0e      	cmp	r3, #14
 8007e7e:	f200 80a4 	bhi.w	8007fca <_dtoa_r+0x442>
 8007e82:	2c00      	cmp	r4, #0
 8007e84:	f000 80a1 	beq.w	8007fca <_dtoa_r+0x442>
 8007e88:	2f00      	cmp	r7, #0
 8007e8a:	dd33      	ble.n	8007ef4 <_dtoa_r+0x36c>
 8007e8c:	4b86      	ldr	r3, [pc, #536]	@ (80080a8 <_dtoa_r+0x520>)
 8007e8e:	f007 020f 	and.w	r2, r7, #15
 8007e92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e96:	05f8      	lsls	r0, r7, #23
 8007e98:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007e9c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ea0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007ea4:	d516      	bpl.n	8007ed4 <_dtoa_r+0x34c>
 8007ea6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eaa:	4b80      	ldr	r3, [pc, #512]	@ (80080ac <_dtoa_r+0x524>)
 8007eac:	2603      	movs	r6, #3
 8007eae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007eb2:	f7f8 fc45 	bl	8000740 <__aeabi_ddiv>
 8007eb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eba:	f004 040f 	and.w	r4, r4, #15
 8007ebe:	4d7b      	ldr	r5, [pc, #492]	@ (80080ac <_dtoa_r+0x524>)
 8007ec0:	b954      	cbnz	r4, 8007ed8 <_dtoa_r+0x350>
 8007ec2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007eca:	f7f8 fc39 	bl	8000740 <__aeabi_ddiv>
 8007ece:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ed2:	e028      	b.n	8007f26 <_dtoa_r+0x39e>
 8007ed4:	2602      	movs	r6, #2
 8007ed6:	e7f2      	b.n	8007ebe <_dtoa_r+0x336>
 8007ed8:	07e1      	lsls	r1, r4, #31
 8007eda:	d508      	bpl.n	8007eee <_dtoa_r+0x366>
 8007edc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ee0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ee4:	f7f8 fb02 	bl	80004ec <__aeabi_dmul>
 8007ee8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007eec:	3601      	adds	r6, #1
 8007eee:	1064      	asrs	r4, r4, #1
 8007ef0:	3508      	adds	r5, #8
 8007ef2:	e7e5      	b.n	8007ec0 <_dtoa_r+0x338>
 8007ef4:	f000 80d2 	beq.w	800809c <_dtoa_r+0x514>
 8007ef8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007efc:	427c      	negs	r4, r7
 8007efe:	4b6a      	ldr	r3, [pc, #424]	@ (80080a8 <_dtoa_r+0x520>)
 8007f00:	f004 020f 	and.w	r2, r4, #15
 8007f04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0c:	f7f8 faee 	bl	80004ec <__aeabi_dmul>
 8007f10:	2602      	movs	r6, #2
 8007f12:	2300      	movs	r3, #0
 8007f14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f18:	4d64      	ldr	r5, [pc, #400]	@ (80080ac <_dtoa_r+0x524>)
 8007f1a:	1124      	asrs	r4, r4, #4
 8007f1c:	2c00      	cmp	r4, #0
 8007f1e:	f040 80b2 	bne.w	8008086 <_dtoa_r+0x4fe>
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1d3      	bne.n	8007ece <_dtoa_r+0x346>
 8007f26:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007f2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 80b7 	beq.w	80080a0 <_dtoa_r+0x518>
 8007f32:	2200      	movs	r2, #0
 8007f34:	4620      	mov	r0, r4
 8007f36:	4629      	mov	r1, r5
 8007f38:	4b5d      	ldr	r3, [pc, #372]	@ (80080b0 <_dtoa_r+0x528>)
 8007f3a:	f7f8 fd49 	bl	80009d0 <__aeabi_dcmplt>
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	f000 80ae 	beq.w	80080a0 <_dtoa_r+0x518>
 8007f44:	9b07      	ldr	r3, [sp, #28]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	f000 80aa 	beq.w	80080a0 <_dtoa_r+0x518>
 8007f4c:	9b08      	ldr	r3, [sp, #32]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	dd37      	ble.n	8007fc2 <_dtoa_r+0x43a>
 8007f52:	1e7b      	subs	r3, r7, #1
 8007f54:	4620      	mov	r0, r4
 8007f56:	9304      	str	r3, [sp, #16]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	4629      	mov	r1, r5
 8007f5c:	4b55      	ldr	r3, [pc, #340]	@ (80080b4 <_dtoa_r+0x52c>)
 8007f5e:	f7f8 fac5 	bl	80004ec <__aeabi_dmul>
 8007f62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f66:	9c08      	ldr	r4, [sp, #32]
 8007f68:	3601      	adds	r6, #1
 8007f6a:	4630      	mov	r0, r6
 8007f6c:	f7f8 fa54 	bl	8000418 <__aeabi_i2d>
 8007f70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f74:	f7f8 faba 	bl	80004ec <__aeabi_dmul>
 8007f78:	2200      	movs	r2, #0
 8007f7a:	4b4f      	ldr	r3, [pc, #316]	@ (80080b8 <_dtoa_r+0x530>)
 8007f7c:	f7f8 f900 	bl	8000180 <__adddf3>
 8007f80:	4605      	mov	r5, r0
 8007f82:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007f86:	2c00      	cmp	r4, #0
 8007f88:	f040 809a 	bne.w	80080c0 <_dtoa_r+0x538>
 8007f8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f90:	2200      	movs	r2, #0
 8007f92:	4b4a      	ldr	r3, [pc, #296]	@ (80080bc <_dtoa_r+0x534>)
 8007f94:	f7f8 f8f2 	bl	800017c <__aeabi_dsub>
 8007f98:	4602      	mov	r2, r0
 8007f9a:	460b      	mov	r3, r1
 8007f9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007fa0:	462a      	mov	r2, r5
 8007fa2:	4633      	mov	r3, r6
 8007fa4:	f7f8 fd32 	bl	8000a0c <__aeabi_dcmpgt>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	f040 828e 	bne.w	80084ca <_dtoa_r+0x942>
 8007fae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fb2:	462a      	mov	r2, r5
 8007fb4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007fb8:	f7f8 fd0a 	bl	80009d0 <__aeabi_dcmplt>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	f040 8127 	bne.w	8008210 <_dtoa_r+0x688>
 8007fc2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007fc6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007fca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	f2c0 8163 	blt.w	8008298 <_dtoa_r+0x710>
 8007fd2:	2f0e      	cmp	r7, #14
 8007fd4:	f300 8160 	bgt.w	8008298 <_dtoa_r+0x710>
 8007fd8:	4b33      	ldr	r3, [pc, #204]	@ (80080a8 <_dtoa_r+0x520>)
 8007fda:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007fde:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007fe2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007fe6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	da03      	bge.n	8007ff4 <_dtoa_r+0x46c>
 8007fec:	9b07      	ldr	r3, [sp, #28]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	f340 8100 	ble.w	80081f4 <_dtoa_r+0x66c>
 8007ff4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007ff8:	4656      	mov	r6, sl
 8007ffa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ffe:	4620      	mov	r0, r4
 8008000:	4629      	mov	r1, r5
 8008002:	f7f8 fb9d 	bl	8000740 <__aeabi_ddiv>
 8008006:	f7f8 fd21 	bl	8000a4c <__aeabi_d2iz>
 800800a:	4680      	mov	r8, r0
 800800c:	f7f8 fa04 	bl	8000418 <__aeabi_i2d>
 8008010:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008014:	f7f8 fa6a 	bl	80004ec <__aeabi_dmul>
 8008018:	4602      	mov	r2, r0
 800801a:	460b      	mov	r3, r1
 800801c:	4620      	mov	r0, r4
 800801e:	4629      	mov	r1, r5
 8008020:	f7f8 f8ac 	bl	800017c <__aeabi_dsub>
 8008024:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008028:	9d07      	ldr	r5, [sp, #28]
 800802a:	f806 4b01 	strb.w	r4, [r6], #1
 800802e:	eba6 040a 	sub.w	r4, r6, sl
 8008032:	42a5      	cmp	r5, r4
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	f040 8116 	bne.w	8008268 <_dtoa_r+0x6e0>
 800803c:	f7f8 f8a0 	bl	8000180 <__adddf3>
 8008040:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008044:	4604      	mov	r4, r0
 8008046:	460d      	mov	r5, r1
 8008048:	f7f8 fce0 	bl	8000a0c <__aeabi_dcmpgt>
 800804c:	2800      	cmp	r0, #0
 800804e:	f040 80f8 	bne.w	8008242 <_dtoa_r+0x6ba>
 8008052:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008056:	4620      	mov	r0, r4
 8008058:	4629      	mov	r1, r5
 800805a:	f7f8 fcaf 	bl	80009bc <__aeabi_dcmpeq>
 800805e:	b118      	cbz	r0, 8008068 <_dtoa_r+0x4e0>
 8008060:	f018 0f01 	tst.w	r8, #1
 8008064:	f040 80ed 	bne.w	8008242 <_dtoa_r+0x6ba>
 8008068:	4649      	mov	r1, r9
 800806a:	4658      	mov	r0, fp
 800806c:	f000 fc92 	bl	8008994 <_Bfree>
 8008070:	2300      	movs	r3, #0
 8008072:	7033      	strb	r3, [r6, #0]
 8008074:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008076:	3701      	adds	r7, #1
 8008078:	601f      	str	r7, [r3, #0]
 800807a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800807c:	2b00      	cmp	r3, #0
 800807e:	f000 8320 	beq.w	80086c2 <_dtoa_r+0xb3a>
 8008082:	601e      	str	r6, [r3, #0]
 8008084:	e31d      	b.n	80086c2 <_dtoa_r+0xb3a>
 8008086:	07e2      	lsls	r2, r4, #31
 8008088:	d505      	bpl.n	8008096 <_dtoa_r+0x50e>
 800808a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800808e:	f7f8 fa2d 	bl	80004ec <__aeabi_dmul>
 8008092:	2301      	movs	r3, #1
 8008094:	3601      	adds	r6, #1
 8008096:	1064      	asrs	r4, r4, #1
 8008098:	3508      	adds	r5, #8
 800809a:	e73f      	b.n	8007f1c <_dtoa_r+0x394>
 800809c:	2602      	movs	r6, #2
 800809e:	e742      	b.n	8007f26 <_dtoa_r+0x39e>
 80080a0:	9c07      	ldr	r4, [sp, #28]
 80080a2:	9704      	str	r7, [sp, #16]
 80080a4:	e761      	b.n	8007f6a <_dtoa_r+0x3e2>
 80080a6:	bf00      	nop
 80080a8:	08009d30 	.word	0x08009d30
 80080ac:	08009d08 	.word	0x08009d08
 80080b0:	3ff00000 	.word	0x3ff00000
 80080b4:	40240000 	.word	0x40240000
 80080b8:	401c0000 	.word	0x401c0000
 80080bc:	40140000 	.word	0x40140000
 80080c0:	4b70      	ldr	r3, [pc, #448]	@ (8008284 <_dtoa_r+0x6fc>)
 80080c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80080c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80080c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80080cc:	4454      	add	r4, sl
 80080ce:	2900      	cmp	r1, #0
 80080d0:	d045      	beq.n	800815e <_dtoa_r+0x5d6>
 80080d2:	2000      	movs	r0, #0
 80080d4:	496c      	ldr	r1, [pc, #432]	@ (8008288 <_dtoa_r+0x700>)
 80080d6:	f7f8 fb33 	bl	8000740 <__aeabi_ddiv>
 80080da:	4633      	mov	r3, r6
 80080dc:	462a      	mov	r2, r5
 80080de:	f7f8 f84d 	bl	800017c <__aeabi_dsub>
 80080e2:	4656      	mov	r6, sl
 80080e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80080e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080ec:	f7f8 fcae 	bl	8000a4c <__aeabi_d2iz>
 80080f0:	4605      	mov	r5, r0
 80080f2:	f7f8 f991 	bl	8000418 <__aeabi_i2d>
 80080f6:	4602      	mov	r2, r0
 80080f8:	460b      	mov	r3, r1
 80080fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080fe:	f7f8 f83d 	bl	800017c <__aeabi_dsub>
 8008102:	4602      	mov	r2, r0
 8008104:	460b      	mov	r3, r1
 8008106:	3530      	adds	r5, #48	@ 0x30
 8008108:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800810c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008110:	f806 5b01 	strb.w	r5, [r6], #1
 8008114:	f7f8 fc5c 	bl	80009d0 <__aeabi_dcmplt>
 8008118:	2800      	cmp	r0, #0
 800811a:	d163      	bne.n	80081e4 <_dtoa_r+0x65c>
 800811c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008120:	2000      	movs	r0, #0
 8008122:	495a      	ldr	r1, [pc, #360]	@ (800828c <_dtoa_r+0x704>)
 8008124:	f7f8 f82a 	bl	800017c <__aeabi_dsub>
 8008128:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800812c:	f7f8 fc50 	bl	80009d0 <__aeabi_dcmplt>
 8008130:	2800      	cmp	r0, #0
 8008132:	f040 8087 	bne.w	8008244 <_dtoa_r+0x6bc>
 8008136:	42a6      	cmp	r6, r4
 8008138:	f43f af43 	beq.w	8007fc2 <_dtoa_r+0x43a>
 800813c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008140:	2200      	movs	r2, #0
 8008142:	4b53      	ldr	r3, [pc, #332]	@ (8008290 <_dtoa_r+0x708>)
 8008144:	f7f8 f9d2 	bl	80004ec <__aeabi_dmul>
 8008148:	2200      	movs	r2, #0
 800814a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800814e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008152:	4b4f      	ldr	r3, [pc, #316]	@ (8008290 <_dtoa_r+0x708>)
 8008154:	f7f8 f9ca 	bl	80004ec <__aeabi_dmul>
 8008158:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800815c:	e7c4      	b.n	80080e8 <_dtoa_r+0x560>
 800815e:	4631      	mov	r1, r6
 8008160:	4628      	mov	r0, r5
 8008162:	f7f8 f9c3 	bl	80004ec <__aeabi_dmul>
 8008166:	4656      	mov	r6, sl
 8008168:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800816c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800816e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008172:	f7f8 fc6b 	bl	8000a4c <__aeabi_d2iz>
 8008176:	4605      	mov	r5, r0
 8008178:	f7f8 f94e 	bl	8000418 <__aeabi_i2d>
 800817c:	4602      	mov	r2, r0
 800817e:	460b      	mov	r3, r1
 8008180:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008184:	f7f7 fffa 	bl	800017c <__aeabi_dsub>
 8008188:	4602      	mov	r2, r0
 800818a:	460b      	mov	r3, r1
 800818c:	3530      	adds	r5, #48	@ 0x30
 800818e:	f806 5b01 	strb.w	r5, [r6], #1
 8008192:	42a6      	cmp	r6, r4
 8008194:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008198:	f04f 0200 	mov.w	r2, #0
 800819c:	d124      	bne.n	80081e8 <_dtoa_r+0x660>
 800819e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80081a2:	4b39      	ldr	r3, [pc, #228]	@ (8008288 <_dtoa_r+0x700>)
 80081a4:	f7f7 ffec 	bl	8000180 <__adddf3>
 80081a8:	4602      	mov	r2, r0
 80081aa:	460b      	mov	r3, r1
 80081ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081b0:	f7f8 fc2c 	bl	8000a0c <__aeabi_dcmpgt>
 80081b4:	2800      	cmp	r0, #0
 80081b6:	d145      	bne.n	8008244 <_dtoa_r+0x6bc>
 80081b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80081bc:	2000      	movs	r0, #0
 80081be:	4932      	ldr	r1, [pc, #200]	@ (8008288 <_dtoa_r+0x700>)
 80081c0:	f7f7 ffdc 	bl	800017c <__aeabi_dsub>
 80081c4:	4602      	mov	r2, r0
 80081c6:	460b      	mov	r3, r1
 80081c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081cc:	f7f8 fc00 	bl	80009d0 <__aeabi_dcmplt>
 80081d0:	2800      	cmp	r0, #0
 80081d2:	f43f aef6 	beq.w	8007fc2 <_dtoa_r+0x43a>
 80081d6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80081d8:	1e73      	subs	r3, r6, #1
 80081da:	9313      	str	r3, [sp, #76]	@ 0x4c
 80081dc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80081e0:	2b30      	cmp	r3, #48	@ 0x30
 80081e2:	d0f8      	beq.n	80081d6 <_dtoa_r+0x64e>
 80081e4:	9f04      	ldr	r7, [sp, #16]
 80081e6:	e73f      	b.n	8008068 <_dtoa_r+0x4e0>
 80081e8:	4b29      	ldr	r3, [pc, #164]	@ (8008290 <_dtoa_r+0x708>)
 80081ea:	f7f8 f97f 	bl	80004ec <__aeabi_dmul>
 80081ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081f2:	e7bc      	b.n	800816e <_dtoa_r+0x5e6>
 80081f4:	d10c      	bne.n	8008210 <_dtoa_r+0x688>
 80081f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081fa:	2200      	movs	r2, #0
 80081fc:	4b25      	ldr	r3, [pc, #148]	@ (8008294 <_dtoa_r+0x70c>)
 80081fe:	f7f8 f975 	bl	80004ec <__aeabi_dmul>
 8008202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008206:	f7f8 fbf7 	bl	80009f8 <__aeabi_dcmpge>
 800820a:	2800      	cmp	r0, #0
 800820c:	f000 815b 	beq.w	80084c6 <_dtoa_r+0x93e>
 8008210:	2400      	movs	r4, #0
 8008212:	4625      	mov	r5, r4
 8008214:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008216:	4656      	mov	r6, sl
 8008218:	43db      	mvns	r3, r3
 800821a:	9304      	str	r3, [sp, #16]
 800821c:	2700      	movs	r7, #0
 800821e:	4621      	mov	r1, r4
 8008220:	4658      	mov	r0, fp
 8008222:	f000 fbb7 	bl	8008994 <_Bfree>
 8008226:	2d00      	cmp	r5, #0
 8008228:	d0dc      	beq.n	80081e4 <_dtoa_r+0x65c>
 800822a:	b12f      	cbz	r7, 8008238 <_dtoa_r+0x6b0>
 800822c:	42af      	cmp	r7, r5
 800822e:	d003      	beq.n	8008238 <_dtoa_r+0x6b0>
 8008230:	4639      	mov	r1, r7
 8008232:	4658      	mov	r0, fp
 8008234:	f000 fbae 	bl	8008994 <_Bfree>
 8008238:	4629      	mov	r1, r5
 800823a:	4658      	mov	r0, fp
 800823c:	f000 fbaa 	bl	8008994 <_Bfree>
 8008240:	e7d0      	b.n	80081e4 <_dtoa_r+0x65c>
 8008242:	9704      	str	r7, [sp, #16]
 8008244:	4633      	mov	r3, r6
 8008246:	461e      	mov	r6, r3
 8008248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800824c:	2a39      	cmp	r2, #57	@ 0x39
 800824e:	d107      	bne.n	8008260 <_dtoa_r+0x6d8>
 8008250:	459a      	cmp	sl, r3
 8008252:	d1f8      	bne.n	8008246 <_dtoa_r+0x6be>
 8008254:	9a04      	ldr	r2, [sp, #16]
 8008256:	3201      	adds	r2, #1
 8008258:	9204      	str	r2, [sp, #16]
 800825a:	2230      	movs	r2, #48	@ 0x30
 800825c:	f88a 2000 	strb.w	r2, [sl]
 8008260:	781a      	ldrb	r2, [r3, #0]
 8008262:	3201      	adds	r2, #1
 8008264:	701a      	strb	r2, [r3, #0]
 8008266:	e7bd      	b.n	80081e4 <_dtoa_r+0x65c>
 8008268:	2200      	movs	r2, #0
 800826a:	4b09      	ldr	r3, [pc, #36]	@ (8008290 <_dtoa_r+0x708>)
 800826c:	f7f8 f93e 	bl	80004ec <__aeabi_dmul>
 8008270:	2200      	movs	r2, #0
 8008272:	2300      	movs	r3, #0
 8008274:	4604      	mov	r4, r0
 8008276:	460d      	mov	r5, r1
 8008278:	f7f8 fba0 	bl	80009bc <__aeabi_dcmpeq>
 800827c:	2800      	cmp	r0, #0
 800827e:	f43f aebc 	beq.w	8007ffa <_dtoa_r+0x472>
 8008282:	e6f1      	b.n	8008068 <_dtoa_r+0x4e0>
 8008284:	08009d30 	.word	0x08009d30
 8008288:	3fe00000 	.word	0x3fe00000
 800828c:	3ff00000 	.word	0x3ff00000
 8008290:	40240000 	.word	0x40240000
 8008294:	40140000 	.word	0x40140000
 8008298:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800829a:	2a00      	cmp	r2, #0
 800829c:	f000 80db 	beq.w	8008456 <_dtoa_r+0x8ce>
 80082a0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80082a2:	2a01      	cmp	r2, #1
 80082a4:	f300 80bf 	bgt.w	8008426 <_dtoa_r+0x89e>
 80082a8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80082aa:	2a00      	cmp	r2, #0
 80082ac:	f000 80b7 	beq.w	800841e <_dtoa_r+0x896>
 80082b0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80082b4:	4646      	mov	r6, r8
 80082b6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80082b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082ba:	2101      	movs	r1, #1
 80082bc:	441a      	add	r2, r3
 80082be:	4658      	mov	r0, fp
 80082c0:	4498      	add	r8, r3
 80082c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80082c4:	f000 fc1a 	bl	8008afc <__i2b>
 80082c8:	4605      	mov	r5, r0
 80082ca:	b15e      	cbz	r6, 80082e4 <_dtoa_r+0x75c>
 80082cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	dd08      	ble.n	80082e4 <_dtoa_r+0x75c>
 80082d2:	42b3      	cmp	r3, r6
 80082d4:	bfa8      	it	ge
 80082d6:	4633      	movge	r3, r6
 80082d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082da:	eba8 0803 	sub.w	r8, r8, r3
 80082de:	1af6      	subs	r6, r6, r3
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80082e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082e6:	b1f3      	cbz	r3, 8008326 <_dtoa_r+0x79e>
 80082e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 80b7 	beq.w	800845e <_dtoa_r+0x8d6>
 80082f0:	b18c      	cbz	r4, 8008316 <_dtoa_r+0x78e>
 80082f2:	4629      	mov	r1, r5
 80082f4:	4622      	mov	r2, r4
 80082f6:	4658      	mov	r0, fp
 80082f8:	f000 fcbe 	bl	8008c78 <__pow5mult>
 80082fc:	464a      	mov	r2, r9
 80082fe:	4601      	mov	r1, r0
 8008300:	4605      	mov	r5, r0
 8008302:	4658      	mov	r0, fp
 8008304:	f000 fc10 	bl	8008b28 <__multiply>
 8008308:	4649      	mov	r1, r9
 800830a:	9004      	str	r0, [sp, #16]
 800830c:	4658      	mov	r0, fp
 800830e:	f000 fb41 	bl	8008994 <_Bfree>
 8008312:	9b04      	ldr	r3, [sp, #16]
 8008314:	4699      	mov	r9, r3
 8008316:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008318:	1b1a      	subs	r2, r3, r4
 800831a:	d004      	beq.n	8008326 <_dtoa_r+0x79e>
 800831c:	4649      	mov	r1, r9
 800831e:	4658      	mov	r0, fp
 8008320:	f000 fcaa 	bl	8008c78 <__pow5mult>
 8008324:	4681      	mov	r9, r0
 8008326:	2101      	movs	r1, #1
 8008328:	4658      	mov	r0, fp
 800832a:	f000 fbe7 	bl	8008afc <__i2b>
 800832e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008330:	4604      	mov	r4, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	f000 81c9 	beq.w	80086ca <_dtoa_r+0xb42>
 8008338:	461a      	mov	r2, r3
 800833a:	4601      	mov	r1, r0
 800833c:	4658      	mov	r0, fp
 800833e:	f000 fc9b 	bl	8008c78 <__pow5mult>
 8008342:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008344:	4604      	mov	r4, r0
 8008346:	2b01      	cmp	r3, #1
 8008348:	f300 808f 	bgt.w	800846a <_dtoa_r+0x8e2>
 800834c:	9b02      	ldr	r3, [sp, #8]
 800834e:	2b00      	cmp	r3, #0
 8008350:	f040 8087 	bne.w	8008462 <_dtoa_r+0x8da>
 8008354:	9b03      	ldr	r3, [sp, #12]
 8008356:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800835a:	2b00      	cmp	r3, #0
 800835c:	f040 8083 	bne.w	8008466 <_dtoa_r+0x8de>
 8008360:	9b03      	ldr	r3, [sp, #12]
 8008362:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008366:	0d1b      	lsrs	r3, r3, #20
 8008368:	051b      	lsls	r3, r3, #20
 800836a:	b12b      	cbz	r3, 8008378 <_dtoa_r+0x7f0>
 800836c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800836e:	f108 0801 	add.w	r8, r8, #1
 8008372:	3301      	adds	r3, #1
 8008374:	9309      	str	r3, [sp, #36]	@ 0x24
 8008376:	2301      	movs	r3, #1
 8008378:	930a      	str	r3, [sp, #40]	@ 0x28
 800837a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800837c:	2b00      	cmp	r3, #0
 800837e:	f000 81aa 	beq.w	80086d6 <_dtoa_r+0xb4e>
 8008382:	6923      	ldr	r3, [r4, #16]
 8008384:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008388:	6918      	ldr	r0, [r3, #16]
 800838a:	f000 fb6b 	bl	8008a64 <__hi0bits>
 800838e:	f1c0 0020 	rsb	r0, r0, #32
 8008392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008394:	4418      	add	r0, r3
 8008396:	f010 001f 	ands.w	r0, r0, #31
 800839a:	d071      	beq.n	8008480 <_dtoa_r+0x8f8>
 800839c:	f1c0 0320 	rsb	r3, r0, #32
 80083a0:	2b04      	cmp	r3, #4
 80083a2:	dd65      	ble.n	8008470 <_dtoa_r+0x8e8>
 80083a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083a6:	f1c0 001c 	rsb	r0, r0, #28
 80083aa:	4403      	add	r3, r0
 80083ac:	4480      	add	r8, r0
 80083ae:	4406      	add	r6, r0
 80083b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b2:	f1b8 0f00 	cmp.w	r8, #0
 80083b6:	dd05      	ble.n	80083c4 <_dtoa_r+0x83c>
 80083b8:	4649      	mov	r1, r9
 80083ba:	4642      	mov	r2, r8
 80083bc:	4658      	mov	r0, fp
 80083be:	f000 fcb5 	bl	8008d2c <__lshift>
 80083c2:	4681      	mov	r9, r0
 80083c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	dd05      	ble.n	80083d6 <_dtoa_r+0x84e>
 80083ca:	4621      	mov	r1, r4
 80083cc:	461a      	mov	r2, r3
 80083ce:	4658      	mov	r0, fp
 80083d0:	f000 fcac 	bl	8008d2c <__lshift>
 80083d4:	4604      	mov	r4, r0
 80083d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d053      	beq.n	8008484 <_dtoa_r+0x8fc>
 80083dc:	4621      	mov	r1, r4
 80083de:	4648      	mov	r0, r9
 80083e0:	f000 fd10 	bl	8008e04 <__mcmp>
 80083e4:	2800      	cmp	r0, #0
 80083e6:	da4d      	bge.n	8008484 <_dtoa_r+0x8fc>
 80083e8:	1e7b      	subs	r3, r7, #1
 80083ea:	4649      	mov	r1, r9
 80083ec:	9304      	str	r3, [sp, #16]
 80083ee:	220a      	movs	r2, #10
 80083f0:	2300      	movs	r3, #0
 80083f2:	4658      	mov	r0, fp
 80083f4:	f000 faf0 	bl	80089d8 <__multadd>
 80083f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083fa:	4681      	mov	r9, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 816c 	beq.w	80086da <_dtoa_r+0xb52>
 8008402:	2300      	movs	r3, #0
 8008404:	4629      	mov	r1, r5
 8008406:	220a      	movs	r2, #10
 8008408:	4658      	mov	r0, fp
 800840a:	f000 fae5 	bl	80089d8 <__multadd>
 800840e:	9b08      	ldr	r3, [sp, #32]
 8008410:	4605      	mov	r5, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	dc61      	bgt.n	80084da <_dtoa_r+0x952>
 8008416:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008418:	2b02      	cmp	r3, #2
 800841a:	dc3b      	bgt.n	8008494 <_dtoa_r+0x90c>
 800841c:	e05d      	b.n	80084da <_dtoa_r+0x952>
 800841e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008420:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008424:	e746      	b.n	80082b4 <_dtoa_r+0x72c>
 8008426:	9b07      	ldr	r3, [sp, #28]
 8008428:	1e5c      	subs	r4, r3, #1
 800842a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800842c:	42a3      	cmp	r3, r4
 800842e:	bfbf      	itttt	lt
 8008430:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008432:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8008434:	1ae3      	sublt	r3, r4, r3
 8008436:	18d2      	addlt	r2, r2, r3
 8008438:	bfa8      	it	ge
 800843a:	1b1c      	subge	r4, r3, r4
 800843c:	9b07      	ldr	r3, [sp, #28]
 800843e:	bfbe      	ittt	lt
 8008440:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008442:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8008444:	2400      	movlt	r4, #0
 8008446:	2b00      	cmp	r3, #0
 8008448:	bfb5      	itete	lt
 800844a:	eba8 0603 	sublt.w	r6, r8, r3
 800844e:	4646      	movge	r6, r8
 8008450:	2300      	movlt	r3, #0
 8008452:	9b07      	ldrge	r3, [sp, #28]
 8008454:	e730      	b.n	80082b8 <_dtoa_r+0x730>
 8008456:	4646      	mov	r6, r8
 8008458:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800845a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800845c:	e735      	b.n	80082ca <_dtoa_r+0x742>
 800845e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008460:	e75c      	b.n	800831c <_dtoa_r+0x794>
 8008462:	2300      	movs	r3, #0
 8008464:	e788      	b.n	8008378 <_dtoa_r+0x7f0>
 8008466:	9b02      	ldr	r3, [sp, #8]
 8008468:	e786      	b.n	8008378 <_dtoa_r+0x7f0>
 800846a:	2300      	movs	r3, #0
 800846c:	930a      	str	r3, [sp, #40]	@ 0x28
 800846e:	e788      	b.n	8008382 <_dtoa_r+0x7fa>
 8008470:	d09f      	beq.n	80083b2 <_dtoa_r+0x82a>
 8008472:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008474:	331c      	adds	r3, #28
 8008476:	441a      	add	r2, r3
 8008478:	4498      	add	r8, r3
 800847a:	441e      	add	r6, r3
 800847c:	9209      	str	r2, [sp, #36]	@ 0x24
 800847e:	e798      	b.n	80083b2 <_dtoa_r+0x82a>
 8008480:	4603      	mov	r3, r0
 8008482:	e7f6      	b.n	8008472 <_dtoa_r+0x8ea>
 8008484:	9b07      	ldr	r3, [sp, #28]
 8008486:	9704      	str	r7, [sp, #16]
 8008488:	2b00      	cmp	r3, #0
 800848a:	dc20      	bgt.n	80084ce <_dtoa_r+0x946>
 800848c:	9308      	str	r3, [sp, #32]
 800848e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008490:	2b02      	cmp	r3, #2
 8008492:	dd1e      	ble.n	80084d2 <_dtoa_r+0x94a>
 8008494:	9b08      	ldr	r3, [sp, #32]
 8008496:	2b00      	cmp	r3, #0
 8008498:	f47f aebc 	bne.w	8008214 <_dtoa_r+0x68c>
 800849c:	4621      	mov	r1, r4
 800849e:	2205      	movs	r2, #5
 80084a0:	4658      	mov	r0, fp
 80084a2:	f000 fa99 	bl	80089d8 <__multadd>
 80084a6:	4601      	mov	r1, r0
 80084a8:	4604      	mov	r4, r0
 80084aa:	4648      	mov	r0, r9
 80084ac:	f000 fcaa 	bl	8008e04 <__mcmp>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	f77f aeaf 	ble.w	8008214 <_dtoa_r+0x68c>
 80084b6:	2331      	movs	r3, #49	@ 0x31
 80084b8:	4656      	mov	r6, sl
 80084ba:	f806 3b01 	strb.w	r3, [r6], #1
 80084be:	9b04      	ldr	r3, [sp, #16]
 80084c0:	3301      	adds	r3, #1
 80084c2:	9304      	str	r3, [sp, #16]
 80084c4:	e6aa      	b.n	800821c <_dtoa_r+0x694>
 80084c6:	9c07      	ldr	r4, [sp, #28]
 80084c8:	9704      	str	r7, [sp, #16]
 80084ca:	4625      	mov	r5, r4
 80084cc:	e7f3      	b.n	80084b6 <_dtoa_r+0x92e>
 80084ce:	9b07      	ldr	r3, [sp, #28]
 80084d0:	9308      	str	r3, [sp, #32]
 80084d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	f000 8104 	beq.w	80086e2 <_dtoa_r+0xb5a>
 80084da:	2e00      	cmp	r6, #0
 80084dc:	dd05      	ble.n	80084ea <_dtoa_r+0x962>
 80084de:	4629      	mov	r1, r5
 80084e0:	4632      	mov	r2, r6
 80084e2:	4658      	mov	r0, fp
 80084e4:	f000 fc22 	bl	8008d2c <__lshift>
 80084e8:	4605      	mov	r5, r0
 80084ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d05a      	beq.n	80085a6 <_dtoa_r+0xa1e>
 80084f0:	4658      	mov	r0, fp
 80084f2:	6869      	ldr	r1, [r5, #4]
 80084f4:	f000 fa0e 	bl	8008914 <_Balloc>
 80084f8:	4606      	mov	r6, r0
 80084fa:	b928      	cbnz	r0, 8008508 <_dtoa_r+0x980>
 80084fc:	4602      	mov	r2, r0
 80084fe:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008502:	4b83      	ldr	r3, [pc, #524]	@ (8008710 <_dtoa_r+0xb88>)
 8008504:	f7ff bb54 	b.w	8007bb0 <_dtoa_r+0x28>
 8008508:	692a      	ldr	r2, [r5, #16]
 800850a:	f105 010c 	add.w	r1, r5, #12
 800850e:	3202      	adds	r2, #2
 8008510:	0092      	lsls	r2, r2, #2
 8008512:	300c      	adds	r0, #12
 8008514:	f7ff fa9f 	bl	8007a56 <memcpy>
 8008518:	2201      	movs	r2, #1
 800851a:	4631      	mov	r1, r6
 800851c:	4658      	mov	r0, fp
 800851e:	f000 fc05 	bl	8008d2c <__lshift>
 8008522:	462f      	mov	r7, r5
 8008524:	4605      	mov	r5, r0
 8008526:	f10a 0301 	add.w	r3, sl, #1
 800852a:	9307      	str	r3, [sp, #28]
 800852c:	9b08      	ldr	r3, [sp, #32]
 800852e:	4453      	add	r3, sl
 8008530:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008532:	9b02      	ldr	r3, [sp, #8]
 8008534:	f003 0301 	and.w	r3, r3, #1
 8008538:	930a      	str	r3, [sp, #40]	@ 0x28
 800853a:	9b07      	ldr	r3, [sp, #28]
 800853c:	4621      	mov	r1, r4
 800853e:	3b01      	subs	r3, #1
 8008540:	4648      	mov	r0, r9
 8008542:	9302      	str	r3, [sp, #8]
 8008544:	f7ff fa95 	bl	8007a72 <quorem>
 8008548:	4639      	mov	r1, r7
 800854a:	9008      	str	r0, [sp, #32]
 800854c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008550:	4648      	mov	r0, r9
 8008552:	f000 fc57 	bl	8008e04 <__mcmp>
 8008556:	462a      	mov	r2, r5
 8008558:	9009      	str	r0, [sp, #36]	@ 0x24
 800855a:	4621      	mov	r1, r4
 800855c:	4658      	mov	r0, fp
 800855e:	f000 fc6d 	bl	8008e3c <__mdiff>
 8008562:	68c2      	ldr	r2, [r0, #12]
 8008564:	4606      	mov	r6, r0
 8008566:	bb02      	cbnz	r2, 80085aa <_dtoa_r+0xa22>
 8008568:	4601      	mov	r1, r0
 800856a:	4648      	mov	r0, r9
 800856c:	f000 fc4a 	bl	8008e04 <__mcmp>
 8008570:	4602      	mov	r2, r0
 8008572:	4631      	mov	r1, r6
 8008574:	4658      	mov	r0, fp
 8008576:	920c      	str	r2, [sp, #48]	@ 0x30
 8008578:	f000 fa0c 	bl	8008994 <_Bfree>
 800857c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800857e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008580:	9e07      	ldr	r6, [sp, #28]
 8008582:	ea43 0102 	orr.w	r1, r3, r2
 8008586:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008588:	4319      	orrs	r1, r3
 800858a:	d110      	bne.n	80085ae <_dtoa_r+0xa26>
 800858c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008590:	d029      	beq.n	80085e6 <_dtoa_r+0xa5e>
 8008592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008594:	2b00      	cmp	r3, #0
 8008596:	dd02      	ble.n	800859e <_dtoa_r+0xa16>
 8008598:	9b08      	ldr	r3, [sp, #32]
 800859a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800859e:	9b02      	ldr	r3, [sp, #8]
 80085a0:	f883 8000 	strb.w	r8, [r3]
 80085a4:	e63b      	b.n	800821e <_dtoa_r+0x696>
 80085a6:	4628      	mov	r0, r5
 80085a8:	e7bb      	b.n	8008522 <_dtoa_r+0x99a>
 80085aa:	2201      	movs	r2, #1
 80085ac:	e7e1      	b.n	8008572 <_dtoa_r+0x9ea>
 80085ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	db04      	blt.n	80085be <_dtoa_r+0xa36>
 80085b4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80085b6:	430b      	orrs	r3, r1
 80085b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80085ba:	430b      	orrs	r3, r1
 80085bc:	d120      	bne.n	8008600 <_dtoa_r+0xa78>
 80085be:	2a00      	cmp	r2, #0
 80085c0:	dded      	ble.n	800859e <_dtoa_r+0xa16>
 80085c2:	4649      	mov	r1, r9
 80085c4:	2201      	movs	r2, #1
 80085c6:	4658      	mov	r0, fp
 80085c8:	f000 fbb0 	bl	8008d2c <__lshift>
 80085cc:	4621      	mov	r1, r4
 80085ce:	4681      	mov	r9, r0
 80085d0:	f000 fc18 	bl	8008e04 <__mcmp>
 80085d4:	2800      	cmp	r0, #0
 80085d6:	dc03      	bgt.n	80085e0 <_dtoa_r+0xa58>
 80085d8:	d1e1      	bne.n	800859e <_dtoa_r+0xa16>
 80085da:	f018 0f01 	tst.w	r8, #1
 80085de:	d0de      	beq.n	800859e <_dtoa_r+0xa16>
 80085e0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80085e4:	d1d8      	bne.n	8008598 <_dtoa_r+0xa10>
 80085e6:	2339      	movs	r3, #57	@ 0x39
 80085e8:	9a02      	ldr	r2, [sp, #8]
 80085ea:	7013      	strb	r3, [r2, #0]
 80085ec:	4633      	mov	r3, r6
 80085ee:	461e      	mov	r6, r3
 80085f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80085f4:	3b01      	subs	r3, #1
 80085f6:	2a39      	cmp	r2, #57	@ 0x39
 80085f8:	d052      	beq.n	80086a0 <_dtoa_r+0xb18>
 80085fa:	3201      	adds	r2, #1
 80085fc:	701a      	strb	r2, [r3, #0]
 80085fe:	e60e      	b.n	800821e <_dtoa_r+0x696>
 8008600:	2a00      	cmp	r2, #0
 8008602:	dd07      	ble.n	8008614 <_dtoa_r+0xa8c>
 8008604:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008608:	d0ed      	beq.n	80085e6 <_dtoa_r+0xa5e>
 800860a:	9a02      	ldr	r2, [sp, #8]
 800860c:	f108 0301 	add.w	r3, r8, #1
 8008610:	7013      	strb	r3, [r2, #0]
 8008612:	e604      	b.n	800821e <_dtoa_r+0x696>
 8008614:	9b07      	ldr	r3, [sp, #28]
 8008616:	9a07      	ldr	r2, [sp, #28]
 8008618:	f803 8c01 	strb.w	r8, [r3, #-1]
 800861c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800861e:	4293      	cmp	r3, r2
 8008620:	d028      	beq.n	8008674 <_dtoa_r+0xaec>
 8008622:	4649      	mov	r1, r9
 8008624:	2300      	movs	r3, #0
 8008626:	220a      	movs	r2, #10
 8008628:	4658      	mov	r0, fp
 800862a:	f000 f9d5 	bl	80089d8 <__multadd>
 800862e:	42af      	cmp	r7, r5
 8008630:	4681      	mov	r9, r0
 8008632:	f04f 0300 	mov.w	r3, #0
 8008636:	f04f 020a 	mov.w	r2, #10
 800863a:	4639      	mov	r1, r7
 800863c:	4658      	mov	r0, fp
 800863e:	d107      	bne.n	8008650 <_dtoa_r+0xac8>
 8008640:	f000 f9ca 	bl	80089d8 <__multadd>
 8008644:	4607      	mov	r7, r0
 8008646:	4605      	mov	r5, r0
 8008648:	9b07      	ldr	r3, [sp, #28]
 800864a:	3301      	adds	r3, #1
 800864c:	9307      	str	r3, [sp, #28]
 800864e:	e774      	b.n	800853a <_dtoa_r+0x9b2>
 8008650:	f000 f9c2 	bl	80089d8 <__multadd>
 8008654:	4629      	mov	r1, r5
 8008656:	4607      	mov	r7, r0
 8008658:	2300      	movs	r3, #0
 800865a:	220a      	movs	r2, #10
 800865c:	4658      	mov	r0, fp
 800865e:	f000 f9bb 	bl	80089d8 <__multadd>
 8008662:	4605      	mov	r5, r0
 8008664:	e7f0      	b.n	8008648 <_dtoa_r+0xac0>
 8008666:	9b08      	ldr	r3, [sp, #32]
 8008668:	2700      	movs	r7, #0
 800866a:	2b00      	cmp	r3, #0
 800866c:	bfcc      	ite	gt
 800866e:	461e      	movgt	r6, r3
 8008670:	2601      	movle	r6, #1
 8008672:	4456      	add	r6, sl
 8008674:	4649      	mov	r1, r9
 8008676:	2201      	movs	r2, #1
 8008678:	4658      	mov	r0, fp
 800867a:	f000 fb57 	bl	8008d2c <__lshift>
 800867e:	4621      	mov	r1, r4
 8008680:	4681      	mov	r9, r0
 8008682:	f000 fbbf 	bl	8008e04 <__mcmp>
 8008686:	2800      	cmp	r0, #0
 8008688:	dcb0      	bgt.n	80085ec <_dtoa_r+0xa64>
 800868a:	d102      	bne.n	8008692 <_dtoa_r+0xb0a>
 800868c:	f018 0f01 	tst.w	r8, #1
 8008690:	d1ac      	bne.n	80085ec <_dtoa_r+0xa64>
 8008692:	4633      	mov	r3, r6
 8008694:	461e      	mov	r6, r3
 8008696:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800869a:	2a30      	cmp	r2, #48	@ 0x30
 800869c:	d0fa      	beq.n	8008694 <_dtoa_r+0xb0c>
 800869e:	e5be      	b.n	800821e <_dtoa_r+0x696>
 80086a0:	459a      	cmp	sl, r3
 80086a2:	d1a4      	bne.n	80085ee <_dtoa_r+0xa66>
 80086a4:	9b04      	ldr	r3, [sp, #16]
 80086a6:	3301      	adds	r3, #1
 80086a8:	9304      	str	r3, [sp, #16]
 80086aa:	2331      	movs	r3, #49	@ 0x31
 80086ac:	f88a 3000 	strb.w	r3, [sl]
 80086b0:	e5b5      	b.n	800821e <_dtoa_r+0x696>
 80086b2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80086b4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008714 <_dtoa_r+0xb8c>
 80086b8:	b11b      	cbz	r3, 80086c2 <_dtoa_r+0xb3a>
 80086ba:	f10a 0308 	add.w	r3, sl, #8
 80086be:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80086c0:	6013      	str	r3, [r2, #0]
 80086c2:	4650      	mov	r0, sl
 80086c4:	b017      	add	sp, #92	@ 0x5c
 80086c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086ca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	f77f ae3d 	ble.w	800834c <_dtoa_r+0x7c4>
 80086d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80086d6:	2001      	movs	r0, #1
 80086d8:	e65b      	b.n	8008392 <_dtoa_r+0x80a>
 80086da:	9b08      	ldr	r3, [sp, #32]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f77f aed6 	ble.w	800848e <_dtoa_r+0x906>
 80086e2:	4656      	mov	r6, sl
 80086e4:	4621      	mov	r1, r4
 80086e6:	4648      	mov	r0, r9
 80086e8:	f7ff f9c3 	bl	8007a72 <quorem>
 80086ec:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80086f0:	9b08      	ldr	r3, [sp, #32]
 80086f2:	f806 8b01 	strb.w	r8, [r6], #1
 80086f6:	eba6 020a 	sub.w	r2, r6, sl
 80086fa:	4293      	cmp	r3, r2
 80086fc:	ddb3      	ble.n	8008666 <_dtoa_r+0xade>
 80086fe:	4649      	mov	r1, r9
 8008700:	2300      	movs	r3, #0
 8008702:	220a      	movs	r2, #10
 8008704:	4658      	mov	r0, fp
 8008706:	f000 f967 	bl	80089d8 <__multadd>
 800870a:	4681      	mov	r9, r0
 800870c:	e7ea      	b.n	80086e4 <_dtoa_r+0xb5c>
 800870e:	bf00      	nop
 8008710:	08009c8e 	.word	0x08009c8e
 8008714:	08009c12 	.word	0x08009c12

08008718 <_free_r>:
 8008718:	b538      	push	{r3, r4, r5, lr}
 800871a:	4605      	mov	r5, r0
 800871c:	2900      	cmp	r1, #0
 800871e:	d040      	beq.n	80087a2 <_free_r+0x8a>
 8008720:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008724:	1f0c      	subs	r4, r1, #4
 8008726:	2b00      	cmp	r3, #0
 8008728:	bfb8      	it	lt
 800872a:	18e4      	addlt	r4, r4, r3
 800872c:	f000 f8e6 	bl	80088fc <__malloc_lock>
 8008730:	4a1c      	ldr	r2, [pc, #112]	@ (80087a4 <_free_r+0x8c>)
 8008732:	6813      	ldr	r3, [r2, #0]
 8008734:	b933      	cbnz	r3, 8008744 <_free_r+0x2c>
 8008736:	6063      	str	r3, [r4, #4]
 8008738:	6014      	str	r4, [r2, #0]
 800873a:	4628      	mov	r0, r5
 800873c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008740:	f000 b8e2 	b.w	8008908 <__malloc_unlock>
 8008744:	42a3      	cmp	r3, r4
 8008746:	d908      	bls.n	800875a <_free_r+0x42>
 8008748:	6820      	ldr	r0, [r4, #0]
 800874a:	1821      	adds	r1, r4, r0
 800874c:	428b      	cmp	r3, r1
 800874e:	bf01      	itttt	eq
 8008750:	6819      	ldreq	r1, [r3, #0]
 8008752:	685b      	ldreq	r3, [r3, #4]
 8008754:	1809      	addeq	r1, r1, r0
 8008756:	6021      	streq	r1, [r4, #0]
 8008758:	e7ed      	b.n	8008736 <_free_r+0x1e>
 800875a:	461a      	mov	r2, r3
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	b10b      	cbz	r3, 8008764 <_free_r+0x4c>
 8008760:	42a3      	cmp	r3, r4
 8008762:	d9fa      	bls.n	800875a <_free_r+0x42>
 8008764:	6811      	ldr	r1, [r2, #0]
 8008766:	1850      	adds	r0, r2, r1
 8008768:	42a0      	cmp	r0, r4
 800876a:	d10b      	bne.n	8008784 <_free_r+0x6c>
 800876c:	6820      	ldr	r0, [r4, #0]
 800876e:	4401      	add	r1, r0
 8008770:	1850      	adds	r0, r2, r1
 8008772:	4283      	cmp	r3, r0
 8008774:	6011      	str	r1, [r2, #0]
 8008776:	d1e0      	bne.n	800873a <_free_r+0x22>
 8008778:	6818      	ldr	r0, [r3, #0]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	4408      	add	r0, r1
 800877e:	6010      	str	r0, [r2, #0]
 8008780:	6053      	str	r3, [r2, #4]
 8008782:	e7da      	b.n	800873a <_free_r+0x22>
 8008784:	d902      	bls.n	800878c <_free_r+0x74>
 8008786:	230c      	movs	r3, #12
 8008788:	602b      	str	r3, [r5, #0]
 800878a:	e7d6      	b.n	800873a <_free_r+0x22>
 800878c:	6820      	ldr	r0, [r4, #0]
 800878e:	1821      	adds	r1, r4, r0
 8008790:	428b      	cmp	r3, r1
 8008792:	bf01      	itttt	eq
 8008794:	6819      	ldreq	r1, [r3, #0]
 8008796:	685b      	ldreq	r3, [r3, #4]
 8008798:	1809      	addeq	r1, r1, r0
 800879a:	6021      	streq	r1, [r4, #0]
 800879c:	6063      	str	r3, [r4, #4]
 800879e:	6054      	str	r4, [r2, #4]
 80087a0:	e7cb      	b.n	800873a <_free_r+0x22>
 80087a2:	bd38      	pop	{r3, r4, r5, pc}
 80087a4:	20000488 	.word	0x20000488

080087a8 <malloc>:
 80087a8:	4b02      	ldr	r3, [pc, #8]	@ (80087b4 <malloc+0xc>)
 80087aa:	4601      	mov	r1, r0
 80087ac:	6818      	ldr	r0, [r3, #0]
 80087ae:	f000 b825 	b.w	80087fc <_malloc_r>
 80087b2:	bf00      	nop
 80087b4:	2000001c 	.word	0x2000001c

080087b8 <sbrk_aligned>:
 80087b8:	b570      	push	{r4, r5, r6, lr}
 80087ba:	4e0f      	ldr	r6, [pc, #60]	@ (80087f8 <sbrk_aligned+0x40>)
 80087bc:	460c      	mov	r4, r1
 80087be:	6831      	ldr	r1, [r6, #0]
 80087c0:	4605      	mov	r5, r0
 80087c2:	b911      	cbnz	r1, 80087ca <sbrk_aligned+0x12>
 80087c4:	f000 fe40 	bl	8009448 <_sbrk_r>
 80087c8:	6030      	str	r0, [r6, #0]
 80087ca:	4621      	mov	r1, r4
 80087cc:	4628      	mov	r0, r5
 80087ce:	f000 fe3b 	bl	8009448 <_sbrk_r>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	d103      	bne.n	80087de <sbrk_aligned+0x26>
 80087d6:	f04f 34ff 	mov.w	r4, #4294967295
 80087da:	4620      	mov	r0, r4
 80087dc:	bd70      	pop	{r4, r5, r6, pc}
 80087de:	1cc4      	adds	r4, r0, #3
 80087e0:	f024 0403 	bic.w	r4, r4, #3
 80087e4:	42a0      	cmp	r0, r4
 80087e6:	d0f8      	beq.n	80087da <sbrk_aligned+0x22>
 80087e8:	1a21      	subs	r1, r4, r0
 80087ea:	4628      	mov	r0, r5
 80087ec:	f000 fe2c 	bl	8009448 <_sbrk_r>
 80087f0:	3001      	adds	r0, #1
 80087f2:	d1f2      	bne.n	80087da <sbrk_aligned+0x22>
 80087f4:	e7ef      	b.n	80087d6 <sbrk_aligned+0x1e>
 80087f6:	bf00      	nop
 80087f8:	20000484 	.word	0x20000484

080087fc <_malloc_r>:
 80087fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008800:	1ccd      	adds	r5, r1, #3
 8008802:	f025 0503 	bic.w	r5, r5, #3
 8008806:	3508      	adds	r5, #8
 8008808:	2d0c      	cmp	r5, #12
 800880a:	bf38      	it	cc
 800880c:	250c      	movcc	r5, #12
 800880e:	2d00      	cmp	r5, #0
 8008810:	4606      	mov	r6, r0
 8008812:	db01      	blt.n	8008818 <_malloc_r+0x1c>
 8008814:	42a9      	cmp	r1, r5
 8008816:	d904      	bls.n	8008822 <_malloc_r+0x26>
 8008818:	230c      	movs	r3, #12
 800881a:	6033      	str	r3, [r6, #0]
 800881c:	2000      	movs	r0, #0
 800881e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008822:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80088f8 <_malloc_r+0xfc>
 8008826:	f000 f869 	bl	80088fc <__malloc_lock>
 800882a:	f8d8 3000 	ldr.w	r3, [r8]
 800882e:	461c      	mov	r4, r3
 8008830:	bb44      	cbnz	r4, 8008884 <_malloc_r+0x88>
 8008832:	4629      	mov	r1, r5
 8008834:	4630      	mov	r0, r6
 8008836:	f7ff ffbf 	bl	80087b8 <sbrk_aligned>
 800883a:	1c43      	adds	r3, r0, #1
 800883c:	4604      	mov	r4, r0
 800883e:	d158      	bne.n	80088f2 <_malloc_r+0xf6>
 8008840:	f8d8 4000 	ldr.w	r4, [r8]
 8008844:	4627      	mov	r7, r4
 8008846:	2f00      	cmp	r7, #0
 8008848:	d143      	bne.n	80088d2 <_malloc_r+0xd6>
 800884a:	2c00      	cmp	r4, #0
 800884c:	d04b      	beq.n	80088e6 <_malloc_r+0xea>
 800884e:	6823      	ldr	r3, [r4, #0]
 8008850:	4639      	mov	r1, r7
 8008852:	4630      	mov	r0, r6
 8008854:	eb04 0903 	add.w	r9, r4, r3
 8008858:	f000 fdf6 	bl	8009448 <_sbrk_r>
 800885c:	4581      	cmp	r9, r0
 800885e:	d142      	bne.n	80088e6 <_malloc_r+0xea>
 8008860:	6821      	ldr	r1, [r4, #0]
 8008862:	4630      	mov	r0, r6
 8008864:	1a6d      	subs	r5, r5, r1
 8008866:	4629      	mov	r1, r5
 8008868:	f7ff ffa6 	bl	80087b8 <sbrk_aligned>
 800886c:	3001      	adds	r0, #1
 800886e:	d03a      	beq.n	80088e6 <_malloc_r+0xea>
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	442b      	add	r3, r5
 8008874:	6023      	str	r3, [r4, #0]
 8008876:	f8d8 3000 	ldr.w	r3, [r8]
 800887a:	685a      	ldr	r2, [r3, #4]
 800887c:	bb62      	cbnz	r2, 80088d8 <_malloc_r+0xdc>
 800887e:	f8c8 7000 	str.w	r7, [r8]
 8008882:	e00f      	b.n	80088a4 <_malloc_r+0xa8>
 8008884:	6822      	ldr	r2, [r4, #0]
 8008886:	1b52      	subs	r2, r2, r5
 8008888:	d420      	bmi.n	80088cc <_malloc_r+0xd0>
 800888a:	2a0b      	cmp	r2, #11
 800888c:	d917      	bls.n	80088be <_malloc_r+0xc2>
 800888e:	1961      	adds	r1, r4, r5
 8008890:	42a3      	cmp	r3, r4
 8008892:	6025      	str	r5, [r4, #0]
 8008894:	bf18      	it	ne
 8008896:	6059      	strne	r1, [r3, #4]
 8008898:	6863      	ldr	r3, [r4, #4]
 800889a:	bf08      	it	eq
 800889c:	f8c8 1000 	streq.w	r1, [r8]
 80088a0:	5162      	str	r2, [r4, r5]
 80088a2:	604b      	str	r3, [r1, #4]
 80088a4:	4630      	mov	r0, r6
 80088a6:	f000 f82f 	bl	8008908 <__malloc_unlock>
 80088aa:	f104 000b 	add.w	r0, r4, #11
 80088ae:	1d23      	adds	r3, r4, #4
 80088b0:	f020 0007 	bic.w	r0, r0, #7
 80088b4:	1ac2      	subs	r2, r0, r3
 80088b6:	bf1c      	itt	ne
 80088b8:	1a1b      	subne	r3, r3, r0
 80088ba:	50a3      	strne	r3, [r4, r2]
 80088bc:	e7af      	b.n	800881e <_malloc_r+0x22>
 80088be:	6862      	ldr	r2, [r4, #4]
 80088c0:	42a3      	cmp	r3, r4
 80088c2:	bf0c      	ite	eq
 80088c4:	f8c8 2000 	streq.w	r2, [r8]
 80088c8:	605a      	strne	r2, [r3, #4]
 80088ca:	e7eb      	b.n	80088a4 <_malloc_r+0xa8>
 80088cc:	4623      	mov	r3, r4
 80088ce:	6864      	ldr	r4, [r4, #4]
 80088d0:	e7ae      	b.n	8008830 <_malloc_r+0x34>
 80088d2:	463c      	mov	r4, r7
 80088d4:	687f      	ldr	r7, [r7, #4]
 80088d6:	e7b6      	b.n	8008846 <_malloc_r+0x4a>
 80088d8:	461a      	mov	r2, r3
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	42a3      	cmp	r3, r4
 80088de:	d1fb      	bne.n	80088d8 <_malloc_r+0xdc>
 80088e0:	2300      	movs	r3, #0
 80088e2:	6053      	str	r3, [r2, #4]
 80088e4:	e7de      	b.n	80088a4 <_malloc_r+0xa8>
 80088e6:	230c      	movs	r3, #12
 80088e8:	4630      	mov	r0, r6
 80088ea:	6033      	str	r3, [r6, #0]
 80088ec:	f000 f80c 	bl	8008908 <__malloc_unlock>
 80088f0:	e794      	b.n	800881c <_malloc_r+0x20>
 80088f2:	6005      	str	r5, [r0, #0]
 80088f4:	e7d6      	b.n	80088a4 <_malloc_r+0xa8>
 80088f6:	bf00      	nop
 80088f8:	20000488 	.word	0x20000488

080088fc <__malloc_lock>:
 80088fc:	4801      	ldr	r0, [pc, #4]	@ (8008904 <__malloc_lock+0x8>)
 80088fe:	f7ff b89a 	b.w	8007a36 <__retarget_lock_acquire_recursive>
 8008902:	bf00      	nop
 8008904:	20000480 	.word	0x20000480

08008908 <__malloc_unlock>:
 8008908:	4801      	ldr	r0, [pc, #4]	@ (8008910 <__malloc_unlock+0x8>)
 800890a:	f7ff b895 	b.w	8007a38 <__retarget_lock_release_recursive>
 800890e:	bf00      	nop
 8008910:	20000480 	.word	0x20000480

08008914 <_Balloc>:
 8008914:	b570      	push	{r4, r5, r6, lr}
 8008916:	69c6      	ldr	r6, [r0, #28]
 8008918:	4604      	mov	r4, r0
 800891a:	460d      	mov	r5, r1
 800891c:	b976      	cbnz	r6, 800893c <_Balloc+0x28>
 800891e:	2010      	movs	r0, #16
 8008920:	f7ff ff42 	bl	80087a8 <malloc>
 8008924:	4602      	mov	r2, r0
 8008926:	61e0      	str	r0, [r4, #28]
 8008928:	b920      	cbnz	r0, 8008934 <_Balloc+0x20>
 800892a:	216b      	movs	r1, #107	@ 0x6b
 800892c:	4b17      	ldr	r3, [pc, #92]	@ (800898c <_Balloc+0x78>)
 800892e:	4818      	ldr	r0, [pc, #96]	@ (8008990 <_Balloc+0x7c>)
 8008930:	f000 fd9a 	bl	8009468 <__assert_func>
 8008934:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008938:	6006      	str	r6, [r0, #0]
 800893a:	60c6      	str	r6, [r0, #12]
 800893c:	69e6      	ldr	r6, [r4, #28]
 800893e:	68f3      	ldr	r3, [r6, #12]
 8008940:	b183      	cbz	r3, 8008964 <_Balloc+0x50>
 8008942:	69e3      	ldr	r3, [r4, #28]
 8008944:	68db      	ldr	r3, [r3, #12]
 8008946:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800894a:	b9b8      	cbnz	r0, 800897c <_Balloc+0x68>
 800894c:	2101      	movs	r1, #1
 800894e:	fa01 f605 	lsl.w	r6, r1, r5
 8008952:	1d72      	adds	r2, r6, #5
 8008954:	4620      	mov	r0, r4
 8008956:	0092      	lsls	r2, r2, #2
 8008958:	f000 fda4 	bl	80094a4 <_calloc_r>
 800895c:	b160      	cbz	r0, 8008978 <_Balloc+0x64>
 800895e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008962:	e00e      	b.n	8008982 <_Balloc+0x6e>
 8008964:	2221      	movs	r2, #33	@ 0x21
 8008966:	2104      	movs	r1, #4
 8008968:	4620      	mov	r0, r4
 800896a:	f000 fd9b 	bl	80094a4 <_calloc_r>
 800896e:	69e3      	ldr	r3, [r4, #28]
 8008970:	60f0      	str	r0, [r6, #12]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d1e4      	bne.n	8008942 <_Balloc+0x2e>
 8008978:	2000      	movs	r0, #0
 800897a:	bd70      	pop	{r4, r5, r6, pc}
 800897c:	6802      	ldr	r2, [r0, #0]
 800897e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008982:	2300      	movs	r3, #0
 8008984:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008988:	e7f7      	b.n	800897a <_Balloc+0x66>
 800898a:	bf00      	nop
 800898c:	08009c1f 	.word	0x08009c1f
 8008990:	08009c9f 	.word	0x08009c9f

08008994 <_Bfree>:
 8008994:	b570      	push	{r4, r5, r6, lr}
 8008996:	69c6      	ldr	r6, [r0, #28]
 8008998:	4605      	mov	r5, r0
 800899a:	460c      	mov	r4, r1
 800899c:	b976      	cbnz	r6, 80089bc <_Bfree+0x28>
 800899e:	2010      	movs	r0, #16
 80089a0:	f7ff ff02 	bl	80087a8 <malloc>
 80089a4:	4602      	mov	r2, r0
 80089a6:	61e8      	str	r0, [r5, #28]
 80089a8:	b920      	cbnz	r0, 80089b4 <_Bfree+0x20>
 80089aa:	218f      	movs	r1, #143	@ 0x8f
 80089ac:	4b08      	ldr	r3, [pc, #32]	@ (80089d0 <_Bfree+0x3c>)
 80089ae:	4809      	ldr	r0, [pc, #36]	@ (80089d4 <_Bfree+0x40>)
 80089b0:	f000 fd5a 	bl	8009468 <__assert_func>
 80089b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089b8:	6006      	str	r6, [r0, #0]
 80089ba:	60c6      	str	r6, [r0, #12]
 80089bc:	b13c      	cbz	r4, 80089ce <_Bfree+0x3a>
 80089be:	69eb      	ldr	r3, [r5, #28]
 80089c0:	6862      	ldr	r2, [r4, #4]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80089c8:	6021      	str	r1, [r4, #0]
 80089ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80089ce:	bd70      	pop	{r4, r5, r6, pc}
 80089d0:	08009c1f 	.word	0x08009c1f
 80089d4:	08009c9f 	.word	0x08009c9f

080089d8 <__multadd>:
 80089d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089dc:	4607      	mov	r7, r0
 80089de:	460c      	mov	r4, r1
 80089e0:	461e      	mov	r6, r3
 80089e2:	2000      	movs	r0, #0
 80089e4:	690d      	ldr	r5, [r1, #16]
 80089e6:	f101 0c14 	add.w	ip, r1, #20
 80089ea:	f8dc 3000 	ldr.w	r3, [ip]
 80089ee:	3001      	adds	r0, #1
 80089f0:	b299      	uxth	r1, r3
 80089f2:	fb02 6101 	mla	r1, r2, r1, r6
 80089f6:	0c1e      	lsrs	r6, r3, #16
 80089f8:	0c0b      	lsrs	r3, r1, #16
 80089fa:	fb02 3306 	mla	r3, r2, r6, r3
 80089fe:	b289      	uxth	r1, r1
 8008a00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008a04:	4285      	cmp	r5, r0
 8008a06:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008a0a:	f84c 1b04 	str.w	r1, [ip], #4
 8008a0e:	dcec      	bgt.n	80089ea <__multadd+0x12>
 8008a10:	b30e      	cbz	r6, 8008a56 <__multadd+0x7e>
 8008a12:	68a3      	ldr	r3, [r4, #8]
 8008a14:	42ab      	cmp	r3, r5
 8008a16:	dc19      	bgt.n	8008a4c <__multadd+0x74>
 8008a18:	6861      	ldr	r1, [r4, #4]
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	3101      	adds	r1, #1
 8008a1e:	f7ff ff79 	bl	8008914 <_Balloc>
 8008a22:	4680      	mov	r8, r0
 8008a24:	b928      	cbnz	r0, 8008a32 <__multadd+0x5a>
 8008a26:	4602      	mov	r2, r0
 8008a28:	21ba      	movs	r1, #186	@ 0xba
 8008a2a:	4b0c      	ldr	r3, [pc, #48]	@ (8008a5c <__multadd+0x84>)
 8008a2c:	480c      	ldr	r0, [pc, #48]	@ (8008a60 <__multadd+0x88>)
 8008a2e:	f000 fd1b 	bl	8009468 <__assert_func>
 8008a32:	6922      	ldr	r2, [r4, #16]
 8008a34:	f104 010c 	add.w	r1, r4, #12
 8008a38:	3202      	adds	r2, #2
 8008a3a:	0092      	lsls	r2, r2, #2
 8008a3c:	300c      	adds	r0, #12
 8008a3e:	f7ff f80a 	bl	8007a56 <memcpy>
 8008a42:	4621      	mov	r1, r4
 8008a44:	4638      	mov	r0, r7
 8008a46:	f7ff ffa5 	bl	8008994 <_Bfree>
 8008a4a:	4644      	mov	r4, r8
 8008a4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008a50:	3501      	adds	r5, #1
 8008a52:	615e      	str	r6, [r3, #20]
 8008a54:	6125      	str	r5, [r4, #16]
 8008a56:	4620      	mov	r0, r4
 8008a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a5c:	08009c8e 	.word	0x08009c8e
 8008a60:	08009c9f 	.word	0x08009c9f

08008a64 <__hi0bits>:
 8008a64:	4603      	mov	r3, r0
 8008a66:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008a6a:	bf3a      	itte	cc
 8008a6c:	0403      	lslcc	r3, r0, #16
 8008a6e:	2010      	movcc	r0, #16
 8008a70:	2000      	movcs	r0, #0
 8008a72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a76:	bf3c      	itt	cc
 8008a78:	021b      	lslcc	r3, r3, #8
 8008a7a:	3008      	addcc	r0, #8
 8008a7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a80:	bf3c      	itt	cc
 8008a82:	011b      	lslcc	r3, r3, #4
 8008a84:	3004      	addcc	r0, #4
 8008a86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a8a:	bf3c      	itt	cc
 8008a8c:	009b      	lslcc	r3, r3, #2
 8008a8e:	3002      	addcc	r0, #2
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	db05      	blt.n	8008aa0 <__hi0bits+0x3c>
 8008a94:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008a98:	f100 0001 	add.w	r0, r0, #1
 8008a9c:	bf08      	it	eq
 8008a9e:	2020      	moveq	r0, #32
 8008aa0:	4770      	bx	lr

08008aa2 <__lo0bits>:
 8008aa2:	6803      	ldr	r3, [r0, #0]
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	f013 0007 	ands.w	r0, r3, #7
 8008aaa:	d00b      	beq.n	8008ac4 <__lo0bits+0x22>
 8008aac:	07d9      	lsls	r1, r3, #31
 8008aae:	d421      	bmi.n	8008af4 <__lo0bits+0x52>
 8008ab0:	0798      	lsls	r0, r3, #30
 8008ab2:	bf49      	itett	mi
 8008ab4:	085b      	lsrmi	r3, r3, #1
 8008ab6:	089b      	lsrpl	r3, r3, #2
 8008ab8:	2001      	movmi	r0, #1
 8008aba:	6013      	strmi	r3, [r2, #0]
 8008abc:	bf5c      	itt	pl
 8008abe:	2002      	movpl	r0, #2
 8008ac0:	6013      	strpl	r3, [r2, #0]
 8008ac2:	4770      	bx	lr
 8008ac4:	b299      	uxth	r1, r3
 8008ac6:	b909      	cbnz	r1, 8008acc <__lo0bits+0x2a>
 8008ac8:	2010      	movs	r0, #16
 8008aca:	0c1b      	lsrs	r3, r3, #16
 8008acc:	b2d9      	uxtb	r1, r3
 8008ace:	b909      	cbnz	r1, 8008ad4 <__lo0bits+0x32>
 8008ad0:	3008      	adds	r0, #8
 8008ad2:	0a1b      	lsrs	r3, r3, #8
 8008ad4:	0719      	lsls	r1, r3, #28
 8008ad6:	bf04      	itt	eq
 8008ad8:	091b      	lsreq	r3, r3, #4
 8008ada:	3004      	addeq	r0, #4
 8008adc:	0799      	lsls	r1, r3, #30
 8008ade:	bf04      	itt	eq
 8008ae0:	089b      	lsreq	r3, r3, #2
 8008ae2:	3002      	addeq	r0, #2
 8008ae4:	07d9      	lsls	r1, r3, #31
 8008ae6:	d403      	bmi.n	8008af0 <__lo0bits+0x4e>
 8008ae8:	085b      	lsrs	r3, r3, #1
 8008aea:	f100 0001 	add.w	r0, r0, #1
 8008aee:	d003      	beq.n	8008af8 <__lo0bits+0x56>
 8008af0:	6013      	str	r3, [r2, #0]
 8008af2:	4770      	bx	lr
 8008af4:	2000      	movs	r0, #0
 8008af6:	4770      	bx	lr
 8008af8:	2020      	movs	r0, #32
 8008afa:	4770      	bx	lr

08008afc <__i2b>:
 8008afc:	b510      	push	{r4, lr}
 8008afe:	460c      	mov	r4, r1
 8008b00:	2101      	movs	r1, #1
 8008b02:	f7ff ff07 	bl	8008914 <_Balloc>
 8008b06:	4602      	mov	r2, r0
 8008b08:	b928      	cbnz	r0, 8008b16 <__i2b+0x1a>
 8008b0a:	f240 1145 	movw	r1, #325	@ 0x145
 8008b0e:	4b04      	ldr	r3, [pc, #16]	@ (8008b20 <__i2b+0x24>)
 8008b10:	4804      	ldr	r0, [pc, #16]	@ (8008b24 <__i2b+0x28>)
 8008b12:	f000 fca9 	bl	8009468 <__assert_func>
 8008b16:	2301      	movs	r3, #1
 8008b18:	6144      	str	r4, [r0, #20]
 8008b1a:	6103      	str	r3, [r0, #16]
 8008b1c:	bd10      	pop	{r4, pc}
 8008b1e:	bf00      	nop
 8008b20:	08009c8e 	.word	0x08009c8e
 8008b24:	08009c9f 	.word	0x08009c9f

08008b28 <__multiply>:
 8008b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b2c:	4614      	mov	r4, r2
 8008b2e:	690a      	ldr	r2, [r1, #16]
 8008b30:	6923      	ldr	r3, [r4, #16]
 8008b32:	460f      	mov	r7, r1
 8008b34:	429a      	cmp	r2, r3
 8008b36:	bfa2      	ittt	ge
 8008b38:	4623      	movge	r3, r4
 8008b3a:	460c      	movge	r4, r1
 8008b3c:	461f      	movge	r7, r3
 8008b3e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008b42:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008b46:	68a3      	ldr	r3, [r4, #8]
 8008b48:	6861      	ldr	r1, [r4, #4]
 8008b4a:	eb0a 0609 	add.w	r6, sl, r9
 8008b4e:	42b3      	cmp	r3, r6
 8008b50:	b085      	sub	sp, #20
 8008b52:	bfb8      	it	lt
 8008b54:	3101      	addlt	r1, #1
 8008b56:	f7ff fedd 	bl	8008914 <_Balloc>
 8008b5a:	b930      	cbnz	r0, 8008b6a <__multiply+0x42>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008b62:	4b43      	ldr	r3, [pc, #268]	@ (8008c70 <__multiply+0x148>)
 8008b64:	4843      	ldr	r0, [pc, #268]	@ (8008c74 <__multiply+0x14c>)
 8008b66:	f000 fc7f 	bl	8009468 <__assert_func>
 8008b6a:	f100 0514 	add.w	r5, r0, #20
 8008b6e:	462b      	mov	r3, r5
 8008b70:	2200      	movs	r2, #0
 8008b72:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008b76:	4543      	cmp	r3, r8
 8008b78:	d321      	bcc.n	8008bbe <__multiply+0x96>
 8008b7a:	f107 0114 	add.w	r1, r7, #20
 8008b7e:	f104 0214 	add.w	r2, r4, #20
 8008b82:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008b86:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008b8a:	9302      	str	r3, [sp, #8]
 8008b8c:	1b13      	subs	r3, r2, r4
 8008b8e:	3b15      	subs	r3, #21
 8008b90:	f023 0303 	bic.w	r3, r3, #3
 8008b94:	3304      	adds	r3, #4
 8008b96:	f104 0715 	add.w	r7, r4, #21
 8008b9a:	42ba      	cmp	r2, r7
 8008b9c:	bf38      	it	cc
 8008b9e:	2304      	movcc	r3, #4
 8008ba0:	9301      	str	r3, [sp, #4]
 8008ba2:	9b02      	ldr	r3, [sp, #8]
 8008ba4:	9103      	str	r1, [sp, #12]
 8008ba6:	428b      	cmp	r3, r1
 8008ba8:	d80c      	bhi.n	8008bc4 <__multiply+0x9c>
 8008baa:	2e00      	cmp	r6, #0
 8008bac:	dd03      	ble.n	8008bb6 <__multiply+0x8e>
 8008bae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d05a      	beq.n	8008c6c <__multiply+0x144>
 8008bb6:	6106      	str	r6, [r0, #16]
 8008bb8:	b005      	add	sp, #20
 8008bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bbe:	f843 2b04 	str.w	r2, [r3], #4
 8008bc2:	e7d8      	b.n	8008b76 <__multiply+0x4e>
 8008bc4:	f8b1 a000 	ldrh.w	sl, [r1]
 8008bc8:	f1ba 0f00 	cmp.w	sl, #0
 8008bcc:	d023      	beq.n	8008c16 <__multiply+0xee>
 8008bce:	46a9      	mov	r9, r5
 8008bd0:	f04f 0c00 	mov.w	ip, #0
 8008bd4:	f104 0e14 	add.w	lr, r4, #20
 8008bd8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008bdc:	f8d9 3000 	ldr.w	r3, [r9]
 8008be0:	fa1f fb87 	uxth.w	fp, r7
 8008be4:	b29b      	uxth	r3, r3
 8008be6:	fb0a 330b 	mla	r3, sl, fp, r3
 8008bea:	4463      	add	r3, ip
 8008bec:	f8d9 c000 	ldr.w	ip, [r9]
 8008bf0:	0c3f      	lsrs	r7, r7, #16
 8008bf2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008bf6:	fb0a c707 	mla	r7, sl, r7, ip
 8008bfa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008bfe:	b29b      	uxth	r3, r3
 8008c00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008c04:	4572      	cmp	r2, lr
 8008c06:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008c0a:	f849 3b04 	str.w	r3, [r9], #4
 8008c0e:	d8e3      	bhi.n	8008bd8 <__multiply+0xb0>
 8008c10:	9b01      	ldr	r3, [sp, #4]
 8008c12:	f845 c003 	str.w	ip, [r5, r3]
 8008c16:	9b03      	ldr	r3, [sp, #12]
 8008c18:	3104      	adds	r1, #4
 8008c1a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008c1e:	f1b9 0f00 	cmp.w	r9, #0
 8008c22:	d021      	beq.n	8008c68 <__multiply+0x140>
 8008c24:	46ae      	mov	lr, r5
 8008c26:	f04f 0a00 	mov.w	sl, #0
 8008c2a:	682b      	ldr	r3, [r5, #0]
 8008c2c:	f104 0c14 	add.w	ip, r4, #20
 8008c30:	f8bc b000 	ldrh.w	fp, [ip]
 8008c34:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008c38:	b29b      	uxth	r3, r3
 8008c3a:	fb09 770b 	mla	r7, r9, fp, r7
 8008c3e:	4457      	add	r7, sl
 8008c40:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008c44:	f84e 3b04 	str.w	r3, [lr], #4
 8008c48:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c50:	f8be 3000 	ldrh.w	r3, [lr]
 8008c54:	4562      	cmp	r2, ip
 8008c56:	fb09 330a 	mla	r3, r9, sl, r3
 8008c5a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008c5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c62:	d8e5      	bhi.n	8008c30 <__multiply+0x108>
 8008c64:	9f01      	ldr	r7, [sp, #4]
 8008c66:	51eb      	str	r3, [r5, r7]
 8008c68:	3504      	adds	r5, #4
 8008c6a:	e79a      	b.n	8008ba2 <__multiply+0x7a>
 8008c6c:	3e01      	subs	r6, #1
 8008c6e:	e79c      	b.n	8008baa <__multiply+0x82>
 8008c70:	08009c8e 	.word	0x08009c8e
 8008c74:	08009c9f 	.word	0x08009c9f

08008c78 <__pow5mult>:
 8008c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c7c:	4615      	mov	r5, r2
 8008c7e:	f012 0203 	ands.w	r2, r2, #3
 8008c82:	4607      	mov	r7, r0
 8008c84:	460e      	mov	r6, r1
 8008c86:	d007      	beq.n	8008c98 <__pow5mult+0x20>
 8008c88:	4c25      	ldr	r4, [pc, #148]	@ (8008d20 <__pow5mult+0xa8>)
 8008c8a:	3a01      	subs	r2, #1
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008c92:	f7ff fea1 	bl	80089d8 <__multadd>
 8008c96:	4606      	mov	r6, r0
 8008c98:	10ad      	asrs	r5, r5, #2
 8008c9a:	d03d      	beq.n	8008d18 <__pow5mult+0xa0>
 8008c9c:	69fc      	ldr	r4, [r7, #28]
 8008c9e:	b97c      	cbnz	r4, 8008cc0 <__pow5mult+0x48>
 8008ca0:	2010      	movs	r0, #16
 8008ca2:	f7ff fd81 	bl	80087a8 <malloc>
 8008ca6:	4602      	mov	r2, r0
 8008ca8:	61f8      	str	r0, [r7, #28]
 8008caa:	b928      	cbnz	r0, 8008cb8 <__pow5mult+0x40>
 8008cac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8008d24 <__pow5mult+0xac>)
 8008cb2:	481d      	ldr	r0, [pc, #116]	@ (8008d28 <__pow5mult+0xb0>)
 8008cb4:	f000 fbd8 	bl	8009468 <__assert_func>
 8008cb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cbc:	6004      	str	r4, [r0, #0]
 8008cbe:	60c4      	str	r4, [r0, #12]
 8008cc0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008cc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008cc8:	b94c      	cbnz	r4, 8008cde <__pow5mult+0x66>
 8008cca:	f240 2171 	movw	r1, #625	@ 0x271
 8008cce:	4638      	mov	r0, r7
 8008cd0:	f7ff ff14 	bl	8008afc <__i2b>
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	f8c8 0008 	str.w	r0, [r8, #8]
 8008cdc:	6003      	str	r3, [r0, #0]
 8008cde:	f04f 0900 	mov.w	r9, #0
 8008ce2:	07eb      	lsls	r3, r5, #31
 8008ce4:	d50a      	bpl.n	8008cfc <__pow5mult+0x84>
 8008ce6:	4631      	mov	r1, r6
 8008ce8:	4622      	mov	r2, r4
 8008cea:	4638      	mov	r0, r7
 8008cec:	f7ff ff1c 	bl	8008b28 <__multiply>
 8008cf0:	4680      	mov	r8, r0
 8008cf2:	4631      	mov	r1, r6
 8008cf4:	4638      	mov	r0, r7
 8008cf6:	f7ff fe4d 	bl	8008994 <_Bfree>
 8008cfa:	4646      	mov	r6, r8
 8008cfc:	106d      	asrs	r5, r5, #1
 8008cfe:	d00b      	beq.n	8008d18 <__pow5mult+0xa0>
 8008d00:	6820      	ldr	r0, [r4, #0]
 8008d02:	b938      	cbnz	r0, 8008d14 <__pow5mult+0x9c>
 8008d04:	4622      	mov	r2, r4
 8008d06:	4621      	mov	r1, r4
 8008d08:	4638      	mov	r0, r7
 8008d0a:	f7ff ff0d 	bl	8008b28 <__multiply>
 8008d0e:	6020      	str	r0, [r4, #0]
 8008d10:	f8c0 9000 	str.w	r9, [r0]
 8008d14:	4604      	mov	r4, r0
 8008d16:	e7e4      	b.n	8008ce2 <__pow5mult+0x6a>
 8008d18:	4630      	mov	r0, r6
 8008d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d1e:	bf00      	nop
 8008d20:	08009cf8 	.word	0x08009cf8
 8008d24:	08009c1f 	.word	0x08009c1f
 8008d28:	08009c9f 	.word	0x08009c9f

08008d2c <__lshift>:
 8008d2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d30:	460c      	mov	r4, r1
 8008d32:	4607      	mov	r7, r0
 8008d34:	4691      	mov	r9, r2
 8008d36:	6923      	ldr	r3, [r4, #16]
 8008d38:	6849      	ldr	r1, [r1, #4]
 8008d3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d3e:	68a3      	ldr	r3, [r4, #8]
 8008d40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d44:	f108 0601 	add.w	r6, r8, #1
 8008d48:	42b3      	cmp	r3, r6
 8008d4a:	db0b      	blt.n	8008d64 <__lshift+0x38>
 8008d4c:	4638      	mov	r0, r7
 8008d4e:	f7ff fde1 	bl	8008914 <_Balloc>
 8008d52:	4605      	mov	r5, r0
 8008d54:	b948      	cbnz	r0, 8008d6a <__lshift+0x3e>
 8008d56:	4602      	mov	r2, r0
 8008d58:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008d5c:	4b27      	ldr	r3, [pc, #156]	@ (8008dfc <__lshift+0xd0>)
 8008d5e:	4828      	ldr	r0, [pc, #160]	@ (8008e00 <__lshift+0xd4>)
 8008d60:	f000 fb82 	bl	8009468 <__assert_func>
 8008d64:	3101      	adds	r1, #1
 8008d66:	005b      	lsls	r3, r3, #1
 8008d68:	e7ee      	b.n	8008d48 <__lshift+0x1c>
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	f100 0114 	add.w	r1, r0, #20
 8008d70:	f100 0210 	add.w	r2, r0, #16
 8008d74:	4618      	mov	r0, r3
 8008d76:	4553      	cmp	r3, sl
 8008d78:	db33      	blt.n	8008de2 <__lshift+0xb6>
 8008d7a:	6920      	ldr	r0, [r4, #16]
 8008d7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d80:	f104 0314 	add.w	r3, r4, #20
 8008d84:	f019 091f 	ands.w	r9, r9, #31
 8008d88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008d8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008d90:	d02b      	beq.n	8008dea <__lshift+0xbe>
 8008d92:	468a      	mov	sl, r1
 8008d94:	2200      	movs	r2, #0
 8008d96:	f1c9 0e20 	rsb	lr, r9, #32
 8008d9a:	6818      	ldr	r0, [r3, #0]
 8008d9c:	fa00 f009 	lsl.w	r0, r0, r9
 8008da0:	4310      	orrs	r0, r2
 8008da2:	f84a 0b04 	str.w	r0, [sl], #4
 8008da6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008daa:	459c      	cmp	ip, r3
 8008dac:	fa22 f20e 	lsr.w	r2, r2, lr
 8008db0:	d8f3      	bhi.n	8008d9a <__lshift+0x6e>
 8008db2:	ebac 0304 	sub.w	r3, ip, r4
 8008db6:	3b15      	subs	r3, #21
 8008db8:	f023 0303 	bic.w	r3, r3, #3
 8008dbc:	3304      	adds	r3, #4
 8008dbe:	f104 0015 	add.w	r0, r4, #21
 8008dc2:	4584      	cmp	ip, r0
 8008dc4:	bf38      	it	cc
 8008dc6:	2304      	movcc	r3, #4
 8008dc8:	50ca      	str	r2, [r1, r3]
 8008dca:	b10a      	cbz	r2, 8008dd0 <__lshift+0xa4>
 8008dcc:	f108 0602 	add.w	r6, r8, #2
 8008dd0:	3e01      	subs	r6, #1
 8008dd2:	4638      	mov	r0, r7
 8008dd4:	4621      	mov	r1, r4
 8008dd6:	612e      	str	r6, [r5, #16]
 8008dd8:	f7ff fddc 	bl	8008994 <_Bfree>
 8008ddc:	4628      	mov	r0, r5
 8008dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008de6:	3301      	adds	r3, #1
 8008de8:	e7c5      	b.n	8008d76 <__lshift+0x4a>
 8008dea:	3904      	subs	r1, #4
 8008dec:	f853 2b04 	ldr.w	r2, [r3], #4
 8008df0:	459c      	cmp	ip, r3
 8008df2:	f841 2f04 	str.w	r2, [r1, #4]!
 8008df6:	d8f9      	bhi.n	8008dec <__lshift+0xc0>
 8008df8:	e7ea      	b.n	8008dd0 <__lshift+0xa4>
 8008dfa:	bf00      	nop
 8008dfc:	08009c8e 	.word	0x08009c8e
 8008e00:	08009c9f 	.word	0x08009c9f

08008e04 <__mcmp>:
 8008e04:	4603      	mov	r3, r0
 8008e06:	690a      	ldr	r2, [r1, #16]
 8008e08:	6900      	ldr	r0, [r0, #16]
 8008e0a:	b530      	push	{r4, r5, lr}
 8008e0c:	1a80      	subs	r0, r0, r2
 8008e0e:	d10e      	bne.n	8008e2e <__mcmp+0x2a>
 8008e10:	3314      	adds	r3, #20
 8008e12:	3114      	adds	r1, #20
 8008e14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e24:	4295      	cmp	r5, r2
 8008e26:	d003      	beq.n	8008e30 <__mcmp+0x2c>
 8008e28:	d205      	bcs.n	8008e36 <__mcmp+0x32>
 8008e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2e:	bd30      	pop	{r4, r5, pc}
 8008e30:	42a3      	cmp	r3, r4
 8008e32:	d3f3      	bcc.n	8008e1c <__mcmp+0x18>
 8008e34:	e7fb      	b.n	8008e2e <__mcmp+0x2a>
 8008e36:	2001      	movs	r0, #1
 8008e38:	e7f9      	b.n	8008e2e <__mcmp+0x2a>
	...

08008e3c <__mdiff>:
 8008e3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e40:	4689      	mov	r9, r1
 8008e42:	4606      	mov	r6, r0
 8008e44:	4611      	mov	r1, r2
 8008e46:	4648      	mov	r0, r9
 8008e48:	4614      	mov	r4, r2
 8008e4a:	f7ff ffdb 	bl	8008e04 <__mcmp>
 8008e4e:	1e05      	subs	r5, r0, #0
 8008e50:	d112      	bne.n	8008e78 <__mdiff+0x3c>
 8008e52:	4629      	mov	r1, r5
 8008e54:	4630      	mov	r0, r6
 8008e56:	f7ff fd5d 	bl	8008914 <_Balloc>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	b928      	cbnz	r0, 8008e6a <__mdiff+0x2e>
 8008e5e:	f240 2137 	movw	r1, #567	@ 0x237
 8008e62:	4b3e      	ldr	r3, [pc, #248]	@ (8008f5c <__mdiff+0x120>)
 8008e64:	483e      	ldr	r0, [pc, #248]	@ (8008f60 <__mdiff+0x124>)
 8008e66:	f000 faff 	bl	8009468 <__assert_func>
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e70:	4610      	mov	r0, r2
 8008e72:	b003      	add	sp, #12
 8008e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e78:	bfbc      	itt	lt
 8008e7a:	464b      	movlt	r3, r9
 8008e7c:	46a1      	movlt	r9, r4
 8008e7e:	4630      	mov	r0, r6
 8008e80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008e84:	bfba      	itte	lt
 8008e86:	461c      	movlt	r4, r3
 8008e88:	2501      	movlt	r5, #1
 8008e8a:	2500      	movge	r5, #0
 8008e8c:	f7ff fd42 	bl	8008914 <_Balloc>
 8008e90:	4602      	mov	r2, r0
 8008e92:	b918      	cbnz	r0, 8008e9c <__mdiff+0x60>
 8008e94:	f240 2145 	movw	r1, #581	@ 0x245
 8008e98:	4b30      	ldr	r3, [pc, #192]	@ (8008f5c <__mdiff+0x120>)
 8008e9a:	e7e3      	b.n	8008e64 <__mdiff+0x28>
 8008e9c:	f100 0b14 	add.w	fp, r0, #20
 8008ea0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ea4:	f109 0310 	add.w	r3, r9, #16
 8008ea8:	60c5      	str	r5, [r0, #12]
 8008eaa:	f04f 0c00 	mov.w	ip, #0
 8008eae:	f109 0514 	add.w	r5, r9, #20
 8008eb2:	46d9      	mov	r9, fp
 8008eb4:	6926      	ldr	r6, [r4, #16]
 8008eb6:	f104 0e14 	add.w	lr, r4, #20
 8008eba:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008ebe:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ec2:	9301      	str	r3, [sp, #4]
 8008ec4:	9b01      	ldr	r3, [sp, #4]
 8008ec6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008eca:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008ece:	b281      	uxth	r1, r0
 8008ed0:	9301      	str	r3, [sp, #4]
 8008ed2:	fa1f f38a 	uxth.w	r3, sl
 8008ed6:	1a5b      	subs	r3, r3, r1
 8008ed8:	0c00      	lsrs	r0, r0, #16
 8008eda:	4463      	add	r3, ip
 8008edc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008ee0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008eea:	4576      	cmp	r6, lr
 8008eec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008ef0:	f849 3b04 	str.w	r3, [r9], #4
 8008ef4:	d8e6      	bhi.n	8008ec4 <__mdiff+0x88>
 8008ef6:	1b33      	subs	r3, r6, r4
 8008ef8:	3b15      	subs	r3, #21
 8008efa:	f023 0303 	bic.w	r3, r3, #3
 8008efe:	3415      	adds	r4, #21
 8008f00:	3304      	adds	r3, #4
 8008f02:	42a6      	cmp	r6, r4
 8008f04:	bf38      	it	cc
 8008f06:	2304      	movcc	r3, #4
 8008f08:	441d      	add	r5, r3
 8008f0a:	445b      	add	r3, fp
 8008f0c:	461e      	mov	r6, r3
 8008f0e:	462c      	mov	r4, r5
 8008f10:	4544      	cmp	r4, r8
 8008f12:	d30e      	bcc.n	8008f32 <__mdiff+0xf6>
 8008f14:	f108 0103 	add.w	r1, r8, #3
 8008f18:	1b49      	subs	r1, r1, r5
 8008f1a:	f021 0103 	bic.w	r1, r1, #3
 8008f1e:	3d03      	subs	r5, #3
 8008f20:	45a8      	cmp	r8, r5
 8008f22:	bf38      	it	cc
 8008f24:	2100      	movcc	r1, #0
 8008f26:	440b      	add	r3, r1
 8008f28:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f2c:	b199      	cbz	r1, 8008f56 <__mdiff+0x11a>
 8008f2e:	6117      	str	r7, [r2, #16]
 8008f30:	e79e      	b.n	8008e70 <__mdiff+0x34>
 8008f32:	46e6      	mov	lr, ip
 8008f34:	f854 1b04 	ldr.w	r1, [r4], #4
 8008f38:	fa1f fc81 	uxth.w	ip, r1
 8008f3c:	44f4      	add	ip, lr
 8008f3e:	0c08      	lsrs	r0, r1, #16
 8008f40:	4471      	add	r1, lr
 8008f42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008f46:	b289      	uxth	r1, r1
 8008f48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008f4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f50:	f846 1b04 	str.w	r1, [r6], #4
 8008f54:	e7dc      	b.n	8008f10 <__mdiff+0xd4>
 8008f56:	3f01      	subs	r7, #1
 8008f58:	e7e6      	b.n	8008f28 <__mdiff+0xec>
 8008f5a:	bf00      	nop
 8008f5c:	08009c8e 	.word	0x08009c8e
 8008f60:	08009c9f 	.word	0x08009c9f

08008f64 <__d2b>:
 8008f64:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008f68:	2101      	movs	r1, #1
 8008f6a:	4690      	mov	r8, r2
 8008f6c:	4699      	mov	r9, r3
 8008f6e:	9e08      	ldr	r6, [sp, #32]
 8008f70:	f7ff fcd0 	bl	8008914 <_Balloc>
 8008f74:	4604      	mov	r4, r0
 8008f76:	b930      	cbnz	r0, 8008f86 <__d2b+0x22>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	f240 310f 	movw	r1, #783	@ 0x30f
 8008f7e:	4b23      	ldr	r3, [pc, #140]	@ (800900c <__d2b+0xa8>)
 8008f80:	4823      	ldr	r0, [pc, #140]	@ (8009010 <__d2b+0xac>)
 8008f82:	f000 fa71 	bl	8009468 <__assert_func>
 8008f86:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008f8a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f8e:	b10d      	cbz	r5, 8008f94 <__d2b+0x30>
 8008f90:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f94:	9301      	str	r3, [sp, #4]
 8008f96:	f1b8 0300 	subs.w	r3, r8, #0
 8008f9a:	d024      	beq.n	8008fe6 <__d2b+0x82>
 8008f9c:	4668      	mov	r0, sp
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	f7ff fd7f 	bl	8008aa2 <__lo0bits>
 8008fa4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008fa8:	b1d8      	cbz	r0, 8008fe2 <__d2b+0x7e>
 8008faa:	f1c0 0320 	rsb	r3, r0, #32
 8008fae:	fa02 f303 	lsl.w	r3, r2, r3
 8008fb2:	430b      	orrs	r3, r1
 8008fb4:	40c2      	lsrs	r2, r0
 8008fb6:	6163      	str	r3, [r4, #20]
 8008fb8:	9201      	str	r2, [sp, #4]
 8008fba:	9b01      	ldr	r3, [sp, #4]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	bf0c      	ite	eq
 8008fc0:	2201      	moveq	r2, #1
 8008fc2:	2202      	movne	r2, #2
 8008fc4:	61a3      	str	r3, [r4, #24]
 8008fc6:	6122      	str	r2, [r4, #16]
 8008fc8:	b1ad      	cbz	r5, 8008ff6 <__d2b+0x92>
 8008fca:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008fce:	4405      	add	r5, r0
 8008fd0:	6035      	str	r5, [r6, #0]
 8008fd2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd8:	6018      	str	r0, [r3, #0]
 8008fda:	4620      	mov	r0, r4
 8008fdc:	b002      	add	sp, #8
 8008fde:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008fe2:	6161      	str	r1, [r4, #20]
 8008fe4:	e7e9      	b.n	8008fba <__d2b+0x56>
 8008fe6:	a801      	add	r0, sp, #4
 8008fe8:	f7ff fd5b 	bl	8008aa2 <__lo0bits>
 8008fec:	9b01      	ldr	r3, [sp, #4]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	6163      	str	r3, [r4, #20]
 8008ff2:	3020      	adds	r0, #32
 8008ff4:	e7e7      	b.n	8008fc6 <__d2b+0x62>
 8008ff6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008ffa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ffe:	6030      	str	r0, [r6, #0]
 8009000:	6918      	ldr	r0, [r3, #16]
 8009002:	f7ff fd2f 	bl	8008a64 <__hi0bits>
 8009006:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800900a:	e7e4      	b.n	8008fd6 <__d2b+0x72>
 800900c:	08009c8e 	.word	0x08009c8e
 8009010:	08009c9f 	.word	0x08009c9f

08009014 <__ssputs_r>:
 8009014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009018:	461f      	mov	r7, r3
 800901a:	688e      	ldr	r6, [r1, #8]
 800901c:	4682      	mov	sl, r0
 800901e:	42be      	cmp	r6, r7
 8009020:	460c      	mov	r4, r1
 8009022:	4690      	mov	r8, r2
 8009024:	680b      	ldr	r3, [r1, #0]
 8009026:	d82d      	bhi.n	8009084 <__ssputs_r+0x70>
 8009028:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800902c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009030:	d026      	beq.n	8009080 <__ssputs_r+0x6c>
 8009032:	6965      	ldr	r5, [r4, #20]
 8009034:	6909      	ldr	r1, [r1, #16]
 8009036:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800903a:	eba3 0901 	sub.w	r9, r3, r1
 800903e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009042:	1c7b      	adds	r3, r7, #1
 8009044:	444b      	add	r3, r9
 8009046:	106d      	asrs	r5, r5, #1
 8009048:	429d      	cmp	r5, r3
 800904a:	bf38      	it	cc
 800904c:	461d      	movcc	r5, r3
 800904e:	0553      	lsls	r3, r2, #21
 8009050:	d527      	bpl.n	80090a2 <__ssputs_r+0x8e>
 8009052:	4629      	mov	r1, r5
 8009054:	f7ff fbd2 	bl	80087fc <_malloc_r>
 8009058:	4606      	mov	r6, r0
 800905a:	b360      	cbz	r0, 80090b6 <__ssputs_r+0xa2>
 800905c:	464a      	mov	r2, r9
 800905e:	6921      	ldr	r1, [r4, #16]
 8009060:	f7fe fcf9 	bl	8007a56 <memcpy>
 8009064:	89a3      	ldrh	r3, [r4, #12]
 8009066:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800906a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800906e:	81a3      	strh	r3, [r4, #12]
 8009070:	6126      	str	r6, [r4, #16]
 8009072:	444e      	add	r6, r9
 8009074:	6026      	str	r6, [r4, #0]
 8009076:	463e      	mov	r6, r7
 8009078:	6165      	str	r5, [r4, #20]
 800907a:	eba5 0509 	sub.w	r5, r5, r9
 800907e:	60a5      	str	r5, [r4, #8]
 8009080:	42be      	cmp	r6, r7
 8009082:	d900      	bls.n	8009086 <__ssputs_r+0x72>
 8009084:	463e      	mov	r6, r7
 8009086:	4632      	mov	r2, r6
 8009088:	4641      	mov	r1, r8
 800908a:	6820      	ldr	r0, [r4, #0]
 800908c:	f000 f9c2 	bl	8009414 <memmove>
 8009090:	2000      	movs	r0, #0
 8009092:	68a3      	ldr	r3, [r4, #8]
 8009094:	1b9b      	subs	r3, r3, r6
 8009096:	60a3      	str	r3, [r4, #8]
 8009098:	6823      	ldr	r3, [r4, #0]
 800909a:	4433      	add	r3, r6
 800909c:	6023      	str	r3, [r4, #0]
 800909e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090a2:	462a      	mov	r2, r5
 80090a4:	f000 fa24 	bl	80094f0 <_realloc_r>
 80090a8:	4606      	mov	r6, r0
 80090aa:	2800      	cmp	r0, #0
 80090ac:	d1e0      	bne.n	8009070 <__ssputs_r+0x5c>
 80090ae:	4650      	mov	r0, sl
 80090b0:	6921      	ldr	r1, [r4, #16]
 80090b2:	f7ff fb31 	bl	8008718 <_free_r>
 80090b6:	230c      	movs	r3, #12
 80090b8:	f8ca 3000 	str.w	r3, [sl]
 80090bc:	89a3      	ldrh	r3, [r4, #12]
 80090be:	f04f 30ff 	mov.w	r0, #4294967295
 80090c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090c6:	81a3      	strh	r3, [r4, #12]
 80090c8:	e7e9      	b.n	800909e <__ssputs_r+0x8a>
	...

080090cc <_svfiprintf_r>:
 80090cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090d0:	4698      	mov	r8, r3
 80090d2:	898b      	ldrh	r3, [r1, #12]
 80090d4:	4607      	mov	r7, r0
 80090d6:	061b      	lsls	r3, r3, #24
 80090d8:	460d      	mov	r5, r1
 80090da:	4614      	mov	r4, r2
 80090dc:	b09d      	sub	sp, #116	@ 0x74
 80090de:	d510      	bpl.n	8009102 <_svfiprintf_r+0x36>
 80090e0:	690b      	ldr	r3, [r1, #16]
 80090e2:	b973      	cbnz	r3, 8009102 <_svfiprintf_r+0x36>
 80090e4:	2140      	movs	r1, #64	@ 0x40
 80090e6:	f7ff fb89 	bl	80087fc <_malloc_r>
 80090ea:	6028      	str	r0, [r5, #0]
 80090ec:	6128      	str	r0, [r5, #16]
 80090ee:	b930      	cbnz	r0, 80090fe <_svfiprintf_r+0x32>
 80090f0:	230c      	movs	r3, #12
 80090f2:	603b      	str	r3, [r7, #0]
 80090f4:	f04f 30ff 	mov.w	r0, #4294967295
 80090f8:	b01d      	add	sp, #116	@ 0x74
 80090fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090fe:	2340      	movs	r3, #64	@ 0x40
 8009100:	616b      	str	r3, [r5, #20]
 8009102:	2300      	movs	r3, #0
 8009104:	9309      	str	r3, [sp, #36]	@ 0x24
 8009106:	2320      	movs	r3, #32
 8009108:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800910c:	2330      	movs	r3, #48	@ 0x30
 800910e:	f04f 0901 	mov.w	r9, #1
 8009112:	f8cd 800c 	str.w	r8, [sp, #12]
 8009116:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80092b0 <_svfiprintf_r+0x1e4>
 800911a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800911e:	4623      	mov	r3, r4
 8009120:	469a      	mov	sl, r3
 8009122:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009126:	b10a      	cbz	r2, 800912c <_svfiprintf_r+0x60>
 8009128:	2a25      	cmp	r2, #37	@ 0x25
 800912a:	d1f9      	bne.n	8009120 <_svfiprintf_r+0x54>
 800912c:	ebba 0b04 	subs.w	fp, sl, r4
 8009130:	d00b      	beq.n	800914a <_svfiprintf_r+0x7e>
 8009132:	465b      	mov	r3, fp
 8009134:	4622      	mov	r2, r4
 8009136:	4629      	mov	r1, r5
 8009138:	4638      	mov	r0, r7
 800913a:	f7ff ff6b 	bl	8009014 <__ssputs_r>
 800913e:	3001      	adds	r0, #1
 8009140:	f000 80a7 	beq.w	8009292 <_svfiprintf_r+0x1c6>
 8009144:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009146:	445a      	add	r2, fp
 8009148:	9209      	str	r2, [sp, #36]	@ 0x24
 800914a:	f89a 3000 	ldrb.w	r3, [sl]
 800914e:	2b00      	cmp	r3, #0
 8009150:	f000 809f 	beq.w	8009292 <_svfiprintf_r+0x1c6>
 8009154:	2300      	movs	r3, #0
 8009156:	f04f 32ff 	mov.w	r2, #4294967295
 800915a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800915e:	f10a 0a01 	add.w	sl, sl, #1
 8009162:	9304      	str	r3, [sp, #16]
 8009164:	9307      	str	r3, [sp, #28]
 8009166:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800916a:	931a      	str	r3, [sp, #104]	@ 0x68
 800916c:	4654      	mov	r4, sl
 800916e:	2205      	movs	r2, #5
 8009170:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009174:	484e      	ldr	r0, [pc, #312]	@ (80092b0 <_svfiprintf_r+0x1e4>)
 8009176:	f7fe fc60 	bl	8007a3a <memchr>
 800917a:	9a04      	ldr	r2, [sp, #16]
 800917c:	b9d8      	cbnz	r0, 80091b6 <_svfiprintf_r+0xea>
 800917e:	06d0      	lsls	r0, r2, #27
 8009180:	bf44      	itt	mi
 8009182:	2320      	movmi	r3, #32
 8009184:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009188:	0711      	lsls	r1, r2, #28
 800918a:	bf44      	itt	mi
 800918c:	232b      	movmi	r3, #43	@ 0x2b
 800918e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009192:	f89a 3000 	ldrb.w	r3, [sl]
 8009196:	2b2a      	cmp	r3, #42	@ 0x2a
 8009198:	d015      	beq.n	80091c6 <_svfiprintf_r+0xfa>
 800919a:	4654      	mov	r4, sl
 800919c:	2000      	movs	r0, #0
 800919e:	f04f 0c0a 	mov.w	ip, #10
 80091a2:	9a07      	ldr	r2, [sp, #28]
 80091a4:	4621      	mov	r1, r4
 80091a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091aa:	3b30      	subs	r3, #48	@ 0x30
 80091ac:	2b09      	cmp	r3, #9
 80091ae:	d94b      	bls.n	8009248 <_svfiprintf_r+0x17c>
 80091b0:	b1b0      	cbz	r0, 80091e0 <_svfiprintf_r+0x114>
 80091b2:	9207      	str	r2, [sp, #28]
 80091b4:	e014      	b.n	80091e0 <_svfiprintf_r+0x114>
 80091b6:	eba0 0308 	sub.w	r3, r0, r8
 80091ba:	fa09 f303 	lsl.w	r3, r9, r3
 80091be:	4313      	orrs	r3, r2
 80091c0:	46a2      	mov	sl, r4
 80091c2:	9304      	str	r3, [sp, #16]
 80091c4:	e7d2      	b.n	800916c <_svfiprintf_r+0xa0>
 80091c6:	9b03      	ldr	r3, [sp, #12]
 80091c8:	1d19      	adds	r1, r3, #4
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	9103      	str	r1, [sp, #12]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	bfbb      	ittet	lt
 80091d2:	425b      	neglt	r3, r3
 80091d4:	f042 0202 	orrlt.w	r2, r2, #2
 80091d8:	9307      	strge	r3, [sp, #28]
 80091da:	9307      	strlt	r3, [sp, #28]
 80091dc:	bfb8      	it	lt
 80091de:	9204      	strlt	r2, [sp, #16]
 80091e0:	7823      	ldrb	r3, [r4, #0]
 80091e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80091e4:	d10a      	bne.n	80091fc <_svfiprintf_r+0x130>
 80091e6:	7863      	ldrb	r3, [r4, #1]
 80091e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80091ea:	d132      	bne.n	8009252 <_svfiprintf_r+0x186>
 80091ec:	9b03      	ldr	r3, [sp, #12]
 80091ee:	3402      	adds	r4, #2
 80091f0:	1d1a      	adds	r2, r3, #4
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	9203      	str	r2, [sp, #12]
 80091f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091fa:	9305      	str	r3, [sp, #20]
 80091fc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80092b4 <_svfiprintf_r+0x1e8>
 8009200:	2203      	movs	r2, #3
 8009202:	4650      	mov	r0, sl
 8009204:	7821      	ldrb	r1, [r4, #0]
 8009206:	f7fe fc18 	bl	8007a3a <memchr>
 800920a:	b138      	cbz	r0, 800921c <_svfiprintf_r+0x150>
 800920c:	2240      	movs	r2, #64	@ 0x40
 800920e:	9b04      	ldr	r3, [sp, #16]
 8009210:	eba0 000a 	sub.w	r0, r0, sl
 8009214:	4082      	lsls	r2, r0
 8009216:	4313      	orrs	r3, r2
 8009218:	3401      	adds	r4, #1
 800921a:	9304      	str	r3, [sp, #16]
 800921c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009220:	2206      	movs	r2, #6
 8009222:	4825      	ldr	r0, [pc, #148]	@ (80092b8 <_svfiprintf_r+0x1ec>)
 8009224:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009228:	f7fe fc07 	bl	8007a3a <memchr>
 800922c:	2800      	cmp	r0, #0
 800922e:	d036      	beq.n	800929e <_svfiprintf_r+0x1d2>
 8009230:	4b22      	ldr	r3, [pc, #136]	@ (80092bc <_svfiprintf_r+0x1f0>)
 8009232:	bb1b      	cbnz	r3, 800927c <_svfiprintf_r+0x1b0>
 8009234:	9b03      	ldr	r3, [sp, #12]
 8009236:	3307      	adds	r3, #7
 8009238:	f023 0307 	bic.w	r3, r3, #7
 800923c:	3308      	adds	r3, #8
 800923e:	9303      	str	r3, [sp, #12]
 8009240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009242:	4433      	add	r3, r6
 8009244:	9309      	str	r3, [sp, #36]	@ 0x24
 8009246:	e76a      	b.n	800911e <_svfiprintf_r+0x52>
 8009248:	460c      	mov	r4, r1
 800924a:	2001      	movs	r0, #1
 800924c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009250:	e7a8      	b.n	80091a4 <_svfiprintf_r+0xd8>
 8009252:	2300      	movs	r3, #0
 8009254:	f04f 0c0a 	mov.w	ip, #10
 8009258:	4619      	mov	r1, r3
 800925a:	3401      	adds	r4, #1
 800925c:	9305      	str	r3, [sp, #20]
 800925e:	4620      	mov	r0, r4
 8009260:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009264:	3a30      	subs	r2, #48	@ 0x30
 8009266:	2a09      	cmp	r2, #9
 8009268:	d903      	bls.n	8009272 <_svfiprintf_r+0x1a6>
 800926a:	2b00      	cmp	r3, #0
 800926c:	d0c6      	beq.n	80091fc <_svfiprintf_r+0x130>
 800926e:	9105      	str	r1, [sp, #20]
 8009270:	e7c4      	b.n	80091fc <_svfiprintf_r+0x130>
 8009272:	4604      	mov	r4, r0
 8009274:	2301      	movs	r3, #1
 8009276:	fb0c 2101 	mla	r1, ip, r1, r2
 800927a:	e7f0      	b.n	800925e <_svfiprintf_r+0x192>
 800927c:	ab03      	add	r3, sp, #12
 800927e:	9300      	str	r3, [sp, #0]
 8009280:	462a      	mov	r2, r5
 8009282:	4638      	mov	r0, r7
 8009284:	4b0e      	ldr	r3, [pc, #56]	@ (80092c0 <_svfiprintf_r+0x1f4>)
 8009286:	a904      	add	r1, sp, #16
 8009288:	f7fd fe40 	bl	8006f0c <_printf_float>
 800928c:	1c42      	adds	r2, r0, #1
 800928e:	4606      	mov	r6, r0
 8009290:	d1d6      	bne.n	8009240 <_svfiprintf_r+0x174>
 8009292:	89ab      	ldrh	r3, [r5, #12]
 8009294:	065b      	lsls	r3, r3, #25
 8009296:	f53f af2d 	bmi.w	80090f4 <_svfiprintf_r+0x28>
 800929a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800929c:	e72c      	b.n	80090f8 <_svfiprintf_r+0x2c>
 800929e:	ab03      	add	r3, sp, #12
 80092a0:	9300      	str	r3, [sp, #0]
 80092a2:	462a      	mov	r2, r5
 80092a4:	4638      	mov	r0, r7
 80092a6:	4b06      	ldr	r3, [pc, #24]	@ (80092c0 <_svfiprintf_r+0x1f4>)
 80092a8:	a904      	add	r1, sp, #16
 80092aa:	f7fe f8cd 	bl	8007448 <_printf_i>
 80092ae:	e7ed      	b.n	800928c <_svfiprintf_r+0x1c0>
 80092b0:	08009df8 	.word	0x08009df8
 80092b4:	08009dfe 	.word	0x08009dfe
 80092b8:	08009e02 	.word	0x08009e02
 80092bc:	08006f0d 	.word	0x08006f0d
 80092c0:	08009015 	.word	0x08009015

080092c4 <__sflush_r>:
 80092c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80092c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ca:	0716      	lsls	r6, r2, #28
 80092cc:	4605      	mov	r5, r0
 80092ce:	460c      	mov	r4, r1
 80092d0:	d454      	bmi.n	800937c <__sflush_r+0xb8>
 80092d2:	684b      	ldr	r3, [r1, #4]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	dc02      	bgt.n	80092de <__sflush_r+0x1a>
 80092d8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80092da:	2b00      	cmp	r3, #0
 80092dc:	dd48      	ble.n	8009370 <__sflush_r+0xac>
 80092de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092e0:	2e00      	cmp	r6, #0
 80092e2:	d045      	beq.n	8009370 <__sflush_r+0xac>
 80092e4:	2300      	movs	r3, #0
 80092e6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80092ea:	682f      	ldr	r7, [r5, #0]
 80092ec:	6a21      	ldr	r1, [r4, #32]
 80092ee:	602b      	str	r3, [r5, #0]
 80092f0:	d030      	beq.n	8009354 <__sflush_r+0x90>
 80092f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80092f4:	89a3      	ldrh	r3, [r4, #12]
 80092f6:	0759      	lsls	r1, r3, #29
 80092f8:	d505      	bpl.n	8009306 <__sflush_r+0x42>
 80092fa:	6863      	ldr	r3, [r4, #4]
 80092fc:	1ad2      	subs	r2, r2, r3
 80092fe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009300:	b10b      	cbz	r3, 8009306 <__sflush_r+0x42>
 8009302:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009304:	1ad2      	subs	r2, r2, r3
 8009306:	2300      	movs	r3, #0
 8009308:	4628      	mov	r0, r5
 800930a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800930c:	6a21      	ldr	r1, [r4, #32]
 800930e:	47b0      	blx	r6
 8009310:	1c43      	adds	r3, r0, #1
 8009312:	89a3      	ldrh	r3, [r4, #12]
 8009314:	d106      	bne.n	8009324 <__sflush_r+0x60>
 8009316:	6829      	ldr	r1, [r5, #0]
 8009318:	291d      	cmp	r1, #29
 800931a:	d82b      	bhi.n	8009374 <__sflush_r+0xb0>
 800931c:	4a28      	ldr	r2, [pc, #160]	@ (80093c0 <__sflush_r+0xfc>)
 800931e:	410a      	asrs	r2, r1
 8009320:	07d6      	lsls	r6, r2, #31
 8009322:	d427      	bmi.n	8009374 <__sflush_r+0xb0>
 8009324:	2200      	movs	r2, #0
 8009326:	6062      	str	r2, [r4, #4]
 8009328:	6922      	ldr	r2, [r4, #16]
 800932a:	04d9      	lsls	r1, r3, #19
 800932c:	6022      	str	r2, [r4, #0]
 800932e:	d504      	bpl.n	800933a <__sflush_r+0x76>
 8009330:	1c42      	adds	r2, r0, #1
 8009332:	d101      	bne.n	8009338 <__sflush_r+0x74>
 8009334:	682b      	ldr	r3, [r5, #0]
 8009336:	b903      	cbnz	r3, 800933a <__sflush_r+0x76>
 8009338:	6560      	str	r0, [r4, #84]	@ 0x54
 800933a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800933c:	602f      	str	r7, [r5, #0]
 800933e:	b1b9      	cbz	r1, 8009370 <__sflush_r+0xac>
 8009340:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009344:	4299      	cmp	r1, r3
 8009346:	d002      	beq.n	800934e <__sflush_r+0x8a>
 8009348:	4628      	mov	r0, r5
 800934a:	f7ff f9e5 	bl	8008718 <_free_r>
 800934e:	2300      	movs	r3, #0
 8009350:	6363      	str	r3, [r4, #52]	@ 0x34
 8009352:	e00d      	b.n	8009370 <__sflush_r+0xac>
 8009354:	2301      	movs	r3, #1
 8009356:	4628      	mov	r0, r5
 8009358:	47b0      	blx	r6
 800935a:	4602      	mov	r2, r0
 800935c:	1c50      	adds	r0, r2, #1
 800935e:	d1c9      	bne.n	80092f4 <__sflush_r+0x30>
 8009360:	682b      	ldr	r3, [r5, #0]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0c6      	beq.n	80092f4 <__sflush_r+0x30>
 8009366:	2b1d      	cmp	r3, #29
 8009368:	d001      	beq.n	800936e <__sflush_r+0xaa>
 800936a:	2b16      	cmp	r3, #22
 800936c:	d11d      	bne.n	80093aa <__sflush_r+0xe6>
 800936e:	602f      	str	r7, [r5, #0]
 8009370:	2000      	movs	r0, #0
 8009372:	e021      	b.n	80093b8 <__sflush_r+0xf4>
 8009374:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009378:	b21b      	sxth	r3, r3
 800937a:	e01a      	b.n	80093b2 <__sflush_r+0xee>
 800937c:	690f      	ldr	r7, [r1, #16]
 800937e:	2f00      	cmp	r7, #0
 8009380:	d0f6      	beq.n	8009370 <__sflush_r+0xac>
 8009382:	0793      	lsls	r3, r2, #30
 8009384:	bf18      	it	ne
 8009386:	2300      	movne	r3, #0
 8009388:	680e      	ldr	r6, [r1, #0]
 800938a:	bf08      	it	eq
 800938c:	694b      	ldreq	r3, [r1, #20]
 800938e:	1bf6      	subs	r6, r6, r7
 8009390:	600f      	str	r7, [r1, #0]
 8009392:	608b      	str	r3, [r1, #8]
 8009394:	2e00      	cmp	r6, #0
 8009396:	ddeb      	ble.n	8009370 <__sflush_r+0xac>
 8009398:	4633      	mov	r3, r6
 800939a:	463a      	mov	r2, r7
 800939c:	4628      	mov	r0, r5
 800939e:	6a21      	ldr	r1, [r4, #32]
 80093a0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80093a4:	47e0      	blx	ip
 80093a6:	2800      	cmp	r0, #0
 80093a8:	dc07      	bgt.n	80093ba <__sflush_r+0xf6>
 80093aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093b2:	f04f 30ff 	mov.w	r0, #4294967295
 80093b6:	81a3      	strh	r3, [r4, #12]
 80093b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093ba:	4407      	add	r7, r0
 80093bc:	1a36      	subs	r6, r6, r0
 80093be:	e7e9      	b.n	8009394 <__sflush_r+0xd0>
 80093c0:	dfbffffe 	.word	0xdfbffffe

080093c4 <_fflush_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	690b      	ldr	r3, [r1, #16]
 80093c8:	4605      	mov	r5, r0
 80093ca:	460c      	mov	r4, r1
 80093cc:	b913      	cbnz	r3, 80093d4 <_fflush_r+0x10>
 80093ce:	2500      	movs	r5, #0
 80093d0:	4628      	mov	r0, r5
 80093d2:	bd38      	pop	{r3, r4, r5, pc}
 80093d4:	b118      	cbz	r0, 80093de <_fflush_r+0x1a>
 80093d6:	6a03      	ldr	r3, [r0, #32]
 80093d8:	b90b      	cbnz	r3, 80093de <_fflush_r+0x1a>
 80093da:	f7fe f9e1 	bl	80077a0 <__sinit>
 80093de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d0f3      	beq.n	80093ce <_fflush_r+0xa>
 80093e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80093e8:	07d0      	lsls	r0, r2, #31
 80093ea:	d404      	bmi.n	80093f6 <_fflush_r+0x32>
 80093ec:	0599      	lsls	r1, r3, #22
 80093ee:	d402      	bmi.n	80093f6 <_fflush_r+0x32>
 80093f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093f2:	f7fe fb20 	bl	8007a36 <__retarget_lock_acquire_recursive>
 80093f6:	4628      	mov	r0, r5
 80093f8:	4621      	mov	r1, r4
 80093fa:	f7ff ff63 	bl	80092c4 <__sflush_r>
 80093fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009400:	4605      	mov	r5, r0
 8009402:	07da      	lsls	r2, r3, #31
 8009404:	d4e4      	bmi.n	80093d0 <_fflush_r+0xc>
 8009406:	89a3      	ldrh	r3, [r4, #12]
 8009408:	059b      	lsls	r3, r3, #22
 800940a:	d4e1      	bmi.n	80093d0 <_fflush_r+0xc>
 800940c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800940e:	f7fe fb13 	bl	8007a38 <__retarget_lock_release_recursive>
 8009412:	e7dd      	b.n	80093d0 <_fflush_r+0xc>

08009414 <memmove>:
 8009414:	4288      	cmp	r0, r1
 8009416:	b510      	push	{r4, lr}
 8009418:	eb01 0402 	add.w	r4, r1, r2
 800941c:	d902      	bls.n	8009424 <memmove+0x10>
 800941e:	4284      	cmp	r4, r0
 8009420:	4623      	mov	r3, r4
 8009422:	d807      	bhi.n	8009434 <memmove+0x20>
 8009424:	1e43      	subs	r3, r0, #1
 8009426:	42a1      	cmp	r1, r4
 8009428:	d008      	beq.n	800943c <memmove+0x28>
 800942a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800942e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009432:	e7f8      	b.n	8009426 <memmove+0x12>
 8009434:	4601      	mov	r1, r0
 8009436:	4402      	add	r2, r0
 8009438:	428a      	cmp	r2, r1
 800943a:	d100      	bne.n	800943e <memmove+0x2a>
 800943c:	bd10      	pop	{r4, pc}
 800943e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009442:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009446:	e7f7      	b.n	8009438 <memmove+0x24>

08009448 <_sbrk_r>:
 8009448:	b538      	push	{r3, r4, r5, lr}
 800944a:	2300      	movs	r3, #0
 800944c:	4d05      	ldr	r5, [pc, #20]	@ (8009464 <_sbrk_r+0x1c>)
 800944e:	4604      	mov	r4, r0
 8009450:	4608      	mov	r0, r1
 8009452:	602b      	str	r3, [r5, #0]
 8009454:	f7f8 ff9a 	bl	800238c <_sbrk>
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	d102      	bne.n	8009462 <_sbrk_r+0x1a>
 800945c:	682b      	ldr	r3, [r5, #0]
 800945e:	b103      	cbz	r3, 8009462 <_sbrk_r+0x1a>
 8009460:	6023      	str	r3, [r4, #0]
 8009462:	bd38      	pop	{r3, r4, r5, pc}
 8009464:	2000047c 	.word	0x2000047c

08009468 <__assert_func>:
 8009468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800946a:	4614      	mov	r4, r2
 800946c:	461a      	mov	r2, r3
 800946e:	4b09      	ldr	r3, [pc, #36]	@ (8009494 <__assert_func+0x2c>)
 8009470:	4605      	mov	r5, r0
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	68d8      	ldr	r0, [r3, #12]
 8009476:	b954      	cbnz	r4, 800948e <__assert_func+0x26>
 8009478:	4b07      	ldr	r3, [pc, #28]	@ (8009498 <__assert_func+0x30>)
 800947a:	461c      	mov	r4, r3
 800947c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009480:	9100      	str	r1, [sp, #0]
 8009482:	462b      	mov	r3, r5
 8009484:	4905      	ldr	r1, [pc, #20]	@ (800949c <__assert_func+0x34>)
 8009486:	f000 f86f 	bl	8009568 <fiprintf>
 800948a:	f000 f87f 	bl	800958c <abort>
 800948e:	4b04      	ldr	r3, [pc, #16]	@ (80094a0 <__assert_func+0x38>)
 8009490:	e7f4      	b.n	800947c <__assert_func+0x14>
 8009492:	bf00      	nop
 8009494:	2000001c 	.word	0x2000001c
 8009498:	08009e4e 	.word	0x08009e4e
 800949c:	08009e20 	.word	0x08009e20
 80094a0:	08009e13 	.word	0x08009e13

080094a4 <_calloc_r>:
 80094a4:	b570      	push	{r4, r5, r6, lr}
 80094a6:	fba1 5402 	umull	r5, r4, r1, r2
 80094aa:	b93c      	cbnz	r4, 80094bc <_calloc_r+0x18>
 80094ac:	4629      	mov	r1, r5
 80094ae:	f7ff f9a5 	bl	80087fc <_malloc_r>
 80094b2:	4606      	mov	r6, r0
 80094b4:	b928      	cbnz	r0, 80094c2 <_calloc_r+0x1e>
 80094b6:	2600      	movs	r6, #0
 80094b8:	4630      	mov	r0, r6
 80094ba:	bd70      	pop	{r4, r5, r6, pc}
 80094bc:	220c      	movs	r2, #12
 80094be:	6002      	str	r2, [r0, #0]
 80094c0:	e7f9      	b.n	80094b6 <_calloc_r+0x12>
 80094c2:	462a      	mov	r2, r5
 80094c4:	4621      	mov	r1, r4
 80094c6:	f7fe fa38 	bl	800793a <memset>
 80094ca:	e7f5      	b.n	80094b8 <_calloc_r+0x14>

080094cc <__ascii_mbtowc>:
 80094cc:	b082      	sub	sp, #8
 80094ce:	b901      	cbnz	r1, 80094d2 <__ascii_mbtowc+0x6>
 80094d0:	a901      	add	r1, sp, #4
 80094d2:	b142      	cbz	r2, 80094e6 <__ascii_mbtowc+0x1a>
 80094d4:	b14b      	cbz	r3, 80094ea <__ascii_mbtowc+0x1e>
 80094d6:	7813      	ldrb	r3, [r2, #0]
 80094d8:	600b      	str	r3, [r1, #0]
 80094da:	7812      	ldrb	r2, [r2, #0]
 80094dc:	1e10      	subs	r0, r2, #0
 80094de:	bf18      	it	ne
 80094e0:	2001      	movne	r0, #1
 80094e2:	b002      	add	sp, #8
 80094e4:	4770      	bx	lr
 80094e6:	4610      	mov	r0, r2
 80094e8:	e7fb      	b.n	80094e2 <__ascii_mbtowc+0x16>
 80094ea:	f06f 0001 	mvn.w	r0, #1
 80094ee:	e7f8      	b.n	80094e2 <__ascii_mbtowc+0x16>

080094f0 <_realloc_r>:
 80094f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094f4:	4680      	mov	r8, r0
 80094f6:	4615      	mov	r5, r2
 80094f8:	460c      	mov	r4, r1
 80094fa:	b921      	cbnz	r1, 8009506 <_realloc_r+0x16>
 80094fc:	4611      	mov	r1, r2
 80094fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009502:	f7ff b97b 	b.w	80087fc <_malloc_r>
 8009506:	b92a      	cbnz	r2, 8009514 <_realloc_r+0x24>
 8009508:	f7ff f906 	bl	8008718 <_free_r>
 800950c:	2400      	movs	r4, #0
 800950e:	4620      	mov	r0, r4
 8009510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009514:	f000 f841 	bl	800959a <_malloc_usable_size_r>
 8009518:	4285      	cmp	r5, r0
 800951a:	4606      	mov	r6, r0
 800951c:	d802      	bhi.n	8009524 <_realloc_r+0x34>
 800951e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009522:	d8f4      	bhi.n	800950e <_realloc_r+0x1e>
 8009524:	4629      	mov	r1, r5
 8009526:	4640      	mov	r0, r8
 8009528:	f7ff f968 	bl	80087fc <_malloc_r>
 800952c:	4607      	mov	r7, r0
 800952e:	2800      	cmp	r0, #0
 8009530:	d0ec      	beq.n	800950c <_realloc_r+0x1c>
 8009532:	42b5      	cmp	r5, r6
 8009534:	462a      	mov	r2, r5
 8009536:	4621      	mov	r1, r4
 8009538:	bf28      	it	cs
 800953a:	4632      	movcs	r2, r6
 800953c:	f7fe fa8b 	bl	8007a56 <memcpy>
 8009540:	4621      	mov	r1, r4
 8009542:	4640      	mov	r0, r8
 8009544:	f7ff f8e8 	bl	8008718 <_free_r>
 8009548:	463c      	mov	r4, r7
 800954a:	e7e0      	b.n	800950e <_realloc_r+0x1e>

0800954c <__ascii_wctomb>:
 800954c:	4603      	mov	r3, r0
 800954e:	4608      	mov	r0, r1
 8009550:	b141      	cbz	r1, 8009564 <__ascii_wctomb+0x18>
 8009552:	2aff      	cmp	r2, #255	@ 0xff
 8009554:	d904      	bls.n	8009560 <__ascii_wctomb+0x14>
 8009556:	228a      	movs	r2, #138	@ 0x8a
 8009558:	f04f 30ff 	mov.w	r0, #4294967295
 800955c:	601a      	str	r2, [r3, #0]
 800955e:	4770      	bx	lr
 8009560:	2001      	movs	r0, #1
 8009562:	700a      	strb	r2, [r1, #0]
 8009564:	4770      	bx	lr
	...

08009568 <fiprintf>:
 8009568:	b40e      	push	{r1, r2, r3}
 800956a:	b503      	push	{r0, r1, lr}
 800956c:	4601      	mov	r1, r0
 800956e:	ab03      	add	r3, sp, #12
 8009570:	4805      	ldr	r0, [pc, #20]	@ (8009588 <fiprintf+0x20>)
 8009572:	f853 2b04 	ldr.w	r2, [r3], #4
 8009576:	6800      	ldr	r0, [r0, #0]
 8009578:	9301      	str	r3, [sp, #4]
 800957a:	f000 f83d 	bl	80095f8 <_vfiprintf_r>
 800957e:	b002      	add	sp, #8
 8009580:	f85d eb04 	ldr.w	lr, [sp], #4
 8009584:	b003      	add	sp, #12
 8009586:	4770      	bx	lr
 8009588:	2000001c 	.word	0x2000001c

0800958c <abort>:
 800958c:	2006      	movs	r0, #6
 800958e:	b508      	push	{r3, lr}
 8009590:	f000 fa06 	bl	80099a0 <raise>
 8009594:	2001      	movs	r0, #1
 8009596:	f7f8 fe84 	bl	80022a2 <_exit>

0800959a <_malloc_usable_size_r>:
 800959a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800959e:	1f18      	subs	r0, r3, #4
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	bfbc      	itt	lt
 80095a4:	580b      	ldrlt	r3, [r1, r0]
 80095a6:	18c0      	addlt	r0, r0, r3
 80095a8:	4770      	bx	lr

080095aa <__sfputc_r>:
 80095aa:	6893      	ldr	r3, [r2, #8]
 80095ac:	b410      	push	{r4}
 80095ae:	3b01      	subs	r3, #1
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	6093      	str	r3, [r2, #8]
 80095b4:	da07      	bge.n	80095c6 <__sfputc_r+0x1c>
 80095b6:	6994      	ldr	r4, [r2, #24]
 80095b8:	42a3      	cmp	r3, r4
 80095ba:	db01      	blt.n	80095c0 <__sfputc_r+0x16>
 80095bc:	290a      	cmp	r1, #10
 80095be:	d102      	bne.n	80095c6 <__sfputc_r+0x1c>
 80095c0:	bc10      	pop	{r4}
 80095c2:	f000 b931 	b.w	8009828 <__swbuf_r>
 80095c6:	6813      	ldr	r3, [r2, #0]
 80095c8:	1c58      	adds	r0, r3, #1
 80095ca:	6010      	str	r0, [r2, #0]
 80095cc:	7019      	strb	r1, [r3, #0]
 80095ce:	4608      	mov	r0, r1
 80095d0:	bc10      	pop	{r4}
 80095d2:	4770      	bx	lr

080095d4 <__sfputs_r>:
 80095d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095d6:	4606      	mov	r6, r0
 80095d8:	460f      	mov	r7, r1
 80095da:	4614      	mov	r4, r2
 80095dc:	18d5      	adds	r5, r2, r3
 80095de:	42ac      	cmp	r4, r5
 80095e0:	d101      	bne.n	80095e6 <__sfputs_r+0x12>
 80095e2:	2000      	movs	r0, #0
 80095e4:	e007      	b.n	80095f6 <__sfputs_r+0x22>
 80095e6:	463a      	mov	r2, r7
 80095e8:	4630      	mov	r0, r6
 80095ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095ee:	f7ff ffdc 	bl	80095aa <__sfputc_r>
 80095f2:	1c43      	adds	r3, r0, #1
 80095f4:	d1f3      	bne.n	80095de <__sfputs_r+0xa>
 80095f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080095f8 <_vfiprintf_r>:
 80095f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fc:	460d      	mov	r5, r1
 80095fe:	4614      	mov	r4, r2
 8009600:	4698      	mov	r8, r3
 8009602:	4606      	mov	r6, r0
 8009604:	b09d      	sub	sp, #116	@ 0x74
 8009606:	b118      	cbz	r0, 8009610 <_vfiprintf_r+0x18>
 8009608:	6a03      	ldr	r3, [r0, #32]
 800960a:	b90b      	cbnz	r3, 8009610 <_vfiprintf_r+0x18>
 800960c:	f7fe f8c8 	bl	80077a0 <__sinit>
 8009610:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009612:	07d9      	lsls	r1, r3, #31
 8009614:	d405      	bmi.n	8009622 <_vfiprintf_r+0x2a>
 8009616:	89ab      	ldrh	r3, [r5, #12]
 8009618:	059a      	lsls	r2, r3, #22
 800961a:	d402      	bmi.n	8009622 <_vfiprintf_r+0x2a>
 800961c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800961e:	f7fe fa0a 	bl	8007a36 <__retarget_lock_acquire_recursive>
 8009622:	89ab      	ldrh	r3, [r5, #12]
 8009624:	071b      	lsls	r3, r3, #28
 8009626:	d501      	bpl.n	800962c <_vfiprintf_r+0x34>
 8009628:	692b      	ldr	r3, [r5, #16]
 800962a:	b99b      	cbnz	r3, 8009654 <_vfiprintf_r+0x5c>
 800962c:	4629      	mov	r1, r5
 800962e:	4630      	mov	r0, r6
 8009630:	f000 f938 	bl	80098a4 <__swsetup_r>
 8009634:	b170      	cbz	r0, 8009654 <_vfiprintf_r+0x5c>
 8009636:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009638:	07dc      	lsls	r4, r3, #31
 800963a:	d504      	bpl.n	8009646 <_vfiprintf_r+0x4e>
 800963c:	f04f 30ff 	mov.w	r0, #4294967295
 8009640:	b01d      	add	sp, #116	@ 0x74
 8009642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009646:	89ab      	ldrh	r3, [r5, #12]
 8009648:	0598      	lsls	r0, r3, #22
 800964a:	d4f7      	bmi.n	800963c <_vfiprintf_r+0x44>
 800964c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800964e:	f7fe f9f3 	bl	8007a38 <__retarget_lock_release_recursive>
 8009652:	e7f3      	b.n	800963c <_vfiprintf_r+0x44>
 8009654:	2300      	movs	r3, #0
 8009656:	9309      	str	r3, [sp, #36]	@ 0x24
 8009658:	2320      	movs	r3, #32
 800965a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800965e:	2330      	movs	r3, #48	@ 0x30
 8009660:	f04f 0901 	mov.w	r9, #1
 8009664:	f8cd 800c 	str.w	r8, [sp, #12]
 8009668:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009814 <_vfiprintf_r+0x21c>
 800966c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009670:	4623      	mov	r3, r4
 8009672:	469a      	mov	sl, r3
 8009674:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009678:	b10a      	cbz	r2, 800967e <_vfiprintf_r+0x86>
 800967a:	2a25      	cmp	r2, #37	@ 0x25
 800967c:	d1f9      	bne.n	8009672 <_vfiprintf_r+0x7a>
 800967e:	ebba 0b04 	subs.w	fp, sl, r4
 8009682:	d00b      	beq.n	800969c <_vfiprintf_r+0xa4>
 8009684:	465b      	mov	r3, fp
 8009686:	4622      	mov	r2, r4
 8009688:	4629      	mov	r1, r5
 800968a:	4630      	mov	r0, r6
 800968c:	f7ff ffa2 	bl	80095d4 <__sfputs_r>
 8009690:	3001      	adds	r0, #1
 8009692:	f000 80a7 	beq.w	80097e4 <_vfiprintf_r+0x1ec>
 8009696:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009698:	445a      	add	r2, fp
 800969a:	9209      	str	r2, [sp, #36]	@ 0x24
 800969c:	f89a 3000 	ldrb.w	r3, [sl]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	f000 809f 	beq.w	80097e4 <_vfiprintf_r+0x1ec>
 80096a6:	2300      	movs	r3, #0
 80096a8:	f04f 32ff 	mov.w	r2, #4294967295
 80096ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096b0:	f10a 0a01 	add.w	sl, sl, #1
 80096b4:	9304      	str	r3, [sp, #16]
 80096b6:	9307      	str	r3, [sp, #28]
 80096b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80096be:	4654      	mov	r4, sl
 80096c0:	2205      	movs	r2, #5
 80096c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096c6:	4853      	ldr	r0, [pc, #332]	@ (8009814 <_vfiprintf_r+0x21c>)
 80096c8:	f7fe f9b7 	bl	8007a3a <memchr>
 80096cc:	9a04      	ldr	r2, [sp, #16]
 80096ce:	b9d8      	cbnz	r0, 8009708 <_vfiprintf_r+0x110>
 80096d0:	06d1      	lsls	r1, r2, #27
 80096d2:	bf44      	itt	mi
 80096d4:	2320      	movmi	r3, #32
 80096d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096da:	0713      	lsls	r3, r2, #28
 80096dc:	bf44      	itt	mi
 80096de:	232b      	movmi	r3, #43	@ 0x2b
 80096e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80096e4:	f89a 3000 	ldrb.w	r3, [sl]
 80096e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80096ea:	d015      	beq.n	8009718 <_vfiprintf_r+0x120>
 80096ec:	4654      	mov	r4, sl
 80096ee:	2000      	movs	r0, #0
 80096f0:	f04f 0c0a 	mov.w	ip, #10
 80096f4:	9a07      	ldr	r2, [sp, #28]
 80096f6:	4621      	mov	r1, r4
 80096f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096fc:	3b30      	subs	r3, #48	@ 0x30
 80096fe:	2b09      	cmp	r3, #9
 8009700:	d94b      	bls.n	800979a <_vfiprintf_r+0x1a2>
 8009702:	b1b0      	cbz	r0, 8009732 <_vfiprintf_r+0x13a>
 8009704:	9207      	str	r2, [sp, #28]
 8009706:	e014      	b.n	8009732 <_vfiprintf_r+0x13a>
 8009708:	eba0 0308 	sub.w	r3, r0, r8
 800970c:	fa09 f303 	lsl.w	r3, r9, r3
 8009710:	4313      	orrs	r3, r2
 8009712:	46a2      	mov	sl, r4
 8009714:	9304      	str	r3, [sp, #16]
 8009716:	e7d2      	b.n	80096be <_vfiprintf_r+0xc6>
 8009718:	9b03      	ldr	r3, [sp, #12]
 800971a:	1d19      	adds	r1, r3, #4
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	9103      	str	r1, [sp, #12]
 8009720:	2b00      	cmp	r3, #0
 8009722:	bfbb      	ittet	lt
 8009724:	425b      	neglt	r3, r3
 8009726:	f042 0202 	orrlt.w	r2, r2, #2
 800972a:	9307      	strge	r3, [sp, #28]
 800972c:	9307      	strlt	r3, [sp, #28]
 800972e:	bfb8      	it	lt
 8009730:	9204      	strlt	r2, [sp, #16]
 8009732:	7823      	ldrb	r3, [r4, #0]
 8009734:	2b2e      	cmp	r3, #46	@ 0x2e
 8009736:	d10a      	bne.n	800974e <_vfiprintf_r+0x156>
 8009738:	7863      	ldrb	r3, [r4, #1]
 800973a:	2b2a      	cmp	r3, #42	@ 0x2a
 800973c:	d132      	bne.n	80097a4 <_vfiprintf_r+0x1ac>
 800973e:	9b03      	ldr	r3, [sp, #12]
 8009740:	3402      	adds	r4, #2
 8009742:	1d1a      	adds	r2, r3, #4
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	9203      	str	r2, [sp, #12]
 8009748:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800974c:	9305      	str	r3, [sp, #20]
 800974e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009818 <_vfiprintf_r+0x220>
 8009752:	2203      	movs	r2, #3
 8009754:	4650      	mov	r0, sl
 8009756:	7821      	ldrb	r1, [r4, #0]
 8009758:	f7fe f96f 	bl	8007a3a <memchr>
 800975c:	b138      	cbz	r0, 800976e <_vfiprintf_r+0x176>
 800975e:	2240      	movs	r2, #64	@ 0x40
 8009760:	9b04      	ldr	r3, [sp, #16]
 8009762:	eba0 000a 	sub.w	r0, r0, sl
 8009766:	4082      	lsls	r2, r0
 8009768:	4313      	orrs	r3, r2
 800976a:	3401      	adds	r4, #1
 800976c:	9304      	str	r3, [sp, #16]
 800976e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009772:	2206      	movs	r2, #6
 8009774:	4829      	ldr	r0, [pc, #164]	@ (800981c <_vfiprintf_r+0x224>)
 8009776:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800977a:	f7fe f95e 	bl	8007a3a <memchr>
 800977e:	2800      	cmp	r0, #0
 8009780:	d03f      	beq.n	8009802 <_vfiprintf_r+0x20a>
 8009782:	4b27      	ldr	r3, [pc, #156]	@ (8009820 <_vfiprintf_r+0x228>)
 8009784:	bb1b      	cbnz	r3, 80097ce <_vfiprintf_r+0x1d6>
 8009786:	9b03      	ldr	r3, [sp, #12]
 8009788:	3307      	adds	r3, #7
 800978a:	f023 0307 	bic.w	r3, r3, #7
 800978e:	3308      	adds	r3, #8
 8009790:	9303      	str	r3, [sp, #12]
 8009792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009794:	443b      	add	r3, r7
 8009796:	9309      	str	r3, [sp, #36]	@ 0x24
 8009798:	e76a      	b.n	8009670 <_vfiprintf_r+0x78>
 800979a:	460c      	mov	r4, r1
 800979c:	2001      	movs	r0, #1
 800979e:	fb0c 3202 	mla	r2, ip, r2, r3
 80097a2:	e7a8      	b.n	80096f6 <_vfiprintf_r+0xfe>
 80097a4:	2300      	movs	r3, #0
 80097a6:	f04f 0c0a 	mov.w	ip, #10
 80097aa:	4619      	mov	r1, r3
 80097ac:	3401      	adds	r4, #1
 80097ae:	9305      	str	r3, [sp, #20]
 80097b0:	4620      	mov	r0, r4
 80097b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097b6:	3a30      	subs	r2, #48	@ 0x30
 80097b8:	2a09      	cmp	r2, #9
 80097ba:	d903      	bls.n	80097c4 <_vfiprintf_r+0x1cc>
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d0c6      	beq.n	800974e <_vfiprintf_r+0x156>
 80097c0:	9105      	str	r1, [sp, #20]
 80097c2:	e7c4      	b.n	800974e <_vfiprintf_r+0x156>
 80097c4:	4604      	mov	r4, r0
 80097c6:	2301      	movs	r3, #1
 80097c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80097cc:	e7f0      	b.n	80097b0 <_vfiprintf_r+0x1b8>
 80097ce:	ab03      	add	r3, sp, #12
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	462a      	mov	r2, r5
 80097d4:	4630      	mov	r0, r6
 80097d6:	4b13      	ldr	r3, [pc, #76]	@ (8009824 <_vfiprintf_r+0x22c>)
 80097d8:	a904      	add	r1, sp, #16
 80097da:	f7fd fb97 	bl	8006f0c <_printf_float>
 80097de:	4607      	mov	r7, r0
 80097e0:	1c78      	adds	r0, r7, #1
 80097e2:	d1d6      	bne.n	8009792 <_vfiprintf_r+0x19a>
 80097e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097e6:	07d9      	lsls	r1, r3, #31
 80097e8:	d405      	bmi.n	80097f6 <_vfiprintf_r+0x1fe>
 80097ea:	89ab      	ldrh	r3, [r5, #12]
 80097ec:	059a      	lsls	r2, r3, #22
 80097ee:	d402      	bmi.n	80097f6 <_vfiprintf_r+0x1fe>
 80097f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097f2:	f7fe f921 	bl	8007a38 <__retarget_lock_release_recursive>
 80097f6:	89ab      	ldrh	r3, [r5, #12]
 80097f8:	065b      	lsls	r3, r3, #25
 80097fa:	f53f af1f 	bmi.w	800963c <_vfiprintf_r+0x44>
 80097fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009800:	e71e      	b.n	8009640 <_vfiprintf_r+0x48>
 8009802:	ab03      	add	r3, sp, #12
 8009804:	9300      	str	r3, [sp, #0]
 8009806:	462a      	mov	r2, r5
 8009808:	4630      	mov	r0, r6
 800980a:	4b06      	ldr	r3, [pc, #24]	@ (8009824 <_vfiprintf_r+0x22c>)
 800980c:	a904      	add	r1, sp, #16
 800980e:	f7fd fe1b 	bl	8007448 <_printf_i>
 8009812:	e7e4      	b.n	80097de <_vfiprintf_r+0x1e6>
 8009814:	08009df8 	.word	0x08009df8
 8009818:	08009dfe 	.word	0x08009dfe
 800981c:	08009e02 	.word	0x08009e02
 8009820:	08006f0d 	.word	0x08006f0d
 8009824:	080095d5 	.word	0x080095d5

08009828 <__swbuf_r>:
 8009828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800982a:	460e      	mov	r6, r1
 800982c:	4614      	mov	r4, r2
 800982e:	4605      	mov	r5, r0
 8009830:	b118      	cbz	r0, 800983a <__swbuf_r+0x12>
 8009832:	6a03      	ldr	r3, [r0, #32]
 8009834:	b90b      	cbnz	r3, 800983a <__swbuf_r+0x12>
 8009836:	f7fd ffb3 	bl	80077a0 <__sinit>
 800983a:	69a3      	ldr	r3, [r4, #24]
 800983c:	60a3      	str	r3, [r4, #8]
 800983e:	89a3      	ldrh	r3, [r4, #12]
 8009840:	071a      	lsls	r2, r3, #28
 8009842:	d501      	bpl.n	8009848 <__swbuf_r+0x20>
 8009844:	6923      	ldr	r3, [r4, #16]
 8009846:	b943      	cbnz	r3, 800985a <__swbuf_r+0x32>
 8009848:	4621      	mov	r1, r4
 800984a:	4628      	mov	r0, r5
 800984c:	f000 f82a 	bl	80098a4 <__swsetup_r>
 8009850:	b118      	cbz	r0, 800985a <__swbuf_r+0x32>
 8009852:	f04f 37ff 	mov.w	r7, #4294967295
 8009856:	4638      	mov	r0, r7
 8009858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800985a:	6823      	ldr	r3, [r4, #0]
 800985c:	6922      	ldr	r2, [r4, #16]
 800985e:	b2f6      	uxtb	r6, r6
 8009860:	1a98      	subs	r0, r3, r2
 8009862:	6963      	ldr	r3, [r4, #20]
 8009864:	4637      	mov	r7, r6
 8009866:	4283      	cmp	r3, r0
 8009868:	dc05      	bgt.n	8009876 <__swbuf_r+0x4e>
 800986a:	4621      	mov	r1, r4
 800986c:	4628      	mov	r0, r5
 800986e:	f7ff fda9 	bl	80093c4 <_fflush_r>
 8009872:	2800      	cmp	r0, #0
 8009874:	d1ed      	bne.n	8009852 <__swbuf_r+0x2a>
 8009876:	68a3      	ldr	r3, [r4, #8]
 8009878:	3b01      	subs	r3, #1
 800987a:	60a3      	str	r3, [r4, #8]
 800987c:	6823      	ldr	r3, [r4, #0]
 800987e:	1c5a      	adds	r2, r3, #1
 8009880:	6022      	str	r2, [r4, #0]
 8009882:	701e      	strb	r6, [r3, #0]
 8009884:	6962      	ldr	r2, [r4, #20]
 8009886:	1c43      	adds	r3, r0, #1
 8009888:	429a      	cmp	r2, r3
 800988a:	d004      	beq.n	8009896 <__swbuf_r+0x6e>
 800988c:	89a3      	ldrh	r3, [r4, #12]
 800988e:	07db      	lsls	r3, r3, #31
 8009890:	d5e1      	bpl.n	8009856 <__swbuf_r+0x2e>
 8009892:	2e0a      	cmp	r6, #10
 8009894:	d1df      	bne.n	8009856 <__swbuf_r+0x2e>
 8009896:	4621      	mov	r1, r4
 8009898:	4628      	mov	r0, r5
 800989a:	f7ff fd93 	bl	80093c4 <_fflush_r>
 800989e:	2800      	cmp	r0, #0
 80098a0:	d0d9      	beq.n	8009856 <__swbuf_r+0x2e>
 80098a2:	e7d6      	b.n	8009852 <__swbuf_r+0x2a>

080098a4 <__swsetup_r>:
 80098a4:	b538      	push	{r3, r4, r5, lr}
 80098a6:	4b29      	ldr	r3, [pc, #164]	@ (800994c <__swsetup_r+0xa8>)
 80098a8:	4605      	mov	r5, r0
 80098aa:	6818      	ldr	r0, [r3, #0]
 80098ac:	460c      	mov	r4, r1
 80098ae:	b118      	cbz	r0, 80098b8 <__swsetup_r+0x14>
 80098b0:	6a03      	ldr	r3, [r0, #32]
 80098b2:	b90b      	cbnz	r3, 80098b8 <__swsetup_r+0x14>
 80098b4:	f7fd ff74 	bl	80077a0 <__sinit>
 80098b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098bc:	0719      	lsls	r1, r3, #28
 80098be:	d422      	bmi.n	8009906 <__swsetup_r+0x62>
 80098c0:	06da      	lsls	r2, r3, #27
 80098c2:	d407      	bmi.n	80098d4 <__swsetup_r+0x30>
 80098c4:	2209      	movs	r2, #9
 80098c6:	602a      	str	r2, [r5, #0]
 80098c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098cc:	f04f 30ff 	mov.w	r0, #4294967295
 80098d0:	81a3      	strh	r3, [r4, #12]
 80098d2:	e033      	b.n	800993c <__swsetup_r+0x98>
 80098d4:	0758      	lsls	r0, r3, #29
 80098d6:	d512      	bpl.n	80098fe <__swsetup_r+0x5a>
 80098d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098da:	b141      	cbz	r1, 80098ee <__swsetup_r+0x4a>
 80098dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098e0:	4299      	cmp	r1, r3
 80098e2:	d002      	beq.n	80098ea <__swsetup_r+0x46>
 80098e4:	4628      	mov	r0, r5
 80098e6:	f7fe ff17 	bl	8008718 <_free_r>
 80098ea:	2300      	movs	r3, #0
 80098ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80098ee:	89a3      	ldrh	r3, [r4, #12]
 80098f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80098f4:	81a3      	strh	r3, [r4, #12]
 80098f6:	2300      	movs	r3, #0
 80098f8:	6063      	str	r3, [r4, #4]
 80098fa:	6923      	ldr	r3, [r4, #16]
 80098fc:	6023      	str	r3, [r4, #0]
 80098fe:	89a3      	ldrh	r3, [r4, #12]
 8009900:	f043 0308 	orr.w	r3, r3, #8
 8009904:	81a3      	strh	r3, [r4, #12]
 8009906:	6923      	ldr	r3, [r4, #16]
 8009908:	b94b      	cbnz	r3, 800991e <__swsetup_r+0x7a>
 800990a:	89a3      	ldrh	r3, [r4, #12]
 800990c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009914:	d003      	beq.n	800991e <__swsetup_r+0x7a>
 8009916:	4621      	mov	r1, r4
 8009918:	4628      	mov	r0, r5
 800991a:	f000 f882 	bl	8009a22 <__smakebuf_r>
 800991e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009922:	f013 0201 	ands.w	r2, r3, #1
 8009926:	d00a      	beq.n	800993e <__swsetup_r+0x9a>
 8009928:	2200      	movs	r2, #0
 800992a:	60a2      	str	r2, [r4, #8]
 800992c:	6962      	ldr	r2, [r4, #20]
 800992e:	4252      	negs	r2, r2
 8009930:	61a2      	str	r2, [r4, #24]
 8009932:	6922      	ldr	r2, [r4, #16]
 8009934:	b942      	cbnz	r2, 8009948 <__swsetup_r+0xa4>
 8009936:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800993a:	d1c5      	bne.n	80098c8 <__swsetup_r+0x24>
 800993c:	bd38      	pop	{r3, r4, r5, pc}
 800993e:	0799      	lsls	r1, r3, #30
 8009940:	bf58      	it	pl
 8009942:	6962      	ldrpl	r2, [r4, #20]
 8009944:	60a2      	str	r2, [r4, #8]
 8009946:	e7f4      	b.n	8009932 <__swsetup_r+0x8e>
 8009948:	2000      	movs	r0, #0
 800994a:	e7f7      	b.n	800993c <__swsetup_r+0x98>
 800994c:	2000001c 	.word	0x2000001c

08009950 <_raise_r>:
 8009950:	291f      	cmp	r1, #31
 8009952:	b538      	push	{r3, r4, r5, lr}
 8009954:	4605      	mov	r5, r0
 8009956:	460c      	mov	r4, r1
 8009958:	d904      	bls.n	8009964 <_raise_r+0x14>
 800995a:	2316      	movs	r3, #22
 800995c:	6003      	str	r3, [r0, #0]
 800995e:	f04f 30ff 	mov.w	r0, #4294967295
 8009962:	bd38      	pop	{r3, r4, r5, pc}
 8009964:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009966:	b112      	cbz	r2, 800996e <_raise_r+0x1e>
 8009968:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800996c:	b94b      	cbnz	r3, 8009982 <_raise_r+0x32>
 800996e:	4628      	mov	r0, r5
 8009970:	f000 f830 	bl	80099d4 <_getpid_r>
 8009974:	4622      	mov	r2, r4
 8009976:	4601      	mov	r1, r0
 8009978:	4628      	mov	r0, r5
 800997a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800997e:	f000 b817 	b.w	80099b0 <_kill_r>
 8009982:	2b01      	cmp	r3, #1
 8009984:	d00a      	beq.n	800999c <_raise_r+0x4c>
 8009986:	1c59      	adds	r1, r3, #1
 8009988:	d103      	bne.n	8009992 <_raise_r+0x42>
 800998a:	2316      	movs	r3, #22
 800998c:	6003      	str	r3, [r0, #0]
 800998e:	2001      	movs	r0, #1
 8009990:	e7e7      	b.n	8009962 <_raise_r+0x12>
 8009992:	2100      	movs	r1, #0
 8009994:	4620      	mov	r0, r4
 8009996:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800999a:	4798      	blx	r3
 800999c:	2000      	movs	r0, #0
 800999e:	e7e0      	b.n	8009962 <_raise_r+0x12>

080099a0 <raise>:
 80099a0:	4b02      	ldr	r3, [pc, #8]	@ (80099ac <raise+0xc>)
 80099a2:	4601      	mov	r1, r0
 80099a4:	6818      	ldr	r0, [r3, #0]
 80099a6:	f7ff bfd3 	b.w	8009950 <_raise_r>
 80099aa:	bf00      	nop
 80099ac:	2000001c 	.word	0x2000001c

080099b0 <_kill_r>:
 80099b0:	b538      	push	{r3, r4, r5, lr}
 80099b2:	2300      	movs	r3, #0
 80099b4:	4d06      	ldr	r5, [pc, #24]	@ (80099d0 <_kill_r+0x20>)
 80099b6:	4604      	mov	r4, r0
 80099b8:	4608      	mov	r0, r1
 80099ba:	4611      	mov	r1, r2
 80099bc:	602b      	str	r3, [r5, #0]
 80099be:	f7f8 fc60 	bl	8002282 <_kill>
 80099c2:	1c43      	adds	r3, r0, #1
 80099c4:	d102      	bne.n	80099cc <_kill_r+0x1c>
 80099c6:	682b      	ldr	r3, [r5, #0]
 80099c8:	b103      	cbz	r3, 80099cc <_kill_r+0x1c>
 80099ca:	6023      	str	r3, [r4, #0]
 80099cc:	bd38      	pop	{r3, r4, r5, pc}
 80099ce:	bf00      	nop
 80099d0:	2000047c 	.word	0x2000047c

080099d4 <_getpid_r>:
 80099d4:	f7f8 bc4e 	b.w	8002274 <_getpid>

080099d8 <__swhatbuf_r>:
 80099d8:	b570      	push	{r4, r5, r6, lr}
 80099da:	460c      	mov	r4, r1
 80099dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e0:	4615      	mov	r5, r2
 80099e2:	2900      	cmp	r1, #0
 80099e4:	461e      	mov	r6, r3
 80099e6:	b096      	sub	sp, #88	@ 0x58
 80099e8:	da0c      	bge.n	8009a04 <__swhatbuf_r+0x2c>
 80099ea:	89a3      	ldrh	r3, [r4, #12]
 80099ec:	2100      	movs	r1, #0
 80099ee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80099f2:	bf14      	ite	ne
 80099f4:	2340      	movne	r3, #64	@ 0x40
 80099f6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80099fa:	2000      	movs	r0, #0
 80099fc:	6031      	str	r1, [r6, #0]
 80099fe:	602b      	str	r3, [r5, #0]
 8009a00:	b016      	add	sp, #88	@ 0x58
 8009a02:	bd70      	pop	{r4, r5, r6, pc}
 8009a04:	466a      	mov	r2, sp
 8009a06:	f000 f849 	bl	8009a9c <_fstat_r>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	dbed      	blt.n	80099ea <__swhatbuf_r+0x12>
 8009a0e:	9901      	ldr	r1, [sp, #4]
 8009a10:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a14:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a18:	4259      	negs	r1, r3
 8009a1a:	4159      	adcs	r1, r3
 8009a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a20:	e7eb      	b.n	80099fa <__swhatbuf_r+0x22>

08009a22 <__smakebuf_r>:
 8009a22:	898b      	ldrh	r3, [r1, #12]
 8009a24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a26:	079d      	lsls	r5, r3, #30
 8009a28:	4606      	mov	r6, r0
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	d507      	bpl.n	8009a3e <__smakebuf_r+0x1c>
 8009a2e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a32:	6023      	str	r3, [r4, #0]
 8009a34:	6123      	str	r3, [r4, #16]
 8009a36:	2301      	movs	r3, #1
 8009a38:	6163      	str	r3, [r4, #20]
 8009a3a:	b003      	add	sp, #12
 8009a3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a3e:	466a      	mov	r2, sp
 8009a40:	ab01      	add	r3, sp, #4
 8009a42:	f7ff ffc9 	bl	80099d8 <__swhatbuf_r>
 8009a46:	9f00      	ldr	r7, [sp, #0]
 8009a48:	4605      	mov	r5, r0
 8009a4a:	4639      	mov	r1, r7
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	f7fe fed5 	bl	80087fc <_malloc_r>
 8009a52:	b948      	cbnz	r0, 8009a68 <__smakebuf_r+0x46>
 8009a54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a58:	059a      	lsls	r2, r3, #22
 8009a5a:	d4ee      	bmi.n	8009a3a <__smakebuf_r+0x18>
 8009a5c:	f023 0303 	bic.w	r3, r3, #3
 8009a60:	f043 0302 	orr.w	r3, r3, #2
 8009a64:	81a3      	strh	r3, [r4, #12]
 8009a66:	e7e2      	b.n	8009a2e <__smakebuf_r+0xc>
 8009a68:	89a3      	ldrh	r3, [r4, #12]
 8009a6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a72:	81a3      	strh	r3, [r4, #12]
 8009a74:	9b01      	ldr	r3, [sp, #4]
 8009a76:	6020      	str	r0, [r4, #0]
 8009a78:	b15b      	cbz	r3, 8009a92 <__smakebuf_r+0x70>
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a80:	f000 f81e 	bl	8009ac0 <_isatty_r>
 8009a84:	b128      	cbz	r0, 8009a92 <__smakebuf_r+0x70>
 8009a86:	89a3      	ldrh	r3, [r4, #12]
 8009a88:	f023 0303 	bic.w	r3, r3, #3
 8009a8c:	f043 0301 	orr.w	r3, r3, #1
 8009a90:	81a3      	strh	r3, [r4, #12]
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	431d      	orrs	r5, r3
 8009a96:	81a5      	strh	r5, [r4, #12]
 8009a98:	e7cf      	b.n	8009a3a <__smakebuf_r+0x18>
	...

08009a9c <_fstat_r>:
 8009a9c:	b538      	push	{r3, r4, r5, lr}
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	4d06      	ldr	r5, [pc, #24]	@ (8009abc <_fstat_r+0x20>)
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	4608      	mov	r0, r1
 8009aa6:	4611      	mov	r1, r2
 8009aa8:	602b      	str	r3, [r5, #0]
 8009aaa:	f7f8 fc49 	bl	8002340 <_fstat>
 8009aae:	1c43      	adds	r3, r0, #1
 8009ab0:	d102      	bne.n	8009ab8 <_fstat_r+0x1c>
 8009ab2:	682b      	ldr	r3, [r5, #0]
 8009ab4:	b103      	cbz	r3, 8009ab8 <_fstat_r+0x1c>
 8009ab6:	6023      	str	r3, [r4, #0]
 8009ab8:	bd38      	pop	{r3, r4, r5, pc}
 8009aba:	bf00      	nop
 8009abc:	2000047c 	.word	0x2000047c

08009ac0 <_isatty_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	4d05      	ldr	r5, [pc, #20]	@ (8009adc <_isatty_r+0x1c>)
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	4608      	mov	r0, r1
 8009aca:	602b      	str	r3, [r5, #0]
 8009acc:	f7f8 fc47 	bl	800235e <_isatty>
 8009ad0:	1c43      	adds	r3, r0, #1
 8009ad2:	d102      	bne.n	8009ada <_isatty_r+0x1a>
 8009ad4:	682b      	ldr	r3, [r5, #0]
 8009ad6:	b103      	cbz	r3, 8009ada <_isatty_r+0x1a>
 8009ad8:	6023      	str	r3, [r4, #0]
 8009ada:	bd38      	pop	{r3, r4, r5, pc}
 8009adc:	2000047c 	.word	0x2000047c

08009ae0 <_init>:
 8009ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ae2:	bf00      	nop
 8009ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ae6:	bc08      	pop	{r3}
 8009ae8:	469e      	mov	lr, r3
 8009aea:	4770      	bx	lr

08009aec <_fini>:
 8009aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aee:	bf00      	nop
 8009af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009af2:	bc08      	pop	{r3}
 8009af4:	469e      	mov	lr, r3
 8009af6:	4770      	bx	lr
