#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001eab1134b50 .scope module, "mux2to1" "mux2to1" 2 76;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
o000001eab12c0088 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab11d99f0_0 .net "a", 0 0, o000001eab12c0088;  0 drivers
o000001eab12c00b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab11d9950_0 .net "b", 0 0, o000001eab12c00b8;  0 drivers
v000001eab11d9310_0 .net "out", 0 0, L_000001eab1311670;  1 drivers
o000001eab12c0118 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab11d8c30_0 .net "sel", 0 0, o000001eab12c0118;  0 drivers
L_000001eab1311670 .functor MUXZ 1, o000001eab12c0088, o000001eab12c00b8, o000001eab12c0118, C4<>;
S_000001eab11a7690 .scope module, "mux4to1" "mux4to1" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 1 "in0";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "in3";
    .port_info 5 /OUTPUT 1 "out";
o000001eab12c0208 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab11da990_0 .net "in0", 0 0, o000001eab12c0208;  0 drivers
o000001eab12c0238 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab11d9770_0 .net "in1", 0 0, o000001eab12c0238;  0 drivers
o000001eab12c0268 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab11d94f0_0 .net "in2", 0 0, o000001eab12c0268;  0 drivers
o000001eab12c0298 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab11d93b0_0 .net "in3", 0 0, o000001eab12c0298;  0 drivers
v000001eab11d98b0_0 .var "out", 0 0;
o000001eab12c02f8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001eab11d8b90_0 .net "sel", 1 0, o000001eab12c02f8;  0 drivers
E_000001eab11cdc00/0 .event anyedge, v000001eab11d8b90_0, v000001eab11da990_0, v000001eab11d9770_0, v000001eab11d94f0_0;
E_000001eab11cdc00/1 .event anyedge, v000001eab11d93b0_0;
E_000001eab11cdc00 .event/or E_000001eab11cdc00/0, E_000001eab11cdc00/1;
S_000001eab11a7820 .scope module, "testbench" "testbench" 4 1;
 .timescale 0 0;
v000001eab11af600_0 .var "clk", 0 0;
v000001eab11adda0_0 .net "clk_out", 0 0, L_000001eab1311f30;  1 drivers
v000001eab11ae840_0 .var "data_in", 0 0;
v000001eab11aede0_0 .net "data_out", 0 0, v000001eab11da710_0;  1 drivers
v000001eab11adc60_0 .net "decimator_output", 12 0, L_000001eab11bf570;  1 drivers
v000001eab11af6a0_0 .var "decimator_output_ready", 0 0;
v000001eab11ada80_0 .net "decimator_output_valid", 0 0, L_000001eab11bf6c0;  1 drivers
v000001eab11adee0_0 .net "input_tready", 0 0, L_000001eab11bf0a0;  1 drivers
v000001eab11adf80_0 .var "input_tvalid", 0 0;
v000001eab11aea20_0 .var "rate", 5 0;
v000001eab11ae340_0 .var "rst", 0 0;
S_000001eab1155d90 .scope module, "decimator" "cic_decimator" 4 22, 5 32 0, S_000001eab11a7820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "input_tdata";
    .port_info 3 /INPUT 1 "input_tvalid";
    .port_info 4 /OUTPUT 1 "input_tready";
    .port_info 5 /OUTPUT 13 "output_tdata";
    .port_info 6 /OUTPUT 1 "output_tvalid";
    .port_info 7 /INPUT 1 "output_tready";
    .port_info 8 /INPUT 6 "rate";
P_000001eab11d5d80 .param/l "M" 0 5 35, +C4<00000000000000000000000000000001>;
P_000001eab11d5db8 .param/l "N" 0 5 36, +C4<00000000000000000000000000000011>;
P_000001eab11d5df0 .param/l "REG_WIDTH" 0 5 37, +C4<00000000000000000000000000001101>;
P_000001eab11d5e28 .param/l "RMAX" 0 5 34, +C4<00000000000000000000000000100000>;
P_000001eab11d5e60 .param/l "WIDTH" 0 5 33, +C4<00000000000000000000000000000001>;
v000001eab11da850_0 .array/port v000001eab11da850, 0;
L_000001eab11bf880 .functor BUFZ 13, v000001eab11da850_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11da850_1 .array/port v000001eab11da850, 1;
L_000001eab11bf2d0 .functor BUFZ 13, v000001eab11da850_1, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11d96d0_0 .array/port v000001eab11d96d0, 0;
L_000001eab11bf8f0 .functor BUFZ 13, v000001eab11d96d0_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11d96d0_1 .array/port v000001eab11d96d0, 1;
L_000001eab11bf9d0 .functor BUFZ 13, v000001eab11d96d0_1, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000001eab11bf0a0 .functor OR 1, v000001eab11af6a0_0, L_000001eab1311d50, C4<0>, C4<0>;
v000001eab11d96d0_2 .array/port v000001eab11d96d0, 2;
L_000001eab11bf570 .functor BUFZ 13, v000001eab11d96d0_2, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000001eab11bf6c0 .functor AND 1, v000001eab11adf80_0, L_000001eab13108b0, C4<1>, C4<1>;
v000001eab11d9f90_0 .net *"_ivl_12", 31 0, L_000001eab13113f0;  1 drivers
L_000001eab1312238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11d9c70_0 .net *"_ivl_15", 25 0, L_000001eab1312238;  1 drivers
L_000001eab1312280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11da7b0_0 .net/2u *"_ivl_16", 31 0, L_000001eab1312280;  1 drivers
v000001eab11d91d0_0 .net *"_ivl_18", 0 0, L_000001eab1311d50;  1 drivers
v000001eab11d9810_0 .net *"_ivl_25", 31 0, L_000001eab1311df0;  1 drivers
L_000001eab13122c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11d9590_0 .net *"_ivl_28", 25 0, L_000001eab13122c8;  1 drivers
L_000001eab1312310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11da2b0_0 .net/2u *"_ivl_29", 31 0, L_000001eab1312310;  1 drivers
v000001eab11d9d10_0 .net *"_ivl_31", 0 0, L_000001eab13108b0;  1 drivers
v000001eab11d9db0_0 .net "clk", 0 0, v000001eab11af600_0;  1 drivers
v000001eab11d96d0 .array "comb_reg", 0 2, 12 0;
v000001eab11d9630_0 .net "comb_reg_0", 12 0, L_000001eab11bf8f0;  1 drivers
v000001eab11da170_0 .net "comb_reg_1", 12 0, L_000001eab11bf9d0;  1 drivers
v000001eab11d9090_0 .var "cycle_reg", 5 0;
v000001eab11d8cd0_0 .var/i "i", 31 0;
v000001eab11d9e50_0 .net "input_tdata", 0 0, v000001eab11ae840_0;  1 drivers
v000001eab11d9ef0_0 .net "input_tready", 0 0, L_000001eab11bf0a0;  alias, 1 drivers
v000001eab11daa30_0 .net "input_tvalid", 0 0, v000001eab11adf80_0;  1 drivers
v000001eab11da850 .array "int_reg", 0 2, 12 0;
v000001eab11d8f50_0 .net "int_reg_0", 12 0, L_000001eab11bf880;  1 drivers
v000001eab11d8d70_0 .net "int_reg_1", 12 0, L_000001eab11bf2d0;  1 drivers
v000001eab11da8f0_0 .net "output_tdata", 12 0, L_000001eab11bf570;  alias, 1 drivers
v000001eab11da0d0_0 .net "output_tready", 0 0, v000001eab11af6a0_0;  1 drivers
v000001eab11da210_0 .net "output_tvalid", 0 0, L_000001eab11bf6c0;  alias, 1 drivers
v000001eab11da350_0 .net "rate", 5 0, v000001eab11aea20_0;  1 drivers
v000001eab11da3f0_0 .net "rst", 0 0, v000001eab11ae340_0;  1 drivers
L_000001eab13113f0 .concat [ 6 26 0 0], v000001eab11d9090_0, L_000001eab1312238;
L_000001eab1311d50 .cmp/ne 32, L_000001eab13113f0, L_000001eab1312280;
L_000001eab1311df0 .concat [ 6 26 0 0], v000001eab11d9090_0, L_000001eab13122c8;
L_000001eab13108b0 .cmp/eq 32, L_000001eab1311df0, L_000001eab1312310;
S_000001eab1155f20 .scope generate, "comb[0]" "comb[0]" 5 130, 5 130 0, S_000001eab1155d90;
 .timescale -9 -12;
P_000001eab11ce740 .param/l "k" 0 5 130, +C4<00>;
v000001eab11d9a90 .array "delay_reg", 0 0, 12 0;
E_000001eab11cdfc0 .event posedge, v000001eab11d9db0_0;
S_000001eab114eb10 .scope generate, "comb[1]" "comb[1]" 5 130, 5 130 0, S_000001eab1155d90;
 .timescale -9 -12;
P_000001eab11ce440 .param/l "k" 0 5 130, +C4<01>;
v000001eab11d9b30 .array "delay_reg", 0 0, 12 0;
S_000001eab114eca0 .scope generate, "comb[2]" "comb[2]" 5 130, 5 130 0, S_000001eab1155d90;
 .timescale -9 -12;
P_000001eab11ce6c0 .param/l "k" 0 5 130, +C4<010>;
v000001eab11da030 .array "delay_reg", 0 0, 12 0;
S_000001eab1146e70 .scope generate, "integrator[0]" "integrator[0]" 5 109, 5 109 0, S_000001eab1155d90;
 .timescale -9 -12;
P_000001eab11cde40 .param/l "k" 0 5 109, +C4<00>;
S_000001eab1147000 .scope generate, "integrator[1]" "integrator[1]" 5 109, 5 109 0, S_000001eab1155d90;
 .timescale -9 -12;
P_000001eab11cdd00 .param/l "k" 0 5 109, +C4<01>;
S_000001eab11582a0 .scope generate, "integrator[2]" "integrator[2]" 5 109, 5 109 0, S_000001eab1155d90;
 .timescale -9 -12;
P_000001eab11ce480 .param/l "k" 0 5 109, +C4<010>;
S_000001eab1158430 .scope module, "serializer" "data_serializer" 4 36, 3 38 0, S_000001eab11a7820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 13 "data_in";
    .port_info 3 /INPUT 1 "data_strobe";
    .port_info 4 /OUTPUT 1 "clk_out";
    .port_info 5 /OUTPUT 1 "data_out";
L_000001eab1312358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab11d8e10_0 .net/2u *"_ivl_0", 0 0, L_000001eab1312358;  1 drivers
v000001eab11da490_0 .var "bit_counter", 5 0;
v000001eab11da5d0_0 .net "clk", 0 0, v000001eab11af600_0;  alias, 1 drivers
v000001eab11da670_0 .net "clk_out", 0 0, L_000001eab1311f30;  alias, 1 drivers
v000001eab11d8eb0_0 .var "clk_out_enable", 0 0;
v000001eab11d8ff0_0 .net "data_in", 12 0, L_000001eab11bf570;  alias, 1 drivers
v000001eab11da710_0 .var "data_out", 0 0;
v000001eab11d9130_0 .net "data_strobe", 0 0, L_000001eab11bf6c0;  alias, 1 drivers
v000001eab11d9270_0 .net "rst", 0 0, v000001eab11ae340_0;  alias, 1 drivers
v000001eab11adbc0_0 .var "shift_reg", 15 0;
E_000001eab11ce140/0 .event negedge, v000001eab11d9db0_0;
E_000001eab11ce140/1 .event posedge, v000001eab11da3f0_0;
E_000001eab11ce140 .event/or E_000001eab11ce140/0, E_000001eab11ce140/1;
E_000001eab11ce4c0 .event posedge, v000001eab11da3f0_0, v000001eab11d9db0_0;
L_000001eab1311f30 .functor MUXZ 1, L_000001eab1312358, v000001eab11af600_0, v000001eab11d8eb0_0, C4<>;
S_000001eab1139aa0 .scope module, "top" "top" 6 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tim1_ch1";
    .port_info 1 /INOUT 1 "i2c4_scl";
    .port_info 2 /INOUT 1 "i2c4_sda";
    .port_info 3 /INPUT 1 "hrtim_chb1";
    .port_info 4 /INPUT 1 "sx1276_dio0";
    .port_info 5 /OUTPUT 1 "sx1257_sck";
    .port_info 6 /INPUT 1 "stm_fpga_spare5";
    .port_info 7 /INPUT 1 "sx1257_clk_out";
    .port_info 8 /INPUT 1 "sx1257_clk1";
    .port_info 9 /OUTPUT 1 "sx1257_q_in";
    .port_info 10 /OUTPUT 1 "sx1257_i_in";
    .port_info 11 /INPUT 1 "sx1257_q_out";
    .port_info 12 /INPUT 1 "sx1257_miso";
    .port_info 13 /INPUT 1 "sx1257_i_out";
    .port_info 14 /INPUT 1 "hrtim_che2";
    .port_info 15 /OUTPUT 1 "sx1257_mosi";
    .port_info 16 /OUTPUT 1 "sx1257_nss";
    .port_info 17 /OUTPUT 1 "spi6_miso";
    .port_info 18 /INPUT 1 "spi6_mosi";
    .port_info 19 /INPUT 1 "spi6_sck";
    .port_info 20 /INPUT 1 "spi6_nss";
    .port_info 21 /OUTPUT 1 "spi2_sck";
    .port_info 22 /OUTPUT 1 "spi1_sck";
    .port_info 23 /OUTPUT 1 "spi1_mosi";
    .port_info 24 /OUTPUT 1 "spi2_mosi";
    .port_info 25 /INPUT 1 "spi2_miso";
    .port_info 26 /INPUT 1 "spi1_miso";
    .port_info 27 /INPUT 1 "sx_rf_sw_ctrl";
    .port_info 28 /INPUT 1 "hrtim_eev7";
    .port_info 29 /INPUT 1 "tim8_c1";
    .port_info 30 /INPUT 1 "fpga_clk2";
    .port_info 31 /INPUT 1 "stm_fpga_spare1";
    .port_info 32 /INPUT 1 "stm_fpga_spare2";
    .port_info 33 /INPUT 1 "stm_fpga_spare3";
    .port_info 34 /INPUT 1 "stm_fpga_spare4";
    .port_info 35 /INPUT 1 "fpga_clk";
    .port_info 36 /OUTPUT 1 "led0";
    .port_info 37 /OUTPUT 1 "led1";
    .port_info 38 /OUTPUT 1 "led2";
L_000001eab11bf490 .functor BUFZ 1, v000001eab11ea3d0_0, C4<0>, C4<0>, C4<0>;
o000001eab12c2b18 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab130fde0_0 .net "fpga_clk", 0 0, o000001eab12c2b18;  0 drivers
o000001eab12c2b48 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab130e300_0 .net "fpga_clk2", 0 0, o000001eab12c2b48;  0 drivers
o000001eab12c2b78 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311710_0 .net "hrtim_chb1", 0 0, o000001eab12c2b78;  0 drivers
o000001eab12c2ba8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310e50_0 .net "hrtim_che2", 0 0, o000001eab12c2ba8;  0 drivers
o000001eab12c2bd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311850_0 .net "hrtim_eev7", 0 0, o000001eab12c2bd8;  0 drivers
o000001eab12c2c08 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310950_0 .net "i2c4_scl", 0 0, o000001eab12c2c08;  0 drivers
o000001eab12c2c38 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab13103b0_0 .net "i2c4_sda", 0 0, o000001eab12c2c38;  0 drivers
v000001eab1310d10_0 .net "i_data_strobe", 0 0, L_000001eab1192380;  1 drivers
v000001eab13109f0_0 .net "i_demodulated_data", 12 0, L_000001eab11922a0;  1 drivers
v000001eab1311490_0 .net "i_input_tready", 0 0, L_000001eab1191e40;  1 drivers
v000001eab1312070_0 .net "internal_led_signal", 0 0, v000001eab11ea3d0_0;  1 drivers
L_000001eab13123a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab1311fd0_0 .net "led0", 0 0, L_000001eab13123a0;  1 drivers
L_000001eab13123e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab1311e90_0 .net "led1", 0 0, L_000001eab13123e8;  1 drivers
v000001eab1310b30_0 .net "led2", 0 0, L_000001eab11bf490;  1 drivers
v000001eab13117b0_0 .net "q_data_strobe", 0 0, L_000001eab1164220;  1 drivers
v000001eab13112b0_0 .net "q_demodulated_data", 12 0, L_000001eab1192000;  1 drivers
v000001eab1311a30_0 .net "q_input_tready", 0 0, L_000001eab1191f90;  1 drivers
o000001eab12c2cf8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310bd0_0 .net "spi1_miso", 0 0, o000001eab12c2cf8;  0 drivers
v000001eab1311030_0 .net "spi1_mosi", 0 0, v000001eab11e8e90_0;  1 drivers
v000001eab1310a90_0 .net "spi1_sck", 0 0, L_000001eab136b7e0;  1 drivers
o000001eab12c2d28 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310c70_0 .net "spi2_miso", 0 0, o000001eab12c2d28;  0 drivers
v000001eab1312110_0 .net "spi2_mosi", 0 0, v000001eab130e9e0_0;  1 drivers
v000001eab1311ad0_0 .net "spi2_sck", 0 0, L_000001eab136bb00;  1 drivers
v000001eab1310310_0 .net "spi6_miso", 0 0, v000001eab130eb20_0;  1 drivers
o000001eab12c24e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310450_0 .net "spi6_mosi", 0 0, o000001eab12c24e8;  0 drivers
o000001eab12c26f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab13118f0_0 .net "spi6_nss", 0 0, o000001eab12c26f8;  0 drivers
o000001eab12c2908 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310db0_0 .net "spi6_sck", 0 0, o000001eab12c2908;  0 drivers
o000001eab12c2d58 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311350_0 .net "stm_fpga_spare1", 0 0, o000001eab12c2d58;  0 drivers
o000001eab12c2d88 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310ef0_0 .net "stm_fpga_spare2", 0 0, o000001eab12c2d88;  0 drivers
o000001eab12c2db8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310f90_0 .net "stm_fpga_spare3", 0 0, o000001eab12c2db8;  0 drivers
o000001eab12c1408 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310270_0 .net "stm_fpga_spare4", 0 0, o000001eab12c1408;  0 drivers
o000001eab12c2de8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab13110d0_0 .net "stm_fpga_spare5", 0 0, o000001eab12c2de8;  0 drivers
o000001eab12c2e18 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311530_0 .net "sx1257_clk1", 0 0, o000001eab12c2e18;  0 drivers
o000001eab12c1048 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311170_0 .net "sx1257_clk_out", 0 0, o000001eab12c1048;  0 drivers
L_000001eab1312c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab13104f0_0 .net "sx1257_i_in", 0 0, L_000001eab1312c58;  1 drivers
o000001eab12c11c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310590_0 .net "sx1257_i_out", 0 0, o000001eab12c11c8;  0 drivers
o000001eab12c22d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311b70_0 .net "sx1257_miso", 0 0, o000001eab12c22d8;  0 drivers
v000001eab13115d0_0 .net "sx1257_mosi", 0 0, v000001eab130f8e0_0;  1 drivers
v000001eab1310810_0 .net "sx1257_nss", 0 0, v000001eab130e4e0_0;  1 drivers
L_000001eab1312c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab1310630_0 .net "sx1257_q_in", 0 0, L_000001eab1312c10;  1 drivers
o000001eab12c1ca8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311990_0 .net "sx1257_q_out", 0 0, o000001eab12c1ca8;  0 drivers
v000001eab13106d0_0 .net "sx1257_sck", 0 0, v000001eab130f520_0;  1 drivers
o000001eab12c2ea8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311c10_0 .net "sx1276_dio0", 0 0, o000001eab12c2ea8;  0 drivers
o000001eab12c2ed8 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1310770_0 .net "sx_rf_sw_ctrl", 0 0, o000001eab12c2ed8;  0 drivers
o000001eab12c2f08 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311cb0_0 .net "tim1_ch1", 0 0, o000001eab12c2f08;  0 drivers
o000001eab12c2f38 .functor BUFZ 1, C4<z>; HiZ drive
v000001eab1311210_0 .net "tim8_c1", 0 0, o000001eab12c2f38;  0 drivers
S_000001eab11609a0 .scope module, "i_demod" "cic_decimator" 6 140, 5 32 0, S_000001eab1139aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "input_tdata";
    .port_info 3 /INPUT 1 "input_tvalid";
    .port_info 4 /OUTPUT 1 "input_tready";
    .port_info 5 /OUTPUT 13 "output_tdata";
    .port_info 6 /OUTPUT 1 "output_tvalid";
    .port_info 7 /INPUT 1 "output_tready";
    .port_info 8 /INPUT 6 "rate";
P_000001eab11d6680 .param/l "M" 0 5 35, +C4<00000000000000000000000000000001>;
P_000001eab11d66b8 .param/l "N" 0 5 36, +C4<00000000000000000000000000000011>;
P_000001eab11d66f0 .param/l "REG_WIDTH" 0 5 37, +C4<00000000000000000000000000001101>;
P_000001eab11d6728 .param/l "RMAX" 0 5 34, +C4<00000000000000000000000000100000>;
P_000001eab11d6760 .param/l "WIDTH" 0 5 33, +C4<00000000000000000000000000000001>;
v000001eab11e9d90_0 .array/port v000001eab11e9d90, 0;
L_000001eab11bf260 .functor BUFZ 13, v000001eab11e9d90_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11e9d90_1 .array/port v000001eab11e9d90, 1;
L_000001eab11bf5e0 .functor BUFZ 13, v000001eab11e9d90_1, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11e9070_0 .array/port v000001eab11e9070, 0;
L_000001eab1191820 .functor BUFZ 13, v000001eab11e9070_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11e9070_1 .array/port v000001eab11e9070, 1;
L_000001eab1191cf0 .functor BUFZ 13, v000001eab11e9070_1, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000001eab13128f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001eab1191e40 .functor OR 1, L_000001eab13128f8, L_000001eab136bce0, C4<0>, C4<0>;
v000001eab11e9070_2 .array/port v000001eab11e9070, 2;
L_000001eab11922a0 .functor BUFZ 13, v000001eab11e9070_2, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000001eab13128b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001eab1192380 .functor AND 1, L_000001eab13128b0, L_000001eab136a8e0, C4<1>, C4<1>;
v000001eab11ae480_0 .net *"_ivl_12", 31 0, L_000001eab136b740;  1 drivers
L_000001eab1312790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11a3160_0 .net *"_ivl_15", 25 0, L_000001eab1312790;  1 drivers
L_000001eab13127d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11a3660_0 .net/2u *"_ivl_16", 31 0, L_000001eab13127d8;  1 drivers
v000001eab11a3b60_0 .net *"_ivl_18", 0 0, L_000001eab136bce0;  1 drivers
v000001eab11a3ca0_0 .net *"_ivl_25", 31 0, L_000001eab136af20;  1 drivers
L_000001eab1312820 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11e9390_0 .net *"_ivl_28", 25 0, L_000001eab1312820;  1 drivers
L_000001eab1312868 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11e9110_0 .net/2u *"_ivl_29", 31 0, L_000001eab1312868;  1 drivers
v000001eab11eaa10_0 .net *"_ivl_31", 0 0, L_000001eab136a8e0;  1 drivers
v000001eab11ea970_0 .net "clk", 0 0, o000001eab12c1048;  alias, 0 drivers
v000001eab11e9070 .array "comb_reg", 0 2, 12 0;
v000001eab11e9cf0_0 .net "comb_reg_0", 12 0, L_000001eab1191820;  1 drivers
v000001eab11e9ed0_0 .net "comb_reg_1", 12 0, L_000001eab1191cf0;  1 drivers
v000001eab11ea0b0_0 .var "cycle_reg", 5 0;
v000001eab11e9430_0 .var/i "i", 31 0;
v000001eab11ea330_0 .net "input_tdata", 0 0, o000001eab12c11c8;  alias, 0 drivers
v000001eab11e91b0_0 .net "input_tready", 0 0, L_000001eab1191e40;  alias, 1 drivers
v000001eab11e9750_0 .net "input_tvalid", 0 0, L_000001eab13128b0;  1 drivers
v000001eab11e9d90 .array "int_reg", 0 2, 12 0;
v000001eab11e9890_0 .net "int_reg_0", 12 0, L_000001eab11bf260;  1 drivers
v000001eab11e8c10_0 .net "int_reg_1", 12 0, L_000001eab11bf5e0;  1 drivers
v000001eab11ea010_0 .net "output_tdata", 12 0, L_000001eab11922a0;  alias, 1 drivers
v000001eab11e9250_0 .net "output_tready", 0 0, L_000001eab13128f8;  1 drivers
v000001eab11e94d0_0 .net "output_tvalid", 0 0, L_000001eab1192380;  alias, 1 drivers
L_000001eab1312940 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001eab11ea150_0 .net "rate", 5 0, L_000001eab1312940;  1 drivers
v000001eab11e9c50_0 .net "rst", 0 0, o000001eab12c1408;  alias, 0 drivers
L_000001eab136b740 .concat [ 6 26 0 0], v000001eab11ea0b0_0, L_000001eab1312790;
L_000001eab136bce0 .cmp/ne 32, L_000001eab136b740, L_000001eab13127d8;
L_000001eab136af20 .concat [ 6 26 0 0], v000001eab11ea0b0_0, L_000001eab1312820;
L_000001eab136a8e0 .cmp/eq 32, L_000001eab136af20, L_000001eab1312868;
S_000001eab1160b30 .scope generate, "comb[0]" "comb[0]" 5 130, 5 130 0, S_000001eab11609a0;
 .timescale -9 -12;
P_000001eab11cdd40 .param/l "k" 0 5 130, +C4<00>;
v000001eab11aef20 .array "delay_reg", 0 0, 12 0;
E_000001eab11ce180 .event posedge, v000001eab11ea970_0;
S_000001eab0fd65a0 .scope generate, "comb[1]" "comb[1]" 5 130, 5 130 0, S_000001eab11609a0;
 .timescale -9 -12;
P_000001eab11ce1c0 .param/l "k" 0 5 130, +C4<01>;
v000001eab11af100 .array "delay_reg", 0 0, 12 0;
S_000001eab0fd6730 .scope generate, "comb[2]" "comb[2]" 5 130, 5 130 0, S_000001eab11609a0;
 .timescale -9 -12;
P_000001eab11ce500 .param/l "k" 0 5 130, +C4<010>;
v000001eab11aeac0 .array "delay_reg", 0 0, 12 0;
S_000001eab0fd68c0 .scope generate, "integrator[0]" "integrator[0]" 5 109, 5 109 0, S_000001eab11609a0;
 .timescale -9 -12;
P_000001eab11ce200 .param/l "k" 0 5 109, +C4<00>;
S_000001eab13036a0 .scope generate, "integrator[1]" "integrator[1]" 5 109, 5 109 0, S_000001eab11609a0;
 .timescale -9 -12;
P_000001eab11ce700 .param/l "k" 0 5 109, +C4<01>;
S_000001eab1303060 .scope generate, "integrator[2]" "integrator[2]" 5 109, 5 109 0, S_000001eab11609a0;
 .timescale -9 -12;
P_000001eab11ce240 .param/l "k" 0 5 109, +C4<010>;
S_000001eab13031f0 .scope module, "i_serializer" "data_serializer" 6 157, 3 38 0, S_000001eab1139aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 13 "data_in";
    .port_info 3 /INPUT 1 "data_strobe";
    .port_info 4 /OUTPUT 1 "clk_out";
    .port_info 5 /OUTPUT 1 "data_out";
L_000001eab1312988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab11ea510_0 .net/2u *"_ivl_0", 0 0, L_000001eab1312988;  1 drivers
v000001eab11ea6f0_0 .var "bit_counter", 5 0;
v000001eab11e9570_0 .net "clk", 0 0, o000001eab12c1048;  alias, 0 drivers
v000001eab11e9a70_0 .net "clk_out", 0 0, L_000001eab136b7e0;  alias, 1 drivers
v000001eab11ea5b0_0 .var "clk_out_enable", 0 0;
v000001eab11ea1f0_0 .net "data_in", 12 0, L_000001eab11922a0;  alias, 1 drivers
v000001eab11e8e90_0 .var "data_out", 0 0;
v000001eab11ea470_0 .net "data_strobe", 0 0, L_000001eab1192380;  alias, 1 drivers
v000001eab11eaab0_0 .net "rst", 0 0, o000001eab12c1408;  alias, 0 drivers
v000001eab11e8cb0_0 .var "shift_reg", 15 0;
E_000001eab11ce780/0 .event negedge, v000001eab11ea970_0;
E_000001eab11ce780/1 .event posedge, v000001eab11e9c50_0;
E_000001eab11ce780 .event/or E_000001eab11ce780/0, E_000001eab11ce780/1;
E_000001eab11ce2c0 .event posedge, v000001eab11e9c50_0, v000001eab11ea970_0;
L_000001eab136b7e0 .functor MUXZ 1, L_000001eab1312988, o000001eab12c1048, v000001eab11ea5b0_0, C4<>;
S_000001eab1303e70 .scope module, "led_blink" "led_blink_pattern" 6 60, 2 1 0, S_000001eab1139aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "led";
P_000001eab130c030 .param/l "BLINK_LONG_OFF" 0 2 11, +C4<00000000000000000000000000000011>;
P_000001eab130c068 .param/l "BLINK_LONG_ON" 0 2 10, +C4<00000000000000000000000000000010>;
P_000001eab130c0a0 .param/l "BLINK_SHORT_OFF" 0 2 9, +C4<00000000000000000000000000000001>;
P_000001eab130c0d8 .param/l "BLINK_SHORT_ON" 0 2 8, +C4<00000000000000000000000000000000>;
P_000001eab130c110 .param/l "CLK_FREQ" 1 2 14, +C4<00000010110111000110110000000000>;
P_000001eab130c148 .param/l "IDLE" 1 2 17, +C4<00000000000000000000000000000000>;
P_000001eab130c180 .param/real "LONG_BLINK" 1 2 16, Cr<m5b8d800000000000gfdb>; value=4.80000e+07
P_000001eab130c1b8 .param/real "SHORT_BLINK" 1 2 15, Cr<m493e000000000000gfd9>; value=9.60000e+06
v000001eab11ea830_0 .net "clk", 0 0, o000001eab12c1048;  alias, 0 drivers
v000001eab11e8d50_0 .var "counter", 31 0;
v000001eab11ea290_0 .var "current_state", 1 0;
v000001eab11ea3d0_0 .var "led", 0 0;
v000001eab11e92f0_0 .net "rst", 0 0, o000001eab12c1408;  alias, 0 drivers
S_000001eab1303830 .scope module, "q_demod" "cic_decimator" 6 174, 5 32 0, S_000001eab1139aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "input_tdata";
    .port_info 3 /INPUT 1 "input_tvalid";
    .port_info 4 /OUTPUT 1 "input_tready";
    .port_info 5 /OUTPUT 13 "output_tdata";
    .port_info 6 /OUTPUT 1 "output_tvalid";
    .port_info 7 /INPUT 1 "output_tready";
    .port_info 8 /INPUT 6 "rate";
P_000001eab11d4ca0 .param/l "M" 0 5 35, +C4<00000000000000000000000000000001>;
P_000001eab11d4cd8 .param/l "N" 0 5 36, +C4<00000000000000000000000000000011>;
P_000001eab11d4d10 .param/l "REG_WIDTH" 0 5 37, +C4<00000000000000000000000000001101>;
P_000001eab11d4d48 .param/l "RMAX" 0 5 34, +C4<00000000000000000000000000100000>;
P_000001eab11d4d80 .param/l "WIDTH" 0 5 33, +C4<00000000000000000000000000000001>;
v000001eab130f5c0_0 .array/port v000001eab130f5c0, 0;
L_000001eab1191d60 .functor BUFZ 13, v000001eab130f5c0_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab130f5c0_1 .array/port v000001eab130f5c0, 1;
L_000001eab1191970 .functor BUFZ 13, v000001eab130f5c0_1, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11e99d0_0 .array/port v000001eab11e99d0, 0;
L_000001eab1191ac0 .functor BUFZ 13, v000001eab11e99d0_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v000001eab11e99d0_1 .array/port v000001eab11e99d0, 1;
L_000001eab1191f20 .functor BUFZ 13, v000001eab11e99d0_1, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000001eab1312b38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001eab1191f90 .functor OR 1, L_000001eab1312b38, L_000001eab136b880, C4<0>, C4<0>;
v000001eab11e99d0_2 .array/port v000001eab11e99d0, 2;
L_000001eab1192000 .functor BUFZ 13, v000001eab11e99d0_2, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000001eab1312af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001eab1164220 .functor AND 1, L_000001eab1312af0, L_000001eab136a840, C4<1>, C4<1>;
v000001eab11e9610_0 .net *"_ivl_12", 31 0, L_000001eab136b560;  1 drivers
L_000001eab13129d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11ea650_0 .net *"_ivl_15", 25 0, L_000001eab13129d0;  1 drivers
L_000001eab1312a18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11e96b0_0 .net/2u *"_ivl_16", 31 0, L_000001eab1312a18;  1 drivers
v000001eab11ea790_0 .net *"_ivl_18", 0 0, L_000001eab136b880;  1 drivers
v000001eab11ea8d0_0 .net *"_ivl_25", 31 0, L_000001eab136b060;  1 drivers
L_000001eab1312a60 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11e97f0_0 .net *"_ivl_28", 25 0, L_000001eab1312a60;  1 drivers
L_000001eab1312aa8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001eab11e9930_0 .net/2u *"_ivl_29", 31 0, L_000001eab1312aa8;  1 drivers
v000001eab11e9b10_0 .net *"_ivl_31", 0 0, L_000001eab136a840;  1 drivers
v000001eab11e9e30_0 .net "clk", 0 0, o000001eab12c1048;  alias, 0 drivers
v000001eab11e99d0 .array "comb_reg", 0 2, 12 0;
v000001eab11e9bb0_0 .net "comb_reg_0", 12 0, L_000001eab1191ac0;  1 drivers
v000001eab130ed00_0 .net "comb_reg_1", 12 0, L_000001eab1191f20;  1 drivers
v000001eab130eda0_0 .var "cycle_reg", 5 0;
v000001eab130ee40_0 .var/i "i", 31 0;
v000001eab130ec60_0 .net "input_tdata", 0 0, o000001eab12c1ca8;  alias, 0 drivers
v000001eab130f840_0 .net "input_tready", 0 0, L_000001eab1191f90;  alias, 1 drivers
v000001eab130fe80_0 .net "input_tvalid", 0 0, L_000001eab1312af0;  1 drivers
v000001eab130f5c0 .array "int_reg", 0 2, 12 0;
v000001eab130ff20_0 .net "int_reg_0", 12 0, L_000001eab1191d60;  1 drivers
v000001eab130f2a0_0 .net "int_reg_1", 12 0, L_000001eab1191970;  1 drivers
v000001eab130e8a0_0 .net "output_tdata", 12 0, L_000001eab1192000;  alias, 1 drivers
v000001eab130ffc0_0 .net "output_tready", 0 0, L_000001eab1312b38;  1 drivers
v000001eab130f660_0 .net "output_tvalid", 0 0, L_000001eab1164220;  alias, 1 drivers
L_000001eab1312b80 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001eab130e760_0 .net "rate", 5 0, L_000001eab1312b80;  1 drivers
v000001eab130f700_0 .net "rst", 0 0, o000001eab12c1408;  alias, 0 drivers
L_000001eab136b560 .concat [ 6 26 0 0], v000001eab130eda0_0, L_000001eab13129d0;
L_000001eab136b880 .cmp/ne 32, L_000001eab136b560, L_000001eab1312a18;
L_000001eab136b060 .concat [ 6 26 0 0], v000001eab130eda0_0, L_000001eab1312a60;
L_000001eab136a840 .cmp/eq 32, L_000001eab136b060, L_000001eab1312aa8;
S_000001eab13039c0 .scope generate, "comb[0]" "comb[0]" 5 130, 5 130 0, S_000001eab1303830;
 .timescale -9 -12;
P_000001eab11ce8c0 .param/l "k" 0 5 130, +C4<00>;
v000001eab11e8f30 .array "delay_reg", 0 0, 12 0;
S_000001eab1303b50 .scope generate, "comb[1]" "comb[1]" 5 130, 5 130 0, S_000001eab1303830;
 .timescale -9 -12;
P_000001eab11ce900 .param/l "k" 0 5 130, +C4<01>;
v000001eab11e9f70 .array "delay_reg", 0 0, 12 0;
S_000001eab1303ce0 .scope generate, "comb[2]" "comb[2]" 5 130, 5 130 0, S_000001eab1303830;
 .timescale -9 -12;
P_000001eab11ce980 .param/l "k" 0 5 130, +C4<010>;
v000001eab11e8fd0 .array "delay_reg", 0 0, 12 0;
S_000001eab1303380 .scope generate, "integrator[0]" "integrator[0]" 5 109, 5 109 0, S_000001eab1303830;
 .timescale -9 -12;
P_000001eab11ce9c0 .param/l "k" 0 5 109, +C4<00>;
S_000001eab1303510 .scope generate, "integrator[1]" "integrator[1]" 5 109, 5 109 0, S_000001eab1303830;
 .timescale -9 -12;
P_000001eab11cf440 .param/l "k" 0 5 109, +C4<01>;
S_000001eab11ed270 .scope generate, "integrator[2]" "integrator[2]" 5 109, 5 109 0, S_000001eab1303830;
 .timescale -9 -12;
P_000001eab11cf880 .param/l "k" 0 5 109, +C4<010>;
S_000001eab11ed8b0 .scope module, "q_serializer" "data_serializer" 6 190, 3 38 0, S_000001eab1139aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 13 "data_in";
    .port_info 3 /INPUT 1 "data_strobe";
    .port_info 4 /OUTPUT 1 "clk_out";
    .port_info 5 /OUTPUT 1 "data_out";
L_000001eab1312bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab130e800_0 .net/2u *"_ivl_0", 0 0, L_000001eab1312bc8;  1 drivers
v000001eab130f7a0_0 .var "bit_counter", 5 0;
v000001eab130f3e0_0 .net "clk", 0 0, o000001eab12c1048;  alias, 0 drivers
v000001eab130e940_0 .net "clk_out", 0 0, L_000001eab136bb00;  alias, 1 drivers
v000001eab1310060_0 .var "clk_out_enable", 0 0;
v000001eab130e580_0 .net "data_in", 12 0, L_000001eab1192000;  alias, 1 drivers
v000001eab130e9e0_0 .var "data_out", 0 0;
v000001eab130f480_0 .net "data_strobe", 0 0, L_000001eab1164220;  alias, 1 drivers
v000001eab130e440_0 .net "rst", 0 0, o000001eab12c1408;  alias, 0 drivers
v000001eab130e260_0 .var "shift_reg", 15 0;
L_000001eab136bb00 .functor MUXZ 1, L_000001eab1312bc8, o000001eab12c1048, v000001eab1310060_0, C4<>;
S_000001eab11edbd0 .scope module, "sx1257_mgmt_miso_mux" "mux_with_reset" 6 98, 2 87 0, S_000001eab1139aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "reset_val";
    .port_info 5 /OUTPUT 1 "out";
v000001eab130e6c0_0 .net "a", 0 0, o000001eab12c22d8;  alias, 0 drivers
L_000001eab13125e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab130ea80_0 .net "b", 0 0, L_000001eab13125e0;  1 drivers
v000001eab130eb20_0 .var "out", 0 0;
v000001eab130ebc0_0 .net "reset", 0 0, o000001eab12c1408;  alias, 0 drivers
L_000001eab1312670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab130f160_0 .net "reset_val", 0 0, L_000001eab1312670;  1 drivers
L_000001eab1312628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab130eee0_0 .net "sel", 0 0, L_000001eab1312628;  1 drivers
E_000001eab11cf800/0 .event anyedge, v000001eab11e9c50_0, v000001eab130f160_0, v000001eab130eee0_0, v000001eab130ea80_0;
E_000001eab11cf800/1 .event anyedge, v000001eab130e6c0_0;
E_000001eab11cf800 .event/or E_000001eab11cf800/0, E_000001eab11cf800/1;
S_000001eab11ee080 .scope module, "sx1257_mgmt_mosi_mux" "mux_with_reset" 6 90, 2 87 0, S_000001eab1139aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "reset_val";
    .port_info 5 /OUTPUT 1 "out";
v000001eab130fd40_0 .net "a", 0 0, o000001eab12c24e8;  alias, 0 drivers
L_000001eab1312508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab1310100_0 .net "b", 0 0, L_000001eab1312508;  1 drivers
v000001eab130f8e0_0 .var "out", 0 0;
v000001eab130f980_0 .net "reset", 0 0, o000001eab12c1408;  alias, 0 drivers
L_000001eab1312598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab130fa20_0 .net "reset_val", 0 0, L_000001eab1312598;  1 drivers
L_000001eab1312550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab130fac0_0 .net "sel", 0 0, L_000001eab1312550;  1 drivers
E_000001eab11cf780/0 .event anyedge, v000001eab11e9c50_0, v000001eab130fa20_0, v000001eab130fac0_0, v000001eab1310100_0;
E_000001eab11cf780/1 .event anyedge, v000001eab130fd40_0;
E_000001eab11cf780 .event/or E_000001eab11cf780/0, E_000001eab11cf780/1;
S_000001eab11edd60 .scope module, "sx1257_mgmt_nss_mux" "mux_with_reset" 6 106, 2 87 0, S_000001eab1139aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "reset_val";
    .port_info 5 /OUTPUT 1 "out";
v000001eab130fb60_0 .net "a", 0 0, o000001eab12c26f8;  alias, 0 drivers
L_000001eab13126b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab130fc00_0 .net "b", 0 0, L_000001eab13126b8;  1 drivers
v000001eab130e4e0_0 .var "out", 0 0;
v000001eab130ef80_0 .net "reset", 0 0, o000001eab12c1408;  alias, 0 drivers
L_000001eab1312748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab130e620_0 .net "reset_val", 0 0, L_000001eab1312748;  1 drivers
L_000001eab1312700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab130f340_0 .net "sel", 0 0, L_000001eab1312700;  1 drivers
E_000001eab11cf000/0 .event anyedge, v000001eab11e9c50_0, v000001eab130e620_0, v000001eab130f340_0, v000001eab130fc00_0;
E_000001eab11cf000/1 .event anyedge, v000001eab130fb60_0;
E_000001eab11cf000 .event/or E_000001eab11cf000/0, E_000001eab11cf000/1;
S_000001eab11ee210 .scope module, "sx1257_mgmt_sck_mux" "mux_with_reset" 6 82, 2 87 0, S_000001eab1139aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "reset_val";
    .port_info 5 /OUTPUT 1 "out";
v000001eab130f020_0 .net "a", 0 0, o000001eab12c2908;  alias, 0 drivers
L_000001eab1312430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab130f0c0_0 .net "b", 0 0, L_000001eab1312430;  1 drivers
v000001eab130f520_0 .var "out", 0 0;
v000001eab130f200_0 .net "reset", 0 0, o000001eab12c1408;  alias, 0 drivers
L_000001eab13124c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001eab130e3a0_0 .net "reset_val", 0 0, L_000001eab13124c0;  1 drivers
L_000001eab1312478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001eab130fca0_0 .net "sel", 0 0, L_000001eab1312478;  1 drivers
E_000001eab11cef00/0 .event anyedge, v000001eab11e9c50_0, v000001eab130e3a0_0, v000001eab130fca0_0, v000001eab130f0c0_0;
E_000001eab11cef00/1 .event anyedge, v000001eab130f020_0;
E_000001eab11cef00 .event/or E_000001eab11cef00/0, E_000001eab11cef00/1;
    .scope S_000001eab11a7690;
T_0 ;
    %wait E_000001eab11cdc00;
    %load/vec4 v000001eab11d8b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v000001eab11da990_0;
    %store/vec4 v000001eab11d98b0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v000001eab11da990_0;
    %store/vec4 v000001eab11d98b0_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v000001eab11d9770_0;
    %store/vec4 v000001eab11d98b0_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001eab11d94f0_0;
    %store/vec4 v000001eab11d98b0_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001eab11d93b0_0;
    %store/vec4 v000001eab11d98b0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001eab1146e70;
T_1 ;
    %wait E_000001eab11cdfc0;
    %load/vec4 v000001eab11da3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da850, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001eab11d9ef0_0;
    %load/vec4 v000001eab11daa30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da850, 4;
    %load/vec4 v000001eab11d9e50_0;
    %pad/s 13;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da850, 0, 4;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001eab1147000;
T_2 ;
    %wait E_000001eab11cdfc0;
    %load/vec4 v000001eab11da3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da850, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001eab11d9ef0_0;
    %load/vec4 v000001eab11daa30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da850, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da850, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da850, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001eab11582a0;
T_3 ;
    %wait E_000001eab11cdfc0;
    %load/vec4 v000001eab11da3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da850, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001eab11d9ef0_0;
    %load/vec4 v000001eab11daa30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da850, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da850, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da850, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001eab1155f20;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9a90, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000001eab1155f20;
T_5 ;
    %wait E_000001eab11cdfc0;
    %load/vec4 v000001eab11da3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9a90, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d96d0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001eab11da0d0_0;
    %load/vec4 v000001eab11da210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da850, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9a90, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da850, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11d9a90, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d96d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_5.7, 5;
    %ix/getv/s 4, v000001eab11d8cd0_0;
    %load/vec4a v000001eab11d9a90, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9a90, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001eab114eb10;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9b30, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_000001eab114eb10;
T_7 ;
    %wait E_000001eab11cdfc0;
    %load/vec4 v000001eab11da3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9b30, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d96d0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001eab11da0d0_0;
    %load/vec4 v000001eab11da210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11d96d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9b30, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11d96d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11d9b30, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d96d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_7.6 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_7.7, 5;
    %ix/getv/s 4, v000001eab11d8cd0_0;
    %load/vec4a v000001eab11d9b30, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d9b30, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001eab114eca0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da030, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001eab114eca0;
T_9 ;
    %wait E_000001eab11cdfc0;
    %load/vec4 v000001eab11da3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_9.2 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da030, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d96d0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001eab11da0d0_0;
    %load/vec4 v000001eab11da210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11d96d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da030, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11d96d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11da030, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d96d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_9.6 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_9.7, 5;
    %ix/getv/s 4, v000001eab11d8cd0_0;
    %load/vec4a v000001eab11da030, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da030, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001eab1155d90;
T_10 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001eab11d9090_0, 0, 6;
    %end;
    .thread T_10;
    .scope S_000001eab1155d90;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000001eab11d8cd0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11da850, 0, 4;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11d8cd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11d96d0, 0, 4;
    %load/vec4 v000001eab11d8cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11d8cd0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_000001eab1155d90;
T_12 ;
    %wait E_000001eab11cdfc0;
    %load/vec4 v000001eab11da3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab11d9090_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001eab11d9ef0_0;
    %load/vec4 v000001eab11daa30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001eab11d9090_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_12.6, 5;
    %load/vec4 v000001eab11d9090_0;
    %pad/u 32;
    %load/vec4 v000001eab11da350_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001eab11d9090_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001eab11d9090_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab11d9090_0, 0;
T_12.5 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001eab1158430;
T_13 ;
    %wait E_000001eab11ce4c0;
    %load/vec4 v000001eab11d9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab11da490_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001eab11d9130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001eab11da490_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001eab11da490_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v000001eab11da490_0;
    %subi 1, 0, 6;
    %assign/vec4 v000001eab11da490_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001eab1158430;
T_14 ;
    %wait E_000001eab11ce140;
    %load/vec4 v000001eab11d9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11d8eb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001eab11da490_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eab11d8eb0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001eab11da490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11d8eb0_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001eab1158430;
T_15 ;
    %wait E_000001eab11ce140;
    %load/vec4 v000001eab11d9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11da710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001eab11adbc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001eab11d9130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 57005, 0, 16;
    %assign/vec4 v000001eab11adbc0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001eab11da490_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v000001eab11adbc0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001eab11da710_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001eab11adbc0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001eab11adbc0_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11da710_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001eab11a7820;
T_16 ;
    %delay 658067456, 1164;
    %load/vec4 v000001eab11af600_0;
    %inv;
    %store/vec4 v000001eab11af600_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_000001eab11a7820;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eab11af600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eab11ae340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eab11ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eab11adf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eab11af6a0_0, 0, 1;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v000001eab11aea20_0, 0, 6;
    %vpi_call 4 58 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001eab11a7820 {0 0 0};
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eab11ae340_0, 0, 1;
    %pushi/vec4 1000, 0, 32;
T_17.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.1, 5;
    %jmp/1 T_17.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eab11ae840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eab11adf80_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001eab11ae840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001eab11adf80_0, 0, 1;
    %jmp T_17.0;
T_17.1 ;
    %pop/vec4 1;
    %delay 3749838848, 4656612;
    %vpi_call 4 73 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_000001eab11a7820;
T_18 ;
    %vpi_call 4 78 "$monitor", $time, " rst=%b, clk=%b, data_in=%b, decimator_output=%d, data_out=%b", v000001eab11ae340_0, v000001eab11af600_0, v000001eab11ae840_0, v000001eab11adc60_0, v000001eab11aede0_0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001eab1303e70;
T_19 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001eab11ea290_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e8d50_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000001eab1303e70;
T_20 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e92f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eab11ea3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eab11ea290_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001eab11ea290_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eab11ea290_0, 0;
    %jmp T_20.7;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eab11ea3d0_0, 0;
    %load/vec4 v000001eab11e8d50_0;
    %cvt/rv;
    %pushi/real 1228800000, 4089; load=9.60000e+06
    %cmp/wr;
    %jmp/0xz  T_20.8, 5;
    %load/vec4 v000001eab11e8d50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001eab11ea290_0, 0;
T_20.9 ;
    %jmp T_20.7;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11ea3d0_0, 0;
    %load/vec4 v000001eab11e8d50_0;
    %cvt/rv;
    %pushi/real 1536000000, 4091; load=4.80000e+07
    %cmp/wr;
    %jmp/0xz  T_20.10, 5;
    %load/vec4 v000001eab11e8d50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001eab11ea290_0, 0;
T_20.11 ;
    %jmp T_20.7;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eab11ea3d0_0, 0;
    %load/vec4 v000001eab11e8d50_0;
    %cvt/rv;
    %pushi/real 1228800000, 4089; load=9.60000e+06
    %cmp/wr;
    %jmp/0xz  T_20.12, 5;
    %load/vec4 v000001eab11e8d50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001eab11ea290_0, 0;
T_20.13 ;
    %jmp T_20.7;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11ea3d0_0, 0;
    %load/vec4 v000001eab11e8d50_0;
    %cvt/rv;
    %pushi/real 1228800000, 4089; load=9.60000e+06
    %cmp/wr;
    %jmp/0xz  T_20.14, 5;
    %load/vec4 v000001eab11e8d50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001eab11e8d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001eab11ea290_0, 0;
T_20.15 ;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001eab11ee210;
T_21 ;
    %wait E_000001eab11cef00;
    %load/vec4 v000001eab130f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001eab130e3a0_0;
    %store/vec4 v000001eab130f520_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001eab130fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000001eab130f0c0_0;
    %store/vec4 v000001eab130f520_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v000001eab130f020_0;
    %store/vec4 v000001eab130f520_0, 0, 1;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001eab11ee080;
T_22 ;
    %wait E_000001eab11cf780;
    %load/vec4 v000001eab130f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001eab130fa20_0;
    %store/vec4 v000001eab130f8e0_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001eab130fac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000001eab1310100_0;
    %store/vec4 v000001eab130f8e0_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v000001eab130fd40_0;
    %store/vec4 v000001eab130f8e0_0, 0, 1;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001eab11edbd0;
T_23 ;
    %wait E_000001eab11cf800;
    %load/vec4 v000001eab130ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001eab130f160_0;
    %store/vec4 v000001eab130eb20_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000001eab130eee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000001eab130ea80_0;
    %store/vec4 v000001eab130eb20_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000001eab130e6c0_0;
    %store/vec4 v000001eab130eb20_0, 0, 1;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001eab11edd60;
T_24 ;
    %wait E_000001eab11cf000;
    %load/vec4 v000001eab130ef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001eab130e620_0;
    %store/vec4 v000001eab130e4e0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001eab130f340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001eab130fc00_0;
    %store/vec4 v000001eab130e4e0_0, 0, 1;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001eab130fb60_0;
    %store/vec4 v000001eab130e4e0_0, 0, 1;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001eab0fd68c0;
T_25 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9d90, 0, 4;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001eab11e91b0_0;
    %load/vec4 v000001eab11e9750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9d90, 4;
    %load/vec4 v000001eab11ea330_0;
    %pad/s 13;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9d90, 0, 4;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001eab13036a0;
T_26 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9d90, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000001eab11e91b0_0;
    %load/vec4 v000001eab11e9750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9d90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9d90, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9d90, 0, 4;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000001eab1303060;
T_27 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9d90, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001eab11e91b0_0;
    %load/vec4 v000001eab11e9750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9d90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9d90, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9d90, 0, 4;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001eab1160b30;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_28.0 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aef20, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %end;
    .thread T_28;
    .scope S_000001eab1160b30;
T_29 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_29.2 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aef20, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9070, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001eab11e9250_0;
    %load/vec4 v000001eab11e94d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9d90, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aef20, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9d90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11aef20, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_29.6 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_29.7, 5;
    %ix/getv/s 4, v000001eab11e9430_0;
    %load/vec4a v000001eab11aef20, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aef20, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001eab0fd65a0;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_30.0 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11af100, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %end;
    .thread T_30;
    .scope S_000001eab0fd65a0;
T_31 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_31.2 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11af100, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9070, 0, 4;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000001eab11e9250_0;
    %load/vec4 v000001eab11e94d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9070, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11af100, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9070, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11af100, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_31.6 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_31.7, 5;
    %ix/getv/s 4, v000001eab11e9430_0;
    %load/vec4a v000001eab11af100, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11af100, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_31.6;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000001eab0fd6730;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_32.0 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_32.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aeac0, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_32.0;
T_32.1 ;
    %end;
    .thread T_32;
    .scope S_000001eab0fd6730;
T_33 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_33.2 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aeac0, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9070, 0, 4;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v000001eab11e9250_0;
    %load/vec4 v000001eab11e94d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9070, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aeac0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9070, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11aeac0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_33.6 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_33.7, 5;
    %ix/getv/s 4, v000001eab11e9430_0;
    %load/vec4a v000001eab11aeac0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11aeac0, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_33.6;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_000001eab11609a0;
T_34 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001eab11ea0b0_0, 0, 6;
    %end;
    .thread T_34;
    .scope S_000001eab11609a0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
T_35.0 ;
    %load/vec4 v000001eab11e9430_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_35.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9d90, 0, 4;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab11e9430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9070, 0, 4;
    %load/vec4 v000001eab11e9430_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab11e9430_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %end;
    .thread T_35;
    .scope S_000001eab11609a0;
T_36 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab11e9c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab11ea0b0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000001eab11e91b0_0;
    %load/vec4 v000001eab11e9750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v000001eab11ea0b0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_36.6, 5;
    %load/vec4 v000001eab11ea0b0_0;
    %pad/u 32;
    %load/vec4 v000001eab11ea150_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_36.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v000001eab11ea0b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001eab11ea0b0_0, 0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab11ea0b0_0, 0;
T_36.5 ;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000001eab13031f0;
T_37 ;
    %wait E_000001eab11ce2c0;
    %load/vec4 v000001eab11eaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab11ea6f0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001eab11ea470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001eab11ea6f0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v000001eab11ea6f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %load/vec4 v000001eab11ea6f0_0;
    %subi 1, 0, 6;
    %assign/vec4 v000001eab11ea6f0_0, 0;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001eab13031f0;
T_38 ;
    %wait E_000001eab11ce780;
    %load/vec4 v000001eab11eaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11ea5b0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v000001eab11ea6f0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eab11ea5b0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v000001eab11ea6f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11ea5b0_0, 0;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_000001eab13031f0;
T_39 ;
    %wait E_000001eab11ce780;
    %load/vec4 v000001eab11eaab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11e8e90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001eab11e8cb0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000001eab11ea470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %pushi/vec4 57005, 0, 16;
    %assign/vec4 v000001eab11e8cb0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v000001eab11ea6f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %load/vec4 v000001eab11e8cb0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001eab11e8e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001eab11e8cb0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001eab11e8cb0_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab11e8e90_0, 0;
T_39.5 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001eab1303380;
T_40 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab130f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab130f5c0, 0, 4;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000001eab130f840_0;
    %load/vec4 v000001eab130fe80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab130f5c0, 4;
    %load/vec4 v000001eab130ec60_0;
    %pad/s 13;
    %add;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab130f5c0, 0, 4;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000001eab1303510;
T_41 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab130f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab130f5c0, 0, 4;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v000001eab130f840_0;
    %load/vec4 v000001eab130fe80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab130f5c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab130f5c0, 4;
    %add;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab130f5c0, 0, 4;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000001eab11ed270;
T_42 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab130f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab130f5c0, 0, 4;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001eab130f840_0;
    %load/vec4 v000001eab130fe80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab130f5c0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab130f5c0, 4;
    %add;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab130f5c0, 0, 4;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001eab13039c0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_43.0 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_43.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8f30, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %end;
    .thread T_43;
    .scope S_000001eab13039c0;
T_44 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab130f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_44.2 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_44.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8f30, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e99d0, 0, 4;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v000001eab130ffc0_0;
    %load/vec4 v000001eab130f660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab130f5c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8f30, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab130f5c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e8f30, 4;
    %sub;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e99d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_44.6 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_44.7, 5;
    %ix/getv/s 4, v000001eab130ee40_0;
    %load/vec4a v000001eab11e8f30, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8f30, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_44.6;
T_44.7 ;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001eab1303b50;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_45.0 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_45.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9f70, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %end;
    .thread T_45;
    .scope S_000001eab1303b50;
T_46 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab130f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_46.2 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9f70, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e99d0, 0, 4;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000001eab130ffc0_0;
    %load/vec4 v000001eab130f660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e99d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9f70, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e99d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e9f70, 4;
    %sub;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e99d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_46.6 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_46.7, 5;
    %ix/getv/s 4, v000001eab130ee40_0;
    %load/vec4a v000001eab11e9f70, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e9f70, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
T_46.4 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000001eab1303ce0;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_47.0 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_47.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8fd0, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %end;
    .thread T_47;
    .scope S_000001eab1303ce0;
T_48 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab130f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_48.2 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8fd0, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %pushi/vec4 0, 0, 13;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e99d0, 0, 4;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v000001eab130ffc0_0;
    %load/vec4 v000001eab130f660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e99d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8fd0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e99d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001eab11e8fd0, 4;
    %sub;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e99d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_48.6 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz T_48.7, 5;
    %ix/getv/s 4, v000001eab130ee40_0;
    %load/vec4a v000001eab11e8fd0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e8fd0, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
T_48.4 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000001eab1303830;
T_49 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001eab130eda0_0, 0, 6;
    %end;
    .thread T_49;
    .scope S_000001eab1303830;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
T_50.0 ;
    %load/vec4 v000001eab130ee40_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab130f5c0, 0, 4;
    %pushi/vec4 0, 0, 13;
    %ix/getv/s 3, v000001eab130ee40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001eab11e99d0, 0, 4;
    %load/vec4 v000001eab130ee40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001eab130ee40_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_000001eab1303830;
T_51 ;
    %wait E_000001eab11ce180;
    %load/vec4 v000001eab130f700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab130eda0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000001eab130f840_0;
    %load/vec4 v000001eab130fe80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v000001eab130eda0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_51.6, 5;
    %load/vec4 v000001eab130eda0_0;
    %pad/u 32;
    %load/vec4 v000001eab130e760_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_51.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %load/vec4 v000001eab130eda0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001eab130eda0_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab130eda0_0, 0;
T_51.5 ;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000001eab11ed8b0;
T_52 ;
    %wait E_000001eab11ce2c0;
    %load/vec4 v000001eab130e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001eab130f7a0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001eab130f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v000001eab130f7a0_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v000001eab130f7a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_52.4, 4;
    %load/vec4 v000001eab130f7a0_0;
    %subi 1, 0, 6;
    %assign/vec4 v000001eab130f7a0_0, 0;
T_52.4 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001eab11ed8b0;
T_53 ;
    %wait E_000001eab11ce780;
    %load/vec4 v000001eab130e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab1310060_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v000001eab130f7a0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_53.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001eab1310060_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v000001eab130f7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_53.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab1310060_0, 0;
T_53.4 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_000001eab11ed8b0;
T_54 ;
    %wait E_000001eab11ce780;
    %load/vec4 v000001eab130e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab130e9e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001eab130e260_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v000001eab130f480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 57005, 0, 16;
    %assign/vec4 v000001eab130e260_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v000001eab130f7a0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_54.4, 4;
    %load/vec4 v000001eab130e260_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001eab130e9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001eab130e260_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001eab130e260_0, 0;
    %jmp T_54.5;
T_54.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001eab130e9e0_0, 0;
T_54.5 ;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "led_pattern.v";
    "simple_iq.v";
    "testbench.v";
    "cic_decimator.v";
    "count_attr.v";
