Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Tue Apr 25 09:08:56 2017
| Host         : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file iq_pid_vco_wrapper_timing_summary_routed.rpt -rpx iq_pid_vco_wrapper_timing_summary_routed.rpx
| Design       : iq_pid_vco_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.322        0.000                      0                13987        0.017        0.000                      0                13987        1.845        0.000                       0                  5963  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         
clk_fpga_1      {0.000 2.000}        4.000           250.000         
clk_fpga_2      {0.000 10.000}       20.000          50.000          
clk_fpga_3      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               0.322        0.000                      0                10305        0.027        0.000                      0                10305        2.000        0.000                       0                  4425  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.559        0.000                      0                   73        0.237        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.833        0.000                      0                 3101        0.017        0.000                      0                 3101        3.020        0.000                       0                  1454  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.299        0.000                      0                  379        0.275        0.000                      0                  379  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  2.551        0.000                      0                   15        0.531        0.000                      0                   15  
**async_default**  clk_fpga_0         clk_fpga_0               0.748        0.000                      0                  320        1.034        0.000                      0                  320  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 0.518ns (7.142%)  route 6.735ns (92.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.735    12.078    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X35Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X35Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][7]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][7]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[32].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[32].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[32].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[32].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[32].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[32].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][4]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][5]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][6]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[33].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 0.518ns (7.162%)  route 6.714ns (92.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.714    12.057    demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.480    12.392    demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X33Y81         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/C
                         clock pessimism              0.249    12.641    
                         clock uncertainty           -0.035    12.605    
    SLICE_X33Y81         FDRE (Setup_fdre_C_CE)      -0.205    12.400    demod_fir/U0/fir_top_inst/generate_fir[34].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 demod_fir/U0/fir_top_inst/enable_s_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[52].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.518ns (7.206%)  route 6.670ns (92.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.664     4.825    demod_fir/U0/fir_top_inst/data_clk_i
    SLICE_X8Y27          FDRE                                         r  demod_fir/U0/fir_top_inst/enable_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.518     5.343 r  demod_fir/U0/fir_top_inst/enable_s_reg/Q
                         net (fo=938, routed)         6.670    12.013    demod_fir/U0/fir_top_inst/generate_fir[52].fir_glob_inst/coeff_reg_delay/enable_s
    SLICE_X8Y63          FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[52].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.492    12.404    demod_fir/U0/fir_top_inst/generate_fir[52].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X8Y63          FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[52].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]/C
                         clock pessimism              0.249    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X8Y63          FDRE (Setup_fdre_C_CE)      -0.169    12.448    demod_fir/U0/fir_top_inst/generate_fir[52].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][12]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dds_ampl/U0/add_constLogic/add_val_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/add_constLogic/add_val2_s_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.360%)  route 0.217ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.561     1.616    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X22Y47         FDRE                                         r  dds_ampl/U0/add_constLogic/add_val_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  dds_ampl/U0/add_constLogic/add_val_s_reg[5]/Q
                         net (fo=1, routed)           0.217     1.974    dds_ampl/U0/add_constLogic/add_val_s[5]
    SLICE_X18Y46         FDRE                                         r  dds_ampl/U0/add_constLogic/add_val2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.831     1.977    dds_ampl/U0/add_constLogic/data_clk_i
    SLICE_X18Y46         FDRE                                         r  dds_ampl/U0/add_constLogic/add_val2_s_reg[5]/C
                         clock pessimism             -0.095     1.882    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.066     1.948    dds_ampl/U0/add_constLogic/add_val2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/result_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/data_out_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.627%)  route 0.206ns (59.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.555     1.610    demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X23Y33         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/result_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst/result_s_reg[13]/Q
                         net (fo=1, routed)           0.206     1.957    demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/fir_proc_inst_n_16
    SLICE_X20Y30         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/data_out_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.820     1.966    demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/data_clk_i
    SLICE_X20Y30         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/data_out_s_reg[13]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y30         FDRE (Hold_fdre_C_D)         0.059     1.930    demod_fir/U0/fir_top_inst/generate_fir[15].fir_glob_inst/data_out_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dds_offset/U0/add_constLogic/add_val_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/add_constLogic/add_val2_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.148ns (45.791%)  route 0.175ns (54.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.564     1.619    dds_offset/U0/add_constLogic/data_clk_i
    SLICE_X16Y48         FDRE                                         r  dds_offset/U0/add_constLogic/add_val_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.148     1.767 r  dds_offset/U0/add_constLogic/add_val_s_reg[8]/Q
                         net (fo=1, routed)           0.175     1.942    dds_offset/U0/add_constLogic/add_val_s[8]
    SLICE_X15Y50         FDRE                                         r  dds_offset/U0/add_constLogic/add_val2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.831     1.977    dds_offset/U0/add_constLogic/data_clk_i
    SLICE_X15Y50         FDRE                                         r  dds_offset/U0/add_constLogic/add_val2_s_reg[8]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.022     1.909    dds_offset/U0/add_constLogic/add_val2_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/coeff_s_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.374%)  route 0.226ns (61.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.558     1.613    demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X18Y62         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y62         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][14]/Q
                         net (fo=1, routed)           0.226     1.981    demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/D[14]
    SLICE_X22Y62         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/coeff_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.823     1.969    demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X22Y62         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/coeff_s_reg[14]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.066     1.940    demod_fir/U0/fir_top_inst/generate_fir[54].fir_glob_inst/fir_proc_inst/coeff_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/result_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.569%)  route 0.234ns (62.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.561     1.616    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X18Y53         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/result_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/result_s_reg[22]/Q
                         net (fo=1, routed)           0.234     1.992    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst_n_7
    SLICE_X22Y53         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.827     1.973    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_clk_i
    SLICE_X22Y53         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[22]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.071     1.949    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.196%)  route 0.228ns (61.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/reset_delay/data_clk_i
    SLICE_X17Y72         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDRE (Prop_fdre_C_Q)         0.141     1.747 r  demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/reset_delay/bit_tab_s_reg[0]/Q
                         net (fo=2, routed)           0.228     1.975    demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/bit_tab_s_reg[0]
    SLICE_X22Y71         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.815     1.961    demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X22Y71         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg/C
                         clock pessimism             -0.095     1.866    
    SLICE_X22Y71         FDRE (Hold_fdre_C_D)         0.066     1.932    demod_fir/U0/fir_top_inst/generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/coeff_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.789%)  route 0.232ns (62.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.550     1.605    demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X21Y27         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.746 r  demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][10]/Q
                         net (fo=2, routed)           0.232     1.978    demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/Q[10]
    SLICE_X25Y28         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/coeff_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.816     1.962    demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X25Y28         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/coeff_s_reg[10]/C
                         clock pessimism             -0.095     1.867    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.066     1.933    demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/coeff_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/result_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.610%)  route 0.234ns (62.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.561     1.616    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X18Y53         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/result_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y53         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst/result_s_reg[23]/Q
                         net (fo=1, routed)           0.234     1.991    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/fir_proc_inst_n_6
    SLICE_X22Y52         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.828     1.974    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_clk_i
    SLICE_X22Y52         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[23]/C
                         clock pessimism             -0.095     1.879    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.066     1.945    demod_fir/U0/fir_top_inst/generate_fir[20].fir_glob_inst/data_out_s_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[37].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[38].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.640%)  route 0.221ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.554     1.609    demod_fir/U0/fir_top_inst/generate_fir[37].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X24Y86         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[37].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y86         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  demod_fir/U0/fir_top_inst/generate_fir[37].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/Q
                         net (fo=2, routed)           0.221     1.994    demod_fir/U0/fir_top_inst/generate_fir[38].fir_glob_inst/coeff_reg_delay/D[1]
    SLICE_X18Y86         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[38].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.825     1.971    demod_fir/U0/fir_top_inst/generate_fir[38].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X18Y86         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[38].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X18Y86         FDRE (Hold_fdre_C_D)         0.070     1.946    demod_fir/U0/fir_top_inst/generate_fir[38].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/coeff_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.745%)  route 0.220ns (57.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.550     1.605    demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/coeff_reg_delay/data_clk_i
    SLICE_X20Y21         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.164     1.769 r  demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/coeff_reg_delay/data_tab_s_reg[0][4]/Q
                         net (fo=2, routed)           0.220     1.989    demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/Q[4]
    SLICE_X24Y26         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/coeff_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.813     1.959    demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/data_clk_i
    SLICE_X24Y26         FDRE                                         r  demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/coeff_s_reg[4]/C
                         clock pessimism             -0.095     1.864    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.076     1.940    demod_fir/U0/fir_top_inst/generate_fir[6].fir_glob_inst/fir_proc_inst/coeff_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y9      demod_fir/U0/fir_top_inst/generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y22     demod_fir/U0/fir_top_inst/generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y27     demod_fir/U0/fir_top_inst/generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y29     demod_fir/U0/fir_top_inst/generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y36     demod_fir/U0/fir_top_inst/generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y29     demod_fir/U0/fir_top_inst/generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y30     demod_fir/U0/fir_top_inst/generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y6      demod_fir/U0/fir_top_inst/generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X1Y12     demod_fir/U0/fir_top_inst/generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            3.884         8.000       4.116      DSP48_X0Y11     demod_fir/U0/fir_top_inst/generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/DSP48E1_inst/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y42    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y42    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y42    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y42    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y42    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y42    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y44    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y44    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X10Y34    demod_nco/U0/nco_inst1/cpt_off2_s_reg[7]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   redpitaya_adc_dac_clk_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    ad9767_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   redpitaya_adc_dac_clk_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    ad9767_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   redpitaya_adc_dac_clk_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.456ns (18.364%)  route 2.027ns (81.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.027     7.387    ad9767_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  ad9767_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y82         ODDR                                         f  ad9767_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.456ns (18.399%)  route 2.022ns (81.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.022     7.383    ad9767_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  ad9767_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y81         ODDR                                         f  ad9767_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    ad9767_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.456ns (18.773%)  route 1.973ns (81.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.973     7.333    ad9767_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  ad9767_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y66         ODDR                                         f  ad9767_0/inst/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    ad9767_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.638ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 0.456ns (18.920%)  route 1.954ns (81.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.954     7.314    ad9767_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  ad9767_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y92         ODDR                                         f  ad9767_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    ad9767_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.119%)  route 1.929ns (80.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.929     7.289    ad9767_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  ad9767_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y86         ODDR                                         f  ad9767_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.456ns (19.255%)  route 1.912ns (80.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.912     7.272    ad9767_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  ad9767_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y79         ODDR                                         f  ad9767_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.421%)  route 1.892ns (80.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.892     7.252    ad9767_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  ad9767_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y85         ODDR                                         f  ad9767_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.456ns (19.487%)  route 1.884ns (80.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.884     7.244    ad9767_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  ad9767_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y80         ODDR                                         f  ad9767_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    ad9767_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_7/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.456ns (19.907%)  route 1.835ns (80.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.835     7.195    ad9767_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  ad9767_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y65         ODDR                                         f  ad9767_0/inst/i_dac_7/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     7.948    ad9767_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.456ns (19.915%)  route 1.834ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.102     3.161 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.702     4.863    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.743     4.904    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.834     7.194    ad9767_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  ad9767_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     6.912 f  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.509     8.421    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y63         ODDR                                         f  ad9767_0/inst/i_dac_9/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.949    ad9767_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_11/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.157%)  route 0.595ns (80.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.595     2.381    ad9767_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y69         ODDR                                         r  ad9767_0/inst/i_dac_11/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.144    ad9767_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.952%)  route 0.603ns (81.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.603     2.389    ad9767_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.847     1.993    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y70         ODDR                                         r  ad9767_0/inst/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    ad9767_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.856%)  route 0.293ns (61.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X36Y51         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.785 f  ad9767_0/inst/dac_dat_b_s_reg[6]/Q
                         net (fo=1, routed)           0.293     2.078    ad9767_0/inst/dac_dat_b_s[6]
    SLICE_X38Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.123 r  ad9767_0/inst/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     2.123    ad9767_0/inst/p_1_out[6]
    SLICE_X38Y57         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    ad9767_0/inst/dac_clk_i
    SLICE_X38Y57         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[6]/C
                         clock pessimism             -0.345     1.658    
    SLICE_X38Y57         FDRE (Hold_fdre_C_D)         0.120     1.778    ad9767_0/inst/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (39.006%)  route 0.327ns (60.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.562     1.617    ad9767_0/inst/dac_clk_i
    SLICE_X34Y52         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.781 f  ad9767_0/inst/dac_dat_b_s_reg[9]/Q
                         net (fo=1, routed)           0.327     2.108    ad9767_0/inst/dac_dat_b_s[9]
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.153 r  ad9767_0/inst/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     2.153    ad9767_0/inst/p_1_out[9]
    SLICE_X38Y58         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    ad9767_0/inst/dac_clk_i
    SLICE_X38Y58         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[9]/C
                         clock pessimism             -0.325     1.678    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.121     1.799    ad9767_0/inst/dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.916%)  route 0.745ns (84.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.745     2.531    ad9767_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  ad9767_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y57         ODDR                                         r  ad9767_0/inst/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    ad9767_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.141ns (15.740%)  route 0.755ns (84.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    ad9767_0/inst/dac_clk_i
    SLICE_X43Y56         FDRE                                         r  ad9767_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  ad9767_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.755     2.541    ad9767_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  ad9767_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    ad9767_0/inst/dac_clk_i
    OLOGIC_X0Y91         ODDR                                         r  ad9767_0/inst/i_dac_12/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.150    ad9767_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.007%)  route 0.361ns (65.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X36Y51         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141     1.785 f  ad9767_0/inst/dac_dat_b_s_reg[8]/Q
                         net (fo=1, routed)           0.361     2.146    ad9767_0/inst/dac_dat_b_s[8]
    SLICE_X38Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.191 r  ad9767_0/inst/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.191    ad9767_0/inst/p_1_out[8]
    SLICE_X38Y58         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    ad9767_0/inst/dac_clk_i
    SLICE_X38Y58         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[8]/C
                         clock pessimism             -0.345     1.658    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.120     1.778    ad9767_0/inst/dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_a_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.226ns (27.954%)  route 0.582ns (72.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.562     1.617    ad9767_0/inst/dac_clk_i
    SLICE_X15Y51         FDRE                                         r  ad9767_0/inst/dac_dat_a_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.128     1.745 f  ad9767_0/inst/dac_dat_a_s_reg[9]/Q
                         net (fo=1, routed)           0.582     2.328    ad9767_0/inst/dac_dat_a_s[9]
    SLICE_X34Y61         LUT1 (Prop_lut1_I0_O)        0.098     2.426 r  ad9767_0/inst/dac_dat_a[9]_i_1/O
                         net (fo=1, routed)           0.000     2.426    ad9767_0/inst/dac_dat_a[9]_i_1_n_0
    SLICE_X34Y61         FDRE                                         r  ad9767_0/inst/dac_dat_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.829     1.975    ad9767_0/inst/dac_clk_i
    SLICE_X34Y61         FDRE                                         r  ad9767_0/inst/dac_dat_a_reg[9]/C
                         clock pessimism             -0.095     1.880    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.121     2.001    ad9767_0/inst/dac_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_a_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.147%)  route 0.618ns (76.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.562     1.617    ad9767_0/inst/dac_clk_i
    SLICE_X15Y51         FDRE                                         r  ad9767_0/inst/dac_dat_a_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.758 f  ad9767_0/inst/dac_dat_a_s_reg[0]/Q
                         net (fo=1, routed)           0.618     2.376    ad9767_0/inst/dac_dat_a_s[0]
    SLICE_X34Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.421 r  ad9767_0/inst/dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.421    ad9767_0/inst/dac_dat_a[0]_i_1_n_0
    SLICE_X34Y67         FDRE                                         r  ad9767_0/inst/dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.823     1.969    ad9767_0/inst/dac_clk_i
    SLICE_X34Y67         FDRE                                         r  ad9767_0/inst/dac_dat_a_reg[0]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.121     1.995    ad9767_0/inst/dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ad9767_0/inst/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ad9767_0/inst/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.697%)  route 0.383ns (67.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.056 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.551     1.606    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    ad9767_0/inst/dac_clk_i
    SLICE_X37Y51         FDRE                                         r  ad9767_0/inst/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.785 f  ad9767_0/inst/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.383     2.168    ad9767_0/inst/dac_dat_b_s[10]
    SLICE_X38Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.213 r  ad9767_0/inst/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.213    ad9767_0/inst/p_1_out[10]
    SLICE_X38Y62         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.817     1.963    redpitaya_adc_dac_clk_0/inst/adc_clk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    redpitaya_adc_dac_clk_0/inst/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  redpitaya_adc_dac_clk_0/inst/i_dac1_buf/O
                         net (fo=73, routed)          0.854     2.000    ad9767_0/inst/dac_clk_i
    SLICE_X38Y62         FDRE                                         r  ad9767_0/inst/dac_dat_b_reg[10]/C
                         clock pessimism             -0.345     1.655    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120     1.775    ad9767_0/inst/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.438    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   redpitaya_adc_dac_clk_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    ad9767_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    ad9767_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    ad9767_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    ad9767_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    ad9767_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    ad9767_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    ad9767_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    ad9767_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ad9767_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  redpitaya_adc_dac_clk_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y65    ad9767_0/inst/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y51    ad9767_0/inst/dac_dat_a_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y52    ad9767_0/inst/dac_dat_a_s_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y52    ad9767_0/inst/dac_dat_a_s_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y52    ad9767_0/inst/dac_dat_a_s_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y52    ad9767_0/inst/dac_dat_a_s_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y51    ad9767_0/inst/dac_dat_a_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y52    ad9767_0/inst/dac_dat_a_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y51    ad9767_0/inst/dac_dat_a_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y51    ad9767_0/inst/dac_dat_a_s_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y67    ad9767_0/inst/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y70    ad9767_0/inst/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y65    ad9767_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X33Y66    ad9767_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y67    ad9767_0/inst/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X35Y59    ad9767_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y61    ad9767_0/inst/dac_dat_a_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y61    ad9767_0/inst/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y70    ad9767_0/inst/dac_dat_b_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y62    ad9767_0/inst/dac_dat_b_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_f0/U0/add_constHandComm/axi_arready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.478ns (7.785%)  route 5.662ns (92.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.662     9.163    dds_f0/U0/add_constHandComm/s00_axi_reset
    SLICE_X24Y46         FDRE                                         r  dds_f0/U0/add_constHandComm/axi_arready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.495    10.687    dds_f0/U0/add_constHandComm/s00_axi_aclk
    SLICE_X24Y46         FDRE                                         r  dds_f0/U0/add_constHandComm/axi_arready_reg/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.696     9.996    dds_f0/U0/add_constHandComm/axi_arready_reg
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_f0/U0/add_constHandComm/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.478ns (7.785%)  route 5.662ns (92.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.662     9.163    dds_f0/U0/add_constHandComm/s00_axi_reset
    SLICE_X24Y46         FDRE                                         r  dds_f0/U0/add_constHandComm/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.495    10.687    dds_f0/U0/add_constHandComm/s00_axi_aclk
    SLICE_X24Y46         FDRE                                         r  dds_f0/U0/add_constHandComm/axi_rvalid_reg/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.696     9.996    dds_f0/U0/add_constHandComm/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/handle_comm/axi_rvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.478ns (7.785%)  route 5.662ns (92.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.662     9.163    dds_nco/U0/handle_comm/s00_axi_reset
    SLICE_X24Y46         FDRE                                         r  dds_nco/U0/handle_comm/axi_rvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.495    10.687    dds_nco/U0/handle_comm/s00_axi_aclk
    SLICE_X24Y46         FDRE                                         r  dds_nco/U0/handle_comm/axi_rvalid_reg/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.696     9.996    dds_nco/U0/handle_comm/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/handle_comm/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 0.478ns (7.785%)  route 5.662ns (92.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.662     9.163    dds_nco/U0/handle_comm/s00_axi_reset
    SLICE_X24Y46         FDRE                                         r  dds_nco/U0/handle_comm/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.495    10.687    dds_nco/U0/handle_comm/s00_axi_aclk
    SLICE_X24Y46         FDRE                                         r  dds_nco/U0/handle_comm/axi_wready_reg/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X24Y46         FDRE (Setup_fdre_C_R)       -0.696     9.996    dds_nco/U0/handle_comm/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_ki/U0/add_constHandComm/axi_awaddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.478ns (7.793%)  route 5.656ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.656     9.157    pid_ki/U0/add_constHandComm/s00_axi_reset
    SLICE_X28Y42         FDRE                                         r  pid_ki/U0/add_constHandComm/axi_awaddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.498    10.690    pid_ki/U0/add_constHandComm/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  pid_ki/U0/add_constHandComm/axi_awaddr_reg[2]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.696     9.999    pid_ki/U0/add_constHandComm/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_ki/U0/add_constHandComm/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.478ns (7.793%)  route 5.656ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.656     9.157    pid_ki/U0/add_constHandComm/s00_axi_reset
    SLICE_X28Y42         FDRE                                         r  pid_ki/U0/add_constHandComm/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.498    10.690    pid_ki/U0/add_constHandComm/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  pid_ki/U0/add_constHandComm/axi_awready_reg/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.696     9.999    pid_ki/U0/add_constHandComm/axi_awready_reg
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_kp/U0/add_constHandComm/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.478ns (7.793%)  route 5.656ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.656     9.157    pid_kp/U0/add_constHandComm/s00_axi_reset
    SLICE_X28Y42         FDRE                                         r  pid_kp/U0/add_constHandComm/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.498    10.690    pid_kp/U0/add_constHandComm/s00_axi_aclk
    SLICE_X28Y42         FDRE                                         r  pid_kp/U0/add_constHandComm/axi_wready_reg/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X28Y42         FDRE (Setup_fdre_C_R)       -0.696     9.999    pid_kp/U0/add_constHandComm/axi_wready_reg
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_ki/U0/add_constHandComm/axi_awaddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.478ns (7.793%)  route 5.656ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.656     9.157    pid_ki/U0/add_constHandComm/s00_axi_reset
    SLICE_X29Y42         FDRE                                         r  pid_ki/U0/add_constHandComm/axi_awaddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.498    10.690    pid_ki/U0/add_constHandComm/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  pid_ki/U0/add_constHandComm/axi_awaddr_reg[3]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.601    10.094    pid_ki/U0/add_constHandComm/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_kp/U0/add_constHandComm/axi_awaddr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.478ns (7.793%)  route 5.656ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.656     9.157    pid_kp/U0/add_constHandComm/s00_axi_reset
    SLICE_X29Y42         FDRE                                         r  pid_kp/U0/add_constHandComm/axi_awaddr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.498    10.690    pid_kp/U0/add_constHandComm/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  pid_kp/U0/add_constHandComm/axi_awaddr_reg[2]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.601    10.094    pid_kp/U0/add_constHandComm/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_kp/U0/add_constHandComm/axi_awaddr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.134ns  (logic 0.478ns (7.793%)  route 5.656ns (92.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.656     9.157    pid_kp/U0/add_constHandComm/s00_axi_reset
    SLICE_X29Y42         FDRE                                         r  pid_kp/U0/add_constHandComm/axi_awaddr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.498    10.690    pid_kp/U0/add_constHandComm/s00_axi_aclk
    SLICE_X29Y42         FDRE                                         r  pid_kp/U0/add_constHandComm/axi_awaddr_reg[3]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X29Y42         FDRE (Setup_fdre_C_R)       -0.601    10.094    pid_kp/U0/add_constHandComm/axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.094    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  0.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.223%)  route 0.207ns (61.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.565     0.906    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y50          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.207     1.240    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X6Y49          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.835     1.205    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y49          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.224    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.583     0.924    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y39          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.101     1.166    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y38          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.851     1.221    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y38          SRLC32E                                      r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.562     0.903    demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y34          FDRE                                         r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[13]/Q
                         net (fo=1, routed)           0.249     1.292    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][13]
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.864     1.234    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.249    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.037%)  route 0.246ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.562     0.903    demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y34          FDRE                                         r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[4]/Q
                         net (fo=1, routed)           0.246     1.312    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][4]
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.864     1.234    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.249    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.311%)  route 0.270ns (65.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.562     0.903    demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y34          FDRE                                         r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[0]/Q
                         net (fo=1, routed)           0.270     1.313    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][0]
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.864     1.234    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.249    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.769%)  route 0.248ns (60.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.561     0.901    demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[12]/Q
                         net (fo=1, routed)           0.248     1.314    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][12]
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.864     1.234    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.249    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.743%)  route 0.249ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.561     0.901    demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[3]/Q
                         net (fo=1, routed)           0.249     1.314    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][3]
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.864     1.234    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.249    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.577%)  route 0.250ns (60.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.561     0.901    demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[7]/Q
                         net (fo=1, routed)           0.250     1.316    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][7]
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.864     1.234    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.249    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.280%)  route 0.254ns (60.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.561     0.901    demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y33          FDRE                                         r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.066 r  demod_fir/U0/fir16bitsOneInTwoMult_v1_0_S00_AXI_inst/coeff_val_s_reg[5]/Q
                         net (fo=1, routed)           0.254     1.319    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/coeff_val_s_reg[15][5]
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.864     1.234    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y10         RAMB18E1                                     r  demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.249    demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.582     0.923    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y51          FDRE                                         r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.203    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y50          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.851     1.221    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.122    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X0Y10   demod_fir/U0/fir_top_inst/ram1/BRAM_TDP_MACRO_inst/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y40   demod_nco/U0/handle_comm/addr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X23Y40   demod_nco/U0/handle_comm/addr_reg_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X24Y42   demod_nco/U0/handle_comm/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X24Y42   demod_nco/U0/handle_comm/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y43   demod_nco/U0/handle_comm/axi_arready_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y40   demod_nco/U0/handle_comm/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X22Y40   demod_nco/U0/handle_comm/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y40   demod_nco/U0/handle_comm/axi_awready_reg/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y41    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y40    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y40    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y44    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y44    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y38    axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 0.774ns (10.270%)  route 6.762ns (89.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          1.128    10.559    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.500    12.412    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[10]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    11.858    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 0.774ns (10.270%)  route 6.762ns (89.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          1.128    10.559    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.500    12.412    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[11]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    11.858    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 0.774ns (10.270%)  route 6.762ns (89.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          1.128    10.559    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.500    12.412    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[12]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    11.858    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 0.774ns (10.270%)  route 6.762ns (89.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          1.128    10.559    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.500    12.412    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[8]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    11.858    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 0.774ns (10.270%)  route 6.762ns (89.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 12.412 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          1.128    10.559    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.500    12.412    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X33Y43         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[9]/C
                         clock pessimism              0.000    12.412    
                         clock uncertainty           -0.125    12.287    
    SLICE_X33Y43         FDRE (Setup_fdre_C_R)       -0.429    11.858    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.858    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.774ns (10.458%)  route 6.627ns (89.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          0.993    10.424    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.499    12.411    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[0]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    11.762    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.774ns (10.458%)  route 6.627ns (89.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          0.993    10.424    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.499    12.411    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[1]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    11.762    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.774ns (10.458%)  route 6.627ns (89.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          0.993    10.424    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.499    12.411    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[2]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    11.762    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.774ns (10.458%)  route 6.627ns (89.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          0.993    10.424    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.499    12.411    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[3]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    11.762    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.774ns (10.458%)  route 6.627ns (89.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.634     9.135    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_rst_i
    SLICE_X34Y43         LUT2 (Prop_lut2_I0_O)        0.296     9.431 r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1/O
                         net (fo=13, routed)          0.993    10.424    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s[12]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.499    12.411    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/data_clk_i
    SLICE_X34Y42         FDRE                                         r  red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[4]/C
                         clock pessimism              0.000    12.411    
                         clock uncertainty           -0.125    12.286    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.524    11.762    red_pitaya_pidv3_0/U0/red_pitaya_pidv3Logic/I_s_reg[4]
  -------------------------------------------------------------------
                         required time                         11.762    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  1.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_off2_s_reg[3]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.224ns (14.789%)  route 1.291ns (85.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.563     0.904    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X18Y44         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[3]/Q
                         net (fo=2, routed)           0.771     1.802    dds_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[3]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.096     1.898 r  dds_nco/U0/wb_nco_inst/cpt_off2_s_reg[3]_srl2_i_1/O
                         net (fo=1, routed)           0.520     2.418    dds_nco/U0/nco_inst1/cpt_off_mux_s[3]
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[3]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.831     1.977    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[3]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X16Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     2.143    dds_nco/U0/nco_inst1/cpt_off2_s_reg[3]_srl2
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_off_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_off2_s_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.183ns (12.053%)  route 1.335ns (87.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.560     0.901    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X21Y44         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[0]/Q
                         net (fo=2, routed)           0.599     1.640    dds_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[0]
    SLICE_X18Y44         LUT2 (Prop_lut2_I0_O)        0.042     1.682 r  dds_nco/U0/wb_nco_inst/cpt_off2_s_reg[0]_srl2_i_1/O
                         net (fo=1, routed)           0.736     2.419    dds_nco/U0/nco_inst1/cpt_off_mux_s[0]
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.831     1.977    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[0]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X16Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     2.142    dds_nco/U0/nco_inst1/cpt_off2_s_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.209ns (13.130%)  route 1.383ns (86.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.560     0.901    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y43         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/Q
                         net (fo=2, routed)           0.820     1.885    dds_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[2]
    SLICE_X17Y45         LUT2 (Prop_lut2_I0_O)        0.045     1.930 r  dds_nco/U0/wb_nco_inst/cpt_off2_s_reg[2]_srl2_i_1/O
                         net (fo=1, routed)           0.563     2.492    dds_nco/U0/nco_inst1/cpt_off_mux_s[2]
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.831     1.977    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X16Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.196    dds_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.224ns (13.825%)  route 1.396ns (86.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.559     0.900    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y36         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[23]/Q
                         net (fo=2, routed)           0.763     1.791    demod_nco/U0/wb_nco_inst/cpt_step_s[23]
    SLICE_X13Y35         LUT2 (Prop_lut2_I0_O)        0.096     1.887 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           0.633     2.520    demod_nco/U0/nco_inst1/cpt_step_mux_s[23]
    SLICE_X12Y35         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.829     1.975    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y35         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2/CLK
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X12Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     2.216    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.223ns (14.339%)  route 1.332ns (85.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.563     0.904    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X19Y44         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[9]/Q
                         net (fo=2, routed)           0.801     1.833    dds_nco/U0/wb_nco_inst/cpt_step_s[9]
    SLICE_X14Y42         LUT3 (Prop_lut3_I0_O)        0.095     1.928 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[9]_srl2_i_1/O
                         net (fo=1, routed)           0.531     2.459    dds_nco/U0/nco_inst1/cpt_step_mux_s[9]
    SLICE_X12Y42         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.833     1.979    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y42         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2/CLK
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X12Y42         SRL16E (Hold_srl16e_CLK_D)
                                                      0.044     2.148    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.186ns (11.385%)  route 1.448ns (88.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.562     0.903    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X17Y41         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[4]/Q
                         net (fo=2, routed)           0.539     1.583    dds_nco/U0/wb_nco_inst/cpt_step_s[4]
    SLICE_X14Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.628 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[4]_srl2_i_1/O
                         net (fo=1, routed)           0.909     2.536    dds_nco/U0/nco_inst1/cpt_step_mux_s[4]
    SLICE_X12Y40         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.833     1.979    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y40         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2/CLK
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X12Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.221    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_off_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.209ns (12.838%)  route 1.419ns (87.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.560     0.901    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X20Y43         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  dds_nco/U0/wb_nco_inst/cpt_off_s_reg[6]/Q
                         net (fo=2, routed)           0.755     1.819    dds_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[6]
    SLICE_X18Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  dds_nco/U0/wb_nco_inst/cpt_off2_s_reg[6]_srl2_i_1/O
                         net (fo=1, routed)           0.664     2.529    dds_nco/U0/nco_inst1/cpt_off_mux_s[6]
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.831     1.977    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X16Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_off2_s_reg[6]_srl2/CLK
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X16Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.211    dds_nco/U0/nco_inst1/cpt_off2_s_reg[6]_srl2
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.185ns (11.809%)  route 1.382ns (88.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.559     0.900    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X14Y36         FDSE                                         r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDSE (Prop_fdse_C_Q)         0.141     1.041 r  demod_nco/U0/wb_nco_inst/cpt_step_s_reg[19]/Q
                         net (fo=2, routed)           0.801     1.842    demod_nco/U0/wb_nco_inst/cpt_step_s[19]
    SLICE_X14Y35         LUT2 (Prop_lut2_I0_O)        0.044     1.886 r  demod_nco/U0/wb_nco_inst/cpt_inc2_s_reg[19]_srl2_i_1/O
                         net (fo=1, routed)           0.580     2.466    demod_nco/U0/nco_inst1/cpt_step_mux_s[19]
    SLICE_X12Y35         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.829     1.975    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y35         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2/CLK
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X12Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.046     2.146    demod_nco/U0/nco_inst1/cpt_inc2_s_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 demod_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            demod_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.618ns  (logic 0.209ns (12.917%)  route 1.409ns (87.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.559     0.900    demod_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y35         FDRE                                         r  demod_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y35         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  demod_nco/U0/wb_nco_inst/cpt_off_s_reg[2]/Q
                         net (fo=2, routed)           0.610     1.673    demod_nco/U0/wb_nco_inst/cpt_off_s_reg_n_0_[2]
    SLICE_X14Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.718 r  demod_nco/U0/wb_nco_inst/cpt_off2_s_reg[2]_srl2_i_1/O
                         net (fo=1, routed)           0.799     2.517    demod_nco/U0/nco_inst1/cpt_off_mux_s[2]
    SLICE_X10Y34         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.828     1.974    demod_nco/U0/nco_inst1/ref_clk_i
    SLICE_X10Y34         SRL16E                                       r  demod_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2/CLK
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X10Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.193    demod_nco/U0/nco_inst1/cpt_off2_s_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dds_nco/U0/wb_nco_inst/cpt_step_s_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_nco/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.185ns (11.676%)  route 1.399ns (88.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.563     0.904    dds_nco/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X15Y43         FDRE                                         r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  dds_nco/U0/wb_nco_inst/cpt_step_s_reg[17]/Q
                         net (fo=2, routed)           0.612     1.657    dds_nco/U0/wb_nco_inst/cpt_step_s[17]
    SLICE_X14Y44         LUT3 (Prop_lut3_I0_O)        0.044     1.701 r  dds_nco/U0/wb_nco_inst/cpt_inc2_s_reg[17]_srl2_i_1/O
                         net (fo=1, routed)           0.787     2.488    dds_nco/U0/nco_inst1/cpt_step_mux_s[17]
    SLICE_X12Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.834     1.980    dds_nco/U0/nco_inst1/ref_clk_i
    SLICE_X12Y44         SRL16E                                       r  dds_nco/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2/CLK
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X12Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.047     2.152    dds_nco/U0/nco_inst1/cpt_inc2_s_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 0.580ns (9.644%)  route 5.434ns (90.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.950     8.991    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.551    12.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y13         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.692ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.580ns (9.868%)  route 5.298ns (90.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.814     8.855    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.555    12.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y43         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y43         FDCE (Recov_fdce_C_CLR)     -0.795    11.547    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  2.692    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 0.580ns (10.106%)  route 5.159ns (89.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.675     8.716    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.555    12.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y42         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y42         FDCE (Recov_fdce_C_CLR)     -0.795    11.547    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 0.580ns (10.114%)  route 5.155ns (89.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.671     8.712    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.551    12.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y14         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.580ns (10.374%)  route 5.011ns (89.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.527     8.568    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.555    12.467    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y41         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    ILOGIC_X0Y41         FDCE (Recov_fdce_C_CLR)     -0.795    11.547    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.547    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             3.126ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 0.580ns (10.657%)  route 4.863ns (89.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.379     8.420    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.554    12.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y40         FDCE (Recov_fdce_C_CLR)     -0.795    11.546    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  3.126    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 0.580ns (10.971%)  route 4.707ns (89.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.223     8.264    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y29         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.546    12.458    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y29         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.125    12.333    
    ILOGIC_X0Y29         FDCE (Recov_fdce_C_CLR)     -0.795    11.538    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -8.264    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 0.580ns (10.955%)  route 4.714ns (89.045%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.230     8.271    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.554    12.466    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000    12.466    
                         clock uncertainty           -0.125    12.341    
    ILOGIC_X0Y39         FDCE (Recov_fdce_C_CLR)     -0.795    11.546    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.580ns (11.191%)  route 4.603ns (88.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          3.119     8.160    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.546    12.458    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000    12.458    
                         clock uncertainty           -0.125    12.333    
    ILOGIC_X0Y30         FDCE (Recov_fdce_C_CLR)     -0.795    11.538    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.003ns  (logic 0.580ns (11.593%)  route 4.423ns (88.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.669     2.977    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     3.433 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           1.484     4.917    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.124     5.041 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          2.939     7.980    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092    10.912 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        1.551    12.463    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.125    12.338    
    ILOGIC_X0Y36         FDCE (Recov_fdce_C_CLR)     -0.795    11.543    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  3.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.186ns (11.188%)  route 1.477ns (88.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          0.842     2.561    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    SLICE_X34Y34         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.826     1.972    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    SLICE_X34Y34         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X34Y34         FDCE (Remov_fdce_C_CLR)     -0.067     2.030    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.010%)  route 1.878ns (90.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.243     2.963    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y34         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y34         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.186ns (8.832%)  route 1.920ns (91.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.285     3.004    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y32         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.850     1.996    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y32         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.125     2.121    
    ILOGIC_X0Y32         FDCE (Remov_fdce_C_CLR)     -0.207     1.914    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           3.004    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.186ns (8.742%)  route 1.942ns (91.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.307     3.026    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y35         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y35         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.186ns (8.574%)  route 1.983ns (91.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.348     3.068    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y33         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y33         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y33         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.186ns (8.489%)  route 2.005ns (91.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.370     3.089    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.852     1.998    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y36         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.125     2.123    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.207     1.916    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.186ns (8.331%)  route 2.047ns (91.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.412     3.131    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.848     1.994    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y30         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.125     2.119    
    ILOGIC_X0Y30         FDCE (Remov_fdce_C_CLR)     -0.207     1.912    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.285ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.186ns (8.092%)  route 2.113ns (91.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.478     3.197    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y29         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.848     1.994    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y29         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.125     2.119    
    ILOGIC_X0Y29         FDCE (Remov_fdce_C_CLR)     -0.207     1.912    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           3.197    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.186ns (8.037%)  route 2.128ns (91.963%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.493     3.213    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y39         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.186ns (7.823%)  route 2.192ns (92.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.558     0.899    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X7Y30          FDRE                                         r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.635     1.674    ltc2145_0/U0/ltc2145_capture_inst/resetn
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.719 f  ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1/O
                         net (fo=15, routed)          1.557     3.276    ltc2145_0/U0/ltc2145_capture_inst/adc_data_en_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    redpitaya_adc_dac_clk_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  redpitaya_adc_dac_clk_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    redpitaya_adc_dac_clk_0/inst/adc_clk_in
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.146 r  redpitaya_adc_dac_clk_0/inst/i_adc_buf/O
                         net (fo=4425, routed)        0.854     2.000    ltc2145_0/U0/ltc2145_capture_inst/adc_clk_i
    ILOGIC_X0Y40         FDCE                                         r  ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.125     2.125    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.207     1.918    ltc2145_0/U0/ltc2145_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  1.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_kp/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.478ns (7.430%)  route 5.955ns (92.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 10.691 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.955     9.456    pid_kp/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X34Y39         FDCE                                         f  pid_kp/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.498    10.690    pid_kp/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X34Y39         FDCE                                         r  pid_kp/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism              0.130    10.820    
                         clock uncertainty           -0.125    10.695    
    SLICE_X34Y39         FDCE (Recov_fdce_C_CLR)     -0.491    10.204    pid_kp/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.478ns (7.702%)  route 5.728ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.728     9.229    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y49         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y49         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.577    10.221    dds_offset/U0/wb_add_const_inst/readdata_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.478ns (7.702%)  route 5.728ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.728     9.229    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y49         FDCE                                         f  dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y49         FDCE                                         r  dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X21Y49         FDCE (Recov_fdce_C_CLR)     -0.577    10.221    dds_offset/U0/wb_add_const_inst/readdata_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.478ns (7.702%)  route 5.728ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.728     9.229    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X20Y49         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X20Y49         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDCE (Recov_fdce_C_CLR)     -0.491    10.307    dds_offset/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.478ns (7.702%)  route 5.728ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.728     9.229    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X20Y49         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X20Y49         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDCE (Recov_fdce_C_CLR)     -0.491    10.307    dds_offset/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_offset/U0/wb_add_const_inst/offset_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.478ns (7.702%)  route 5.728ns (92.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.728     9.229    dds_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X20Y49         FDCE                                         f  dds_offset/U0/wb_add_const_inst/offset_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X20Y49         FDCE                                         r  dds_offset/U0/wb_add_const_inst/offset_s_reg[7]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X20Y49         FDCE (Recov_fdce_C_CLR)     -0.491    10.307    dds_offset/U0/wb_add_const_inst/offset_s_reg[7]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.478ns (7.887%)  route 5.582ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.582     9.083    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X21Y48         FDCE (Recov_fdce_C_CLR)     -0.577    10.221    dds_ampl/U0/wb_add_const_inst/offset_s_reg[10]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.478ns (7.887%)  route 5.582ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.582     9.083    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X21Y48         FDCE (Recov_fdce_C_CLR)     -0.577    10.221    dds_ampl/U0/wb_add_const_inst/offset_s_reg[11]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.478ns (7.887%)  route 5.582ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.582     9.083    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X21Y48         FDCE (Recov_fdce_C_CLR)     -0.577    10.221    dds_ampl/U0/wb_add_const_inst/offset_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.478ns (7.887%)  route 5.582ns (92.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.715     3.023    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     3.501 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         5.582     9.083    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X21Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.192 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        1.500    10.692    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X21Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]/C
                         clock pessimism              0.230    10.923    
                         clock uncertainty           -0.125    10.798    
    SLICE_X21Y48         FDCE (Recov_fdce_C_CLR)     -0.577    10.221    dds_ampl/U0/wb_add_const_inst/offset_s_reg[13]
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  1.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.148ns (12.751%)  route 1.013ns (87.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.013     2.077    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X28Y37         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.827     1.197    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X28Y37         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.120     1.043    adc1_offset/U0/wb_add_const_inst/offset_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.148ns (12.751%)  route 1.013ns (87.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.013     2.077    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X28Y37         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.827     1.197    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X28Y37         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.120     1.043    adc1_offset/U0/wb_add_const_inst/offset_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.148ns (12.751%)  route 1.013ns (87.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.013     2.077    adc1_offset/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X28Y37         FDCE                                         f  adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.827     1.197    adc1_offset/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X28Y37         FDCE                                         r  adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X28Y37         FDCE (Remov_fdce_C_CLR)     -0.120     1.043    adc1_offset/U0/wb_add_const_inst/offset_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_ki/U0/wb_add_const_inst/offset_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.148ns (12.751%)  route 1.013ns (87.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.013     2.077    pid_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X29Y37         FDCE                                         f  pid_ki/U0/wb_add_const_inst/offset_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.827     1.197    pid_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X29Y37         FDCE                                         r  pid_ki/U0/wb_add_const_inst/offset_s_reg[0]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.145     1.018    pid_ki/U0/wb_add_const_inst/offset_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_ki/U0/wb_add_const_inst/offset_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.148ns (12.751%)  route 1.013ns (87.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.013     2.077    pid_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X29Y37         FDCE                                         f  pid_ki/U0/wb_add_const_inst/offset_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.827     1.197    pid_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X29Y37         FDCE                                         r  pid_ki/U0/wb_add_const_inst/offset_s_reg[4]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.145     1.018    pid_ki/U0/wb_add_const_inst/offset_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pid_ki/U0/wb_add_const_inst/offset_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.148ns (12.751%)  route 1.013ns (87.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.013     2.077    pid_ki/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X29Y37         FDCE                                         f  pid_ki/U0/wb_add_const_inst/offset_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.827     1.197    pid_ki/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X29Y37         FDCE                                         r  pid_ki/U0/wb_add_const_inst/offset_s_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.145     1.018    pid_ki/U0/wb_add_const_inst/offset_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.148ns (12.507%)  route 1.035ns (87.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.035     2.100    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.829     1.199    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[12]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.145     1.020    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.148ns (12.507%)  route 1.035ns (87.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.035     2.100    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.829     1.199    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.145     1.020    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.148ns (12.507%)  route 1.035ns (87.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.035     2.100    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.829     1.199    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.145     1.020    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  1.080    

Slack (MET) :             1.080ns  (arrival time - required time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.148ns (12.507%)  route 1.035ns (87.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.576     0.917    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X4Y29          FDRE                                         r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.148     1.065 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=883, routed)         1.035     2.100    dds_ampl/U0/wb_add_const_inst/s00_axi_reset
    SLICE_X22Y48         FDCE                                         f  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1454, routed)        0.829     1.199    dds_ampl/U0/wb_add_const_inst/s00_axi_aclk
    SLICE_X22Y48         FDCE                                         r  dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y48         FDCE (Remov_fdce_C_CLR)     -0.145     1.020    dds_ampl/U0/wb_add_const_inst/readdata_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  1.080    





