$date
	Sun Aug 18 21:32:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$var reg 1 % int3c $end
$scope module fadd1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 ) in_and $end
$var wire 1 * in_xor $end
$var wire 1 " sum $end
$var wire 1 + x1_and $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1"
1+
1%
1(
#2
0!
0+
1*
0%
0(
1$
1'
#3
1!
0"
1+
1%
1(
#4
0!
1"
0+
0%
0(
0$
0'
1#
1&
#5
1!
0"
1+
1%
1(
#6
0+
0*
1)
0%
0(
1$
1'
#7
1"
1+
1%
1(
