INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:38:06 MST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command     create_platform done; 0.47 sec.
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.52 sec.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 321.473 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
ERROR: [HLS 207-812] 'conv2d.h' file not found (kernels/conv2d_kernel.cpp:11:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.11 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.14 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 1.562 MB.
Command ap_source done; error code: 1; 0.68 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:39:20 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.54 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:11:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:17:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (kernels/conv2d_kernel.cpp:30:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (kernels/conv2d_kernel.cpp:31:16)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:32:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:33:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:40:15)
ERROR: [HLS 207-1186] expected expression (kernels/conv2d_kernel.cpp:40:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:40:37)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:44:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:50:21)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/conv2d_kernel.cpp:50:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:51:21)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (kernels/conv2d_kernel.cpp:51:29)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:52:29)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:53:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'data_t' (kernels/conv2d_kernel.cpp:59:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'conv2d' (kernels/conv2d_kernel.cpp:63:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (kernels/conv2d_kernel.cpp:74:2)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.33 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.36 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.543 MB.
Command ap_source done; error code: 1; 0.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:42:21 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.48 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.53 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:11:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (kernels/aes_utils.h:17:9)
ERROR: [HLS 207-2972] no member named 'floor' in namespace 'std' (kernels/conv2d.h:70:46)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:49)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:64)
ERROR: [HLS 207-2972] no member named 'min' in the global namespace (kernels/conv2d.h:72:74)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:95)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:110)
ERROR: [HLS 207-2972] no member named 'max' in the global namespace (kernels/conv2d.h:72:120)
ERROR: [HLS 207-2972] no member named 'min' in namespace 'std' (kernels/conv2d.h:72:86)
ERROR: [HLS 207-2972] no member named 'max' in namespace 'std' (kernels/conv2d.h:72:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.32 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.35 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.434 MB.
Command ap_source done; error code: 1; 0.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:42:58 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.52 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-2972] no member named 'floor' in namespace 'std' (kernels/conv2d.h:70:46)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:49)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:64)
ERROR: [HLS 207-2972] no member named 'min' in the global namespace (kernels/conv2d.h:72:74)
ERROR: [HLS 207-2972] no member named 'numeric_limits' in namespace 'std' (kernels/conv2d.h:72:95)
ERROR: [HLS 207-3789] unexpected type name 'int32_t': expected expression (kernels/conv2d.h:72:110)
ERROR: [HLS 207-2972] no member named 'max' in the global namespace (kernels/conv2d.h:72:120)
ERROR: [HLS 207-2972] no member named 'min' in namespace 'std' (kernels/conv2d.h:72:86)
ERROR: [HLS 207-2972] no member named 'max' in namespace 'std' (kernels/conv2d.h:72:40)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.33 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.36 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.434 MB.
Command ap_source done; error code: 1; 0.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:51:07 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.46 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.52 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
ERROR: [HLS 207-812] 'math' file not found (kernels/conv2d.h:6:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.11 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.14 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
Command ap_source done; error code: 1; 0.76 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:51:27 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.52 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.err.log
ERROR: [HLS 207-5521] Variable length array is not supported (kernels/conv2d.h:28:38)
INFO-FLOW: Caught error in elaborate: Compilation of the preprocessed source 'conv2d_kernel' failed
    while executing
"ap_compile_one_ll_39 $base $cppf ${CFLAGS} $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 65)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 1.47 sec.
INFO-FLOW: Caught error in csynth_design: Compilation of the preprocessed source 'conv2d_kernel' failed
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 1.49 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 1.281 MB.
Command ap_source done; error code: 1; 2.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:54:27 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.53 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:23)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.32 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.35 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
Command ap_source done; error code: 1; 0.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:55:01 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.48 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.53 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:19)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.33 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.36 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
Command ap_source done; error code: 1; 1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:55:14 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.53 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:13)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.32 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.35 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
Command ap_source done; error code: 1; 0.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:55:22 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.48 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.53 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.53 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1228] expected unqualified-id (kernels/conv2d_kernel.cpp:59:13)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.33 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.36 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.355 MB.
Command ap_source done; error code: 1; 0.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 01:56:53 MST 2025
Execute     ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute     set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command       create_platform done; 0.47 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.52 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute     config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command   open_solution done; 0.52 sec.
Execute   set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute     create_platform xcvu37p-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute   config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.465 MB.
Execute       set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.15 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.48 seconds; current allocated memory: 375.645 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.74 sec.
Execute       run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.27 sec.
Execute       run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv2d_kernel -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,692 Compile/Link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,692 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,909 Unroll/Inline (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,909 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,995 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,995 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,386 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,067 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,257 Array/Struct (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,130 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,148 HW Transforms (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,158 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:38:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:72:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:56:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:43:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
ERROR: [HLS 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('rows,cols,return' and 'enc_weights,enc_bias,enc_input,enc_output', in function 'conv2d_kernel') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:39:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:39:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:36:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:41:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_54_3'(kernels/conv2d_kernel.cpp:54:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:54:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:69:26)
Execute       send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 58)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 8 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 8.03 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 13.520 MB.
Command ap_source done; error code: 1; 8.65 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 02:01:36 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.46 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.52 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.398 MB.
Execute         set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
ERROR: [HLS 207-3776] use of undeclared identifier 'bias' (kernels/conv2d_kernel.cpp:26:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:26:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'input' (kernels/conv2d_kernel.cpp:27:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:27:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'output' (kernels/conv2d_kernel.cpp:28:38)
WARNING: [HLS 207-5556] invalid variable expr  (kernels/conv2d_kernel.cpp:28:38)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 53)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 108)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 0.34 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 0.37 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.480 MB.
Command   ap_source done; error code: 1; 0.99 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 02:02:11 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.52 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.398 MB.
Execute         set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.35 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.21 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.47 seconds; current allocated memory: 375.742 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.69 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.3 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv2d_kernel -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,696 Compile/Link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,696 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,913 Unroll/Inline (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,913 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,999 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,386 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,067 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,257 Array/Struct (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,130 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,148 HW Transforms (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,158 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:78:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:49:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:42:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:47:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_60_3'(kernels/conv2d_kernel.cpp:60:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:60:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:75:26)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/../../../kernel.xml -> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.5 seconds; current allocated memory: 387.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.078 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv2d_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.0.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 392.004 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc to /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'weight' in function 'conv2d_kernel' (kernels/conv2d_kernel.cpp:45:13).
Command           transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:51:30) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 3, 5, 28>' (kernels/conv2d.h:7:30)...75 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 420.664 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.2.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] 'VITIS_LOOP_42_1' (kernels/conv2d_kernel.cpp:42:26) in function 'conv2d_kernel' is an infinite loop.
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.3 sec.
Command       elaborate done; 8.27 sec.
Execute       ap_eval exec zip -j /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv2d_kernel' ...
Execute         ap_set_top_model conv2d_kernel 
Execute         get_model_list conv2d_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv2d_kernel 
Execute         preproc_iomode -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         get_model_list conv2d_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Configuring Module : conv2d_kernel_Pipeline_VITIS_LOOP_42_1 ...
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         apply_spec_resource_limit conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO-FLOW: Configuring Module : conv2d_kernel ...
Execute         set_default_model conv2d_kernel 
Execute         apply_spec_resource_limit conv2d_kernel 
INFO-FLOW: Model list for preprocess: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Preprocessing Module: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 ...
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         cdfg_preprocess -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         rtl_gen_preprocess conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO-FLOW: Preprocessing Module: conv2d_kernel ...
Execute         set_default_model conv2d_kernel 
Execute         cdfg_preprocess -model conv2d_kernel 
Execute         rtl_gen_preprocess conv2d_kernel 
INFO-FLOW: Model list for synthesis: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         schedule -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.664 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.sched.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_kernel_Pipeline_VITIS_LOOP_42_1.
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         bind -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.bind.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.bind.adb -f 
INFO-FLOW: Finish binding conv2d_kernel_Pipeline_VITIS_LOOP_42_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2d_kernel 
Execute         schedule -model conv2d_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.sched.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_kernel.
Execute         set_default_model conv2d_kernel 
Execute         bind -model conv2d_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.664 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.bind.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bind.adb -f 
INFO-FLOW: Finish binding conv2d_kernel.
Execute         get_model_list conv2d_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         rtl_gen_preprocess conv2d_kernel 
INFO-FLOW: Model list for RTL generation: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -top_prefix conv2d_kernel_ -sub_prefix conv2d_kernel_ -mg_file /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.664 MB.
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -style xilinx -f -lang vhdl -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/vhdl/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         gen_rtl conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -style xilinx -f -lang vlog -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/verilog/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         syn_report -csynth -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_Pipeline_VITIS_LOOP_42_1_csynth.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_Pipeline_VITIS_LOOP_42_1_csynth.xml 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -f -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.adb 
Execute         db_write -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -bindview -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -p /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2d_kernel -top_prefix  -sub_prefix conv2d_kernel_ -mg_file /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'enc_weights', 'enc_bias', 'enc_input', 'enc_output', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 420.664 MB.
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2d_kernel -istop -style xilinx -f -lang vhdl -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/vhdl/conv2d_kernel 
Execute         gen_rtl conv2d_kernel -istop -style xilinx -f -lang vlog -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/verilog/conv2d_kernel 
Execute         syn_report -csynth -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_csynth.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_csynth.xml 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -model conv2d_kernel -f -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.adb 
Execute         db_write -model conv2d_kernel -bindview -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2d_kernel -p /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel 
Execute         export_constraint_db -f -tool general -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute         syn_report -designview -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.design.xml 
Execute         syn_report -csynthDesign -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth.rpt -MHOut /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.protoinst 
Execute         sc_get_clocks conv2d_kernel 
Execute         sc_get_portdomain conv2d_kernel 
INFO-FLOW: Model list for RTL component generation: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Handling components in module [conv2d_kernel_Pipeline_VITIS_LOOP_42_1] ... 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_kernel] ... 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
INFO-FLOW: Found component conv2d_kernel_HBM0_m_axi.
INFO-FLOW: Append model conv2d_kernel_HBM0_m_axi
INFO-FLOW: Found component conv2d_kernel_control_s_axi.
INFO-FLOW: Append model conv2d_kernel_control_s_axi
INFO-FLOW: Append model conv2d_kernel_Pipeline_VITIS_LOOP_42_1
INFO-FLOW: Append model conv2d_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv2d_kernel_HBM0_m_axi conv2d_kernel_control_s_axi conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Generating /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv2d_kernel_HBM0_m_axi
INFO-FLOW: To file: write model conv2d_kernel_control_s_axi
INFO-FLOW: To file: write model conv2d_kernel_Pipeline_VITIS_LOOP_42_1
INFO-FLOW: To file: write model conv2d_kernel
INFO-FLOW: Generating /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/vhdl' dstVlogDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/vlog' tclDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' expOnly='0'
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 421.848 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv2d_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name conv2d_kernel
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute         sc_get_clocks conv2d_kernel 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME HBM0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME HBM0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv2d_kernel MODULE2INSTS {conv2d_kernel conv2d_kernel conv2d_kernel_Pipeline_VITIS_LOOP_42_1 grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99} INST2MODULE {conv2d_kernel conv2d_kernel grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99 conv2d_kernel_Pipeline_VITIS_LOOP_42_1} INSTDATA {conv2d_kernel {DEPTH 1 CHILDREN grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99} grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2d_kernel_Pipeline_VITIS_LOOP_42_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_75_p2 SOURCE kernels/conv2d_kernel.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_kernel {AREA {DSP 0 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 425.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_kernel.
Execute         syn_report -model conv2d_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
Command       autosyn done; 0.77 sec.
Command     csynth_design done; 9.07 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 50.988 MB.
Execute     export_design -rtl -format ip_catalog -output conv2d_ip 
INFO: [HLS 200-1510] Running: export_design -rtl -format ip_catalog -output conv2d_ip 
ERROR: [HLS 200-101] export_design: Option 'rtl' cannot have value '-format'.
ERROR: [HLS 200-101] export_design: Unknown option 'ip_catalog'.
Execute       ::HLS_INI_HELP::tclcmd2ininames export_design
Command     export_design done; error code: 1; 
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:00; Allocated memory: 0.027 MB.
Command   ap_source done; error code: 1; 9.73 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 02:04:41 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.47 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.52 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Command     open_solution done; 0.52 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.398 MB.
Execute         set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.14 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.34 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.17 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.46 seconds; current allocated memory: 375.758 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.76 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.3 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv2d_kernel -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,696 Compile/Link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,696 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,913 Unroll/Inline (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,913 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,999 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,386 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,067 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,257 Array/Struct (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,130 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,148 HW Transforms (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,158 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:78:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:49:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:42:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:47:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_60_3'(kernels/conv2d_kernel.cpp:60:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:60:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:75:26)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/../../../kernel.xml -> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.57 seconds; current allocated memory: 387.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.016 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv2d_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.0.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 391.938 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc to /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'weight' in function 'conv2d_kernel' (kernels/conv2d_kernel.cpp:45:13).
Command           transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:51:30) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 3, 5, 28>' (kernels/conv2d.h:7:30)...75 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 420.605 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.2.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] 'VITIS_LOOP_42_1' (kernels/conv2d_kernel.cpp:42:26) in function 'conv2d_kernel' is an infinite loop.
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.605 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.3 sec.
Command       elaborate done; 8.33 sec.
Execute       ap_eval exec zip -j /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv2d_kernel' ...
Execute         ap_set_top_model conv2d_kernel 
Execute         get_model_list conv2d_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv2d_kernel 
Execute         preproc_iomode -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         get_model_list conv2d_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Configuring Module : conv2d_kernel_Pipeline_VITIS_LOOP_42_1 ...
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         apply_spec_resource_limit conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO-FLOW: Configuring Module : conv2d_kernel ...
Execute         set_default_model conv2d_kernel 
Execute         apply_spec_resource_limit conv2d_kernel 
INFO-FLOW: Model list for preprocess: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Preprocessing Module: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 ...
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         cdfg_preprocess -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         rtl_gen_preprocess conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO-FLOW: Preprocessing Module: conv2d_kernel ...
Execute         set_default_model conv2d_kernel 
Execute         cdfg_preprocess -model conv2d_kernel 
Execute         rtl_gen_preprocess conv2d_kernel 
INFO-FLOW: Model list for synthesis: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         schedule -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.605 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.sched.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_kernel_Pipeline_VITIS_LOOP_42_1.
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         bind -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.bind.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.bind.adb -f 
INFO-FLOW: Finish binding conv2d_kernel_Pipeline_VITIS_LOOP_42_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2d_kernel 
Execute         schedule -model conv2d_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.sched.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_kernel.
Execute         set_default_model conv2d_kernel 
Execute         bind -model conv2d_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.bind.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bind.adb -f 
INFO-FLOW: Finish binding conv2d_kernel.
Execute         get_model_list conv2d_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         rtl_gen_preprocess conv2d_kernel 
INFO-FLOW: Model list for RTL generation: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -top_prefix conv2d_kernel_ -sub_prefix conv2d_kernel_ -mg_file /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.605 MB.
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -style xilinx -f -lang vhdl -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/vhdl/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         gen_rtl conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -style xilinx -f -lang vlog -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/verilog/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         syn_report -csynth -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_Pipeline_VITIS_LOOP_42_1_csynth.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_Pipeline_VITIS_LOOP_42_1_csynth.xml 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -f -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.adb 
Execute         db_write -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -bindview -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -p /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2d_kernel -top_prefix  -sub_prefix conv2d_kernel_ -mg_file /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'enc_weights', 'enc_bias', 'enc_input', 'enc_output', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 420.605 MB.
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2d_kernel -istop -style xilinx -f -lang vhdl -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/vhdl/conv2d_kernel 
Execute         gen_rtl conv2d_kernel -istop -style xilinx -f -lang vlog -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/verilog/conv2d_kernel 
Execute         syn_report -csynth -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_csynth.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_csynth.xml 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -model conv2d_kernel -f -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.adb 
Execute         db_write -model conv2d_kernel -bindview -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2d_kernel -p /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel 
Execute         export_constraint_db -f -tool general -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute         syn_report -designview -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.design.xml 
Execute         syn_report -csynthDesign -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth.rpt -MHOut /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.protoinst 
Execute         sc_get_clocks conv2d_kernel 
Execute         sc_get_portdomain conv2d_kernel 
INFO-FLOW: Model list for RTL component generation: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Handling components in module [conv2d_kernel_Pipeline_VITIS_LOOP_42_1] ... 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_kernel] ... 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
INFO-FLOW: Found component conv2d_kernel_HBM0_m_axi.
INFO-FLOW: Append model conv2d_kernel_HBM0_m_axi
INFO-FLOW: Found component conv2d_kernel_control_s_axi.
INFO-FLOW: Append model conv2d_kernel_control_s_axi
INFO-FLOW: Append model conv2d_kernel_Pipeline_VITIS_LOOP_42_1
INFO-FLOW: Append model conv2d_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv2d_kernel_HBM0_m_axi conv2d_kernel_control_s_axi conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Generating /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv2d_kernel_HBM0_m_axi
INFO-FLOW: To file: write model conv2d_kernel_control_s_axi
INFO-FLOW: To file: write model conv2d_kernel_Pipeline_VITIS_LOOP_42_1
INFO-FLOW: To file: write model conv2d_kernel
INFO-FLOW: Generating /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/vhdl' dstVlogDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/vlog' tclDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' expOnly='0'
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 421.797 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv2d_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name conv2d_kernel
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute         sc_get_clocks conv2d_kernel 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME HBM0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME HBM0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv2d_kernel MODULE2INSTS {conv2d_kernel conv2d_kernel conv2d_kernel_Pipeline_VITIS_LOOP_42_1 grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99} INST2MODULE {conv2d_kernel conv2d_kernel grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99 conv2d_kernel_Pipeline_VITIS_LOOP_42_1} INSTDATA {conv2d_kernel {DEPTH 1 CHILDREN grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99} grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2d_kernel_Pipeline_VITIS_LOOP_42_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_75_p2 SOURCE kernels/conv2d_kernel.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_kernel {AREA {DSP 0 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 425.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_kernel.
Execute         syn_report -model conv2d_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
Command       autosyn done; 0.76 sec.
Command     csynth_design done; 9.13 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 51.000 MB.
Execute     export_design -rtl verilog -format ip_catalog -output conv2d_ip -ipname conv2d_kernel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output conv2d_ip -ipname conv2d_kernel 
Execute       config_export -format=ip_catalog -ipname=conv2d_kernel -output=conv2d_ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname conv2d_kernel
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv2d_kernel xml_exists=0
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv2d_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=4 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute       sc_get_clocks conv2d_kernel 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s conv2d_ip.zip 
INFO: [HLS 200-802] Generated output file conv2d_ip.zip
Command     export_design done; 11.58 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:11; Allocated memory: 4.402 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1 opened at Thu Apr 17 09:52:53 MST 2025
Execute       ap_set_clock -name default -period 3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
Execute       set_part xcvu37p-fsvh2892-2L-e 
Execute         create_platform xcvu37p-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu37p-fsvh2892-2L-e'
Command         create_platform done; 0.5 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.55 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
Execute       send_msg_by_id INFO @200-1464@%s config_compile -pipeline_loops=1 
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=1
Execute       config_compile -pipeline_loops=1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute       config_export -format=ip_catalog 
Execute       send_msg_by_id INFO @200-1464@%s config_export -ipname=conv2d_kernel 
INFO: [HLS 200-1464] Running solution command: config_export -ipname=conv2d_kernel
Execute       config_export -ipname=conv2d_kernel 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=conv2d_ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=conv2d_ip
Execute       config_export -output=conv2d_ip 
Execute       send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute       config_export -rtl=verilog 
Command     open_solution done; 0.56 sec.
Execute     set_part xcvu37p-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu37p-fsvh2892-2L-e 
Execute       create_platform xcvu37p-fsvh2892-2L-e -board  
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     create_clock -period 3.0 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.0 -name default 
Execute     config_compile -pipeline_loops 1 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 1 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 1 or its parent loop when its trip count is less than or equal 1.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.488 MB.
Execute         set_directive_top conv2d_kernel -name=conv2d_kernel 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernels/conv2d_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernels/conv2d_kernel.cpp as C++
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang kernels/conv2d_kernel.cpp -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/.systemc_flag -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.15 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/all.directive.json -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.25 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.35 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.21 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.46 seconds; current allocated memory: 375.934 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -args  "/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.g.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.71 sec.
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -reflow-float-conversion -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.28 sec.
Execute         run_link_or_opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc > /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv2d_kernel -mllvm -hls-db-dir -mllvm /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=1 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.81 -x ir /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu37p-fsvh2892-2L-e 2> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,696 Compile/Link /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,696 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 7,913 Unroll/Inline (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,913 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,999 Unroll/Inline (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,999 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,386 Unroll/Inline (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,386 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,067 Unroll/Inline (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,067 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,257 Array/Struct (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,257 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,094 Array/Struct (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,094 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,130 Array/Struct (step 5) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,130 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,136 Performance (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,136 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 3) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,133 Performance (step 4) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,148 HW Transforms (step 1) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,148 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 3,158 HW Transforms (step 2) /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,158 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:44:10)
INFO: [HLS 214-131] Inlining function 'encrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:78:29)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:62:26)
INFO: [HLS 214-131] Inlining function 'decrypt_word(ap_uint<32>)' into 'conv2d_kernel' (kernels/conv2d_kernel.cpp:49:20)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_weights' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_bias' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_input' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'enc_output' for cosimulation. (kernels/conv2d_kernel.cpp:19:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_35_3' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:35:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_5' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_6' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:58:38)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_7' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:59:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (kernels/conv2d.h:61:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (kernels/conv2d.h:35:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (kernels/conv2d.h:53:19) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 6 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_6' (kernels/conv2d.h:58:38) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 3 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_7' (kernels/conv2d.h:59:42) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (kernels/conv2d.h:61:46) in function 'conv2d<6, 3, 5, 28>' completely with a factor of 5 (kernels/conv2d.h:22:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'fp_struct<float>::to_float() const (.21.31.40.51)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.21.31.40.51)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.24.34.43.54)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_floor<float>(float)' (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'floorf' into 'void conv2d<6, 3, 5, 28>(hls::stream<ap_int<32>, 0>&, hls::stream<ap_int<32>, 0>&, ap_int<32> const (*) [3][5][5], ap_int<32> const*, int, int, float, int)' (kernels/conv2d.h:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE6weight': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ13conv2d_kernelE4bias': Complete partitioning on dimension 1. (kernels/conv2d_kernel.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. (kernels/conv2d.h:27:9)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZZ13conv2d_kernelE6weight_0' (kernels/conv2d_kernel.cpp:45:34)
INFO: [HLS 214-115] Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:42:26)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:47:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_60_3'(kernels/conv2d_kernel.cpp:60:26) has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:60:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernels/conv2d_kernel.cpp:75:26)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/../../../kernel.xml -> /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.22 seconds. Elapsed time: 6.49 seconds; current allocated memory: 387.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.262 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv2d_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.0.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 392.121 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.g.1.bc to /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'weight' in function 'conv2d_kernel' (kernels/conv2d_kernel.cpp:45:13).
Command           transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:13:19) to (/wrk/ci/prod/2024.1/hls_product/continuous/545/2024.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_floor.h:42:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:72:41) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernels/conv2d.h:72:27) to (kernels/conv2d.h:51:30) in function 'conv2d<6, 3, 5, 28>'... converting 12 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d<6, 3, 5, 28>' (kernels/conv2d.h:7:30)...75 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 420.848 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.2.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] 'VITIS_LOOP_42_1' (kernels/conv2d_kernel.cpp:42:26) in function 'conv2d_kernel' is an infinite loop.
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.3 sec.
Command       elaborate done; 8.25 sec.
Execute       ap_eval exec zip -j /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv2d_kernel' ...
Execute         ap_set_top_model conv2d_kernel 
Execute         get_model_list conv2d_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv2d_kernel 
Execute         preproc_iomode -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         get_model_list conv2d_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Configuring Module : conv2d_kernel_Pipeline_VITIS_LOOP_42_1 ...
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         apply_spec_resource_limit conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO-FLOW: Configuring Module : conv2d_kernel ...
Execute         set_default_model conv2d_kernel 
Execute         apply_spec_resource_limit conv2d_kernel 
INFO-FLOW: Model list for preprocess: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Preprocessing Module: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 ...
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         cdfg_preprocess -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         rtl_gen_preprocess conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO-FLOW: Preprocessing Module: conv2d_kernel ...
Execute         set_default_model conv2d_kernel 
Execute         cdfg_preprocess -model conv2d_kernel 
Execute         rtl_gen_preprocess conv2d_kernel 
INFO-FLOW: Model list for synthesis: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         schedule -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.848 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.sched.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_kernel_Pipeline_VITIS_LOOP_42_1.
Execute         set_default_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         bind -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.bind.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.bind.adb -f 
INFO-FLOW: Finish binding conv2d_kernel_Pipeline_VITIS_LOOP_42_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv2d_kernel 
Execute         schedule -model conv2d_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.sched.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_kernel.
Execute         set_default_model conv2d_kernel 
Execute         bind -model conv2d_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 420.848 MB.
Execute         syn_report -verbosereport -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.bind.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.bind.adb -f 
INFO-FLOW: Finish binding conv2d_kernel.
Execute         get_model_list conv2d_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         rtl_gen_preprocess conv2d_kernel 
INFO-FLOW: Model list for RTL generation: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -top_prefix conv2d_kernel_ -sub_prefix conv2d_kernel_ -mg_file /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1/m_axi_HBM0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel_Pipeline_VITIS_LOOP_42_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 420.848 MB.
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -style xilinx -f -lang vhdl -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/vhdl/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         gen_rtl conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -style xilinx -f -lang vlog -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/verilog/conv2d_kernel_conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
Execute         syn_report -csynth -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_Pipeline_VITIS_LOOP_42_1_csynth.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_Pipeline_VITIS_LOOP_42_1_csynth.xml 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.verbose.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -f -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.adb 
Execute         db_write -model conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -bindview -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2d_kernel_Pipeline_VITIS_LOOP_42_1 -p /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv2d_kernel -top_prefix  -sub_prefix conv2d_kernel_ -mg_file /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/HBM2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_input' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/enc_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d_kernel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'enc_weights', 'enc_bias', 'enc_input', 'enc_output', 'rows', 'cols' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_kernel/m_axi_HBM2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'conv2d_kernel/m_axi_HBM2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 420.848 MB.
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv2d_kernel -istop -style xilinx -f -lang vhdl -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/vhdl/conv2d_kernel 
Execute         gen_rtl conv2d_kernel -istop -style xilinx -f -lang vlog -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/verilog/conv2d_kernel 
Execute         syn_report -csynth -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_csynth.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/conv2d_kernel_csynth.xml 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.verbose.rpt 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         db_write -model conv2d_kernel -f -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.adb 
Execute         db_write -model conv2d_kernel -bindview -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv2d_kernel -p /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel 
Execute         export_constraint_db -f -tool general -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute         syn_report -designview -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.design.xml 
Execute         syn_report -csynthDesign -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth.rpt -MHOut /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu37p-fsvh2892-2L-e 
Execute             ap_family_info -name xcvu37p-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcvu37p-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv2d_kernel -o /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.protoinst 
Execute         sc_get_clocks conv2d_kernel 
Execute         sc_get_portdomain conv2d_kernel 
INFO-FLOW: Model list for RTL component generation: conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Handling components in module [conv2d_kernel_Pipeline_VITIS_LOOP_42_1] ... 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_kernel] ... 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
INFO-FLOW: Found component conv2d_kernel_HBM0_m_axi.
INFO-FLOW: Append model conv2d_kernel_HBM0_m_axi
INFO-FLOW: Found component conv2d_kernel_control_s_axi.
INFO-FLOW: Append model conv2d_kernel_control_s_axi
INFO-FLOW: Append model conv2d_kernel_Pipeline_VITIS_LOOP_42_1
INFO-FLOW: Append model conv2d_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv2d_kernel_HBM0_m_axi conv2d_kernel_control_s_axi conv2d_kernel_Pipeline_VITIS_LOOP_42_1 conv2d_kernel
INFO-FLOW: Generating /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv2d_kernel_HBM0_m_axi
INFO-FLOW: To file: write model conv2d_kernel_control_s_axi
INFO-FLOW: To file: write model conv2d_kernel_Pipeline_VITIS_LOOP_42_1
INFO-FLOW: To file: write model conv2d_kernel
INFO-FLOW: Generating /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/vhdl' dstVlogDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/vlog' tclDir='/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' expOnly='0'
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.compgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 422.035 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv2d_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name conv2d_kernel
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-be.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute         sc_get_clocks conv2d_kernel 
Execute         source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME HBM0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME HBM0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST conv2d_kernel MODULE2INSTS {conv2d_kernel conv2d_kernel conv2d_kernel_Pipeline_VITIS_LOOP_42_1 grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99} INST2MODULE {conv2d_kernel conv2d_kernel grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99 conv2d_kernel_Pipeline_VITIS_LOOP_42_1} INSTDATA {conv2d_kernel {DEPTH 1 CHILDREN grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99} grp_conv2d_kernel_Pipeline_VITIS_LOOP_42_1_fu_99 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv2d_kernel_Pipeline_VITIS_LOOP_42_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_75_p2 SOURCE kernels/conv2d_kernel.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_kernel {AREA {DSP 0 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 425.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d_kernel.
Execute         syn_report -model conv2d_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 456.62 MHz
Command       autosyn done; 0.78 sec.
Command     csynth_design done; 9.07 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 51.547 MB.
Execute     export_design -rtl verilog -format ip_catalog -output conv2d_ip -ipname conv2d_kernel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output conv2d_ip -ipname conv2d_kernel 
Execute       config_export -format=ip_catalog -ipname=conv2d_kernel -output=conv2d_ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -ipname conv2d_kernel
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv2d_kernel xml_exists=1
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv2d_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=4 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv2d_kernel_HBM0_m_axi
conv2d_kernel_control_s_axi
conv2d_kernel_Pipeline_VITIS_LOOP_42_1
conv2d_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/top-io-be.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.rtl_wrap.cfg.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.compgen.dataonly.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel_Pipeline_VITIS_LOOP_42_1.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute       sc_get_clocks conv2d_kernel 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.constraint.tcl 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/conv2d_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcvu37p-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/megan/Vitis-AI/accelerator/host2fpga/conv2d_hls/sol1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s conv2d_ip.zip 
INFO: [HLS 200-802] Generated output file conv2d_ip.zip
Command     export_design done; 9.74 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:09; Allocated memory: 4.383 MB.
Execute     cleanup_all 
