<stg><name>fire2</name>


<trans_list>

<trans id="810" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:453  %matrix_s1x1_stream_o_0_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_0_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:456  %matrix_s1x1_stream_o_1_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_1_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:459  %matrix_s1x1_stream_o_2_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_2_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:462  %matrix_s1x1_stream_o_3_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_3_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:465  %matrix_s1x1_stream_o_4_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_4_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:468  %matrix_s1x1_stream_o_5_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_5_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:471  %matrix_s1x1_stream_o_6_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_6_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:474  %matrix_s1x1_stream_o_7_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_7_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:477  %matrix_s1x1_stream_o_8_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_8_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:480  %matrix_s1x1_stream_o_9_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_9_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:483  %matrix_s1x1_stream_o_10_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_10_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:486  %matrix_s1x1_stream_o_11_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_11_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:489  %matrix_s1x1_stream_o_12_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_12_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:492  %matrix_s1x1_stream_o_13_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_13_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:495  %matrix_s1x1_stream_o_14_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_14_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:498  %matrix_s1x1_stream_o_15_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_s1x1_stream_o_15_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:501  %matrix_e1x1_stream_i_0_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_0_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:504  %matrix_e1x1_stream_i_1_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_1_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:507  %matrix_e1x1_stream_i_2_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_2_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:510  %matrix_e1x1_stream_i_3_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_3_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:513  %matrix_e1x1_stream_i_4_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_4_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:516  %matrix_e1x1_stream_i_5_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_5_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:519  %matrix_e1x1_stream_i_6_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_6_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:522  %matrix_e1x1_stream_i_7_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_7_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:525  %matrix_e1x1_stream_i_8_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_8_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:528  %matrix_e1x1_stream_i_9_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_9_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:531  %matrix_e1x1_stream_i_10_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_10_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:534  %matrix_e1x1_stream_i_11_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_11_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:537  %matrix_e1x1_stream_i_12_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_12_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:540  %matrix_e1x1_stream_i_13_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_13_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:543  %matrix_e1x1_stream_i_14_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_14_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:546  %matrix_e1x1_stream_i_15_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_i_15_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:549  %matrix_e3x3_stream_i_0_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_0_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:552  %matrix_e3x3_stream_i_1_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_1_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:555  %matrix_e3x3_stream_i_2_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_2_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:558  %matrix_e3x3_stream_i_3_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_3_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:561  %matrix_e3x3_stream_i_4_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_4_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:564  %matrix_e3x3_stream_i_5_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_5_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:567  %matrix_e3x3_stream_i_6_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_6_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:570  %matrix_e3x3_stream_i_7_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_7_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:573  %matrix_e3x3_stream_i_8_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_8_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:576  %matrix_e3x3_stream_i_9_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_9_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:579  %matrix_e3x3_stream_i_10_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_10_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:582  %matrix_e3x3_stream_i_11_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_11_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:585  %matrix_e3x3_stream_i_12_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_12_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:588  %matrix_e3x3_stream_i_13_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_13_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:591  %matrix_e3x3_stream_i_14_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_14_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:594  %matrix_e3x3_stream_i_15_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_i_15_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:597  %matrix_e1x1_stream_o_0_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_0_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:600  %matrix_e1x1_stream_o_1_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_1_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:603  %matrix_e1x1_stream_o_2_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_2_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:606  %matrix_e1x1_stream_o_3_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_3_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:609  %matrix_e1x1_stream_o_4_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_4_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:612  %matrix_e1x1_stream_o_5_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_5_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:615  %matrix_e1x1_stream_o_6_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_6_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:618  %matrix_e1x1_stream_o_7_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_7_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:621  %matrix_e1x1_stream_o_8_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_8_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:624  %matrix_e1x1_stream_o_9_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_9_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:627  %matrix_e1x1_stream_o_10_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_10_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:630  %matrix_e1x1_stream_o_11_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_11_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:633  %matrix_e1x1_stream_o_12_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_12_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:636  %matrix_e1x1_stream_o_13_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_13_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:639  %matrix_e1x1_stream_o_14_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_14_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:642  %matrix_e1x1_stream_o_15_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_15_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:645  %matrix_e1x1_stream_o_16_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_16_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:648  %matrix_e1x1_stream_o_17_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_17_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:651  %matrix_e1x1_stream_o_18_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_18_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:654  %matrix_e1x1_stream_o_19_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_19_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:657  %matrix_e1x1_stream_o_20_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_20_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:660  %matrix_e1x1_stream_o_21_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_21_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:663  %matrix_e1x1_stream_o_22_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_22_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:666  %matrix_e1x1_stream_o_23_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_23_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:669  %matrix_e1x1_stream_o_24_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_24_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:672  %matrix_e1x1_stream_o_25_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_25_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:675  %matrix_e1x1_stream_o_26_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_26_V"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:678  %matrix_e1x1_stream_o_27_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_27_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:681  %matrix_e1x1_stream_o_28_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_28_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:684  %matrix_e1x1_stream_o_29_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_29_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:687  %matrix_e1x1_stream_o_30_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_30_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:690  %matrix_e1x1_stream_o_31_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_31_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:693  %matrix_e1x1_stream_o_32_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_32_V"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:696  %matrix_e1x1_stream_o_33_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_33_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:699  %matrix_e1x1_stream_o_34_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_34_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:702  %matrix_e1x1_stream_o_35_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_35_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:705  %matrix_e1x1_stream_o_36_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_36_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:708  %matrix_e1x1_stream_o_37_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_37_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:711  %matrix_e1x1_stream_o_38_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_38_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:714  %matrix_e1x1_stream_o_39_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_39_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:717  %matrix_e1x1_stream_o_40_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_40_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:720  %matrix_e1x1_stream_o_41_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_41_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:723  %matrix_e1x1_stream_o_42_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_42_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:726  %matrix_e1x1_stream_o_43_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_43_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:729  %matrix_e1x1_stream_o_44_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_44_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:732  %matrix_e1x1_stream_o_45_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_45_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:735  %matrix_e1x1_stream_o_46_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_46_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:738  %matrix_e1x1_stream_o_47_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_47_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:741  %matrix_e1x1_stream_o_48_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_48_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:744  %matrix_e1x1_stream_o_49_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_49_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:747  %matrix_e1x1_stream_o_50_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_50_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:750  %matrix_e1x1_stream_o_51_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_51_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:753  %matrix_e1x1_stream_o_52_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_52_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:756  %matrix_e1x1_stream_o_53_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_53_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:759  %matrix_e1x1_stream_o_54_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_54_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:762  %matrix_e1x1_stream_o_55_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_55_V"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:765  %matrix_e1x1_stream_o_56_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_56_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:768  %matrix_e1x1_stream_o_57_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_57_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:771  %matrix_e1x1_stream_o_58_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_58_V"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:774  %matrix_e1x1_stream_o_59_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_59_V"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:777  %matrix_e1x1_stream_o_60_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_60_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:780  %matrix_e1x1_stream_o_61_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_61_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:783  %matrix_e1x1_stream_o_62_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_62_V"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:786  %matrix_e1x1_stream_o_63_V = alloca i16, align 2

]]></node>
<StgValue><ssdm name="matrix_e1x1_stream_o_63_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:789  %matrix_e3x3_stream_o_V = alloca [64 x i16], align 2

]]></node>
<StgValue><ssdm name="matrix_e3x3_stream_o_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16">
<![CDATA[
arrayctor.loop1.preheader:790  call fastcc void @fire2_squeeze(i16* %matrix_i_0_V, i16* %matrix_i_1_V, i16* %matrix_i_2_V, i16* %matrix_i_3_V, i16* %matrix_i_4_V, i16* %matrix_i_5_V, i16* %matrix_i_6_V, i16* %matrix_i_7_V, i16* %matrix_i_8_V, i16* %matrix_i_9_V, i16* %matrix_i_10_V, i16* %matrix_i_11_V, i16* %matrix_i_12_V, i16* %matrix_i_13_V, i16* %matrix_i_14_V, i16* %matrix_i_15_V, i16* %matrix_i_16_V, i16* %matrix_i_17_V, i16* %matrix_i_18_V, i16* %matrix_i_19_V, i16* %matrix_i_20_V, i16* %matrix_i_21_V, i16* %matrix_i_22_V, i16* %matrix_i_23_V, i16* %matrix_i_24_V, i16* %matrix_i_25_V, i16* %matrix_i_26_V, i16* %matrix_i_27_V, i16* %matrix_i_28_V, i16* %matrix_i_29_V, i16* %matrix_i_30_V, i16* %matrix_i_31_V, i16* %matrix_i_32_V, i16* %matrix_i_33_V, i16* %matrix_i_34_V, i16* %matrix_i_35_V, i16* %matrix_i_36_V, i16* %matrix_i_37_V, i16* %matrix_i_38_V, i16* %matrix_i_39_V, i16* %matrix_i_40_V, i16* %matrix_i_41_V, i16* %matrix_i_42_V, i16* %matrix_i_43_V, i16* %matrix_i_44_V, i16* %matrix_i_45_V, i16* %matrix_i_46_V, i16* %matrix_i_47_V, i16* %matrix_i_48_V, i16* %matrix_i_49_V, i16* %matrix_i_50_V, i16* %matrix_i_51_V, i16* %matrix_i_52_V, i16* %matrix_i_53_V, i16* %matrix_i_54_V, i16* %matrix_i_55_V, i16* %matrix_i_56_V, i16* %matrix_i_57_V, i16* %matrix_i_58_V, i16* %matrix_i_59_V, i16* %matrix_i_60_V, i16* %matrix_i_61_V, i16* %matrix_i_62_V, i16* %matrix_i_63_V, i16* %matrix_i_64_V, i16* %matrix_i_65_V, i16* %matrix_i_66_V, i16* %matrix_i_67_V, i16* %matrix_i_68_V, i16* %matrix_i_69_V, i16* %matrix_i_70_V, i16* %matrix_i_71_V, i16* %matrix_i_72_V, i16* %matrix_i_73_V, i16* %matrix_i_74_V, i16* %matrix_i_75_V, i16* %matrix_i_76_V, i16* %matrix_i_77_V, i16* %matrix_i_78_V, i16* %matrix_i_79_V, i16* %matrix_i_80_V, i16* %matrix_i_81_V, i16* %matrix_i_82_V, i16* %matrix_i_83_V, i16* %matrix_i_84_V, i16* %matrix_i_85_V, i16* %matrix_i_86_V, i16* %matrix_i_87_V, i16* %matrix_i_88_V, i16* %matrix_i_89_V, i16* %matrix_i_90_V, i16* %matrix_i_91_V, i16* %matrix_i_92_V, i16* %matrix_i_93_V, i16* %matrix_i_94_V, i16* %matrix_i_95_V, [16 x i16]* %kernel_s1x1, i16* %matrix_s1x1_stream_o_0_V, i16* %matrix_s1x1_stream_o_1_V, i16* %matrix_s1x1_stream_o_2_V, i16* %matrix_s1x1_stream_o_3_V, i16* %matrix_s1x1_stream_o_4_V, i16* %matrix_s1x1_stream_o_5_V, i16* %matrix_s1x1_stream_o_6_V, i16* %matrix_s1x1_stream_o_7_V, i16* %matrix_s1x1_stream_o_8_V, i16* %matrix_s1x1_stream_o_9_V, i16* %matrix_s1x1_stream_o_10_V, i16* %matrix_s1x1_stream_o_11_V, i16* %matrix_s1x1_stream_o_12_V, i16* %matrix_s1x1_stream_o_13_V, i16* %matrix_s1x1_stream_o_14_V, i16* %matrix_s1x1_stream_o_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="123" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16">
<![CDATA[
arrayctor.loop1.preheader:790  call fastcc void @fire2_squeeze(i16* %matrix_i_0_V, i16* %matrix_i_1_V, i16* %matrix_i_2_V, i16* %matrix_i_3_V, i16* %matrix_i_4_V, i16* %matrix_i_5_V, i16* %matrix_i_6_V, i16* %matrix_i_7_V, i16* %matrix_i_8_V, i16* %matrix_i_9_V, i16* %matrix_i_10_V, i16* %matrix_i_11_V, i16* %matrix_i_12_V, i16* %matrix_i_13_V, i16* %matrix_i_14_V, i16* %matrix_i_15_V, i16* %matrix_i_16_V, i16* %matrix_i_17_V, i16* %matrix_i_18_V, i16* %matrix_i_19_V, i16* %matrix_i_20_V, i16* %matrix_i_21_V, i16* %matrix_i_22_V, i16* %matrix_i_23_V, i16* %matrix_i_24_V, i16* %matrix_i_25_V, i16* %matrix_i_26_V, i16* %matrix_i_27_V, i16* %matrix_i_28_V, i16* %matrix_i_29_V, i16* %matrix_i_30_V, i16* %matrix_i_31_V, i16* %matrix_i_32_V, i16* %matrix_i_33_V, i16* %matrix_i_34_V, i16* %matrix_i_35_V, i16* %matrix_i_36_V, i16* %matrix_i_37_V, i16* %matrix_i_38_V, i16* %matrix_i_39_V, i16* %matrix_i_40_V, i16* %matrix_i_41_V, i16* %matrix_i_42_V, i16* %matrix_i_43_V, i16* %matrix_i_44_V, i16* %matrix_i_45_V, i16* %matrix_i_46_V, i16* %matrix_i_47_V, i16* %matrix_i_48_V, i16* %matrix_i_49_V, i16* %matrix_i_50_V, i16* %matrix_i_51_V, i16* %matrix_i_52_V, i16* %matrix_i_53_V, i16* %matrix_i_54_V, i16* %matrix_i_55_V, i16* %matrix_i_56_V, i16* %matrix_i_57_V, i16* %matrix_i_58_V, i16* %matrix_i_59_V, i16* %matrix_i_60_V, i16* %matrix_i_61_V, i16* %matrix_i_62_V, i16* %matrix_i_63_V, i16* %matrix_i_64_V, i16* %matrix_i_65_V, i16* %matrix_i_66_V, i16* %matrix_i_67_V, i16* %matrix_i_68_V, i16* %matrix_i_69_V, i16* %matrix_i_70_V, i16* %matrix_i_71_V, i16* %matrix_i_72_V, i16* %matrix_i_73_V, i16* %matrix_i_74_V, i16* %matrix_i_75_V, i16* %matrix_i_76_V, i16* %matrix_i_77_V, i16* %matrix_i_78_V, i16* %matrix_i_79_V, i16* %matrix_i_80_V, i16* %matrix_i_81_V, i16* %matrix_i_82_V, i16* %matrix_i_83_V, i16* %matrix_i_84_V, i16* %matrix_i_85_V, i16* %matrix_i_86_V, i16* %matrix_i_87_V, i16* %matrix_i_88_V, i16* %matrix_i_89_V, i16* %matrix_i_90_V, i16* %matrix_i_91_V, i16* %matrix_i_92_V, i16* %matrix_i_93_V, i16* %matrix_i_94_V, i16* %matrix_i_95_V, [16 x i16]* %kernel_s1x1, i16* %matrix_s1x1_stream_o_0_V, i16* %matrix_s1x1_stream_o_1_V, i16* %matrix_s1x1_stream_o_2_V, i16* %matrix_s1x1_stream_o_3_V, i16* %matrix_s1x1_stream_o_4_V, i16* %matrix_s1x1_stream_o_5_V, i16* %matrix_s1x1_stream_o_6_V, i16* %matrix_s1x1_stream_o_7_V, i16* %matrix_s1x1_stream_o_8_V, i16* %matrix_s1x1_stream_o_9_V, i16* %matrix_s1x1_stream_o_10_V, i16* %matrix_s1x1_stream_o_11_V, i16* %matrix_s1x1_stream_o_12_V, i16* %matrix_s1x1_stream_o_13_V, i16* %matrix_s1x1_stream_o_14_V, i16* %matrix_s1x1_stream_o_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="124" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16">
<![CDATA[
arrayctor.loop1.preheader:791  call fastcc void @fire2_copy(i16* %matrix_s1x1_stream_o_0_V, i16* %matrix_s1x1_stream_o_1_V, i16* %matrix_s1x1_stream_o_2_V, i16* %matrix_s1x1_stream_o_3_V, i16* %matrix_s1x1_stream_o_4_V, i16* %matrix_s1x1_stream_o_5_V, i16* %matrix_s1x1_stream_o_6_V, i16* %matrix_s1x1_stream_o_7_V, i16* %matrix_s1x1_stream_o_8_V, i16* %matrix_s1x1_stream_o_9_V, i16* %matrix_s1x1_stream_o_10_V, i16* %matrix_s1x1_stream_o_11_V, i16* %matrix_s1x1_stream_o_12_V, i16* %matrix_s1x1_stream_o_13_V, i16* %matrix_s1x1_stream_o_14_V, i16* %matrix_s1x1_stream_o_15_V, i16* %matrix_e1x1_stream_i_0_V, i16* %matrix_e1x1_stream_i_1_V, i16* %matrix_e1x1_stream_i_2_V, i16* %matrix_e1x1_stream_i_3_V, i16* %matrix_e1x1_stream_i_4_V, i16* %matrix_e1x1_stream_i_5_V, i16* %matrix_e1x1_stream_i_6_V, i16* %matrix_e1x1_stream_i_7_V, i16* %matrix_e1x1_stream_i_8_V, i16* %matrix_e1x1_stream_i_9_V, i16* %matrix_e1x1_stream_i_10_V, i16* %matrix_e1x1_stream_i_11_V, i16* %matrix_e1x1_stream_i_12_V, i16* %matrix_e1x1_stream_i_13_V, i16* %matrix_e1x1_stream_i_14_V, i16* %matrix_e1x1_stream_i_15_V, i16* %matrix_e3x3_stream_i_0_V, i16* %matrix_e3x3_stream_i_1_V, i16* %matrix_e3x3_stream_i_2_V, i16* %matrix_e3x3_stream_i_3_V, i16* %matrix_e3x3_stream_i_4_V, i16* %matrix_e3x3_stream_i_5_V, i16* %matrix_e3x3_stream_i_6_V, i16* %matrix_e3x3_stream_i_7_V, i16* %matrix_e3x3_stream_i_8_V, i16* %matrix_e3x3_stream_i_9_V, i16* %matrix_e3x3_stream_i_10_V, i16* %matrix_e3x3_stream_i_11_V, i16* %matrix_e3x3_stream_i_12_V, i16* %matrix_e3x3_stream_i_13_V, i16* %matrix_e3x3_stream_i_14_V, i16* %matrix_e3x3_stream_i_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16">
<![CDATA[
arrayctor.loop1.preheader:791  call fastcc void @fire2_copy(i16* %matrix_s1x1_stream_o_0_V, i16* %matrix_s1x1_stream_o_1_V, i16* %matrix_s1x1_stream_o_2_V, i16* %matrix_s1x1_stream_o_3_V, i16* %matrix_s1x1_stream_o_4_V, i16* %matrix_s1x1_stream_o_5_V, i16* %matrix_s1x1_stream_o_6_V, i16* %matrix_s1x1_stream_o_7_V, i16* %matrix_s1x1_stream_o_8_V, i16* %matrix_s1x1_stream_o_9_V, i16* %matrix_s1x1_stream_o_10_V, i16* %matrix_s1x1_stream_o_11_V, i16* %matrix_s1x1_stream_o_12_V, i16* %matrix_s1x1_stream_o_13_V, i16* %matrix_s1x1_stream_o_14_V, i16* %matrix_s1x1_stream_o_15_V, i16* %matrix_e1x1_stream_i_0_V, i16* %matrix_e1x1_stream_i_1_V, i16* %matrix_e1x1_stream_i_2_V, i16* %matrix_e1x1_stream_i_3_V, i16* %matrix_e1x1_stream_i_4_V, i16* %matrix_e1x1_stream_i_5_V, i16* %matrix_e1x1_stream_i_6_V, i16* %matrix_e1x1_stream_i_7_V, i16* %matrix_e1x1_stream_i_8_V, i16* %matrix_e1x1_stream_i_9_V, i16* %matrix_e1x1_stream_i_10_V, i16* %matrix_e1x1_stream_i_11_V, i16* %matrix_e1x1_stream_i_12_V, i16* %matrix_e1x1_stream_i_13_V, i16* %matrix_e1x1_stream_i_14_V, i16* %matrix_e1x1_stream_i_15_V, i16* %matrix_e3x3_stream_i_0_V, i16* %matrix_e3x3_stream_i_1_V, i16* %matrix_e3x3_stream_i_2_V, i16* %matrix_e3x3_stream_i_3_V, i16* %matrix_e3x3_stream_i_4_V, i16* %matrix_e3x3_stream_i_5_V, i16* %matrix_e3x3_stream_i_6_V, i16* %matrix_e3x3_stream_i_7_V, i16* %matrix_e3x3_stream_i_8_V, i16* %matrix_e3x3_stream_i_9_V, i16* %matrix_e3x3_stream_i_10_V, i16* %matrix_e3x3_stream_i_11_V, i16* %matrix_e3x3_stream_i_12_V, i16* %matrix_e3x3_stream_i_13_V, i16* %matrix_e3x3_stream_i_14_V, i16* %matrix_e3x3_stream_i_15_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16">
<![CDATA[
arrayctor.loop1.preheader:792  call fastcc void @fire2_expand1x1(i16* %matrix_e1x1_stream_i_0_V, i16* %matrix_e1x1_stream_i_1_V, i16* %matrix_e1x1_stream_i_2_V, i16* %matrix_e1x1_stream_i_3_V, i16* %matrix_e1x1_stream_i_4_V, i16* %matrix_e1x1_stream_i_5_V, i16* %matrix_e1x1_stream_i_6_V, i16* %matrix_e1x1_stream_i_7_V, i16* %matrix_e1x1_stream_i_8_V, i16* %matrix_e1x1_stream_i_9_V, i16* %matrix_e1x1_stream_i_10_V, i16* %matrix_e1x1_stream_i_11_V, i16* %matrix_e1x1_stream_i_12_V, i16* %matrix_e1x1_stream_i_13_V, i16* %matrix_e1x1_stream_i_14_V, i16* %matrix_e1x1_stream_i_15_V, [64 x i16]* %kernel_e1x1, i16* %matrix_e1x1_stream_o_0_V, i16* %matrix_e1x1_stream_o_1_V, i16* %matrix_e1x1_stream_o_2_V, i16* %matrix_e1x1_stream_o_3_V, i16* %matrix_e1x1_stream_o_4_V, i16* %matrix_e1x1_stream_o_5_V, i16* %matrix_e1x1_stream_o_6_V, i16* %matrix_e1x1_stream_o_7_V, i16* %matrix_e1x1_stream_o_8_V, i16* %matrix_e1x1_stream_o_9_V, i16* %matrix_e1x1_stream_o_10_V, i16* %matrix_e1x1_stream_o_11_V, i16* %matrix_e1x1_stream_o_12_V, i16* %matrix_e1x1_stream_o_13_V, i16* %matrix_e1x1_stream_o_14_V, i16* %matrix_e1x1_stream_o_15_V, i16* %matrix_e1x1_stream_o_16_V, i16* %matrix_e1x1_stream_o_17_V, i16* %matrix_e1x1_stream_o_18_V, i16* %matrix_e1x1_stream_o_19_V, i16* %matrix_e1x1_stream_o_20_V, i16* %matrix_e1x1_stream_o_21_V, i16* %matrix_e1x1_stream_o_22_V, i16* %matrix_e1x1_stream_o_23_V, i16* %matrix_e1x1_stream_o_24_V, i16* %matrix_e1x1_stream_o_25_V, i16* %matrix_e1x1_stream_o_26_V, i16* %matrix_e1x1_stream_o_27_V, i16* %matrix_e1x1_stream_o_28_V, i16* %matrix_e1x1_stream_o_29_V, i16* %matrix_e1x1_stream_o_30_V, i16* %matrix_e1x1_stream_o_31_V, i16* %matrix_e1x1_stream_o_32_V, i16* %matrix_e1x1_stream_o_33_V, i16* %matrix_e1x1_stream_o_34_V, i16* %matrix_e1x1_stream_o_35_V, i16* %matrix_e1x1_stream_o_36_V, i16* %matrix_e1x1_stream_o_37_V, i16* %matrix_e1x1_stream_o_38_V, i16* %matrix_e1x1_stream_o_39_V, i16* %matrix_e1x1_stream_o_40_V, i16* %matrix_e1x1_stream_o_41_V, i16* %matrix_e1x1_stream_o_42_V, i16* %matrix_e1x1_stream_o_43_V, i16* %matrix_e1x1_stream_o_44_V, i16* %matrix_e1x1_stream_o_45_V, i16* %matrix_e1x1_stream_o_46_V, i16* %matrix_e1x1_stream_o_47_V, i16* %matrix_e1x1_stream_o_48_V, i16* %matrix_e1x1_stream_o_49_V, i16* %matrix_e1x1_stream_o_50_V, i16* %matrix_e1x1_stream_o_51_V, i16* %matrix_e1x1_stream_o_52_V, i16* %matrix_e1x1_stream_o_53_V, i16* %matrix_e1x1_stream_o_54_V, i16* %matrix_e1x1_stream_o_55_V, i16* %matrix_e1x1_stream_o_56_V, i16* %matrix_e1x1_stream_o_57_V, i16* %matrix_e1x1_stream_o_58_V, i16* %matrix_e1x1_stream_o_59_V, i16* %matrix_e1x1_stream_o_60_V, i16* %matrix_e1x1_stream_o_61_V, i16* %matrix_e1x1_stream_o_62_V, i16* %matrix_e1x1_stream_o_63_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
arrayctor.loop1.preheader:793  call fastcc void @fire2_expand3x3(i16* %matrix_e3x3_stream_i_0_V, i16* %matrix_e3x3_stream_i_1_V, i16* %matrix_e3x3_stream_i_2_V, i16* %matrix_e3x3_stream_i_3_V, i16* %matrix_e3x3_stream_i_4_V, i16* %matrix_e3x3_stream_i_5_V, i16* %matrix_e3x3_stream_i_6_V, i16* %matrix_e3x3_stream_i_7_V, i16* %matrix_e3x3_stream_i_8_V, i16* %matrix_e3x3_stream_i_9_V, i16* %matrix_e3x3_stream_i_10_V, i16* %matrix_e3x3_stream_i_11_V, i16* %matrix_e3x3_stream_i_12_V, i16* %matrix_e3x3_stream_i_13_V, i16* %matrix_e3x3_stream_i_14_V, i16* %matrix_e3x3_stream_i_15_V, [576 x i16]* %kernel_e3x3, [64 x i16]* %matrix_e3x3_stream_o_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16">
<![CDATA[
arrayctor.loop1.preheader:792  call fastcc void @fire2_expand1x1(i16* %matrix_e1x1_stream_i_0_V, i16* %matrix_e1x1_stream_i_1_V, i16* %matrix_e1x1_stream_i_2_V, i16* %matrix_e1x1_stream_i_3_V, i16* %matrix_e1x1_stream_i_4_V, i16* %matrix_e1x1_stream_i_5_V, i16* %matrix_e1x1_stream_i_6_V, i16* %matrix_e1x1_stream_i_7_V, i16* %matrix_e1x1_stream_i_8_V, i16* %matrix_e1x1_stream_i_9_V, i16* %matrix_e1x1_stream_i_10_V, i16* %matrix_e1x1_stream_i_11_V, i16* %matrix_e1x1_stream_i_12_V, i16* %matrix_e1x1_stream_i_13_V, i16* %matrix_e1x1_stream_i_14_V, i16* %matrix_e1x1_stream_i_15_V, [64 x i16]* %kernel_e1x1, i16* %matrix_e1x1_stream_o_0_V, i16* %matrix_e1x1_stream_o_1_V, i16* %matrix_e1x1_stream_o_2_V, i16* %matrix_e1x1_stream_o_3_V, i16* %matrix_e1x1_stream_o_4_V, i16* %matrix_e1x1_stream_o_5_V, i16* %matrix_e1x1_stream_o_6_V, i16* %matrix_e1x1_stream_o_7_V, i16* %matrix_e1x1_stream_o_8_V, i16* %matrix_e1x1_stream_o_9_V, i16* %matrix_e1x1_stream_o_10_V, i16* %matrix_e1x1_stream_o_11_V, i16* %matrix_e1x1_stream_o_12_V, i16* %matrix_e1x1_stream_o_13_V, i16* %matrix_e1x1_stream_o_14_V, i16* %matrix_e1x1_stream_o_15_V, i16* %matrix_e1x1_stream_o_16_V, i16* %matrix_e1x1_stream_o_17_V, i16* %matrix_e1x1_stream_o_18_V, i16* %matrix_e1x1_stream_o_19_V, i16* %matrix_e1x1_stream_o_20_V, i16* %matrix_e1x1_stream_o_21_V, i16* %matrix_e1x1_stream_o_22_V, i16* %matrix_e1x1_stream_o_23_V, i16* %matrix_e1x1_stream_o_24_V, i16* %matrix_e1x1_stream_o_25_V, i16* %matrix_e1x1_stream_o_26_V, i16* %matrix_e1x1_stream_o_27_V, i16* %matrix_e1x1_stream_o_28_V, i16* %matrix_e1x1_stream_o_29_V, i16* %matrix_e1x1_stream_o_30_V, i16* %matrix_e1x1_stream_o_31_V, i16* %matrix_e1x1_stream_o_32_V, i16* %matrix_e1x1_stream_o_33_V, i16* %matrix_e1x1_stream_o_34_V, i16* %matrix_e1x1_stream_o_35_V, i16* %matrix_e1x1_stream_o_36_V, i16* %matrix_e1x1_stream_o_37_V, i16* %matrix_e1x1_stream_o_38_V, i16* %matrix_e1x1_stream_o_39_V, i16* %matrix_e1x1_stream_o_40_V, i16* %matrix_e1x1_stream_o_41_V, i16* %matrix_e1x1_stream_o_42_V, i16* %matrix_e1x1_stream_o_43_V, i16* %matrix_e1x1_stream_o_44_V, i16* %matrix_e1x1_stream_o_45_V, i16* %matrix_e1x1_stream_o_46_V, i16* %matrix_e1x1_stream_o_47_V, i16* %matrix_e1x1_stream_o_48_V, i16* %matrix_e1x1_stream_o_49_V, i16* %matrix_e1x1_stream_o_50_V, i16* %matrix_e1x1_stream_o_51_V, i16* %matrix_e1x1_stream_o_52_V, i16* %matrix_e1x1_stream_o_53_V, i16* %matrix_e1x1_stream_o_54_V, i16* %matrix_e1x1_stream_o_55_V, i16* %matrix_e1x1_stream_o_56_V, i16* %matrix_e1x1_stream_o_57_V, i16* %matrix_e1x1_stream_o_58_V, i16* %matrix_e1x1_stream_o_59_V, i16* %matrix_e1x1_stream_o_60_V, i16* %matrix_e1x1_stream_o_61_V, i16* %matrix_e1x1_stream_o_62_V, i16* %matrix_e1x1_stream_o_63_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
arrayctor.loop1.preheader:793  call fastcc void @fire2_expand3x3(i16* %matrix_e3x3_stream_i_0_V, i16* %matrix_e3x3_stream_i_1_V, i16* %matrix_e3x3_stream_i_2_V, i16* %matrix_e3x3_stream_i_3_V, i16* %matrix_e3x3_stream_i_4_V, i16* %matrix_e3x3_stream_i_5_V, i16* %matrix_e3x3_stream_i_6_V, i16* %matrix_e3x3_stream_i_7_V, i16* %matrix_e3x3_stream_i_8_V, i16* %matrix_e3x3_stream_i_9_V, i16* %matrix_e3x3_stream_i_10_V, i16* %matrix_e3x3_stream_i_11_V, i16* %matrix_e3x3_stream_i_12_V, i16* %matrix_e3x3_stream_i_13_V, i16* %matrix_e3x3_stream_i_14_V, i16* %matrix_e3x3_stream_i_15_V, [576 x i16]* %kernel_e3x3, [64 x i16]* %matrix_e3x3_stream_o_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16">
<![CDATA[
arrayctor.loop1.preheader:794  call fastcc void @fire2_combine(i16* %matrix_e1x1_stream_o_0_V, i16* %matrix_e1x1_stream_o_1_V, i16* %matrix_e1x1_stream_o_2_V, i16* %matrix_e1x1_stream_o_3_V, i16* %matrix_e1x1_stream_o_4_V, i16* %matrix_e1x1_stream_o_5_V, i16* %matrix_e1x1_stream_o_6_V, i16* %matrix_e1x1_stream_o_7_V, i16* %matrix_e1x1_stream_o_8_V, i16* %matrix_e1x1_stream_o_9_V, i16* %matrix_e1x1_stream_o_10_V, i16* %matrix_e1x1_stream_o_11_V, i16* %matrix_e1x1_stream_o_12_V, i16* %matrix_e1x1_stream_o_13_V, i16* %matrix_e1x1_stream_o_14_V, i16* %matrix_e1x1_stream_o_15_V, i16* %matrix_e1x1_stream_o_16_V, i16* %matrix_e1x1_stream_o_17_V, i16* %matrix_e1x1_stream_o_18_V, i16* %matrix_e1x1_stream_o_19_V, i16* %matrix_e1x1_stream_o_20_V, i16* %matrix_e1x1_stream_o_21_V, i16* %matrix_e1x1_stream_o_22_V, i16* %matrix_e1x1_stream_o_23_V, i16* %matrix_e1x1_stream_o_24_V, i16* %matrix_e1x1_stream_o_25_V, i16* %matrix_e1x1_stream_o_26_V, i16* %matrix_e1x1_stream_o_27_V, i16* %matrix_e1x1_stream_o_28_V, i16* %matrix_e1x1_stream_o_29_V, i16* %matrix_e1x1_stream_o_30_V, i16* %matrix_e1x1_stream_o_31_V, i16* %matrix_e1x1_stream_o_32_V, i16* %matrix_e1x1_stream_o_33_V, i16* %matrix_e1x1_stream_o_34_V, i16* %matrix_e1x1_stream_o_35_V, i16* %matrix_e1x1_stream_o_36_V, i16* %matrix_e1x1_stream_o_37_V, i16* %matrix_e1x1_stream_o_38_V, i16* %matrix_e1x1_stream_o_39_V, i16* %matrix_e1x1_stream_o_40_V, i16* %matrix_e1x1_stream_o_41_V, i16* %matrix_e1x1_stream_o_42_V, i16* %matrix_e1x1_stream_o_43_V, i16* %matrix_e1x1_stream_o_44_V, i16* %matrix_e1x1_stream_o_45_V, i16* %matrix_e1x1_stream_o_46_V, i16* %matrix_e1x1_stream_o_47_V, i16* %matrix_e1x1_stream_o_48_V, i16* %matrix_e1x1_stream_o_49_V, i16* %matrix_e1x1_stream_o_50_V, i16* %matrix_e1x1_stream_o_51_V, i16* %matrix_e1x1_stream_o_52_V, i16* %matrix_e1x1_stream_o_53_V, i16* %matrix_e1x1_stream_o_54_V, i16* %matrix_e1x1_stream_o_55_V, i16* %matrix_e1x1_stream_o_56_V, i16* %matrix_e1x1_stream_o_57_V, i16* %matrix_e1x1_stream_o_58_V, i16* %matrix_e1x1_stream_o_59_V, i16* %matrix_e1x1_stream_o_60_V, i16* %matrix_e1x1_stream_o_61_V, i16* %matrix_e1x1_stream_o_62_V, i16* %matrix_e1x1_stream_o_63_V, [64 x i16]* %matrix_e3x3_stream_o_V, i16* %matrix_o_0_V, i16* %matrix_o_1_V, i16* %matrix_o_2_V, i16* %matrix_o_3_V, i16* %matrix_o_4_V, i16* %matrix_o_5_V, i16* %matrix_o_6_V, i16* %matrix_o_7_V, i16* %matrix_o_8_V, i16* %matrix_o_9_V, i16* %matrix_o_10_V, i16* %matrix_o_11_V, i16* %matrix_o_12_V, i16* %matrix_o_13_V, i16* %matrix_o_14_V, i16* %matrix_o_15_V, i16* %matrix_o_16_V, i16* %matrix_o_17_V, i16* %matrix_o_18_V, i16* %matrix_o_19_V, i16* %matrix_o_20_V, i16* %matrix_o_21_V, i16* %matrix_o_22_V, i16* %matrix_o_23_V, i16* %matrix_o_24_V, i16* %matrix_o_25_V, i16* %matrix_o_26_V, i16* %matrix_o_27_V, i16* %matrix_o_28_V, i16* %matrix_o_29_V, i16* %matrix_o_30_V, i16* %matrix_o_31_V, i16* %matrix_o_32_V, i16* %matrix_o_33_V, i16* %matrix_o_34_V, i16* %matrix_o_35_V, i16* %matrix_o_36_V, i16* %matrix_o_37_V, i16* %matrix_o_38_V, i16* %matrix_o_39_V, i16* %matrix_o_40_V, i16* %matrix_o_41_V, i16* %matrix_o_42_V, i16* %matrix_o_43_V, i16* %matrix_o_44_V, i16* %matrix_o_45_V, i16* %matrix_o_46_V, i16* %matrix_o_47_V, i16* %matrix_o_48_V, i16* %matrix_o_49_V, i16* %matrix_o_50_V, i16* %matrix_o_51_V, i16* %matrix_o_52_V, i16* %matrix_o_53_V, i16* %matrix_o_54_V, i16* %matrix_o_55_V, i16* %matrix_o_56_V, i16* %matrix_o_57_V, i16* %matrix_o_58_V, i16* %matrix_o_59_V, i16* %matrix_o_60_V, i16* %matrix_o_61_V, i16* %matrix_o_62_V, i16* %matrix_o_63_V, i16* %matrix_o_64_V, i16* %matrix_o_65_V, i16* %matrix_o_66_V, i16* %matrix_o_67_V, i16* %matrix_o_68_V, i16* %matrix_o_69_V, i16* %matrix_o_70_V, i16* %matrix_o_71_V, i16* %matrix_o_72_V, i16* %matrix_o_73_V, i16* %matrix_o_74_V, i16* %matrix_o_75_V, i16* %matrix_o_76_V, i16* %matrix_o_77_V, i16* %matrix_o_78_V, i16* %matrix_o_79_V, i16* %matrix_o_80_V, i16* %matrix_o_81_V, i16* %matrix_o_82_V, i16* %matrix_o_83_V, i16* %matrix_o_84_V, i16* %matrix_o_85_V, i16* %matrix_o_86_V, i16* %matrix_o_87_V, i16* %matrix_o_88_V, i16* %matrix_o_89_V, i16* %matrix_o_90_V, i16* %matrix_o_91_V, i16* %matrix_o_92_V, i16* %matrix_o_93_V, i16* %matrix_o_94_V, i16* %matrix_o_95_V, i16* %matrix_o_96_V, i16* %matrix_o_97_V, i16* %matrix_o_98_V, i16* %matrix_o_99_V, i16* %matrix_o_100_V, i16* %matrix_o_101_V, i16* %matrix_o_102_V, i16* %matrix_o_103_V, i16* %matrix_o_104_V, i16* %matrix_o_105_V, i16* %matrix_o_106_V, i16* %matrix_o_107_V, i16* %matrix_o_108_V, i16* %matrix_o_109_V, i16* %matrix_o_110_V, i16* %matrix_o_111_V, i16* %matrix_o_112_V, i16* %matrix_o_113_V, i16* %matrix_o_114_V, i16* %matrix_o_115_V, i16* %matrix_o_116_V, i16* %matrix_o_117_V, i16* %matrix_o_118_V, i16* %matrix_o_119_V, i16* %matrix_o_120_V, i16* %matrix_o_121_V, i16* %matrix_o_122_V, i16* %matrix_o_123_V, i16* %matrix_o_124_V, i16* %matrix_o_125_V, i16* %matrix_o_126_V, i16* %matrix_o_127_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_127_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1487, [1 x i8]* @p_str1488, [1 x i8]* @p_str1489, [1 x i8]* @p_str1490)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_126_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1483, [1 x i8]* @p_str1484, [1 x i8]* @p_str1485, [1 x i8]* @p_str1486)

]]></node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:3  %empty_118 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_125_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1479, [1 x i8]* @p_str1480, [1 x i8]* @p_str1481, [1 x i8]* @p_str1482)

]]></node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:4  %empty_119 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_124_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1475, [1 x i8]* @p_str1476, [1 x i8]* @p_str1477, [1 x i8]* @p_str1478)

]]></node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:5  %empty_120 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_123_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1471, [1 x i8]* @p_str1472, [1 x i8]* @p_str1473, [1 x i8]* @p_str1474)

]]></node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:6  %empty_121 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_122_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1467, [1 x i8]* @p_str1468, [1 x i8]* @p_str1469, [1 x i8]* @p_str1470)

]]></node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:7  %empty_122 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_121_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1463, [1 x i8]* @p_str1464, [1 x i8]* @p_str1465, [1 x i8]* @p_str1466)

]]></node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:8  %empty_123 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_120_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1459, [1 x i8]* @p_str1460, [1 x i8]* @p_str1461, [1 x i8]* @p_str1462)

]]></node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:9  %empty_124 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_119_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1455, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457, [1 x i8]* @p_str1458)

]]></node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:10  %empty_125 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_118_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1451, [1 x i8]* @p_str1452, [1 x i8]* @p_str1453, [1 x i8]* @p_str1454)

]]></node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:11  %empty_126 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_117_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1447, [1 x i8]* @p_str1448, [1 x i8]* @p_str1449, [1 x i8]* @p_str1450)

]]></node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:12  %empty_127 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_116_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1443, [1 x i8]* @p_str1444, [1 x i8]* @p_str1445, [1 x i8]* @p_str1446)

]]></node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:13  %empty_128 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_115_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1439, [1 x i8]* @p_str1440, [1 x i8]* @p_str1441, [1 x i8]* @p_str1442)

]]></node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:14  %empty_129 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_114_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1435, [1 x i8]* @p_str1436, [1 x i8]* @p_str1437, [1 x i8]* @p_str1438)

]]></node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:15  %empty_130 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_113_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1431, [1 x i8]* @p_str1432, [1 x i8]* @p_str1433, [1 x i8]* @p_str1434)

]]></node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:16  %empty_131 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_112_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1427, [1 x i8]* @p_str1428, [1 x i8]* @p_str1429, [1 x i8]* @p_str1430)

]]></node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:17  %empty_132 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_111_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1423, [1 x i8]* @p_str1424, [1 x i8]* @p_str1425, [1 x i8]* @p_str1426)

]]></node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:18  %empty_133 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_110_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1419, [1 x i8]* @p_str1420, [1 x i8]* @p_str1421, [1 x i8]* @p_str1422)

]]></node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:19  %empty_134 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_109_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1415, [1 x i8]* @p_str1416, [1 x i8]* @p_str1417, [1 x i8]* @p_str1418)

]]></node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:20  %empty_135 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_108_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1411, [1 x i8]* @p_str1412, [1 x i8]* @p_str1413, [1 x i8]* @p_str1414)

]]></node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:21  %empty_136 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_107_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1407, [1 x i8]* @p_str1408, [1 x i8]* @p_str1409, [1 x i8]* @p_str1410)

]]></node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:22  %empty_137 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_106_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1403, [1 x i8]* @p_str1404, [1 x i8]* @p_str1405, [1 x i8]* @p_str1406)

]]></node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:23  %empty_138 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_105_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1399, [1 x i8]* @p_str1400, [1 x i8]* @p_str1401, [1 x i8]* @p_str1402)

]]></node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:24  %empty_139 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_104_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1395, [1 x i8]* @p_str1396, [1 x i8]* @p_str1397, [1 x i8]* @p_str1398)

]]></node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:25  %empty_140 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_103_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1391, [1 x i8]* @p_str1392, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394)

]]></node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:26  %empty_141 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_102_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1387, [1 x i8]* @p_str1388, [1 x i8]* @p_str1389, [1 x i8]* @p_str1390)

]]></node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:27  %empty_142 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_101_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1383, [1 x i8]* @p_str1384, [1 x i8]* @p_str1385, [1 x i8]* @p_str1386)

]]></node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:28  %empty_143 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_100_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380, [1 x i8]* @p_str1381, [1 x i8]* @p_str1382)

]]></node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:29  %empty_144 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_99_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1375, [1 x i8]* @p_str1376, [1 x i8]* @p_str1377, [1 x i8]* @p_str1378)

]]></node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:30  %empty_145 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_98_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1371, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373, [1 x i8]* @p_str1374)

]]></node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:31  %empty_146 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_97_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1367, [1 x i8]* @p_str1368, [1 x i8]* @p_str1369, [1 x i8]* @p_str1370)

]]></node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:32  %empty_147 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_96_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1363, [1 x i8]* @p_str1364, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366)

]]></node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:33  %empty_148 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_95_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1359, [1 x i8]* @p_str1360, [1 x i8]* @p_str1361, [1 x i8]* @p_str1362)

]]></node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:34  %empty_149 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_94_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1355, [1 x i8]* @p_str1356, [1 x i8]* @p_str1357, [1 x i8]* @p_str1358)

]]></node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:35  %empty_150 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_93_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352, [1 x i8]* @p_str1353, [1 x i8]* @p_str1354)

]]></node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:36  %empty_151 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_92_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1347, [1 x i8]* @p_str1348, [1 x i8]* @p_str1349, [1 x i8]* @p_str1350)

]]></node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:37  %empty_152 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_91_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1343, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345, [1 x i8]* @p_str1346)

]]></node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:38  %empty_153 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_90_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1339, [1 x i8]* @p_str1340, [1 x i8]* @p_str1341, [1 x i8]* @p_str1342)

]]></node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:39  %empty_154 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_89_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1335, [1 x i8]* @p_str1336, [1 x i8]* @p_str1337, [1 x i8]* @p_str1338)

]]></node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:40  %empty_155 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_88_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1331, [1 x i8]* @p_str1332, [1 x i8]* @p_str1333, [1 x i8]* @p_str1334)

]]></node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:41  %empty_156 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_87_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1327, [1 x i8]* @p_str1328, [1 x i8]* @p_str1329, [1 x i8]* @p_str1330)

]]></node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:42  %empty_157 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_86_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1323, [1 x i8]* @p_str1324, [1 x i8]* @p_str1325, [1 x i8]* @p_str1326)

]]></node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:43  %empty_158 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_85_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1319, [1 x i8]* @p_str1320, [1 x i8]* @p_str1321, [1 x i8]* @p_str1322)

]]></node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:44  %empty_159 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_84_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1315, [1 x i8]* @p_str1316, [1 x i8]* @p_str1317, [1 x i8]* @p_str1318)

]]></node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:45  %empty_160 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_83_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1311, [1 x i8]* @p_str1312, [1 x i8]* @p_str1313, [1 x i8]* @p_str1314)

]]></node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:46  %empty_161 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_82_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1307, [1 x i8]* @p_str1308, [1 x i8]* @p_str1309, [1 x i8]* @p_str1310)

]]></node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:47  %empty_162 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_81_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1303, [1 x i8]* @p_str1304, [1 x i8]* @p_str1305, [1 x i8]* @p_str1306)

]]></node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:48  %empty_163 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_80_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1299, [1 x i8]* @p_str1300, [1 x i8]* @p_str1301, [1 x i8]* @p_str1302)

]]></node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:49  %empty_164 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_79_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1295, [1 x i8]* @p_str1296, [1 x i8]* @p_str1297, [1 x i8]* @p_str1298)

]]></node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:50  %empty_165 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_78_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1291, [1 x i8]* @p_str1292, [1 x i8]* @p_str1293, [1 x i8]* @p_str1294)

]]></node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:51  %empty_166 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_77_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1287, [1 x i8]* @p_str1288, [1 x i8]* @p_str1289, [1 x i8]* @p_str1290)

]]></node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:52  %empty_167 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_76_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1283, [1 x i8]* @p_str1284, [1 x i8]* @p_str1285, [1 x i8]* @p_str1286)

]]></node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:53  %empty_168 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_75_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1279, [1 x i8]* @p_str1280, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282)

]]></node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:54  %empty_169 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_74_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1275, [1 x i8]* @p_str1276, [1 x i8]* @p_str1277, [1 x i8]* @p_str1278)

]]></node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:55  %empty_170 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_73_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1271, [1 x i8]* @p_str1272, [1 x i8]* @p_str1273, [1 x i8]* @p_str1274)

]]></node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:56  %empty_171 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_72_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268, [1 x i8]* @p_str1269, [1 x i8]* @p_str1270)

]]></node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:57  %empty_172 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_71_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1263, [1 x i8]* @p_str1264, [1 x i8]* @p_str1265, [1 x i8]* @p_str1266)

]]></node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:58  %empty_173 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_70_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1259, [1 x i8]* @p_str1260, [1 x i8]* @p_str1261, [1 x i8]* @p_str1262)

]]></node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:59  %empty_174 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_69_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1255, [1 x i8]* @p_str1256, [1 x i8]* @p_str1257, [1 x i8]* @p_str1258)

]]></node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:60  %empty_175 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_68_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1251, [1 x i8]* @p_str1252, [1 x i8]* @p_str1253, [1 x i8]* @p_str1254)

]]></node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:61  %empty_176 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_67_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1247, [1 x i8]* @p_str1248, [1 x i8]* @p_str1249, [1 x i8]* @p_str1250)

]]></node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:62  %empty_177 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_66_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1243, [1 x i8]* @p_str1244, [1 x i8]* @p_str1245, [1 x i8]* @p_str1246)

]]></node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:63  %empty_178 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_65_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1239, [1 x i8]* @p_str1240, [1 x i8]* @p_str1241, [1 x i8]* @p_str1242)

]]></node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:64  %empty_179 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_64_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1235, [1 x i8]* @p_str1236, [1 x i8]* @p_str1237, [1 x i8]* @p_str1238)

]]></node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:65  %empty_180 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1231, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233, [1 x i8]* @p_str1234)

]]></node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:66  %empty_181 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1227, [1 x i8]* @p_str1228, [1 x i8]* @p_str1229, [1 x i8]* @p_str1230)

]]></node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:67  %empty_182 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1223, [1 x i8]* @p_str1224, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226)

]]></node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:68  %empty_183 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1219, [1 x i8]* @p_str1220, [1 x i8]* @p_str1221, [1 x i8]* @p_str1222)

]]></node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:69  %empty_184 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1215, [1 x i8]* @p_str1216, [1 x i8]* @p_str1217, [1 x i8]* @p_str1218)

]]></node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:70  %empty_185 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1211, [1 x i8]* @p_str1212, [1 x i8]* @p_str1213, [1 x i8]* @p_str1214)

]]></node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:71  %empty_186 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208, [1 x i8]* @p_str1209, [1 x i8]* @p_str1210)

]]></node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:72  %empty_187 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1203, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206)

]]></node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:73  %empty_188 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1199, [1 x i8]* @p_str1200, [1 x i8]* @p_str1201, [1 x i8]* @p_str1202)

]]></node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:74  %empty_189 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1195, [1 x i8]* @p_str1196, [1 x i8]* @p_str1197, [1 x i8]* @p_str1198)

]]></node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:75  %empty_190 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1191, [1 x i8]* @p_str1192, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194)

]]></node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:76  %empty_191 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, [1 x i8]* @p_str1189, [1 x i8]* @p_str1190)

]]></node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:77  %empty_192 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, [1 x i8]* @p_str1185, [1 x i8]* @p_str1186)

]]></node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:78  %empty_193 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1179, [1 x i8]* @p_str1180, [1 x i8]* @p_str1181, [1 x i8]* @p_str1182)

]]></node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:79  %empty_194 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1175, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177, [1 x i8]* @p_str1178)

]]></node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:80  %empty_195 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1171, [1 x i8]* @p_str1172, [1 x i8]* @p_str1173, [1 x i8]* @p_str1174)

]]></node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:81  %empty_196 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1167, [1 x i8]* @p_str1168, [1 x i8]* @p_str1169, [1 x i8]* @p_str1170)

]]></node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:82  %empty_197 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1163, [1 x i8]* @p_str1164, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166)

]]></node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:83  %empty_198 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1159, [1 x i8]* @p_str1160, [1 x i8]* @p_str1161, [1 x i8]* @p_str1162)

]]></node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:84  %empty_199 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1155, [1 x i8]* @p_str1156, [1 x i8]* @p_str1157, [1 x i8]* @p_str1158)

]]></node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:85  %empty_200 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1151, [1 x i8]* @p_str1152, [1 x i8]* @p_str1153, [1 x i8]* @p_str1154)

]]></node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:86  %empty_201 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1147, [1 x i8]* @p_str1148, [1 x i8]* @p_str1149, [1 x i8]* @p_str1150)

]]></node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:87  %empty_202 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1143, [1 x i8]* @p_str1144, [1 x i8]* @p_str1145, [1 x i8]* @p_str1146)

]]></node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:88  %empty_203 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1139, [1 x i8]* @p_str1140, [1 x i8]* @p_str1141, [1 x i8]* @p_str1142)

]]></node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:89  %empty_204 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1135, [1 x i8]* @p_str1136, [1 x i8]* @p_str1137, [1 x i8]* @p_str1138)

]]></node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:90  %empty_205 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1131, [1 x i8]* @p_str1132, [1 x i8]* @p_str1133, [1 x i8]* @p_str1134)

]]></node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:91  %empty_206 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1127, [1 x i8]* @p_str1128, [1 x i8]* @p_str1129, [1 x i8]* @p_str1130)

]]></node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:92  %empty_207 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1123, [1 x i8]* @p_str1124, [1 x i8]* @p_str1125, [1 x i8]* @p_str1126)

]]></node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:93  %empty_208 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1119, [1 x i8]* @p_str1120, [1 x i8]* @p_str1121, [1 x i8]* @p_str1122)

]]></node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:94  %empty_209 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1115, [1 x i8]* @p_str1116, [1 x i8]* @p_str1117, [1 x i8]* @p_str1118)

]]></node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:95  %empty_210 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1111, [1 x i8]* @p_str1112, [1 x i8]* @p_str1113, [1 x i8]* @p_str1114)

]]></node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:96  %empty_211 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1107, [1 x i8]* @p_str1108, [1 x i8]* @p_str1109, [1 x i8]* @p_str1110)

]]></node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:97  %empty_212 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1103, [1 x i8]* @p_str1104, [1 x i8]* @p_str1105, [1 x i8]* @p_str1106)

]]></node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:98  %empty_213 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1099, [1 x i8]* @p_str1100, [1 x i8]* @p_str1101, [1 x i8]* @p_str1102)

]]></node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:99  %empty_214 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1095, [1 x i8]* @p_str1096, [1 x i8]* @p_str1097, [1 x i8]* @p_str1098)

]]></node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:100  %empty_215 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1091, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093, [1 x i8]* @p_str1094)

]]></node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:101  %empty_216 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1087, [1 x i8]* @p_str1088, [1 x i8]* @p_str1089, [1 x i8]* @p_str1090)

]]></node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:102  %empty_217 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1083, [1 x i8]* @p_str1084, [1 x i8]* @p_str1085, [1 x i8]* @p_str1086)

]]></node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:103  %empty_218 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1079, [1 x i8]* @p_str1080, [1 x i8]* @p_str1081, [1 x i8]* @p_str1082)

]]></node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:104  %empty_219 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1075, [1 x i8]* @p_str1076, [1 x i8]* @p_str1077, [1 x i8]* @p_str1078)

]]></node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:105  %empty_220 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1071, [1 x i8]* @p_str1072, [1 x i8]* @p_str1073, [1 x i8]* @p_str1074)

]]></node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:106  %empty_221 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1067, [1 x i8]* @p_str1068, [1 x i8]* @p_str1069, [1 x i8]* @p_str1070)

]]></node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:107  %empty_222 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1063, [1 x i8]* @p_str1064, [1 x i8]* @p_str1065, [1 x i8]* @p_str1066)

]]></node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:108  %empty_223 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1059, [1 x i8]* @p_str1060, [1 x i8]* @p_str1061, [1 x i8]* @p_str1062)

]]></node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:109  %empty_224 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1055, [1 x i8]* @p_str1056, [1 x i8]* @p_str1057, [1 x i8]* @p_str1058)

]]></node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:110  %empty_225 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1051, [1 x i8]* @p_str1052, [1 x i8]* @p_str1053, [1 x i8]* @p_str1054)

]]></node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:111  %empty_226 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1047, [1 x i8]* @p_str1048, [1 x i8]* @p_str1049, [1 x i8]* @p_str1050)

]]></node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:112  %empty_227 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1043, [1 x i8]* @p_str1044, [1 x i8]* @p_str1045, [1 x i8]* @p_str1046)

]]></node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:113  %empty_228 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1039, [1 x i8]* @p_str1040, [1 x i8]* @p_str1041, [1 x i8]* @p_str1042)

]]></node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:114  %empty_229 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1035, [1 x i8]* @p_str1036, [1 x i8]* @p_str1037, [1 x i8]* @p_str1038)

]]></node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:115  %empty_230 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1031, [1 x i8]* @p_str1032, [1 x i8]* @p_str1033, [1 x i8]* @p_str1034)

]]></node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:116  %empty_231 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1027, [1 x i8]* @p_str1028, [1 x i8]* @p_str1029, [1 x i8]* @p_str1030)

]]></node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:117  %empty_232 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1023, [1 x i8]* @p_str1024, [1 x i8]* @p_str1025, [1 x i8]* @p_str1026)

]]></node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:118  %empty_233 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1019, [1 x i8]* @p_str1020, [1 x i8]* @p_str1021, [1 x i8]* @p_str1022)

]]></node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:119  %empty_234 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1015, [1 x i8]* @p_str1016, [1 x i8]* @p_str1017, [1 x i8]* @p_str1018)

]]></node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:120  %empty_235 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1011, [1 x i8]* @p_str1012, [1 x i8]* @p_str1013, [1 x i8]* @p_str1014)

]]></node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:121  %empty_236 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1007, [1 x i8]* @p_str1008, [1 x i8]* @p_str1009, [1 x i8]* @p_str1010)

]]></node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:122  %empty_237 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1003, [1 x i8]* @p_str1004, [1 x i8]* @p_str1005, [1 x i8]* @p_str1006)

]]></node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:123  %empty_238 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str999, [1 x i8]* @p_str1000, [1 x i8]* @p_str1001, [1 x i8]* @p_str1002)

]]></node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:124  %empty_239 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str995, [1 x i8]* @p_str996, [1 x i8]* @p_str997, [1 x i8]* @p_str998)

]]></node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:125  %empty_240 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str991, [1 x i8]* @p_str992, [1 x i8]* @p_str993, [1 x i8]* @p_str994)

]]></node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:126  %empty_241 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str987, [1 x i8]* @p_str988, [1 x i8]* @p_str989, [1 x i8]* @p_str990)

]]></node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:127  %empty_242 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str983, [1 x i8]* @p_str984, [1 x i8]* @p_str985, [1 x i8]* @p_str986)

]]></node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:128  %empty_243 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str979, [1 x i8]* @p_str980, [1 x i8]* @p_str981, [1 x i8]* @p_str982)

]]></node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:129  %empty_244 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_95_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str975, [1 x i8]* @p_str976, [1 x i8]* @p_str977, [1 x i8]* @p_str978)

]]></node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:130  %empty_245 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_94_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str971, [1 x i8]* @p_str972, [1 x i8]* @p_str973, [1 x i8]* @p_str974)

]]></node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:131  %empty_246 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_93_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str967, [1 x i8]* @p_str968, [1 x i8]* @p_str969, [1 x i8]* @p_str970)

]]></node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:132  %empty_247 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_92_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str963, [1 x i8]* @p_str964, [1 x i8]* @p_str965, [1 x i8]* @p_str966)

]]></node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:133  %empty_248 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_91_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str959, [1 x i8]* @p_str960, [1 x i8]* @p_str961, [1 x i8]* @p_str962)

]]></node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:134  %empty_249 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_90_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str955, [1 x i8]* @p_str956, [1 x i8]* @p_str957, [1 x i8]* @p_str958)

]]></node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:135  %empty_250 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_89_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str951, [1 x i8]* @p_str952, [1 x i8]* @p_str953, [1 x i8]* @p_str954)

]]></node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:136  %empty_251 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_88_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str947, [1 x i8]* @p_str948, [1 x i8]* @p_str949, [1 x i8]* @p_str950)

]]></node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:137  %empty_252 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_87_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str943, [1 x i8]* @p_str944, [1 x i8]* @p_str945, [1 x i8]* @p_str946)

]]></node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:138  %empty_253 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_86_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str939, [1 x i8]* @p_str940, [1 x i8]* @p_str941, [1 x i8]* @p_str942)

]]></node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:139  %empty_254 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_85_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str935, [1 x i8]* @p_str936, [1 x i8]* @p_str937, [1 x i8]* @p_str938)

]]></node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:140  %empty_255 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_84_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str931, [1 x i8]* @p_str932, [1 x i8]* @p_str933, [1 x i8]* @p_str934)

]]></node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:141  %empty_256 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_83_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str927, [1 x i8]* @p_str928, [1 x i8]* @p_str929, [1 x i8]* @p_str930)

]]></node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:142  %empty_257 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_82_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str923, [1 x i8]* @p_str924, [1 x i8]* @p_str925, [1 x i8]* @p_str926)

]]></node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:143  %empty_258 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_81_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str919, [1 x i8]* @p_str920, [1 x i8]* @p_str921, [1 x i8]* @p_str922)

]]></node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:144  %empty_259 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_80_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str915, [1 x i8]* @p_str916, [1 x i8]* @p_str917, [1 x i8]* @p_str918)

]]></node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:145  %empty_260 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_79_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str911, [1 x i8]* @p_str912, [1 x i8]* @p_str913, [1 x i8]* @p_str914)

]]></node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:146  %empty_261 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_78_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str907, [1 x i8]* @p_str908, [1 x i8]* @p_str909, [1 x i8]* @p_str910)

]]></node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:147  %empty_262 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_77_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str903, [1 x i8]* @p_str904, [1 x i8]* @p_str905, [1 x i8]* @p_str906)

]]></node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:148  %empty_263 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_76_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str899, [1 x i8]* @p_str900, [1 x i8]* @p_str901, [1 x i8]* @p_str902)

]]></node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:149  %empty_264 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_75_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str895, [1 x i8]* @p_str896, [1 x i8]* @p_str897, [1 x i8]* @p_str898)

]]></node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:150  %empty_265 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_74_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str891, [1 x i8]* @p_str892, [1 x i8]* @p_str893, [1 x i8]* @p_str894)

]]></node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:151  %empty_266 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_73_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str887, [1 x i8]* @p_str888, [1 x i8]* @p_str889, [1 x i8]* @p_str890)

]]></node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:152  %empty_267 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_72_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str883, [1 x i8]* @p_str884, [1 x i8]* @p_str885, [1 x i8]* @p_str886)

]]></node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:153  %empty_268 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_71_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str879, [1 x i8]* @p_str880, [1 x i8]* @p_str881, [1 x i8]* @p_str882)

]]></node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:154  %empty_269 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_70_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str875, [1 x i8]* @p_str876, [1 x i8]* @p_str877, [1 x i8]* @p_str878)

]]></node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:155  %empty_270 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_69_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str871, [1 x i8]* @p_str872, [1 x i8]* @p_str873, [1 x i8]* @p_str874)

]]></node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:156  %empty_271 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_68_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str867, [1 x i8]* @p_str868, [1 x i8]* @p_str869, [1 x i8]* @p_str870)

]]></node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:157  %empty_272 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_67_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str863, [1 x i8]* @p_str864, [1 x i8]* @p_str865, [1 x i8]* @p_str866)

]]></node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:158  %empty_273 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_66_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str859, [1 x i8]* @p_str860, [1 x i8]* @p_str861, [1 x i8]* @p_str862)

]]></node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:159  %empty_274 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_65_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str855, [1 x i8]* @p_str856, [1 x i8]* @p_str857, [1 x i8]* @p_str858)

]]></node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:160  %empty_275 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_64_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str851, [1 x i8]* @p_str852, [1 x i8]* @p_str853, [1 x i8]* @p_str854)

]]></node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:161  %empty_276 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str847, [1 x i8]* @p_str848, [1 x i8]* @p_str849, [1 x i8]* @p_str850)

]]></node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:162  %empty_277 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str843, [1 x i8]* @p_str844, [1 x i8]* @p_str845, [1 x i8]* @p_str846)

]]></node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:163  %empty_278 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str839, [1 x i8]* @p_str840, [1 x i8]* @p_str841, [1 x i8]* @p_str842)

]]></node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:164  %empty_279 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str835, [1 x i8]* @p_str836, [1 x i8]* @p_str837, [1 x i8]* @p_str838)

]]></node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:165  %empty_280 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str831, [1 x i8]* @p_str832, [1 x i8]* @p_str833, [1 x i8]* @p_str834)

]]></node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:166  %empty_281 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str827, [1 x i8]* @p_str828, [1 x i8]* @p_str829, [1 x i8]* @p_str830)

]]></node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:167  %empty_282 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str823, [1 x i8]* @p_str824, [1 x i8]* @p_str825, [1 x i8]* @p_str826)

]]></node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:168  %empty_283 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str819, [1 x i8]* @p_str820, [1 x i8]* @p_str821, [1 x i8]* @p_str822)

]]></node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:169  %empty_284 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str815, [1 x i8]* @p_str816, [1 x i8]* @p_str817, [1 x i8]* @p_str818)

]]></node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:170  %empty_285 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str811, [1 x i8]* @p_str812, [1 x i8]* @p_str813, [1 x i8]* @p_str814)

]]></node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:171  %empty_286 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str807, [1 x i8]* @p_str808, [1 x i8]* @p_str809, [1 x i8]* @p_str810)

]]></node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:172  %empty_287 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str803, [1 x i8]* @p_str804, [1 x i8]* @p_str805, [1 x i8]* @p_str806)

]]></node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:173  %empty_288 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str799, [1 x i8]* @p_str800, [1 x i8]* @p_str801, [1 x i8]* @p_str802)

]]></node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:174  %empty_289 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str795, [1 x i8]* @p_str796, [1 x i8]* @p_str797, [1 x i8]* @p_str798)

]]></node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:175  %empty_290 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str791, [1 x i8]* @p_str792, [1 x i8]* @p_str793, [1 x i8]* @p_str794)

]]></node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:176  %empty_291 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str787, [1 x i8]* @p_str788, [1 x i8]* @p_str789, [1 x i8]* @p_str790)

]]></node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:177  %empty_292 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str783, [1 x i8]* @p_str784, [1 x i8]* @p_str785, [1 x i8]* @p_str786)

]]></node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:178  %empty_293 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str779, [1 x i8]* @p_str780, [1 x i8]* @p_str781, [1 x i8]* @p_str782)

]]></node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:179  %empty_294 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str775, [1 x i8]* @p_str776, [1 x i8]* @p_str777, [1 x i8]* @p_str778)

]]></node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:180  %empty_295 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str771, [1 x i8]* @p_str772, [1 x i8]* @p_str773, [1 x i8]* @p_str774)

]]></node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:181  %empty_296 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str767, [1 x i8]* @p_str768, [1 x i8]* @p_str769, [1 x i8]* @p_str770)

]]></node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:182  %empty_297 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str763, [1 x i8]* @p_str764, [1 x i8]* @p_str765, [1 x i8]* @p_str766)

]]></node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:183  %empty_298 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str759, [1 x i8]* @p_str760, [1 x i8]* @p_str761, [1 x i8]* @p_str762)

]]></node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:184  %empty_299 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str755, [1 x i8]* @p_str756, [1 x i8]* @p_str757, [1 x i8]* @p_str758)

]]></node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:185  %empty_300 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str751, [1 x i8]* @p_str752, [1 x i8]* @p_str753, [1 x i8]* @p_str754)

]]></node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:186  %empty_301 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str747, [1 x i8]* @p_str748, [1 x i8]* @p_str749, [1 x i8]* @p_str750)

]]></node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:187  %empty_302 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str743, [1 x i8]* @p_str744, [1 x i8]* @p_str745, [1 x i8]* @p_str746)

]]></node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:188  %empty_303 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str739, [1 x i8]* @p_str740, [1 x i8]* @p_str741, [1 x i8]* @p_str742)

]]></node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:189  %empty_304 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str735, [1 x i8]* @p_str736, [1 x i8]* @p_str737, [1 x i8]* @p_str738)

]]></node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:190  %empty_305 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str731, [1 x i8]* @p_str732, [1 x i8]* @p_str733, [1 x i8]* @p_str734)

]]></node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:191  %empty_306 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str727, [1 x i8]* @p_str728, [1 x i8]* @p_str729, [1 x i8]* @p_str730)

]]></node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:192  %empty_307 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str723, [1 x i8]* @p_str724, [1 x i8]* @p_str725, [1 x i8]* @p_str726)

]]></node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:193  %empty_308 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str719, [1 x i8]* @p_str720, [1 x i8]* @p_str721, [1 x i8]* @p_str722)

]]></node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:194  %empty_309 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str715, [1 x i8]* @p_str716, [1 x i8]* @p_str717, [1 x i8]* @p_str718)

]]></node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:195  %empty_310 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str711, [1 x i8]* @p_str712, [1 x i8]* @p_str713, [1 x i8]* @p_str714)

]]></node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:196  %empty_311 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str707, [1 x i8]* @p_str708, [1 x i8]* @p_str709, [1 x i8]* @p_str710)

]]></node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:197  %empty_312 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str703, [1 x i8]* @p_str704, [1 x i8]* @p_str705, [1 x i8]* @p_str706)

]]></node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:198  %empty_313 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str699, [1 x i8]* @p_str700, [1 x i8]* @p_str701, [1 x i8]* @p_str702)

]]></node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:199  %empty_314 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str695, [1 x i8]* @p_str696, [1 x i8]* @p_str697, [1 x i8]* @p_str698)

]]></node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:200  %empty_315 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str691, [1 x i8]* @p_str692, [1 x i8]* @p_str693, [1 x i8]* @p_str694)

]]></node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:201  %empty_316 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str687, [1 x i8]* @p_str688, [1 x i8]* @p_str689, [1 x i8]* @p_str690)

]]></node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:202  %empty_317 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str683, [1 x i8]* @p_str684, [1 x i8]* @p_str685, [1 x i8]* @p_str686)

]]></node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:203  %empty_318 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str679, [1 x i8]* @p_str680, [1 x i8]* @p_str681, [1 x i8]* @p_str682)

]]></node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:204  %empty_319 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str675, [1 x i8]* @p_str676, [1 x i8]* @p_str677, [1 x i8]* @p_str678)

]]></node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:205  %empty_320 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str671, [1 x i8]* @p_str672, [1 x i8]* @p_str673, [1 x i8]* @p_str674)

]]></node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:206  %empty_321 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str667, [1 x i8]* @p_str668, [1 x i8]* @p_str669, [1 x i8]* @p_str670)

]]></node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:207  %empty_322 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str663, [1 x i8]* @p_str664, [1 x i8]* @p_str665, [1 x i8]* @p_str666)

]]></node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:208  %empty_323 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str659, [1 x i8]* @p_str660, [1 x i8]* @p_str661, [1 x i8]* @p_str662)

]]></node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:209  %empty_324 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str655, [1 x i8]* @p_str656, [1 x i8]* @p_str657, [1 x i8]* @p_str658)

]]></node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:210  %empty_325 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str651, [1 x i8]* @p_str652, [1 x i8]* @p_str653, [1 x i8]* @p_str654)

]]></node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:211  %empty_326 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str647, [1 x i8]* @p_str648, [1 x i8]* @p_str649, [1 x i8]* @p_str650)

]]></node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:212  %empty_327 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str643, [1 x i8]* @p_str644, [1 x i8]* @p_str645, [1 x i8]* @p_str646)

]]></node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:213  %empty_328 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str639, [1 x i8]* @p_str640, [1 x i8]* @p_str641, [1 x i8]* @p_str642)

]]></node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:214  %empty_329 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str635, [1 x i8]* @p_str636, [1 x i8]* @p_str637, [1 x i8]* @p_str638)

]]></node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:215  %empty_330 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str631, [1 x i8]* @p_str632, [1 x i8]* @p_str633, [1 x i8]* @p_str634)

]]></node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:216  %empty_331 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str627, [1 x i8]* @p_str628, [1 x i8]* @p_str629, [1 x i8]* @p_str630)

]]></node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:217  %empty_332 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str623, [1 x i8]* @p_str624, [1 x i8]* @p_str625, [1 x i8]* @p_str626)

]]></node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:218  %empty_333 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str619, [1 x i8]* @p_str620, [1 x i8]* @p_str621, [1 x i8]* @p_str622)

]]></node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:219  %empty_334 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str615, [1 x i8]* @p_str616, [1 x i8]* @p_str617, [1 x i8]* @p_str618)

]]></node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:220  %empty_335 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str611, [1 x i8]* @p_str612, [1 x i8]* @p_str613, [1 x i8]* @p_str614)

]]></node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:221  %empty_336 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str607, [1 x i8]* @p_str608, [1 x i8]* @p_str609, [1 x i8]* @p_str610)

]]></node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:222  %empty_337 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str603, [1 x i8]* @p_str604, [1 x i8]* @p_str605, [1 x i8]* @p_str606)

]]></node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:223  %empty_338 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str599, [1 x i8]* @p_str600, [1 x i8]* @p_str601, [1 x i8]* @p_str602)

]]></node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:224  %empty_339 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str595, [1 x i8]* @p_str596, [1 x i8]* @p_str597, [1 x i8]* @p_str598)

]]></node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:225  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_127_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:226  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_126_V), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:227  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_125_V), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:228  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_124_V), !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:229  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_123_V), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:230  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_122_V), !map !37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:231  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_121_V), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:232  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_120_V), !map !49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:233  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_119_V), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:234  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_118_V), !map !61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:235  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_117_V), !map !67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:236  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_116_V), !map !73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:237  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_115_V), !map !79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:238  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_114_V), !map !85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:239  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_113_V), !map !91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:240  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_112_V), !map !97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:241  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_111_V), !map !103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:242  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_110_V), !map !109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:243  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_109_V), !map !115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:244  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_108_V), !map !121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:245  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_107_V), !map !127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:246  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_106_V), !map !133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:247  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_105_V), !map !139

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:248  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_104_V), !map !145

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:249  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_103_V), !map !151

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:250  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_102_V), !map !157

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:251  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_101_V), !map !163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:252  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_100_V), !map !169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:253  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_99_V), !map !175

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:254  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_98_V), !map !181

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:255  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_97_V), !map !187

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:256  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_96_V), !map !193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:257  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_95_V), !map !199

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:258  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_94_V), !map !205

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:259  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_93_V), !map !211

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:260  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_92_V), !map !217

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:261  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_91_V), !map !223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:262  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_90_V), !map !229

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:263  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_89_V), !map !235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:264  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_88_V), !map !241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:265  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_87_V), !map !247

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:266  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_86_V), !map !253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:267  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_85_V), !map !259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:268  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_84_V), !map !265

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:269  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_83_V), !map !271

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:270  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_82_V), !map !277

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:271  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_81_V), !map !283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:272  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_80_V), !map !289

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:273  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_79_V), !map !295

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:274  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_78_V), !map !301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:275  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_77_V), !map !307

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:276  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_76_V), !map !313

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:277  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_75_V), !map !319

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:278  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_74_V), !map !325

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:279  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_73_V), !map !331

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:280  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_72_V), !map !337

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:281  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_71_V), !map !343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:282  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_70_V), !map !349

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:283  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_69_V), !map !355

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:284  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_68_V), !map !361

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:285  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_67_V), !map !367

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:286  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_66_V), !map !373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:287  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_65_V), !map !379

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:288  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_64_V), !map !385

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:289  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_63_V), !map !391

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:290  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_62_V), !map !397

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:291  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_61_V), !map !403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:292  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_60_V), !map !409

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:293  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_59_V), !map !415

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:294  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_58_V), !map !421

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:295  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_57_V), !map !427

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:296  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_56_V), !map !433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:297  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_55_V), !map !439

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:298  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_54_V), !map !445

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:299  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_53_V), !map !451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:300  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_52_V), !map !457

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:301  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_51_V), !map !463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:302  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_50_V), !map !469

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:303  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_49_V), !map !475

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:304  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_48_V), !map !481

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:305  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_47_V), !map !487

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:306  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_46_V), !map !493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:307  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_45_V), !map !499

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:308  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_44_V), !map !505

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:309  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_43_V), !map !511

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:310  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_42_V), !map !517

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:311  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_41_V), !map !523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:312  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_40_V), !map !529

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:313  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_39_V), !map !535

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:314  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_38_V), !map !541

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:315  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_37_V), !map !547

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:316  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_36_V), !map !553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:317  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_35_V), !map !559

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:318  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_34_V), !map !565

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:319  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_33_V), !map !571

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:320  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_32_V), !map !577

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:321  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_31_V), !map !583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:322  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_30_V), !map !589

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:323  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_29_V), !map !595

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:324  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_28_V), !map !601

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:325  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_27_V), !map !607

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:326  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_26_V), !map !613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:327  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_25_V), !map !619

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:328  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_24_V), !map !625

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:329  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_23_V), !map !631

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:330  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_22_V), !map !637

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:331  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_21_V), !map !643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:332  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_20_V), !map !649

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:333  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_19_V), !map !655

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:334  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_18_V), !map !661

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:335  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_17_V), !map !667

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:336  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_16_V), !map !673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:337  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_15_V), !map !679

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:338  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_14_V), !map !685

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:339  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_13_V), !map !691

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:340  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_12_V), !map !697

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:341  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_11_V), !map !703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:342  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_10_V), !map !709

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:343  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_9_V), !map !715

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:344  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_8_V), !map !721

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:345  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_7_V), !map !727

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:346  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_6_V), !map !733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:347  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_5_V), !map !739

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:348  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_4_V), !map !745

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:349  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_3_V), !map !751

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:350  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_2_V), !map !757

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:351  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_1_V), !map !763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:352  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_o_0_V), !map !769

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:353  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_95_V), !map !775

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:354  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_94_V), !map !779

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:355  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_93_V), !map !783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:356  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_92_V), !map !787

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:357  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_91_V), !map !791

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:358  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_90_V), !map !795

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:359  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_89_V), !map !799

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:360  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_88_V), !map !803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:361  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_87_V), !map !807

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:362  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_86_V), !map !811

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:363  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_85_V), !map !815

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:364  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_84_V), !map !819

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:365  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_83_V), !map !823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:366  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_82_V), !map !827

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:367  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_81_V), !map !831

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:368  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_80_V), !map !835

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:369  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_79_V), !map !839

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:370  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_78_V), !map !843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:371  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_77_V), !map !847

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:372  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_76_V), !map !851

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:373  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_75_V), !map !855

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:374  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_74_V), !map !859

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:375  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_73_V), !map !863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:376  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_72_V), !map !867

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:377  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_71_V), !map !871

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:378  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_70_V), !map !875

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:379  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_69_V), !map !879

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:380  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_68_V), !map !883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:381  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_67_V), !map !887

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:382  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_66_V), !map !891

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:383  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_65_V), !map !895

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:384  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_64_V), !map !899

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:385  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_63_V), !map !903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:386  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_62_V), !map !907

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:387  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_61_V), !map !911

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:388  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_60_V), !map !915

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:389  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_59_V), !map !919

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:390  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_58_V), !map !923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:391  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_57_V), !map !927

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:392  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_56_V), !map !931

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:393  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_55_V), !map !935

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:394  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_54_V), !map !939

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:395  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_53_V), !map !943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:396  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_52_V), !map !947

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:397  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_51_V), !map !951

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:398  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_50_V), !map !955

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:399  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_49_V), !map !959

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:400  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_48_V), !map !963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:401  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_47_V), !map !967

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:402  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_46_V), !map !971

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:403  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_45_V), !map !975

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:404  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_44_V), !map !979

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:405  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_43_V), !map !983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:406  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_42_V), !map !987

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:407  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_41_V), !map !991

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:408  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_40_V), !map !995

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:409  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_39_V), !map !999

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:410  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_38_V), !map !1003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:411  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_37_V), !map !1007

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:412  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_36_V), !map !1011

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:413  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_35_V), !map !1015

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:414  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_34_V), !map !1019

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:415  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_33_V), !map !1023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:416  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_32_V), !map !1027

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:417  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_31_V), !map !1031

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:418  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_30_V), !map !1035

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:419  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_29_V), !map !1039

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:420  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_28_V), !map !1043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:421  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_27_V), !map !1047

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:422  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_26_V), !map !1051

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:423  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_25_V), !map !1055

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:424  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_24_V), !map !1059

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:425  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_23_V), !map !1063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:426  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_22_V), !map !1067

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:427  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_21_V), !map !1071

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:428  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_20_V), !map !1075

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:429  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_19_V), !map !1079

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:430  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_18_V), !map !1083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:431  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_17_V), !map !1087

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:432  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_16_V), !map !1091

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:433  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_15_V), !map !1095

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:434  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_14_V), !map !1099

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:435  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_13_V), !map !1103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:436  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_12_V), !map !1107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:437  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_11_V), !map !1111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:438  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_10_V), !map !1115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:439  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_9_V), !map !1119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:440  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_8_V), !map !1123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:441  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_7_V), !map !1127

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:442  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_6_V), !map !1131

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:443  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_5_V), !map !1135

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:444  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_4_V), !map !1139

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:445  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_3_V), !map !1143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:446  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_2_V), !map !1147

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:447  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_1_V), !map !1151

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:448  call void (...)* @_ssdm_op_SpecBitsMap(i16* %matrix_i_0_V), !map !1155

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:449  call void (...)* @_ssdm_op_SpecBitsMap([16 x i16]* %kernel_s1x1), !map !1159

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:450  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %kernel_e1x1), !map !1165

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:451  call void (...)* @_ssdm_op_SpecBitsMap([576 x i16]* %kernel_e3x3), !map !1171

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
arrayctor.loop1.preheader:452  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @fire2_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:454  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_0_NF_s, i32 1, [1 x i8]* @p_str35, [1 x i8]* @p_str35, i32 1, i32 1, i16* %matrix_s1x1_stream_o_0_V, i16* %matrix_s1x1_stream_o_0_V)

]]></node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:455  %empty_341 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str36, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39)

]]></node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:457  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_1_NF_s, i32 1, [1 x i8]* @p_str40, [1 x i8]* @p_str40, i32 1, i32 1, i16* %matrix_s1x1_stream_o_1_V, i16* %matrix_s1x1_stream_o_1_V)

]]></node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:458  %empty_343 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str41, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44)

]]></node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:460  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_2_NF_s, i32 1, [1 x i8]* @p_str45, [1 x i8]* @p_str45, i32 1, i32 1, i16* %matrix_s1x1_stream_o_2_V, i16* %matrix_s1x1_stream_o_2_V)

]]></node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:461  %empty_345 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str46, [1 x i8]* @p_str47, [1 x i8]* @p_str48, [1 x i8]* @p_str49)

]]></node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:463  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_3_NF_s, i32 1, [1 x i8]* @p_str50, [1 x i8]* @p_str50, i32 1, i32 1, i16* %matrix_s1x1_stream_o_3_V, i16* %matrix_s1x1_stream_o_3_V)

]]></node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:464  %empty_347 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str52, [1 x i8]* @p_str53, [1 x i8]* @p_str54)

]]></node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:466  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_4_NF_s, i32 1, [1 x i8]* @p_str55, [1 x i8]* @p_str55, i32 1, i32 1, i16* %matrix_s1x1_stream_o_4_V, i16* %matrix_s1x1_stream_o_4_V)

]]></node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:467  %empty_349 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str56, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59)

]]></node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:469  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_5_NF_s, i32 1, [1 x i8]* @p_str60, [1 x i8]* @p_str60, i32 1, i32 1, i16* %matrix_s1x1_stream_o_5_V, i16* %matrix_s1x1_stream_o_5_V)

]]></node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:470  %empty_351 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str61, [1 x i8]* @p_str62, [1 x i8]* @p_str63, [1 x i8]* @p_str64)

]]></node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:472  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_6_NF_s, i32 1, [1 x i8]* @p_str65, [1 x i8]* @p_str65, i32 1, i32 1, i16* %matrix_s1x1_stream_o_6_V, i16* %matrix_s1x1_stream_o_6_V)

]]></node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:473  %empty_353 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str66, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69)

]]></node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:475  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_7_NF_s, i32 1, [1 x i8]* @p_str70, [1 x i8]* @p_str70, i32 1, i32 1, i16* %matrix_s1x1_stream_o_7_V, i16* %matrix_s1x1_stream_o_7_V)

]]></node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:476  %empty_355 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73, [1 x i8]* @p_str74)

]]></node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:478  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_8_NF_s, i32 1, [1 x i8]* @p_str75, [1 x i8]* @p_str75, i32 1, i32 1, i16* %matrix_s1x1_stream_o_8_V, i16* %matrix_s1x1_stream_o_8_V)

]]></node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:479  %empty_357 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str76, [1 x i8]* @p_str77, [1 x i8]* @p_str78, [1 x i8]* @p_str79)

]]></node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:481  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_s1x1_stream_o_LF_9_NF_s, i32 1, [1 x i8]* @p_str80, [1 x i8]* @p_str80, i32 1, i32 1, i16* %matrix_s1x1_stream_o_9_V, i16* %matrix_s1x1_stream_o_9_V)

]]></node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:482  %empty_359 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, [1 x i8]* @p_str84)

]]></node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:484  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_10_NF_s, i32 1, [1 x i8]* @p_str85, [1 x i8]* @p_str85, i32 1, i32 1, i16* %matrix_s1x1_stream_o_10_V, i16* %matrix_s1x1_stream_o_10_V)

]]></node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:485  %empty_361 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str86, [1 x i8]* @p_str87, [1 x i8]* @p_str88, [1 x i8]* @p_str89)

]]></node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:487  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_11_NF_s, i32 1, [1 x i8]* @p_str90, [1 x i8]* @p_str90, i32 1, i32 1, i16* %matrix_s1x1_stream_o_11_V, i16* %matrix_s1x1_stream_o_11_V)

]]></node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:488  %empty_363 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str91, [1 x i8]* @p_str92, [1 x i8]* @p_str93, [1 x i8]* @p_str94)

]]></node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:490  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_12_NF_s, i32 1, [1 x i8]* @p_str95, [1 x i8]* @p_str95, i32 1, i32 1, i16* %matrix_s1x1_stream_o_12_V, i16* %matrix_s1x1_stream_o_12_V)

]]></node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:491  %empty_365 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str96, [1 x i8]* @p_str97, [1 x i8]* @p_str98, [1 x i8]* @p_str99)

]]></node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:493  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_13_NF_s, i32 1, [1 x i8]* @p_str100, [1 x i8]* @p_str100, i32 1, i32 1, i16* %matrix_s1x1_stream_o_13_V, i16* %matrix_s1x1_stream_o_13_V)

]]></node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:494  %empty_367 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str101, [1 x i8]* @p_str102, [1 x i8]* @p_str103, [1 x i8]* @p_str104)

]]></node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:496  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_14_NF_s, i32 1, [1 x i8]* @p_str105, [1 x i8]* @p_str105, i32 1, i32 1, i16* %matrix_s1x1_stream_o_14_V, i16* %matrix_s1x1_stream_o_14_V)

]]></node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:497  %empty_369 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str106, [1 x i8]* @p_str107, [1 x i8]* @p_str108, [1 x i8]* @p_str109)

]]></node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:499  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_s1x1_stream_o_LF_15_NF_s, i32 1, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 1, i32 1, i16* %matrix_s1x1_stream_o_15_V, i16* %matrix_s1x1_stream_o_15_V)

]]></node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:500  %empty_371 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_s1x1_stream_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str112, [1 x i8]* @p_str113, [1 x i8]* @p_str114)

]]></node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:502  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_0_NF_s, i32 1, [1 x i8]* @p_str115, [1 x i8]* @p_str115, i32 1, i32 1, i16* %matrix_e1x1_stream_i_0_V, i16* %matrix_e1x1_stream_i_0_V)

]]></node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:503  %empty_373 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str116, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119)

]]></node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:505  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_1_NF_s, i32 1, [1 x i8]* @p_str120, [1 x i8]* @p_str120, i32 1, i32 1, i16* %matrix_e1x1_stream_i_1_V, i16* %matrix_e1x1_stream_i_1_V)

]]></node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:506  %empty_375 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str121, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124)

]]></node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:508  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_2_NF_s, i32 1, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 1, i32 1, i16* %matrix_e1x1_stream_i_2_V, i16* %matrix_e1x1_stream_i_2_V)

]]></node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:509  %empty_377 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str126, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129)

]]></node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:511  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_3_NF_s, i32 1, [1 x i8]* @p_str130, [1 x i8]* @p_str130, i32 1, i32 1, i16* %matrix_e1x1_stream_i_3_V, i16* %matrix_e1x1_stream_i_3_V)

]]></node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:512  %empty_379 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str131, [1 x i8]* @p_str132, [1 x i8]* @p_str133, [1 x i8]* @p_str134)

]]></node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:514  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_4_NF_s, i32 1, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 1, i32 1, i16* %matrix_e1x1_stream_i_4_V, i16* %matrix_e1x1_stream_i_4_V)

]]></node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:515  %empty_381 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str136, [1 x i8]* @p_str137, [1 x i8]* @p_str138, [1 x i8]* @p_str139)

]]></node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:517  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_5_NF_s, i32 1, [1 x i8]* @p_str140, [1 x i8]* @p_str140, i32 1, i32 1, i16* %matrix_e1x1_stream_i_5_V, i16* %matrix_e1x1_stream_i_5_V)

]]></node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:518  %empty_383 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, [1 x i8]* @p_str144)

]]></node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:520  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_6_NF_s, i32 1, [1 x i8]* @p_str145, [1 x i8]* @p_str145, i32 1, i32 1, i16* %matrix_e1x1_stream_i_6_V, i16* %matrix_e1x1_stream_i_6_V)

]]></node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:521  %empty_385 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str146, [1 x i8]* @p_str147, [1 x i8]* @p_str148, [1 x i8]* @p_str149)

]]></node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:523  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_7_NF_s, i32 1, [1 x i8]* @p_str150, [1 x i8]* @p_str150, i32 1, i32 1, i16* %matrix_e1x1_stream_i_7_V, i16* %matrix_e1x1_stream_i_7_V)

]]></node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:524  %empty_387 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str151, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154)

]]></node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:526  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_8_NF_s, i32 1, [1 x i8]* @p_str155, [1 x i8]* @p_str155, i32 1, i32 1, i16* %matrix_e1x1_stream_i_8_V, i16* %matrix_e1x1_stream_i_8_V)

]]></node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:527  %empty_389 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, [1 x i8]* @p_str159)

]]></node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:529  %empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_i_LF_9_NF_s, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 1, i32 1, i16* %matrix_e1x1_stream_i_9_V, i16* %matrix_e1x1_stream_i_9_V)

]]></node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:530  %empty_391 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str161, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164)

]]></node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:532  %empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_10_NF_s, i32 1, [1 x i8]* @p_str165, [1 x i8]* @p_str165, i32 1, i32 1, i16* %matrix_e1x1_stream_i_10_V, i16* %matrix_e1x1_stream_i_10_V)

]]></node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:533  %empty_393 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str166, [1 x i8]* @p_str167, [1 x i8]* @p_str168, [1 x i8]* @p_str169)

]]></node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:535  %empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_11_NF_s, i32 1, [1 x i8]* @p_str170, [1 x i8]* @p_str170, i32 1, i32 1, i16* %matrix_e1x1_stream_i_11_V, i16* %matrix_e1x1_stream_i_11_V)

]]></node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:536  %empty_395 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str171, [1 x i8]* @p_str172, [1 x i8]* @p_str173, [1 x i8]* @p_str174)

]]></node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:538  %empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_12_NF_s, i32 1, [1 x i8]* @p_str175, [1 x i8]* @p_str175, i32 1, i32 1, i16* %matrix_e1x1_stream_i_12_V, i16* %matrix_e1x1_stream_i_12_V)

]]></node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:539  %empty_397 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179)

]]></node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:541  %empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_13_NF_s, i32 1, [1 x i8]* @p_str180, [1 x i8]* @p_str180, i32 1, i32 1, i16* %matrix_e1x1_stream_i_13_V, i16* %matrix_e1x1_stream_i_13_V)

]]></node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:542  %empty_399 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str181, [1 x i8]* @p_str182, [1 x i8]* @p_str183, [1 x i8]* @p_str184)

]]></node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:544  %empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_14_NF_s, i32 1, [1 x i8]* @p_str185, [1 x i8]* @p_str185, i32 1, i32 1, i16* %matrix_e1x1_stream_i_14_V, i16* %matrix_e1x1_stream_i_14_V)

]]></node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:545  %empty_401 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str186, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189)

]]></node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:547  %empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_i_LF_15_NF_s, i32 1, [1 x i8]* @p_str190, [1 x i8]* @p_str190, i32 1, i32 1, i16* %matrix_e1x1_stream_i_15_V, i16* %matrix_e1x1_stream_i_15_V)

]]></node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:548  %empty_403 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, [1 x i8]* @p_str194)

]]></node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:550  %empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_0_NF_s, i32 1, [1 x i8]* @p_str195, [1 x i8]* @p_str195, i32 1, i32 1, i16* %matrix_e3x3_stream_i_0_V, i16* %matrix_e3x3_stream_i_0_V)

]]></node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:551  %empty_405 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str196, [1 x i8]* @p_str197, [1 x i8]* @p_str198, [1 x i8]* @p_str199)

]]></node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:553  %empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_1_NF_s, i32 1, [1 x i8]* @p_str200, [1 x i8]* @p_str200, i32 1, i32 1, i16* %matrix_e3x3_stream_i_1_V, i16* %matrix_e3x3_stream_i_1_V)

]]></node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:554  %empty_407 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, [1 x i8]* @p_str204)

]]></node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:556  %empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_2_NF_s, i32 1, [1 x i8]* @p_str205, [1 x i8]* @p_str205, i32 1, i32 1, i16* %matrix_e3x3_stream_i_2_V, i16* %matrix_e3x3_stream_i_2_V)

]]></node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:557  %empty_409 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str206, [1 x i8]* @p_str207, [1 x i8]* @p_str208, [1 x i8]* @p_str209)

]]></node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:559  %empty_410 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_3_NF_s, i32 1, [1 x i8]* @p_str210, [1 x i8]* @p_str210, i32 1, i32 1, i16* %matrix_e3x3_stream_i_3_V, i16* %matrix_e3x3_stream_i_3_V)

]]></node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:560  %empty_411 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str211, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214)

]]></node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:562  %empty_412 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_4_NF_s, i32 1, [1 x i8]* @p_str215, [1 x i8]* @p_str215, i32 1, i32 1, i16* %matrix_e3x3_stream_i_4_V, i16* %matrix_e3x3_stream_i_4_V)

]]></node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:563  %empty_413 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str216, [1 x i8]* @p_str217, [1 x i8]* @p_str218, [1 x i8]* @p_str219)

]]></node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:565  %empty_414 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_5_NF_s, i32 1, [1 x i8]* @p_str220, [1 x i8]* @p_str220, i32 1, i32 1, i16* %matrix_e3x3_stream_i_5_V, i16* %matrix_e3x3_stream_i_5_V)

]]></node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:566  %empty_415 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str221, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224)

]]></node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:568  %empty_416 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_6_NF_s, i32 1, [1 x i8]* @p_str225, [1 x i8]* @p_str225, i32 1, i32 1, i16* %matrix_e3x3_stream_i_6_V, i16* %matrix_e3x3_stream_i_6_V)

]]></node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:569  %empty_417 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str226, [1 x i8]* @p_str227, [1 x i8]* @p_str228, [1 x i8]* @p_str229)

]]></node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:571  %empty_418 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_7_NF_s, i32 1, [1 x i8]* @p_str230, [1 x i8]* @p_str230, i32 1, i32 1, i16* %matrix_e3x3_stream_i_7_V, i16* %matrix_e3x3_stream_i_7_V)

]]></node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:572  %empty_419 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, [1 x i8]* @p_str234)

]]></node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:574  %empty_420 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_8_NF_s, i32 1, [1 x i8]* @p_str235, [1 x i8]* @p_str235, i32 1, i32 1, i16* %matrix_e3x3_stream_i_8_V, i16* %matrix_e3x3_stream_i_8_V)

]]></node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:575  %empty_421 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, [1 x i8]* @p_str239)

]]></node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:577  %empty_422 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e3x3_stream_i_LF_9_NF_s, i32 1, [1 x i8]* @p_str240, [1 x i8]* @p_str240, i32 1, i32 1, i16* %matrix_e3x3_stream_i_9_V, i16* %matrix_e3x3_stream_i_9_V)

]]></node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:578  %empty_423 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str241, [1 x i8]* @p_str242, [1 x i8]* @p_str243, [1 x i8]* @p_str244)

]]></node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:580  %empty_424 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_10_NF_s, i32 1, [1 x i8]* @p_str245, [1 x i8]* @p_str245, i32 1, i32 1, i16* %matrix_e3x3_stream_i_10_V, i16* %matrix_e3x3_stream_i_10_V)

]]></node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:581  %empty_425 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str246, [1 x i8]* @p_str247, [1 x i8]* @p_str248, [1 x i8]* @p_str249)

]]></node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:583  %empty_426 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_11_NF_s, i32 1, [1 x i8]* @p_str250, [1 x i8]* @p_str250, i32 1, i32 1, i16* %matrix_e3x3_stream_i_11_V, i16* %matrix_e3x3_stream_i_11_V)

]]></node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:584  %empty_427 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str251, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254)

]]></node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:586  %empty_428 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_12_NF_s, i32 1, [1 x i8]* @p_str255, [1 x i8]* @p_str255, i32 1, i32 1, i16* %matrix_e3x3_stream_i_12_V, i16* %matrix_e3x3_stream_i_12_V)

]]></node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:587  %empty_429 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str256, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259)

]]></node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:589  %empty_430 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_13_NF_s, i32 1, [1 x i8]* @p_str260, [1 x i8]* @p_str260, i32 1, i32 1, i16* %matrix_e3x3_stream_i_13_V, i16* %matrix_e3x3_stream_i_13_V)

]]></node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:590  %empty_431 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str261, [1 x i8]* @p_str262, [1 x i8]* @p_str263, [1 x i8]* @p_str264)

]]></node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:592  %empty_432 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_14_NF_s, i32 1, [1 x i8]* @p_str265, [1 x i8]* @p_str265, i32 1, i32 1, i16* %matrix_e3x3_stream_i_14_V, i16* %matrix_e3x3_stream_i_14_V)

]]></node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:593  %empty_433 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, [1 x i8]* @p_str269)

]]></node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:595  %empty_434 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e3x3_stream_i_LF_15_NF_s, i32 1, [1 x i8]* @p_str270, [1 x i8]* @p_str270, i32 1, i32 1, i16* %matrix_e3x3_stream_i_15_V, i16* %matrix_e3x3_stream_i_15_V)

]]></node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:596  %empty_435 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e3x3_stream_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, [1 x i8]* @p_str274)

]]></node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:598  %empty_436 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_0_NF_s, i32 1, [1 x i8]* @p_str275, [1 x i8]* @p_str275, i32 1, i32 1, i16* %matrix_e1x1_stream_o_0_V, i16* %matrix_e1x1_stream_o_0_V)

]]></node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:599  %empty_437 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str276, [1 x i8]* @p_str277, [1 x i8]* @p_str278, [1 x i8]* @p_str279)

]]></node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:601  %empty_438 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_1_NF_s, i32 1, [1 x i8]* @p_str280, [1 x i8]* @p_str280, i32 1, i32 1, i16* %matrix_e1x1_stream_o_1_V, i16* %matrix_e1x1_stream_o_1_V)

]]></node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:602  %empty_439 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284)

]]></node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:604  %empty_440 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_2_NF_s, i32 1, [1 x i8]* @p_str285, [1 x i8]* @p_str285, i32 1, i32 1, i16* %matrix_e1x1_stream_o_2_V, i16* %matrix_e1x1_stream_o_2_V)

]]></node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:605  %empty_441 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str286, [1 x i8]* @p_str287, [1 x i8]* @p_str288, [1 x i8]* @p_str289)

]]></node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:607  %empty_442 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_3_NF_s, i32 1, [1 x i8]* @p_str290, [1 x i8]* @p_str290, i32 1, i32 1, i16* %matrix_e1x1_stream_o_3_V, i16* %matrix_e1x1_stream_o_3_V)

]]></node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:608  %empty_443 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str291, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294)

]]></node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:610  %empty_444 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_4_NF_s, i32 1, [1 x i8]* @p_str295, [1 x i8]* @p_str295, i32 1, i32 1, i16* %matrix_e1x1_stream_o_4_V, i16* %matrix_e1x1_stream_o_4_V)

]]></node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:611  %empty_445 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str296, [1 x i8]* @p_str297, [1 x i8]* @p_str298, [1 x i8]* @p_str299)

]]></node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:613  %empty_446 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_5_NF_s, i32 1, [1 x i8]* @p_str300, [1 x i8]* @p_str300, i32 1, i32 1, i16* %matrix_e1x1_stream_o_5_V, i16* %matrix_e1x1_stream_o_5_V)

]]></node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:614  %empty_447 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, [1 x i8]* @p_str304)

]]></node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:616  %empty_448 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_6_NF_s, i32 1, [1 x i8]* @p_str305, [1 x i8]* @p_str305, i32 1, i32 1, i16* %matrix_e1x1_stream_o_6_V, i16* %matrix_e1x1_stream_o_6_V)

]]></node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:617  %empty_449 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, [1 x i8]* @p_str309)

]]></node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:619  %empty_450 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_7_NF_s, i32 1, [1 x i8]* @p_str310, [1 x i8]* @p_str310, i32 1, i32 1, i16* %matrix_e1x1_stream_o_7_V, i16* %matrix_e1x1_stream_o_7_V)

]]></node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:620  %empty_451 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str311, [1 x i8]* @p_str312, [1 x i8]* @p_str313, [1 x i8]* @p_str314)

]]></node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:622  %empty_452 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_8_NF_s, i32 1, [1 x i8]* @p_str315, [1 x i8]* @p_str315, i32 1, i32 1, i16* %matrix_e1x1_stream_o_8_V, i16* %matrix_e1x1_stream_o_8_V)

]]></node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:623  %empty_453 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str316, [1 x i8]* @p_str317, [1 x i8]* @p_str318, [1 x i8]* @p_str319)

]]></node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:625  %empty_454 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @matrix_e1x1_stream_o_LF_9_NF_s, i32 1, [1 x i8]* @p_str320, [1 x i8]* @p_str320, i32 1, i32 1, i16* %matrix_e1x1_stream_o_9_V, i16* %matrix_e1x1_stream_o_9_V)

]]></node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:626  %empty_455 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str321, [1 x i8]* @p_str322, [1 x i8]* @p_str323, [1 x i8]* @p_str324)

]]></node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:628  %empty_456 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_10_NF_s, i32 1, [1 x i8]* @p_str325, [1 x i8]* @p_str325, i32 1, i32 1, i16* %matrix_e1x1_stream_o_10_V, i16* %matrix_e1x1_stream_o_10_V)

]]></node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:629  %empty_457 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str326, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329)

]]></node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:631  %empty_458 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_11_NF_s, i32 1, [1 x i8]* @p_str330, [1 x i8]* @p_str330, i32 1, i32 1, i16* %matrix_e1x1_stream_o_11_V, i16* %matrix_e1x1_stream_o_11_V)

]]></node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:632  %empty_459 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str331, [1 x i8]* @p_str332, [1 x i8]* @p_str333, [1 x i8]* @p_str334)

]]></node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:634  %empty_460 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_12_NF_s, i32 1, [1 x i8]* @p_str335, [1 x i8]* @p_str335, i32 1, i32 1, i16* %matrix_e1x1_stream_o_12_V, i16* %matrix_e1x1_stream_o_12_V)

]]></node>
<StgValue><ssdm name="empty_460"/></StgValue>
</operation>

<operation id="705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:635  %empty_461 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str336, [1 x i8]* @p_str337, [1 x i8]* @p_str338, [1 x i8]* @p_str339)

]]></node>
<StgValue><ssdm name="empty_461"/></StgValue>
</operation>

<operation id="706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:637  %empty_462 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_13_NF_s, i32 1, [1 x i8]* @p_str340, [1 x i8]* @p_str340, i32 1, i32 1, i16* %matrix_e1x1_stream_o_13_V, i16* %matrix_e1x1_stream_o_13_V)

]]></node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:638  %empty_463 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, [1 x i8]* @p_str344)

]]></node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:640  %empty_464 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_14_NF_s, i32 1, [1 x i8]* @p_str345, [1 x i8]* @p_str345, i32 1, i32 1, i16* %matrix_e1x1_stream_o_14_V, i16* %matrix_e1x1_stream_o_14_V)

]]></node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:641  %empty_465 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str346, [1 x i8]* @p_str347, [1 x i8]* @p_str348, [1 x i8]* @p_str349)

]]></node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:643  %empty_466 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_15_NF_s, i32 1, [1 x i8]* @p_str350, [1 x i8]* @p_str350, i32 1, i32 1, i16* %matrix_e1x1_stream_o_15_V, i16* %matrix_e1x1_stream_o_15_V)

]]></node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:644  %empty_467 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str351, [1 x i8]* @p_str352, [1 x i8]* @p_str353, [1 x i8]* @p_str354)

]]></node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:646  %empty_468 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_16_NF_s, i32 1, [1 x i8]* @p_str355, [1 x i8]* @p_str355, i32 1, i32 1, i16* %matrix_e1x1_stream_o_16_V, i16* %matrix_e1x1_stream_o_16_V)

]]></node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:647  %empty_469 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str356, [1 x i8]* @p_str357, [1 x i8]* @p_str358, [1 x i8]* @p_str359)

]]></node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:649  %empty_470 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_17_NF_s, i32 1, [1 x i8]* @p_str360, [1 x i8]* @p_str360, i32 1, i32 1, i16* %matrix_e1x1_stream_o_17_V, i16* %matrix_e1x1_stream_o_17_V)

]]></node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:650  %empty_471 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str361, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364)

]]></node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:652  %empty_472 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_18_NF_s, i32 1, [1 x i8]* @p_str365, [1 x i8]* @p_str365, i32 1, i32 1, i16* %matrix_e1x1_stream_o_18_V, i16* %matrix_e1x1_stream_o_18_V)

]]></node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:653  %empty_473 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str366, [1 x i8]* @p_str367, [1 x i8]* @p_str368, [1 x i8]* @p_str369)

]]></node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:655  %empty_474 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_19_NF_s, i32 1, [1 x i8]* @p_str370, [1 x i8]* @p_str370, i32 1, i32 1, i16* %matrix_e1x1_stream_o_19_V, i16* %matrix_e1x1_stream_o_19_V)

]]></node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:656  %empty_475 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str371, [1 x i8]* @p_str372, [1 x i8]* @p_str373, [1 x i8]* @p_str374)

]]></node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:658  %empty_476 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_20_NF_s, i32 1, [1 x i8]* @p_str375, [1 x i8]* @p_str375, i32 1, i32 1, i16* %matrix_e1x1_stream_o_20_V, i16* %matrix_e1x1_stream_o_20_V)

]]></node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:659  %empty_477 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, [1 x i8]* @p_str379)

]]></node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:661  %empty_478 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_21_NF_s, i32 1, [1 x i8]* @p_str380, [1 x i8]* @p_str380, i32 1, i32 1, i16* %matrix_e1x1_stream_o_21_V, i16* %matrix_e1x1_stream_o_21_V)

]]></node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:662  %empty_479 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str381, [1 x i8]* @p_str382, [1 x i8]* @p_str383, [1 x i8]* @p_str384)

]]></node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:664  %empty_480 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_22_NF_s, i32 1, [1 x i8]* @p_str385, [1 x i8]* @p_str385, i32 1, i32 1, i16* %matrix_e1x1_stream_o_22_V, i16* %matrix_e1x1_stream_o_22_V)

]]></node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:665  %empty_481 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str386, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389)

]]></node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:667  %empty_482 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_23_NF_s, i32 1, [1 x i8]* @p_str390, [1 x i8]* @p_str390, i32 1, i32 1, i16* %matrix_e1x1_stream_o_23_V, i16* %matrix_e1x1_stream_o_23_V)

]]></node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:668  %empty_483 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str391, [1 x i8]* @p_str392, [1 x i8]* @p_str393, [1 x i8]* @p_str394)

]]></node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:670  %empty_484 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_24_NF_s, i32 1, [1 x i8]* @p_str395, [1 x i8]* @p_str395, i32 1, i32 1, i16* %matrix_e1x1_stream_o_24_V, i16* %matrix_e1x1_stream_o_24_V)

]]></node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:671  %empty_485 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str396, [1 x i8]* @p_str397, [1 x i8]* @p_str398, [1 x i8]* @p_str399)

]]></node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:673  %empty_486 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_25_NF_s, i32 1, [1 x i8]* @p_str400, [1 x i8]* @p_str400, i32 1, i32 1, i16* %matrix_e1x1_stream_o_25_V, i16* %matrix_e1x1_stream_o_25_V)

]]></node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:674  %empty_487 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str401, [1 x i8]* @p_str402, [1 x i8]* @p_str403, [1 x i8]* @p_str404)

]]></node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:676  %empty_488 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_26_NF_s, i32 1, [1 x i8]* @p_str405, [1 x i8]* @p_str405, i32 1, i32 1, i16* %matrix_e1x1_stream_o_26_V, i16* %matrix_e1x1_stream_o_26_V)

]]></node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:677  %empty_489 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str406, [1 x i8]* @p_str407, [1 x i8]* @p_str408, [1 x i8]* @p_str409)

]]></node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:679  %empty_490 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_27_NF_s, i32 1, [1 x i8]* @p_str410, [1 x i8]* @p_str410, i32 1, i32 1, i16* %matrix_e1x1_stream_o_27_V, i16* %matrix_e1x1_stream_o_27_V)

]]></node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:680  %empty_491 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str411, [1 x i8]* @p_str412, [1 x i8]* @p_str413, [1 x i8]* @p_str414)

]]></node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:682  %empty_492 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_28_NF_s, i32 1, [1 x i8]* @p_str415, [1 x i8]* @p_str415, i32 1, i32 1, i16* %matrix_e1x1_stream_o_28_V, i16* %matrix_e1x1_stream_o_28_V)

]]></node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:683  %empty_493 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str416, [1 x i8]* @p_str417, [1 x i8]* @p_str418, [1 x i8]* @p_str419)

]]></node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:685  %empty_494 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_29_NF_s, i32 1, [1 x i8]* @p_str420, [1 x i8]* @p_str420, i32 1, i32 1, i16* %matrix_e1x1_stream_o_29_V, i16* %matrix_e1x1_stream_o_29_V)

]]></node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:686  %empty_495 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str421, [1 x i8]* @p_str422, [1 x i8]* @p_str423, [1 x i8]* @p_str424)

]]></node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:688  %empty_496 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_30_NF_s, i32 1, [1 x i8]* @p_str425, [1 x i8]* @p_str425, i32 1, i32 1, i16* %matrix_e1x1_stream_o_30_V, i16* %matrix_e1x1_stream_o_30_V)

]]></node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:689  %empty_497 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str426, [1 x i8]* @p_str427, [1 x i8]* @p_str428, [1 x i8]* @p_str429)

]]></node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:691  %empty_498 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_31_NF_s, i32 1, [1 x i8]* @p_str430, [1 x i8]* @p_str430, i32 1, i32 1, i16* %matrix_e1x1_stream_o_31_V, i16* %matrix_e1x1_stream_o_31_V)

]]></node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:692  %empty_499 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str431, [1 x i8]* @p_str432, [1 x i8]* @p_str433, [1 x i8]* @p_str434)

]]></node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:694  %empty_500 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_32_NF_s, i32 1, [1 x i8]* @p_str435, [1 x i8]* @p_str435, i32 1, i32 1, i16* %matrix_e1x1_stream_o_32_V, i16* %matrix_e1x1_stream_o_32_V)

]]></node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:695  %empty_501 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_32_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str436, [1 x i8]* @p_str437, [1 x i8]* @p_str438, [1 x i8]* @p_str439)

]]></node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:697  %empty_502 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_33_NF_s, i32 1, [1 x i8]* @p_str440, [1 x i8]* @p_str440, i32 1, i32 1, i16* %matrix_e1x1_stream_o_33_V, i16* %matrix_e1x1_stream_o_33_V)

]]></node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:698  %empty_503 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_33_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str441, [1 x i8]* @p_str442, [1 x i8]* @p_str443, [1 x i8]* @p_str444)

]]></node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:700  %empty_504 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_34_NF_s, i32 1, [1 x i8]* @p_str445, [1 x i8]* @p_str445, i32 1, i32 1, i16* %matrix_e1x1_stream_o_34_V, i16* %matrix_e1x1_stream_o_34_V)

]]></node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:701  %empty_505 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_34_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str446, [1 x i8]* @p_str447, [1 x i8]* @p_str448, [1 x i8]* @p_str449)

]]></node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:703  %empty_506 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_35_NF_s, i32 1, [1 x i8]* @p_str450, [1 x i8]* @p_str450, i32 1, i32 1, i16* %matrix_e1x1_stream_o_35_V, i16* %matrix_e1x1_stream_o_35_V)

]]></node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:704  %empty_507 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_35_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str451, [1 x i8]* @p_str452, [1 x i8]* @p_str453, [1 x i8]* @p_str454)

]]></node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:706  %empty_508 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_36_NF_s, i32 1, [1 x i8]* @p_str455, [1 x i8]* @p_str455, i32 1, i32 1, i16* %matrix_e1x1_stream_o_36_V, i16* %matrix_e1x1_stream_o_36_V)

]]></node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:707  %empty_509 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_36_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str456, [1 x i8]* @p_str457, [1 x i8]* @p_str458, [1 x i8]* @p_str459)

]]></node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:709  %empty_510 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_37_NF_s, i32 1, [1 x i8]* @p_str460, [1 x i8]* @p_str460, i32 1, i32 1, i16* %matrix_e1x1_stream_o_37_V, i16* %matrix_e1x1_stream_o_37_V)

]]></node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:710  %empty_511 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_37_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str461, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464)

]]></node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:712  %empty_512 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_38_NF_s, i32 1, [1 x i8]* @p_str465, [1 x i8]* @p_str465, i32 1, i32 1, i16* %matrix_e1x1_stream_o_38_V, i16* %matrix_e1x1_stream_o_38_V)

]]></node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:713  %empty_513 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_38_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str466, [1 x i8]* @p_str467, [1 x i8]* @p_str468, [1 x i8]* @p_str469)

]]></node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:715  %empty_514 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_39_NF_s, i32 1, [1 x i8]* @p_str470, [1 x i8]* @p_str470, i32 1, i32 1, i16* %matrix_e1x1_stream_o_39_V, i16* %matrix_e1x1_stream_o_39_V)

]]></node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:716  %empty_515 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_39_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str471, [1 x i8]* @p_str472, [1 x i8]* @p_str473, [1 x i8]* @p_str474)

]]></node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:718  %empty_516 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_40_NF_s, i32 1, [1 x i8]* @p_str475, [1 x i8]* @p_str475, i32 1, i32 1, i16* %matrix_e1x1_stream_o_40_V, i16* %matrix_e1x1_stream_o_40_V)

]]></node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:719  %empty_517 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_40_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, [1 x i8]* @p_str479)

]]></node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:721  %empty_518 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_41_NF_s, i32 1, [1 x i8]* @p_str480, [1 x i8]* @p_str480, i32 1, i32 1, i16* %matrix_e1x1_stream_o_41_V, i16* %matrix_e1x1_stream_o_41_V)

]]></node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:722  %empty_519 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_41_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str481, [1 x i8]* @p_str482, [1 x i8]* @p_str483, [1 x i8]* @p_str484)

]]></node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:724  %empty_520 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_42_NF_s, i32 1, [1 x i8]* @p_str485, [1 x i8]* @p_str485, i32 1, i32 1, i16* %matrix_e1x1_stream_o_42_V, i16* %matrix_e1x1_stream_o_42_V)

]]></node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:725  %empty_521 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_42_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str486, [1 x i8]* @p_str487, [1 x i8]* @p_str488, [1 x i8]* @p_str489)

]]></node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:727  %empty_522 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_43_NF_s, i32 1, [1 x i8]* @p_str490, [1 x i8]* @p_str490, i32 1, i32 1, i16* %matrix_e1x1_stream_o_43_V, i16* %matrix_e1x1_stream_o_43_V)

]]></node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:728  %empty_523 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_43_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str491, [1 x i8]* @p_str492, [1 x i8]* @p_str493, [1 x i8]* @p_str494)

]]></node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:730  %empty_524 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_44_NF_s, i32 1, [1 x i8]* @p_str495, [1 x i8]* @p_str495, i32 1, i32 1, i16* %matrix_e1x1_stream_o_44_V, i16* %matrix_e1x1_stream_o_44_V)

]]></node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:731  %empty_525 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_44_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str496, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499)

]]></node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:733  %empty_526 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_45_NF_s, i32 1, [1 x i8]* @p_str500, [1 x i8]* @p_str500, i32 1, i32 1, i16* %matrix_e1x1_stream_o_45_V, i16* %matrix_e1x1_stream_o_45_V)

]]></node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:734  %empty_527 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_45_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str501, [1 x i8]* @p_str502, [1 x i8]* @p_str503, [1 x i8]* @p_str504)

]]></node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:736  %empty_528 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_46_NF_s, i32 1, [1 x i8]* @p_str505, [1 x i8]* @p_str505, i32 1, i32 1, i16* %matrix_e1x1_stream_o_46_V, i16* %matrix_e1x1_stream_o_46_V)

]]></node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:737  %empty_529 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_46_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str506, [1 x i8]* @p_str507, [1 x i8]* @p_str508, [1 x i8]* @p_str509)

]]></node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:739  %empty_530 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_47_NF_s, i32 1, [1 x i8]* @p_str510, [1 x i8]* @p_str510, i32 1, i32 1, i16* %matrix_e1x1_stream_o_47_V, i16* %matrix_e1x1_stream_o_47_V)

]]></node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:740  %empty_531 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_47_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, [1 x i8]* @p_str514)

]]></node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:742  %empty_532 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_48_NF_s, i32 1, [1 x i8]* @p_str515, [1 x i8]* @p_str515, i32 1, i32 1, i16* %matrix_e1x1_stream_o_48_V, i16* %matrix_e1x1_stream_o_48_V)

]]></node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:743  %empty_533 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_48_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str516, [1 x i8]* @p_str517, [1 x i8]* @p_str518, [1 x i8]* @p_str519)

]]></node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:745  %empty_534 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_49_NF_s, i32 1, [1 x i8]* @p_str520, [1 x i8]* @p_str520, i32 1, i32 1, i16* %matrix_e1x1_stream_o_49_V, i16* %matrix_e1x1_stream_o_49_V)

]]></node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:746  %empty_535 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_49_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str521, [1 x i8]* @p_str522, [1 x i8]* @p_str523, [1 x i8]* @p_str524)

]]></node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:748  %empty_536 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_50_NF_s, i32 1, [1 x i8]* @p_str525, [1 x i8]* @p_str525, i32 1, i32 1, i16* %matrix_e1x1_stream_o_50_V, i16* %matrix_e1x1_stream_o_50_V)

]]></node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:749  %empty_537 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_50_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str526, [1 x i8]* @p_str527, [1 x i8]* @p_str528, [1 x i8]* @p_str529)

]]></node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:751  %empty_538 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_51_NF_s, i32 1, [1 x i8]* @p_str530, [1 x i8]* @p_str530, i32 1, i32 1, i16* %matrix_e1x1_stream_o_51_V, i16* %matrix_e1x1_stream_o_51_V)

]]></node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:752  %empty_539 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_51_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str531, [1 x i8]* @p_str532, [1 x i8]* @p_str533, [1 x i8]* @p_str534)

]]></node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:754  %empty_540 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_52_NF_s, i32 1, [1 x i8]* @p_str535, [1 x i8]* @p_str535, i32 1, i32 1, i16* %matrix_e1x1_stream_o_52_V, i16* %matrix_e1x1_stream_o_52_V)

]]></node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:755  %empty_541 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_52_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str537, [1 x i8]* @p_str538, [1 x i8]* @p_str539)

]]></node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:757  %empty_542 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_53_NF_s, i32 1, [1 x i8]* @p_str540, [1 x i8]* @p_str540, i32 1, i32 1, i16* %matrix_e1x1_stream_o_53_V, i16* %matrix_e1x1_stream_o_53_V)

]]></node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:758  %empty_543 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_53_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str541, [1 x i8]* @p_str542, [1 x i8]* @p_str543, [1 x i8]* @p_str544)

]]></node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:760  %empty_544 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_54_NF_s, i32 1, [1 x i8]* @p_str545, [1 x i8]* @p_str545, i32 1, i32 1, i16* %matrix_e1x1_stream_o_54_V, i16* %matrix_e1x1_stream_o_54_V)

]]></node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:761  %empty_545 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_54_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, [1 x i8]* @p_str549)

]]></node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:763  %empty_546 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_55_NF_s, i32 1, [1 x i8]* @p_str550, [1 x i8]* @p_str550, i32 1, i32 1, i16* %matrix_e1x1_stream_o_55_V, i16* %matrix_e1x1_stream_o_55_V)

]]></node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:764  %empty_547 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_55_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str551, [1 x i8]* @p_str552, [1 x i8]* @p_str553, [1 x i8]* @p_str554)

]]></node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:766  %empty_548 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_56_NF_s, i32 1, [1 x i8]* @p_str555, [1 x i8]* @p_str555, i32 1, i32 1, i16* %matrix_e1x1_stream_o_56_V, i16* %matrix_e1x1_stream_o_56_V)

]]></node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:767  %empty_549 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_56_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str556, [1 x i8]* @p_str557, [1 x i8]* @p_str558, [1 x i8]* @p_str559)

]]></node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:769  %empty_550 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_57_NF_s, i32 1, [1 x i8]* @p_str560, [1 x i8]* @p_str560, i32 1, i32 1, i16* %matrix_e1x1_stream_o_57_V, i16* %matrix_e1x1_stream_o_57_V)

]]></node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:770  %empty_551 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_57_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str561, [1 x i8]* @p_str562, [1 x i8]* @p_str563, [1 x i8]* @p_str564)

]]></node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:772  %empty_552 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_58_NF_s, i32 1, [1 x i8]* @p_str565, [1 x i8]* @p_str565, i32 1, i32 1, i16* %matrix_e1x1_stream_o_58_V, i16* %matrix_e1x1_stream_o_58_V)

]]></node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:773  %empty_553 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_58_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str566, [1 x i8]* @p_str567, [1 x i8]* @p_str568, [1 x i8]* @p_str569)

]]></node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:775  %empty_554 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_59_NF_s, i32 1, [1 x i8]* @p_str570, [1 x i8]* @p_str570, i32 1, i32 1, i16* %matrix_e1x1_stream_o_59_V, i16* %matrix_e1x1_stream_o_59_V)

]]></node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:776  %empty_555 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_59_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str571, [1 x i8]* @p_str572, [1 x i8]* @p_str573, [1 x i8]* @p_str574)

]]></node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:778  %empty_556 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_60_NF_s, i32 1, [1 x i8]* @p_str575, [1 x i8]* @p_str575, i32 1, i32 1, i16* %matrix_e1x1_stream_o_60_V, i16* %matrix_e1x1_stream_o_60_V)

]]></node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:779  %empty_557 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_60_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str576, [1 x i8]* @p_str577, [1 x i8]* @p_str578, [1 x i8]* @p_str579)

]]></node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:781  %empty_558 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_61_NF_s, i32 1, [1 x i8]* @p_str580, [1 x i8]* @p_str580, i32 1, i32 1, i16* %matrix_e1x1_stream_o_61_V, i16* %matrix_e1x1_stream_o_61_V)

]]></node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:782  %empty_559 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_61_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, [1 x i8]* @p_str584)

]]></node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:784  %empty_560 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_62_NF_s, i32 1, [1 x i8]* @p_str585, [1 x i8]* @p_str585, i32 1, i32 1, i16* %matrix_e1x1_stream_o_62_V, i16* %matrix_e1x1_stream_o_62_V)

]]></node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:785  %empty_561 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_62_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str586, [1 x i8]* @p_str587, [1 x i8]* @p_str588, [1 x i8]* @p_str589)

]]></node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
arrayctor.loop1.preheader:787  %empty_562 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @matrix_e1x1_stream_o_LF_63_NF_s, i32 1, [1 x i8]* @p_str590, [1 x i8]* @p_str590, i32 1, i32 1, i16* %matrix_e1x1_stream_o_63_V, i16* %matrix_e1x1_stream_o_63_V)

]]></node>
<StgValue><ssdm name="empty_562"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
arrayctor.loop1.preheader:788  %empty_563 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %matrix_e1x1_stream_o_63_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str591, [1 x i8]* @p_str592, [1 x i8]* @p_str593, [1 x i8]* @p_str594)

]]></node>
<StgValue><ssdm name="empty_563"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16">
<![CDATA[
arrayctor.loop1.preheader:794  call fastcc void @fire2_combine(i16* %matrix_e1x1_stream_o_0_V, i16* %matrix_e1x1_stream_o_1_V, i16* %matrix_e1x1_stream_o_2_V, i16* %matrix_e1x1_stream_o_3_V, i16* %matrix_e1x1_stream_o_4_V, i16* %matrix_e1x1_stream_o_5_V, i16* %matrix_e1x1_stream_o_6_V, i16* %matrix_e1x1_stream_o_7_V, i16* %matrix_e1x1_stream_o_8_V, i16* %matrix_e1x1_stream_o_9_V, i16* %matrix_e1x1_stream_o_10_V, i16* %matrix_e1x1_stream_o_11_V, i16* %matrix_e1x1_stream_o_12_V, i16* %matrix_e1x1_stream_o_13_V, i16* %matrix_e1x1_stream_o_14_V, i16* %matrix_e1x1_stream_o_15_V, i16* %matrix_e1x1_stream_o_16_V, i16* %matrix_e1x1_stream_o_17_V, i16* %matrix_e1x1_stream_o_18_V, i16* %matrix_e1x1_stream_o_19_V, i16* %matrix_e1x1_stream_o_20_V, i16* %matrix_e1x1_stream_o_21_V, i16* %matrix_e1x1_stream_o_22_V, i16* %matrix_e1x1_stream_o_23_V, i16* %matrix_e1x1_stream_o_24_V, i16* %matrix_e1x1_stream_o_25_V, i16* %matrix_e1x1_stream_o_26_V, i16* %matrix_e1x1_stream_o_27_V, i16* %matrix_e1x1_stream_o_28_V, i16* %matrix_e1x1_stream_o_29_V, i16* %matrix_e1x1_stream_o_30_V, i16* %matrix_e1x1_stream_o_31_V, i16* %matrix_e1x1_stream_o_32_V, i16* %matrix_e1x1_stream_o_33_V, i16* %matrix_e1x1_stream_o_34_V, i16* %matrix_e1x1_stream_o_35_V, i16* %matrix_e1x1_stream_o_36_V, i16* %matrix_e1x1_stream_o_37_V, i16* %matrix_e1x1_stream_o_38_V, i16* %matrix_e1x1_stream_o_39_V, i16* %matrix_e1x1_stream_o_40_V, i16* %matrix_e1x1_stream_o_41_V, i16* %matrix_e1x1_stream_o_42_V, i16* %matrix_e1x1_stream_o_43_V, i16* %matrix_e1x1_stream_o_44_V, i16* %matrix_e1x1_stream_o_45_V, i16* %matrix_e1x1_stream_o_46_V, i16* %matrix_e1x1_stream_o_47_V, i16* %matrix_e1x1_stream_o_48_V, i16* %matrix_e1x1_stream_o_49_V, i16* %matrix_e1x1_stream_o_50_V, i16* %matrix_e1x1_stream_o_51_V, i16* %matrix_e1x1_stream_o_52_V, i16* %matrix_e1x1_stream_o_53_V, i16* %matrix_e1x1_stream_o_54_V, i16* %matrix_e1x1_stream_o_55_V, i16* %matrix_e1x1_stream_o_56_V, i16* %matrix_e1x1_stream_o_57_V, i16* %matrix_e1x1_stream_o_58_V, i16* %matrix_e1x1_stream_o_59_V, i16* %matrix_e1x1_stream_o_60_V, i16* %matrix_e1x1_stream_o_61_V, i16* %matrix_e1x1_stream_o_62_V, i16* %matrix_e1x1_stream_o_63_V, [64 x i16]* %matrix_e3x3_stream_o_V, i16* %matrix_o_0_V, i16* %matrix_o_1_V, i16* %matrix_o_2_V, i16* %matrix_o_3_V, i16* %matrix_o_4_V, i16* %matrix_o_5_V, i16* %matrix_o_6_V, i16* %matrix_o_7_V, i16* %matrix_o_8_V, i16* %matrix_o_9_V, i16* %matrix_o_10_V, i16* %matrix_o_11_V, i16* %matrix_o_12_V, i16* %matrix_o_13_V, i16* %matrix_o_14_V, i16* %matrix_o_15_V, i16* %matrix_o_16_V, i16* %matrix_o_17_V, i16* %matrix_o_18_V, i16* %matrix_o_19_V, i16* %matrix_o_20_V, i16* %matrix_o_21_V, i16* %matrix_o_22_V, i16* %matrix_o_23_V, i16* %matrix_o_24_V, i16* %matrix_o_25_V, i16* %matrix_o_26_V, i16* %matrix_o_27_V, i16* %matrix_o_28_V, i16* %matrix_o_29_V, i16* %matrix_o_30_V, i16* %matrix_o_31_V, i16* %matrix_o_32_V, i16* %matrix_o_33_V, i16* %matrix_o_34_V, i16* %matrix_o_35_V, i16* %matrix_o_36_V, i16* %matrix_o_37_V, i16* %matrix_o_38_V, i16* %matrix_o_39_V, i16* %matrix_o_40_V, i16* %matrix_o_41_V, i16* %matrix_o_42_V, i16* %matrix_o_43_V, i16* %matrix_o_44_V, i16* %matrix_o_45_V, i16* %matrix_o_46_V, i16* %matrix_o_47_V, i16* %matrix_o_48_V, i16* %matrix_o_49_V, i16* %matrix_o_50_V, i16* %matrix_o_51_V, i16* %matrix_o_52_V, i16* %matrix_o_53_V, i16* %matrix_o_54_V, i16* %matrix_o_55_V, i16* %matrix_o_56_V, i16* %matrix_o_57_V, i16* %matrix_o_58_V, i16* %matrix_o_59_V, i16* %matrix_o_60_V, i16* %matrix_o_61_V, i16* %matrix_o_62_V, i16* %matrix_o_63_V, i16* %matrix_o_64_V, i16* %matrix_o_65_V, i16* %matrix_o_66_V, i16* %matrix_o_67_V, i16* %matrix_o_68_V, i16* %matrix_o_69_V, i16* %matrix_o_70_V, i16* %matrix_o_71_V, i16* %matrix_o_72_V, i16* %matrix_o_73_V, i16* %matrix_o_74_V, i16* %matrix_o_75_V, i16* %matrix_o_76_V, i16* %matrix_o_77_V, i16* %matrix_o_78_V, i16* %matrix_o_79_V, i16* %matrix_o_80_V, i16* %matrix_o_81_V, i16* %matrix_o_82_V, i16* %matrix_o_83_V, i16* %matrix_o_84_V, i16* %matrix_o_85_V, i16* %matrix_o_86_V, i16* %matrix_o_87_V, i16* %matrix_o_88_V, i16* %matrix_o_89_V, i16* %matrix_o_90_V, i16* %matrix_o_91_V, i16* %matrix_o_92_V, i16* %matrix_o_93_V, i16* %matrix_o_94_V, i16* %matrix_o_95_V, i16* %matrix_o_96_V, i16* %matrix_o_97_V, i16* %matrix_o_98_V, i16* %matrix_o_99_V, i16* %matrix_o_100_V, i16* %matrix_o_101_V, i16* %matrix_o_102_V, i16* %matrix_o_103_V, i16* %matrix_o_104_V, i16* %matrix_o_105_V, i16* %matrix_o_106_V, i16* %matrix_o_107_V, i16* %matrix_o_108_V, i16* %matrix_o_109_V, i16* %matrix_o_110_V, i16* %matrix_o_111_V, i16* %matrix_o_112_V, i16* %matrix_o_113_V, i16* %matrix_o_114_V, i16* %matrix_o_115_V, i16* %matrix_o_116_V, i16* %matrix_o_117_V, i16* %matrix_o_118_V, i16* %matrix_o_119_V, i16* %matrix_o_120_V, i16* %matrix_o_121_V, i16* %matrix_o_122_V, i16* %matrix_o_123_V, i16* %matrix_o_124_V, i16* %matrix_o_125_V, i16* %matrix_o_126_V, i16* %matrix_o_127_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="0">
<![CDATA[
arrayctor.loop1.preheader:795  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
