Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 15 16:19:30 2025
| Host         : acclnode01 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file full_util_placed.rpt -pb full_util_placed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 536598 | 107629 |          0 |   1303680 | 41.16 |
|   LUT as Logic             | 514043 | 101652 |          0 |   1303680 | 39.43 |
|   LUT as Memory            |  22555 |   5977 |          0 |    600960 |  3.75 |
|     LUT as Distributed RAM |   6004 |   4564 |            |           |       |
|     LUT as Shift Register  |  16551 |   1413 |            |           |       |
| CLB Registers              | 951511 | 136086 |          0 |   2607360 | 36.49 |
|   Register as Flip Flop    | 951507 | 136082 |          0 |   2607360 | 36.49 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  19316 |    946 |          0 |    162960 | 11.85 |
| F7 Muxes                   |   3542 |   1683 |          0 |    651840 |  0.54 |
| F8 Muxes                   |    455 |    446 |          0 |    325920 |  0.14 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 398    |          Yes |           - |          Set |
| 3542   |          Yes |           - |        Reset |
| 5797   |          Yes |         Set |            - |
| 941770 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 139234 |      0 |          0 |    162960 | 85.44 |
|   CLBL                                     |  73014 |      0 |            |           |       |
|   CLBM                                     |  66220 |      0 |            |           |       |
| LUT as Logic                               | 514043 | 101652 |          0 |   1303680 | 39.43 |
|   using O5 output only                     |   5088 |        |            |           |       |
|   using O6 output only                     | 310542 |        |            |           |       |
|   using O5 and O6                          | 198413 |        |            |           |       |
| LUT as Memory                              |  22555 |   5977 |          0 |    600960 |  3.75 |
|   LUT as Distributed RAM                   |   6004 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    634 |        |            |           |       |
|     using O5 and O6                        |   5370 |        |            |           |       |
|   LUT as Shift Register                    |  16551 |   1413 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |  14466 |        |            |           |       |
|     using O5 and O6                        |   2085 |        |            |           |       |
| CLB Registers                              | 951511 |      0 |          0 |   2607360 | 36.49 |
|   Register driven from within the CLB      | 378208 |        |            |           |       |
|   Register driven from outside the CLB     | 573303 |        |            |           |       |
|     LUT in front of the register is unused | 422433 |        |            |           |       |
|     LUT in front of the register is used   | 150870 |        |            |           |       |
| Unique Control Sets                        |  16565 |        |          0 |    325920 |  5.08 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  393 |     0 |          0 |      2016 | 19.49 |
|   RAMB36/FIFO*    |  390 |   193 |          0 |      2016 | 19.35 |
|     RAMB36E2 only |  390 |       |            |           |       |
|   RAMB18          |    6 |     5 |          0 |      4032 |  0.15 |
|     RAMB18E2 only |    6 |       |            |           |       |
| URAM              |  100 |     0 |          0 |       960 | 10.42 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 7271 |     4 |          0 |      9024 | 80.57 |
|   DSP48E2 only | 7271 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   62 |    32 |          0 |      1008 |  6.15 |
|   BUFGCE             |   35 |     5 |          0 |       288 | 12.15 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 | 66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 | 66.67 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 941770 |            Register |
| LUT3                 | 243667 |                 CLB |
| LUT6                 | 165884 |                 CLB |
| LUT4                 | 114848 |                 CLB |
| LUT5                 | 100572 |                 CLB |
| LUT2                 |  73587 |                 CLB |
| CARRY8               |  19316 |                 CLB |
| LUT1                 |  13898 |                 CLB |
| SRLC32E              |  13810 |                 CLB |
| RAMD32               |   9482 |                 CLB |
| DSP48E2              |   7271 |          Arithmetic |
| FDSE                 |   5797 |            Register |
| SRL16E               |   4812 |                 CLB |
| MUXF7                |   3542 |                 CLB |
| FDCE                 |   3542 |            Register |
| RAMS32               |   1324 |                 CLB |
| RAMD64E              |    528 |                 CLB |
| MUXF8                |    455 |                 CLB |
| FDPE                 |    398 |            Register |
| RAMB36E2             |    390 |            BLOCKRAM |
| URAM288              |    100 |            BLOCKRAM |
| RAMS64E              |     40 |                 CLB |
| BUFGCE               |     35 |               Clock |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| OBUF                 |      7 |                 I/O |
| INBUF                |      7 |                 I/O |
| RAMB18E2             |      6 |            BLOCKRAM |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| MMCME4_ADV           |      3 |               Clock |
| BUFGCTRL             |      2 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------------------------+------+
|                      Ref Name                      | Used |
+----------------------------------------------------+------+
| xsdbm                                              |    1 |
| ulp_xbar_3                                         |    1 |
| ulp_xbar_2                                         |    1 |
| ulp_xbar_1                                         |    1 |
| ulp_xbar_0                                         |    1 |
| ulp_ulp_ucs_0                                      |    1 |
| ulp_ulp_cmp_0                                      |    1 |
| ulp_s00_regslice_17                                |    1 |
| ulp_s00_regslice_16                                |    1 |
| ulp_s00_regslice_15                                |    1 |
| ulp_regslice_control_userpf_2                      |    1 |
| ulp_regslice_control_userpf_1                      |    1 |
| ulp_regslice_control_userpf_0                      |    1 |
| ulp_proc_sys_reset_kernel_slr2_0                   |    1 |
| ulp_proc_sys_reset_kernel_slr1_0                   |    1 |
| ulp_proc_sys_reset_kernel_slr0_0                   |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0                     |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0                     |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0                     |    1 |
| ulp_m02_regslice_0                                 |    1 |
| ulp_m01_regslice_5                                 |    1 |
| ulp_m01_regslice_4                                 |    1 |
| ulp_m01_regslice_3                                 |    1 |
| ulp_m00_regslice_5                                 |    1 |
| ulp_m00_regslice_4                                 |    1 |
| ulp_m00_regslice_3                                 |    1 |
| ulp_kernel_outerloop_0_3_0                         |    1 |
| ulp_kernel_outerloop_0_2_0                         |    1 |
| ulp_kernel_outerloop_0_1_0                         |    1 |
| ulp_ii_level0_wire_0                               |    1 |
| ulp_hmss_0_0                                       |    1 |
| ulp_datamover_outerloop_0_1_0                      |    1 |
| ulp_buffer_kernel_outerloop_0_3_arg1_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_2_arg1_axis_out_0    |    1 |
| ulp_buffer_kernel_outerloop_0_1_arg1_axis_out_0    |    1 |
| ulp_buffer_datamover_outerloop_0_1_arg0_axis_out_0 |    1 |
| ulp_axi_vip_data_0                                 |    1 |
| ulp_axi_vip_ctrl_userpf_2                          |    1 |
| ulp_axi_vip_ctrl_userpf_1                          |    1 |
| ulp_axi_vip_ctrl_userpf_0                          |    1 |
| ulp_axi_gpio_null_2                                |    1 |
| ulp_axi_gpio_null_1                                |    1 |
| ulp_axi_gpio_null_0                                |    1 |
| ulp_auto_cc_6                                      |    1 |
| ulp_auto_cc_5                                      |    1 |
| ulp_auto_cc_4                                      |    1 |
| ulp_auto_cc_3                                      |    1 |
| ulp_auto_cc_2                                      |    1 |
| ulp_auto_cc_1                                      |    1 |
| ulp_auto_cc_0                                      |    1 |
| ulp                                                |    1 |
| level0_ii_level0_pipe_0                            |    1 |
| blp_wrapper                                        |    1 |
| bd_85ad_vip_S02_0                                  |    1 |
| bd_85ad_vip_S01_0                                  |    1 |
| bd_85ad_vip_S00_0                                  |    1 |
| bd_85ad_slice2_1_0                                 |    1 |
| bd_85ad_slice1_0_0                                 |    1 |
| bd_85ad_slice0_2_0                                 |    1 |
| bd_85ad_interconnect2_1_0                          |    1 |
| bd_85ad_interconnect1_0_0                          |    1 |
| bd_85ad_interconnect0_2_0                          |    1 |
| bd_85ad_init_reduce_0                              |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0                      |    1 |
| bd_85ad_hbm_inst_0                                 |    1 |
| bd_85ad_axi_apb_bridge_inst_0                      |    1 |
| bd_7cf0_bsip_0                                     |    1 |
| bd_7cf0_bs_switch_1_0                              |    1 |
| bd_7cf0_axi_jtag_0                                 |    1 |
| bd_58f6_xsdbm_0                                    |    1 |
| bd_58f6_lut_buffer_0                               |    1 |
| bd_22c0_xbar_1                                     |    1 |
| bd_22c0_xbar_0                                     |    1 |
| bd_22c0_psreset_kernel_01_0                        |    1 |
| bd_22c0_psreset_kernel_00_0                        |    1 |
| bd_22c0_psreset_hbm_0                              |    1 |
| bd_22c0_psreset_aclk_freerun_0                     |    1 |
| bd_22c0_gpio_ucs_control_status_0                  |    1 |
| bd_22c0_gpio_gapping_demand_0                      |    1 |
| bd_22c0_gapping_demand_update_0                    |    1 |
| bd_22c0_gapping_demand_toggle_0                    |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0         |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0         |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0               |    1 |
| bd_22c0_frequency_counter_aclk_0                   |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0               |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0               |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0          |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0          |    1 |
| bd_22c0_fanout_aresetn_hbm_0                       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0               |    1 |
| bd_22c0_clock_throttling_avg_0                     |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0          |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0          |    1 |
| bd_22c0_clock_shutdown_latch_0                     |    1 |
| bd_22c0_clkwiz_hbm_0                               |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0                    |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0                    |    1 |
| bd_22c0_clk_hbm_adapt_0                            |    1 |
| bd_22c0_build_info_0                               |    1 |
| bd_22c0_auto_cc_0                                  |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0                |    1 |
| bd_22c0_aclk_kernel_01_adapt_0                     |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0                |    1 |
| bd_22c0_aclk_kernel_00_adapt_0                     |    1 |
| bd_097b_user_debug_hub_0                           |    1 |
| bd_097b_user_debug_bridge_0                        |    1 |
| bd_097b_build_info_0                               |    1 |
+----------------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5710 |       |     23040 | 24.78 |
|   SLR1 -> SLR2                   |  2890 |       |           | 12.54 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2820 |       |           | 12.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  8972 |       |     23040 | 38.94 |
|   SLR0 -> SLR1                   |  4131 |       |           | 17.93 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4841 |       |           | 21.01 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 14682 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2671 |  149 |
| SLR1      | 2822 |    0 | 4692 |
| SLR0      |   68 | 4063 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  46970 |  47582 |  44682 |  85.46 |  88.11 |  82.74 |
|   CLBL                     |  24339 |  25043 |  23632 |  83.13 |  85.53 |  80.71 |
|   CLBM                     |  22631 |  22539 |  21050 |  88.13 |  91.18 |  85.15 |
| CLB LUTs                   | 173026 | 201632 | 161940 |  39.35 |  46.67 |  37.49 |
|   LUT as Logic             | 165636 | 192004 | 156403 |  37.67 |  44.45 |  36.20 |
|     using O5 output only   |   2032 |   1714 |   1342 |   0.46 |   0.40 |   0.31 |
|     using O6 output only   | 100562 | 117231 |  92749 |  22.87 |  27.14 |  21.47 |
|     using O5 and O6        |  63042 |  73059 |  62312 |  14.34 |  16.91 |  14.42 |
|   LUT as Memory            |   7390 |   9628 |   5537 |   3.60 |   4.87 |   2.80 |
|     LUT as Distributed RAM |   1478 |   3706 |    820 |   0.72 |   1.87 |   0.41 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    244 |    386 |      4 |   0.12 |   0.20 |  <0.01 |
|       using O5 and O6      |   1234 |   3320 |    816 |   0.60 |   1.68 |   0.41 |
|     LUT as Shift Register  |   5912 |   5922 |   4717 |   2.88 |   2.99 |   2.39 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   4797 |   5389 |   4280 |   2.33 |   2.73 |   2.16 |
|       using O5 and O6      |   1115 |    533 |    437 |   0.54 |   0.27 |   0.22 |
| CLB Registers              | 318806 | 340466 | 292239 |  36.25 |  39.41 |  33.82 |
| CARRY8                     |   6413 |   6760 |   6143 |  11.67 |  12.52 |  11.38 |
| F7 Muxes                   |   1227 |   1874 |    441 |   0.56 |   0.87 |   0.20 |
| F8 Muxes                   |    133 |    321 |      1 |   0.12 |   0.30 |  <0.01 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  125.5 |  157.5 |    110 |  18.68 |  23.44 |  16.37 |
|   RAMB36/FIFO              |    124 |    156 |    110 |  18.45 |  23.21 |  16.37 |
|   RAMB18                   |      3 |      3 |      0 |   0.22 |   0.22 |   0.00 |
| URAM                       |     28 |     44 |     28 |   8.75 |  13.75 |   8.75 |
| DSPs                       |   2422 |   2423 |   2426 |  84.10 |  78.87 |  78.97 |
| Unique Control Sets        |   5471 |   6686 |   4476 |   4.98 |   6.19 |   4.14 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


