// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new_1::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new_1::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_1 = "1";
const sc_lv<20> Conv1DMac_new_1::ap_const_lv20_0 = "00000000000000000000";
const sc_lv<14> Conv1DMac_new_1::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new_1::ap_const_lv6_0 = "000000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_0 = "00000000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_0 = "0000000";
const sc_lv<20> Conv1DMac_new_1::ap_const_lv20_80000 = "10000000000000000000";
const sc_lv<20> Conv1DMac_new_1::ap_const_lv20_1 = "1";
const sc_lv<14> Conv1DMac_new_1::ap_const_lv14_1000 = "1000000000000";
const sc_lv<12> Conv1DMac_new_1::ap_const_lv12_0 = "000000000000";
const sc_lv<5> Conv1DMac_new_1::ap_const_lv5_0 = "00000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_80 = "10000000";
const sc_lv<6> Conv1DMac_new_1::ap_const_lv6_1 = "1";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_7F = "1111111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1 = "1";
const sc_lv<14> Conv1DMac_new_1::ap_const_lv14_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FF = "11111111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_2 = "10";

Conv1DMac_new_1::Conv1DMac_new_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights10_m_weights_3_U = new Conv1DMac_new_1_wQgW("weights10_m_weights_3_U");
    weights10_m_weights_3_U->clk(ap_clk);
    weights10_m_weights_3_U->reset(ap_rst);
    weights10_m_weights_3_U->address0(weights10_m_weights_3_address0);
    weights10_m_weights_3_U->ce0(weights10_m_weights_3_ce0);
    weights10_m_weights_3_U->q0(weights10_m_weights_3_q0);
    weights10_m_weights_2_U = new Conv1DMac_new_1_wRg6("weights10_m_weights_2_U");
    weights10_m_weights_2_U->clk(ap_clk);
    weights10_m_weights_2_U->reset(ap_rst);
    weights10_m_weights_2_U->address0(weights10_m_weights_2_address0);
    weights10_m_weights_2_U->ce0(weights10_m_weights_2_ce0);
    weights10_m_weights_2_U->q0(weights10_m_weights_2_q0);
    weights10_m_weights_1_U = new Conv1DMac_new_1_wShg("weights10_m_weights_1_U");
    weights10_m_weights_1_U->clk(ap_clk);
    weights10_m_weights_1_U->reset(ap_rst);
    weights10_m_weights_1_U->address0(weights10_m_weights_1_address0);
    weights10_m_weights_1_U->ce0(weights10_m_weights_1_ce0);
    weights10_m_weights_1_U->q0(weights10_m_weights_1_q0);
    weights10_m_weights_s_U = new Conv1DMac_new_1_wThq("weights10_m_weights_s_U");
    weights10_m_weights_s_U->clk(ap_clk);
    weights10_m_weights_s_U->reset(ap_rst);
    weights10_m_weights_s_U->address0(weights10_m_weights_s_address0);
    weights10_m_weights_s_U->ce0(weights10_m_weights_s_ce0);
    weights10_m_weights_s_U->q0(weights10_m_weights_s_q0);
    computeS2_mux_325yd2_x_x_x_x_U111 = new computeS2_mux_325yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_x_x_U111");
    computeS2_mux_325yd2_x_x_x_x_U111->din0(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din1(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U111->din2(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din3(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din4(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din5(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U111->din6(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din7(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din8(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din9(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din10(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din11(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din12(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din13(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din14(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din15(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din16(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din17(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din18(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din19(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din20(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din21(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din22(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din23(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U111->din24(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din25(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din26(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U111->din27(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din28(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din29(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din30(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din31(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U111->din32(nm_t_mid2_reg_1180_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_x_x_U111->dout(tmp_123_fu_834_p34);
    computeS2_mux_325yd2_x_x_x_x_U112 = new computeS2_mux_325yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_x_x_U112");
    computeS2_mux_325yd2_x_x_x_x_U112->din0(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din1(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din2(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din3(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U112->din4(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U112->din5(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din6(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U112->din7(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din8(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din9(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din10(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din11(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din12(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din13(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din14(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din15(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din16(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din17(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din18(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din19(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din20(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din21(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din22(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din23(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din24(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U112->din25(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din26(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din27(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din28(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din29(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din30(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din31(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U112->din32(nm_t_mid2_reg_1180_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_x_x_U112->dout(tmp_124_fu_909_p34);
    computeS2_mux_325yd2_x_x_x_x_U113 = new computeS2_mux_325yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_x_x_U113");
    computeS2_mux_325yd2_x_x_x_x_U113->din0(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din1(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din2(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din3(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din4(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din5(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din6(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din7(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U113->din8(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din9(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din10(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din11(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din12(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U113->din13(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din14(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din15(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din16(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din17(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din18(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din19(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din20(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din21(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din22(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din23(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din24(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din25(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din26(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din27(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din28(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din29(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din30(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din31(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U113->din32(nm_t_mid2_reg_1180_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_x_x_U113->dout(tmp_125_fu_984_p34);
    computeS2_mux_325yd2_x_x_x_x_U114 = new computeS2_mux_325yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>("computeS2_mux_325yd2_x_x_x_x_U114");
    computeS2_mux_325yd2_x_x_x_x_U114->din0(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din1(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din2(ap_var_for_const1);
    computeS2_mux_325yd2_x_x_x_x_U114->din3(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din4(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din5(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din6(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din7(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din8(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din9(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din10(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din11(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din12(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din13(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din14(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U114->din15(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din16(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din17(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din18(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U114->din19(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din20(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din21(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din22(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din23(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U114->din24(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din25(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U114->din26(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din27(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din28(ap_var_for_const2);
    computeS2_mux_325yd2_x_x_x_x_U114->din29(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din30(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din31(ap_var_for_const0);
    computeS2_mux_325yd2_x_x_x_x_U114->din32(nm_t_mid2_reg_1180_pp0_iter2_reg);
    computeS2_mux_325yd2_x_x_x_x_U114->dout(tmp_126_fu_1059_p34);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_100_reg_1198_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_100_reg_1198_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_100_reg_1198_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_100_reg_1198_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten6_fu_283_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten6_fu_283_p2);
    sensitive << ( indvar_flatten6_reg_207 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_295_p2);
    sensitive << ( indvar_flatten_reg_218 );
    sensitive << ( exitcond_flatten6_fu_283_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next6_fu_289_p2);
    sensitive << ( indvar_flatten6_reg_207 );

    SC_METHOD(thread_indvar_flatten_next_fu_427_p3);
    sensitive << ( exitcond_flatten_fu_295_p2 );
    sensitive << ( indvar_flatten_op_fu_421_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_421_p2);
    sensitive << ( indvar_flatten_reg_218 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_752_p2);
    sensitive << ( tmp_101_reg_1232 );
    sensitive << ( tmp1_fu_746_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_771_p2);
    sensitive << ( tmp_108_reg_1247 );
    sensitive << ( tmp2_fu_765_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_790_p2);
    sensitive << ( tmp_113_reg_1262 );
    sensitive << ( tmp3_fu_784_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_809_p2);
    sensitive << ( tmp_118_reg_1277 );
    sensitive << ( tmp4_fu_803_p2 );

    SC_METHOD(thread_nm_2_fu_343_p2);
    sensitive << ( nm_mid_fu_301_p3 );

    SC_METHOD(thread_nm_mid2_fu_391_p3);
    sensitive << ( nm_mid_fu_301_p3 );
    sensitive << ( tmp_97_mid_fu_337_p2 );
    sensitive << ( nm_2_fu_343_p2 );

    SC_METHOD(thread_nm_mid_fu_301_p3);
    sensitive << ( nm_reg_229 );
    sensitive << ( exitcond_flatten_fu_295_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_383_p3);
    sensitive << ( tmp_97_mid_fu_337_p2 );
    sensitive << ( tmp_352_fu_363_p1 );
    sensitive << ( nm_t_mid_fu_317_p3 );

    SC_METHOD(thread_nm_t_mid_fu_317_p3);
    sensitive << ( tmp_fu_271_p1 );
    sensitive << ( exitcond_flatten_fu_295_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_325_p2);
    sensitive << ( exitcond_flatten_fu_295_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_100_reg_1198_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_100_reg_1198_pp0_iter3_reg );
    sensitive << ( p_Val2_s_reg_1292 );
    sensitive << ( p_Val2_22_1_reg_1297 );
    sensitive << ( p_Val2_22_2_reg_1302 );
    sensitive << ( p_Val2_22_3_reg_1307 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_100_reg_1198_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_fu_442_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_p_Val2_1_fu_520_p0);
    sensitive << ( weights10_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_520_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_442_p1 );

    SC_METHOD(thread_p_Val2_1_fu_520_p2);
    sensitive << ( p_Val2_1_fu_520_p0 );
    sensitive << ( p_Val2_1_fu_520_p1 );

    SC_METHOD(thread_p_Val2_22_1_fu_978_p2);
    sensitive << ( macRegisters_1_V_fu_771_p2 );
    sensitive << ( tmp_124_fu_909_p34 );

    SC_METHOD(thread_p_Val2_22_2_fu_1053_p2);
    sensitive << ( macRegisters_2_V_fu_790_p2 );
    sensitive << ( tmp_125_fu_984_p34 );

    SC_METHOD(thread_p_Val2_22_3_fu_1128_p2);
    sensitive << ( macRegisters_3_V_fu_809_p2 );
    sensitive << ( tmp_126_fu_1059_p34 );

    SC_METHOD(thread_p_Val2_2_fu_590_p0);
    sensitive << ( weights10_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_590_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_442_p1 );

    SC_METHOD(thread_p_Val2_2_fu_590_p2);
    sensitive << ( p_Val2_2_fu_590_p0 );
    sensitive << ( p_Val2_2_fu_590_p1 );

    SC_METHOD(thread_p_Val2_3_fu_660_p0);
    sensitive << ( weights10_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_660_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_442_p1 );

    SC_METHOD(thread_p_Val2_3_fu_660_p2);
    sensitive << ( p_Val2_3_fu_660_p0 );
    sensitive << ( p_Val2_3_fu_660_p1 );

    SC_METHOD(thread_p_Val2_s_133_fu_450_p0);
    sensitive << ( weights10_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_133_fu_450_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_442_p1 );

    SC_METHOD(thread_p_Val2_s_133_fu_450_p2);
    sensitive << ( p_Val2_s_133_fu_450_p0 );
    sensitive << ( p_Val2_s_133_fu_450_p1 );

    SC_METHOD(thread_p_Val2_s_fu_903_p2);
    sensitive << ( macRegisters_0_V_fu_752_p2 );
    sensitive << ( tmp_123_fu_834_p34 );

    SC_METHOD(thread_qb_assign_2_1_fu_757_p2);
    sensitive << ( tmp_357_reg_1252 );
    sensitive << ( tmp_227_1_reg_1257 );

    SC_METHOD(thread_qb_assign_2_2_fu_776_p2);
    sensitive << ( tmp_360_reg_1267 );
    sensitive << ( tmp_227_2_reg_1272 );

    SC_METHOD(thread_qb_assign_2_3_fu_795_p2);
    sensitive << ( tmp_363_reg_1282 );
    sensitive << ( tmp_227_3_reg_1287 );

    SC_METHOD(thread_qb_assign_2_fu_738_p2);
    sensitive << ( tmp_354_reg_1237 );
    sensitive << ( tmp_106_reg_1242 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_2_fu_415_p2);
    sensitive << ( sf_mid2_fu_355_p3 );

    SC_METHOD(thread_sf_cast1_fu_399_p1);
    sensitive << ( sf_mid2_fu_355_p3 );

    SC_METHOD(thread_sf_mid2_fu_355_p3);
    sensitive << ( sf_reg_240 );
    sensitive << ( tmp_276_fu_349_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_746_p2);
    sensitive << ( macRegisters_0_V_4_fu_126 );
    sensitive << ( tmp_107_fu_742_p1 );

    SC_METHOD(thread_tmp2_fu_765_p2);
    sensitive << ( macRegisters_1_V_4_fu_130 );
    sensitive << ( tmp_228_1_fu_761_p1 );

    SC_METHOD(thread_tmp3_fu_784_p2);
    sensitive << ( macRegisters_2_V_4_fu_134 );
    sensitive << ( tmp_228_2_fu_780_p1 );

    SC_METHOD(thread_tmp4_fu_803_p2);
    sensitive << ( macRegisters_3_V_4_fu_138 );
    sensitive << ( tmp_228_3_fu_799_p1 );

    SC_METHOD(thread_tmp_100_fu_409_p2);
    sensitive << ( exitcond_flatten6_fu_283_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_355_p3 );

    SC_METHOD(thread_tmp_103_fu_486_p2);
    sensitive << ( tmp_355_fu_482_p1 );
    sensitive << ( tmp_353_fu_456_p3 );

    SC_METHOD(thread_tmp_104_fu_492_p4);
    sensitive << ( p_Val2_s_133_fu_450_p2 );

    SC_METHOD(thread_tmp_105_fu_502_p3);
    sensitive << ( tmp_104_fu_492_p4 );
    sensitive << ( tmp_103_fu_486_p2 );

    SC_METHOD(thread_tmp_106_fu_510_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_105_fu_502_p3 );

    SC_METHOD(thread_tmp_107_fu_742_p1);
    sensitive << ( qb_assign_2_fu_738_p2 );

    SC_METHOD(thread_tmp_110_fu_556_p2);
    sensitive << ( tmp_358_fu_552_p1 );
    sensitive << ( tmp_356_fu_526_p3 );

    SC_METHOD(thread_tmp_111_fu_562_p4);
    sensitive << ( p_Val2_1_fu_520_p2 );

    SC_METHOD(thread_tmp_112_fu_572_p3);
    sensitive << ( tmp_111_fu_562_p4 );
    sensitive << ( tmp_110_fu_556_p2 );

    SC_METHOD(thread_tmp_115_fu_626_p2);
    sensitive << ( tmp_361_fu_622_p1 );
    sensitive << ( tmp_359_fu_596_p3 );

    SC_METHOD(thread_tmp_116_fu_632_p4);
    sensitive << ( p_Val2_2_fu_590_p2 );

    SC_METHOD(thread_tmp_117_fu_642_p3);
    sensitive << ( tmp_116_fu_632_p4 );
    sensitive << ( tmp_115_fu_626_p2 );

    SC_METHOD(thread_tmp_120_fu_696_p2);
    sensitive << ( tmp_364_fu_692_p1 );
    sensitive << ( tmp_362_fu_666_p3 );

    SC_METHOD(thread_tmp_121_fu_702_p4);
    sensitive << ( p_Val2_3_fu_660_p2 );

    SC_METHOD(thread_tmp_122_fu_712_p3);
    sensitive << ( tmp_121_fu_702_p4 );
    sensitive << ( tmp_120_fu_696_p2 );

    SC_METHOD(thread_tmp_227_1_fu_580_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_112_fu_572_p3 );

    SC_METHOD(thread_tmp_227_2_fu_650_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_117_fu_642_p3 );

    SC_METHOD(thread_tmp_227_3_fu_720_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1171_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_122_fu_712_p3 );

    SC_METHOD(thread_tmp_228_1_fu_761_p1);
    sensitive << ( qb_assign_2_1_fu_757_p2 );

    SC_METHOD(thread_tmp_228_2_fu_780_p1);
    sensitive << ( qb_assign_2_2_fu_776_p2 );

    SC_METHOD(thread_tmp_228_3_fu_799_p1);
    sensitive << ( qb_assign_2_3_fu_795_p2 );

    SC_METHOD(thread_tmp_276_fu_349_p2);
    sensitive << ( exitcond_flatten_fu_295_p2 );
    sensitive << ( tmp_97_mid_fu_337_p2 );

    SC_METHOD(thread_tmp_352_fu_363_p1);
    sensitive << ( nm_2_fu_343_p2 );

    SC_METHOD(thread_tmp_353_fu_456_p3);
    sensitive << ( p_Val2_s_133_fu_450_p2 );

    SC_METHOD(thread_tmp_355_fu_482_p1);
    sensitive << ( p_Val2_s_133_fu_450_p2 );

    SC_METHOD(thread_tmp_356_fu_526_p3);
    sensitive << ( p_Val2_1_fu_520_p2 );

    SC_METHOD(thread_tmp_358_fu_552_p1);
    sensitive << ( p_Val2_1_fu_520_p2 );

    SC_METHOD(thread_tmp_359_fu_596_p3);
    sensitive << ( p_Val2_2_fu_590_p2 );

    SC_METHOD(thread_tmp_361_fu_622_p1);
    sensitive << ( p_Val2_2_fu_590_p2 );

    SC_METHOD(thread_tmp_362_fu_666_p3);
    sensitive << ( p_Val2_3_fu_660_p2 );

    SC_METHOD(thread_tmp_364_fu_692_p1);
    sensitive << ( p_Val2_3_fu_660_p2 );

    SC_METHOD(thread_tmp_54_fu_331_p2);
    sensitive << ( sf_reg_240 );
    sensitive << ( exitcond_flatten6_fu_283_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_96_fu_275_p3);
    sensitive << ( tmp_fu_271_p1 );

    SC_METHOD(thread_tmp_96_mid1_fu_367_p3);
    sensitive << ( tmp_352_fu_363_p1 );

    SC_METHOD(thread_tmp_96_mid2_fu_375_p3);
    sensitive << ( tmp_97_mid_fu_337_p2 );
    sensitive << ( tmp_96_mid1_fu_367_p3 );
    sensitive << ( tmp_96_mid_fu_309_p3 );

    SC_METHOD(thread_tmp_96_mid_fu_309_p3);
    sensitive << ( exitcond_flatten_fu_295_p2 );
    sensitive << ( tmp_96_fu_275_p3 );

    SC_METHOD(thread_tmp_97_mid_fu_337_p2);
    sensitive << ( tmp_54_fu_331_p2 );
    sensitive << ( not_exitcond_flatten_fu_325_p2 );

    SC_METHOD(thread_tmp_98_fu_403_p2);
    sensitive << ( sf_cast1_fu_399_p1 );
    sensitive << ( tmp_96_mid2_fu_375_p3 );

    SC_METHOD(thread_tmp_99_fu_435_p1);
    sensitive << ( tmp_98_reg_1193 );

    SC_METHOD(thread_tmp_fu_271_p1);
    sensitive << ( nm_reg_229 );

    SC_METHOD(thread_weights10_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_99_fu_435_p1 );

    SC_METHOD(thread_weights10_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights10_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_99_fu_435_p1 );

    SC_METHOD(thread_weights10_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights10_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_99_fu_435_p1 );

    SC_METHOD(thread_weights10_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights10_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_99_fu_435_p1 );

    SC_METHOD(thread_weights10_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten6_fu_283_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights10_m_weights_3_address0, "weights10_m_weights_3_address0");
    sc_trace(mVcdFile, weights10_m_weights_3_ce0, "weights10_m_weights_3_ce0");
    sc_trace(mVcdFile, weights10_m_weights_3_q0, "weights10_m_weights_3_q0");
    sc_trace(mVcdFile, weights10_m_weights_2_address0, "weights10_m_weights_2_address0");
    sc_trace(mVcdFile, weights10_m_weights_2_ce0, "weights10_m_weights_2_ce0");
    sc_trace(mVcdFile, weights10_m_weights_2_q0, "weights10_m_weights_2_q0");
    sc_trace(mVcdFile, weights10_m_weights_1_address0, "weights10_m_weights_1_address0");
    sc_trace(mVcdFile, weights10_m_weights_1_ce0, "weights10_m_weights_1_ce0");
    sc_trace(mVcdFile, weights10_m_weights_1_q0, "weights10_m_weights_1_q0");
    sc_trace(mVcdFile, weights10_m_weights_s_address0, "weights10_m_weights_s_address0");
    sc_trace(mVcdFile, weights10_m_weights_s_ce0, "weights10_m_weights_s_ce0");
    sc_trace(mVcdFile, weights10_m_weights_s_q0, "weights10_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten6_reg_1171, "exitcond_flatten6_reg_1171");
    sc_trace(mVcdFile, exitcond_flatten6_reg_1171_pp0_iter1_reg, "exitcond_flatten6_reg_1171_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_100_reg_1198, "tmp_100_reg_1198");
    sc_trace(mVcdFile, tmp_100_reg_1198_pp0_iter3_reg, "tmp_100_reg_1198_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten6_reg_207, "indvar_flatten6_reg_207");
    sc_trace(mVcdFile, indvar_flatten_reg_218, "indvar_flatten_reg_218");
    sc_trace(mVcdFile, nm_reg_229, "nm_reg_229");
    sc_trace(mVcdFile, sf_reg_240, "sf_reg_240");
    sc_trace(mVcdFile, exitcond_flatten6_fu_283_p2, "exitcond_flatten6_fu_283_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next6_fu_289_p2, "indvar_flatten_next6_fu_289_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_383_p3, "nm_t_mid2_fu_383_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1180, "nm_t_mid2_reg_1180");
    sc_trace(mVcdFile, nm_t_mid2_reg_1180_pp0_iter1_reg, "nm_t_mid2_reg_1180_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1180_pp0_iter2_reg, "nm_t_mid2_reg_1180_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_391_p3, "nm_mid2_fu_391_p3");
    sc_trace(mVcdFile, tmp_98_fu_403_p2, "tmp_98_fu_403_p2");
    sc_trace(mVcdFile, tmp_98_reg_1193, "tmp_98_reg_1193");
    sc_trace(mVcdFile, tmp_100_fu_409_p2, "tmp_100_fu_409_p2");
    sc_trace(mVcdFile, tmp_100_reg_1198_pp0_iter1_reg, "tmp_100_reg_1198_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_100_reg_1198_pp0_iter2_reg, "tmp_100_reg_1198_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_2_fu_415_p2, "sf_2_fu_415_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_427_p3, "indvar_flatten_next_fu_427_p3");
    sc_trace(mVcdFile, tmp_101_reg_1232, "tmp_101_reg_1232");
    sc_trace(mVcdFile, tmp_354_reg_1237, "tmp_354_reg_1237");
    sc_trace(mVcdFile, tmp_106_fu_510_p2, "tmp_106_fu_510_p2");
    sc_trace(mVcdFile, tmp_106_reg_1242, "tmp_106_reg_1242");
    sc_trace(mVcdFile, tmp_108_reg_1247, "tmp_108_reg_1247");
    sc_trace(mVcdFile, tmp_357_reg_1252, "tmp_357_reg_1252");
    sc_trace(mVcdFile, tmp_227_1_fu_580_p2, "tmp_227_1_fu_580_p2");
    sc_trace(mVcdFile, tmp_227_1_reg_1257, "tmp_227_1_reg_1257");
    sc_trace(mVcdFile, tmp_113_reg_1262, "tmp_113_reg_1262");
    sc_trace(mVcdFile, tmp_360_reg_1267, "tmp_360_reg_1267");
    sc_trace(mVcdFile, tmp_227_2_fu_650_p2, "tmp_227_2_fu_650_p2");
    sc_trace(mVcdFile, tmp_227_2_reg_1272, "tmp_227_2_reg_1272");
    sc_trace(mVcdFile, tmp_118_reg_1277, "tmp_118_reg_1277");
    sc_trace(mVcdFile, tmp_363_reg_1282, "tmp_363_reg_1282");
    sc_trace(mVcdFile, tmp_227_3_fu_720_p2, "tmp_227_3_fu_720_p2");
    sc_trace(mVcdFile, tmp_227_3_reg_1287, "tmp_227_3_reg_1287");
    sc_trace(mVcdFile, p_Val2_s_fu_903_p2, "p_Val2_s_fu_903_p2");
    sc_trace(mVcdFile, p_Val2_s_reg_1292, "p_Val2_s_reg_1292");
    sc_trace(mVcdFile, p_Val2_22_1_fu_978_p2, "p_Val2_22_1_fu_978_p2");
    sc_trace(mVcdFile, p_Val2_22_1_reg_1297, "p_Val2_22_1_reg_1297");
    sc_trace(mVcdFile, p_Val2_22_2_fu_1053_p2, "p_Val2_22_2_fu_1053_p2");
    sc_trace(mVcdFile, p_Val2_22_2_reg_1302, "p_Val2_22_2_reg_1302");
    sc_trace(mVcdFile, p_Val2_22_3_fu_1128_p2, "p_Val2_22_3_fu_1128_p2");
    sc_trace(mVcdFile, p_Val2_22_3_reg_1307, "p_Val2_22_3_reg_1307");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_99_fu_435_p1, "tmp_99_fu_435_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_4_fu_126, "macRegisters_0_V_4_fu_126");
    sc_trace(mVcdFile, macRegisters_0_V_fu_752_p2, "macRegisters_0_V_fu_752_p2");
    sc_trace(mVcdFile, macRegisters_1_V_4_fu_130, "macRegisters_1_V_4_fu_130");
    sc_trace(mVcdFile, macRegisters_1_V_fu_771_p2, "macRegisters_1_V_fu_771_p2");
    sc_trace(mVcdFile, macRegisters_2_V_4_fu_134, "macRegisters_2_V_4_fu_134");
    sc_trace(mVcdFile, macRegisters_2_V_fu_790_p2, "macRegisters_2_V_fu_790_p2");
    sc_trace(mVcdFile, macRegisters_3_V_4_fu_138, "macRegisters_3_V_4_fu_138");
    sc_trace(mVcdFile, macRegisters_3_V_fu_809_p2, "macRegisters_3_V_fu_809_p2");
    sc_trace(mVcdFile, tmp_fu_271_p1, "tmp_fu_271_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_295_p2, "exitcond_flatten_fu_295_p2");
    sc_trace(mVcdFile, tmp_96_fu_275_p3, "tmp_96_fu_275_p3");
    sc_trace(mVcdFile, tmp_54_fu_331_p2, "tmp_54_fu_331_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_325_p2, "not_exitcond_flatten_fu_325_p2");
    sc_trace(mVcdFile, nm_mid_fu_301_p3, "nm_mid_fu_301_p3");
    sc_trace(mVcdFile, tmp_97_mid_fu_337_p2, "tmp_97_mid_fu_337_p2");
    sc_trace(mVcdFile, tmp_276_fu_349_p2, "tmp_276_fu_349_p2");
    sc_trace(mVcdFile, nm_2_fu_343_p2, "nm_2_fu_343_p2");
    sc_trace(mVcdFile, tmp_352_fu_363_p1, "tmp_352_fu_363_p1");
    sc_trace(mVcdFile, tmp_96_mid1_fu_367_p3, "tmp_96_mid1_fu_367_p3");
    sc_trace(mVcdFile, tmp_96_mid_fu_309_p3, "tmp_96_mid_fu_309_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_317_p3, "nm_t_mid_fu_317_p3");
    sc_trace(mVcdFile, sf_mid2_fu_355_p3, "sf_mid2_fu_355_p3");
    sc_trace(mVcdFile, sf_cast1_fu_399_p1, "sf_cast1_fu_399_p1");
    sc_trace(mVcdFile, tmp_96_mid2_fu_375_p3, "tmp_96_mid2_fu_375_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_421_p2, "indvar_flatten_op_fu_421_p2");
    sc_trace(mVcdFile, p_Val2_s_133_fu_450_p0, "p_Val2_s_133_fu_450_p0");
    sc_trace(mVcdFile, p_Val2_s_133_fu_450_p1, "p_Val2_s_133_fu_450_p1");
    sc_trace(mVcdFile, p_08_cast_fu_442_p1, "p_08_cast_fu_442_p1");
    sc_trace(mVcdFile, p_Val2_s_133_fu_450_p2, "p_Val2_s_133_fu_450_p2");
    sc_trace(mVcdFile, tmp_355_fu_482_p1, "tmp_355_fu_482_p1");
    sc_trace(mVcdFile, tmp_353_fu_456_p3, "tmp_353_fu_456_p3");
    sc_trace(mVcdFile, tmp_104_fu_492_p4, "tmp_104_fu_492_p4");
    sc_trace(mVcdFile, tmp_103_fu_486_p2, "tmp_103_fu_486_p2");
    sc_trace(mVcdFile, tmp_105_fu_502_p3, "tmp_105_fu_502_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_520_p0, "p_Val2_1_fu_520_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_520_p1, "p_Val2_1_fu_520_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_520_p2, "p_Val2_1_fu_520_p2");
    sc_trace(mVcdFile, tmp_358_fu_552_p1, "tmp_358_fu_552_p1");
    sc_trace(mVcdFile, tmp_356_fu_526_p3, "tmp_356_fu_526_p3");
    sc_trace(mVcdFile, tmp_111_fu_562_p4, "tmp_111_fu_562_p4");
    sc_trace(mVcdFile, tmp_110_fu_556_p2, "tmp_110_fu_556_p2");
    sc_trace(mVcdFile, tmp_112_fu_572_p3, "tmp_112_fu_572_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_590_p0, "p_Val2_2_fu_590_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_590_p1, "p_Val2_2_fu_590_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_590_p2, "p_Val2_2_fu_590_p2");
    sc_trace(mVcdFile, tmp_361_fu_622_p1, "tmp_361_fu_622_p1");
    sc_trace(mVcdFile, tmp_359_fu_596_p3, "tmp_359_fu_596_p3");
    sc_trace(mVcdFile, tmp_116_fu_632_p4, "tmp_116_fu_632_p4");
    sc_trace(mVcdFile, tmp_115_fu_626_p2, "tmp_115_fu_626_p2");
    sc_trace(mVcdFile, tmp_117_fu_642_p3, "tmp_117_fu_642_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_660_p0, "p_Val2_3_fu_660_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_660_p1, "p_Val2_3_fu_660_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_660_p2, "p_Val2_3_fu_660_p2");
    sc_trace(mVcdFile, tmp_364_fu_692_p1, "tmp_364_fu_692_p1");
    sc_trace(mVcdFile, tmp_362_fu_666_p3, "tmp_362_fu_666_p3");
    sc_trace(mVcdFile, tmp_121_fu_702_p4, "tmp_121_fu_702_p4");
    sc_trace(mVcdFile, tmp_120_fu_696_p2, "tmp_120_fu_696_p2");
    sc_trace(mVcdFile, tmp_122_fu_712_p3, "tmp_122_fu_712_p3");
    sc_trace(mVcdFile, qb_assign_2_fu_738_p2, "qb_assign_2_fu_738_p2");
    sc_trace(mVcdFile, tmp_107_fu_742_p1, "tmp_107_fu_742_p1");
    sc_trace(mVcdFile, tmp1_fu_746_p2, "tmp1_fu_746_p2");
    sc_trace(mVcdFile, qb_assign_2_1_fu_757_p2, "qb_assign_2_1_fu_757_p2");
    sc_trace(mVcdFile, tmp_228_1_fu_761_p1, "tmp_228_1_fu_761_p1");
    sc_trace(mVcdFile, tmp2_fu_765_p2, "tmp2_fu_765_p2");
    sc_trace(mVcdFile, qb_assign_2_2_fu_776_p2, "qb_assign_2_2_fu_776_p2");
    sc_trace(mVcdFile, tmp_228_2_fu_780_p1, "tmp_228_2_fu_780_p1");
    sc_trace(mVcdFile, tmp3_fu_784_p2, "tmp3_fu_784_p2");
    sc_trace(mVcdFile, qb_assign_2_3_fu_795_p2, "qb_assign_2_3_fu_795_p2");
    sc_trace(mVcdFile, tmp_228_3_fu_799_p1, "tmp_228_3_fu_799_p1");
    sc_trace(mVcdFile, tmp4_fu_803_p2, "tmp4_fu_803_p2");
    sc_trace(mVcdFile, tmp_123_fu_834_p34, "tmp_123_fu_834_p34");
    sc_trace(mVcdFile, tmp_124_fu_909_p34, "tmp_124_fu_909_p34");
    sc_trace(mVcdFile, tmp_125_fu_984_p34, "tmp_125_fu_984_p34");
    sc_trace(mVcdFile, tmp_126_fu_1059_p34, "tmp_126_fu_1059_p34");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new_1::~Conv1DMac_new_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights10_m_weights_3_U;
    delete weights10_m_weights_2_U;
    delete weights10_m_weights_1_U;
    delete weights10_m_weights_s_U;
    delete computeS2_mux_325yd2_x_x_x_x_U111;
    delete computeS2_mux_325yd2_x_x_x_x_U112;
    delete computeS2_mux_325yd2_x_x_x_x_U113;
    delete computeS2_mux_325yd2_x_x_x_x_U114;
}

void Conv1DMac_new_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new_1::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_1;
}

void Conv1DMac_new_1::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_FF;
}

void Conv1DMac_new_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_283_p2.read()))) {
        indvar_flatten6_reg_207 = indvar_flatten_next6_fu_289_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten6_reg_207 = ap_const_lv20_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_283_p2.read()))) {
        indvar_flatten_reg_218 = indvar_flatten_next_fu_427_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_218 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1198_pp0_iter2_reg.read()))) {
        macRegisters_0_V_4_fu_126 = macRegisters_0_V_fu_752_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_100_reg_1198_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_4_fu_126 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1198_pp0_iter2_reg.read()))) {
        macRegisters_1_V_4_fu_130 = macRegisters_1_V_fu_771_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_100_reg_1198_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_4_fu_130 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1198_pp0_iter2_reg.read()))) {
        macRegisters_2_V_4_fu_134 = macRegisters_2_V_fu_790_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_100_reg_1198_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_4_fu_134 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_100_reg_1198_pp0_iter2_reg.read()))) {
        macRegisters_3_V_4_fu_138 = macRegisters_3_V_fu_809_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_100_reg_1198_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_4_fu_138 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_283_p2.read()))) {
        nm_reg_229 = nm_mid2_fu_391_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_229 = ap_const_lv6_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_283_p2.read()))) {
        sf_reg_240 = sf_2_fu_415_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_240 = ap_const_lv8_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten6_reg_1171 = exitcond_flatten6_fu_283_p2.read();
        exitcond_flatten6_reg_1171_pp0_iter1_reg = exitcond_flatten6_reg_1171.read();
        nm_t_mid2_reg_1180_pp0_iter1_reg = nm_t_mid2_reg_1180.read();
        tmp_100_reg_1198_pp0_iter1_reg = tmp_100_reg_1198.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_283_p2.read()))) {
        nm_t_mid2_reg_1180 = nm_t_mid2_fu_383_p3.read();
        tmp_100_reg_1198 = tmp_100_fu_409_p2.read();
        tmp_98_reg_1193 = tmp_98_fu_403_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1180_pp0_iter2_reg = nm_t_mid2_reg_1180_pp0_iter1_reg.read();
        tmp_100_reg_1198_pp0_iter2_reg = tmp_100_reg_1198_pp0_iter1_reg.read();
        tmp_100_reg_1198_pp0_iter3_reg = tmp_100_reg_1198_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_100_reg_1198_pp0_iter2_reg.read()))) {
        p_Val2_22_1_reg_1297 = p_Val2_22_1_fu_978_p2.read();
        p_Val2_22_2_reg_1302 = p_Val2_22_2_fu_1053_p2.read();
        p_Val2_22_3_reg_1307 = p_Val2_22_3_fu_1128_p2.read();
        p_Val2_s_reg_1292 = p_Val2_s_fu_903_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten6_reg_1171_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_101_reg_1232 = p_Val2_s_133_fu_450_p2.read().range(14, 7);
        tmp_106_reg_1242 = tmp_106_fu_510_p2.read();
        tmp_108_reg_1247 = p_Val2_1_fu_520_p2.read().range(14, 7);
        tmp_113_reg_1262 = p_Val2_2_fu_590_p2.read().range(14, 7);
        tmp_118_reg_1277 = p_Val2_3_fu_660_p2.read().range(14, 7);
        tmp_227_1_reg_1257 = tmp_227_1_fu_580_p2.read();
        tmp_227_2_reg_1272 = tmp_227_2_fu_650_p2.read();
        tmp_227_3_reg_1287 = tmp_227_3_fu_720_p2.read();
        tmp_354_reg_1237 = p_Val2_s_133_fu_450_p2.read().range(6, 6);
        tmp_357_reg_1252 = p_Val2_1_fu_520_p2.read().range(6, 6);
        tmp_360_reg_1267 = p_Val2_2_fu_590_p2.read().range(6, 6);
        tmp_363_reg_1282 = p_Val2_3_fu_660_p2.read().range(6, 6);
    }
}

void Conv1DMac_new_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten6_reg_1171_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_100_reg_1198_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten6_reg_1171_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_100_reg_1198_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten6_reg_1171_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_100_reg_1198_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten6_reg_1171_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_100_reg_1198_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten6_fu_283_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new_1::thread_exitcond_flatten6_fu_283_p2() {
    exitcond_flatten6_fu_283_p2 = (!indvar_flatten6_reg_207.read().is_01() || !ap_const_lv20_80000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten6_reg_207.read() == ap_const_lv20_80000);
}

void Conv1DMac_new_1::thread_exitcond_flatten_fu_295_p2() {
    exitcond_flatten_fu_295_p2 = (!indvar_flatten_reg_218.read().is_01() || !ap_const_lv14_1000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_218.read() == ap_const_lv14_1000);
}

void Conv1DMac_new_1::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten6_reg_1171_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten6_reg_1171_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_indvar_flatten_next6_fu_289_p2() {
    indvar_flatten_next6_fu_289_p2 = (!ap_const_lv20_1.is_01() || !indvar_flatten6_reg_207.read().is_01())? sc_lv<20>(): (sc_biguint<20>(ap_const_lv20_1) + sc_biguint<20>(indvar_flatten6_reg_207.read()));
}

void Conv1DMac_new_1::thread_indvar_flatten_next_fu_427_p3() {
    indvar_flatten_next_fu_427_p3 = (!exitcond_flatten_fu_295_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_295_p2.read()[0].to_bool())? ap_const_lv14_1: indvar_flatten_op_fu_421_p2.read());
}

void Conv1DMac_new_1::thread_indvar_flatten_op_fu_421_p2() {
    indvar_flatten_op_fu_421_p2 = (!indvar_flatten_reg_218.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten_reg_218.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void Conv1DMac_new_1::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_macRegisters_0_V_fu_752_p2() {
    macRegisters_0_V_fu_752_p2 = (!tmp_101_reg_1232.read().is_01() || !tmp1_fu_746_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_101_reg_1232.read()) + sc_biguint<8>(tmp1_fu_746_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_1_V_fu_771_p2() {
    macRegisters_1_V_fu_771_p2 = (!tmp_108_reg_1247.read().is_01() || !tmp2_fu_765_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_108_reg_1247.read()) + sc_biguint<8>(tmp2_fu_765_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_2_V_fu_790_p2() {
    macRegisters_2_V_fu_790_p2 = (!tmp_113_reg_1262.read().is_01() || !tmp3_fu_784_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_113_reg_1262.read()) + sc_biguint<8>(tmp3_fu_784_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_3_V_fu_809_p2() {
    macRegisters_3_V_fu_809_p2 = (!tmp_118_reg_1277.read().is_01() || !tmp4_fu_803_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_118_reg_1277.read()) + sc_biguint<8>(tmp4_fu_803_p2.read()));
}

void Conv1DMac_new_1::thread_nm_2_fu_343_p2() {
    nm_2_fu_343_p2 = (!ap_const_lv6_1.is_01() || !nm_mid_fu_301_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(ap_const_lv6_1) + sc_biguint<6>(nm_mid_fu_301_p3.read()));
}

void Conv1DMac_new_1::thread_nm_mid2_fu_391_p3() {
    nm_mid2_fu_391_p3 = (!tmp_97_mid_fu_337_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_97_mid_fu_337_p2.read()[0].to_bool())? nm_2_fu_343_p2.read(): nm_mid_fu_301_p3.read());
}

void Conv1DMac_new_1::thread_nm_mid_fu_301_p3() {
    nm_mid_fu_301_p3 = (!exitcond_flatten_fu_295_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_295_p2.read()[0].to_bool())? ap_const_lv6_0: nm_reg_229.read());
}

void Conv1DMac_new_1::thread_nm_t_mid2_fu_383_p3() {
    nm_t_mid2_fu_383_p3 = (!tmp_97_mid_fu_337_p2.read()[0].is_01())? sc_lv<5>(): ((tmp_97_mid_fu_337_p2.read()[0].to_bool())? tmp_352_fu_363_p1.read(): nm_t_mid_fu_317_p3.read());
}

void Conv1DMac_new_1::thread_nm_t_mid_fu_317_p3() {
    nm_t_mid_fu_317_p3 = (!exitcond_flatten_fu_295_p2.read()[0].is_01())? sc_lv<5>(): ((exitcond_flatten_fu_295_p2.read()[0].to_bool())? ap_const_lv5_0: tmp_fu_271_p1.read());
}

void Conv1DMac_new_1::thread_not_exitcond_flatten_fu_325_p2() {
    not_exitcond_flatten_fu_325_p2 = (exitcond_flatten_fu_295_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new_1::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_100_reg_1198_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_22_3_reg_1307.read(), p_Val2_22_2_reg_1302.read()), p_Val2_22_1_reg_1297.read()), p_Val2_s_reg_1292.read());
}

void Conv1DMac_new_1::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_100_reg_1198_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_p_08_cast_fu_442_p1() {
    p_08_cast_fu_442_p1 = esl_sext<15,8>(in_V_V_dout.read());
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_520_p0() {
    p_Val2_1_fu_520_p0 = weights10_m_weights_2_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_520_p1() {
    p_Val2_1_fu_520_p1 =  (sc_lv<8>) (p_08_cast_fu_442_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_520_p2() {
    p_Val2_1_fu_520_p2 = (!p_Val2_1_fu_520_p0.read().is_01() || !p_Val2_1_fu_520_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_1_fu_520_p0.read()) * sc_bigint<8>(p_Val2_1_fu_520_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_22_1_fu_978_p2() {
    p_Val2_22_1_fu_978_p2 = (!macRegisters_1_V_fu_771_p2.read().is_01() || !tmp_124_fu_909_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_771_p2.read()) + sc_biguint<8>(tmp_124_fu_909_p34.read()));
}

void Conv1DMac_new_1::thread_p_Val2_22_2_fu_1053_p2() {
    p_Val2_22_2_fu_1053_p2 = (!macRegisters_2_V_fu_790_p2.read().is_01() || !tmp_125_fu_984_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_790_p2.read()) + sc_biguint<8>(tmp_125_fu_984_p34.read()));
}

void Conv1DMac_new_1::thread_p_Val2_22_3_fu_1128_p2() {
    p_Val2_22_3_fu_1128_p2 = (!macRegisters_3_V_fu_809_p2.read().is_01() || !tmp_126_fu_1059_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_809_p2.read()) + sc_biguint<8>(tmp_126_fu_1059_p34.read()));
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_590_p0() {
    p_Val2_2_fu_590_p0 = weights10_m_weights_1_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_590_p1() {
    p_Val2_2_fu_590_p1 =  (sc_lv<8>) (p_08_cast_fu_442_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_590_p2() {
    p_Val2_2_fu_590_p2 = (!p_Val2_2_fu_590_p0.read().is_01() || !p_Val2_2_fu_590_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_2_fu_590_p0.read()) * sc_bigint<8>(p_Val2_2_fu_590_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_660_p0() {
    p_Val2_3_fu_660_p0 = weights10_m_weights_s_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_660_p1() {
    p_Val2_3_fu_660_p1 =  (sc_lv<8>) (p_08_cast_fu_442_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_660_p2() {
    p_Val2_3_fu_660_p2 = (!p_Val2_3_fu_660_p0.read().is_01() || !p_Val2_3_fu_660_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_3_fu_660_p0.read()) * sc_bigint<8>(p_Val2_3_fu_660_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_133_fu_450_p0() {
    p_Val2_s_133_fu_450_p0 = weights10_m_weights_3_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_s_133_fu_450_p1() {
    p_Val2_s_133_fu_450_p1 =  (sc_lv<8>) (p_08_cast_fu_442_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_133_fu_450_p2() {
    p_Val2_s_133_fu_450_p2 = (!p_Val2_s_133_fu_450_p0.read().is_01() || !p_Val2_s_133_fu_450_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_s_133_fu_450_p0.read()) * sc_bigint<8>(p_Val2_s_133_fu_450_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_903_p2() {
    p_Val2_s_fu_903_p2 = (!macRegisters_0_V_fu_752_p2.read().is_01() || !tmp_123_fu_834_p34.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_752_p2.read()) + sc_biguint<8>(tmp_123_fu_834_p34.read()));
}

void Conv1DMac_new_1::thread_qb_assign_2_1_fu_757_p2() {
    qb_assign_2_1_fu_757_p2 = (tmp_227_1_reg_1257.read() & tmp_357_reg_1252.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_2_fu_776_p2() {
    qb_assign_2_2_fu_776_p2 = (tmp_227_2_reg_1272.read() & tmp_360_reg_1267.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_3_fu_795_p2() {
    qb_assign_2_3_fu_795_p2 = (tmp_227_3_reg_1287.read() & tmp_363_reg_1282.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_fu_738_p2() {
    qb_assign_2_fu_738_p2 = (tmp_106_reg_1242.read() & tmp_354_reg_1237.read());
}

void Conv1DMac_new_1::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new_1::thread_sf_2_fu_415_p2() {
    sf_2_fu_415_p2 = (!sf_mid2_fu_355_p3.read().is_01() || !ap_const_lv8_1.is_01())? sc_lv<8>(): (sc_biguint<8>(sf_mid2_fu_355_p3.read()) + sc_biguint<8>(ap_const_lv8_1));
}

void Conv1DMac_new_1::thread_sf_cast1_fu_399_p1() {
    sf_cast1_fu_399_p1 = esl_zext<12,8>(sf_mid2_fu_355_p3.read());
}

void Conv1DMac_new_1::thread_sf_mid2_fu_355_p3() {
    sf_mid2_fu_355_p3 = (!tmp_276_fu_349_p2.read()[0].is_01())? sc_lv<8>(): ((tmp_276_fu_349_p2.read()[0].to_bool())? ap_const_lv8_0: sf_reg_240.read());
}

void Conv1DMac_new_1::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new_1::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_tmp1_fu_746_p2() {
    tmp1_fu_746_p2 = (!tmp_107_fu_742_p1.read().is_01() || !macRegisters_0_V_4_fu_126.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_107_fu_742_p1.read()) + sc_biguint<8>(macRegisters_0_V_4_fu_126.read()));
}

void Conv1DMac_new_1::thread_tmp2_fu_765_p2() {
    tmp2_fu_765_p2 = (!tmp_228_1_fu_761_p1.read().is_01() || !macRegisters_1_V_4_fu_130.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_228_1_fu_761_p1.read()) + sc_biguint<8>(macRegisters_1_V_4_fu_130.read()));
}

void Conv1DMac_new_1::thread_tmp3_fu_784_p2() {
    tmp3_fu_784_p2 = (!tmp_228_2_fu_780_p1.read().is_01() || !macRegisters_2_V_4_fu_134.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_228_2_fu_780_p1.read()) + sc_biguint<8>(macRegisters_2_V_4_fu_134.read()));
}

void Conv1DMac_new_1::thread_tmp4_fu_803_p2() {
    tmp4_fu_803_p2 = (!tmp_228_3_fu_799_p1.read().is_01() || !macRegisters_3_V_4_fu_138.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_228_3_fu_799_p1.read()) + sc_biguint<8>(macRegisters_3_V_4_fu_138.read()));
}

void Conv1DMac_new_1::thread_tmp_100_fu_409_p2() {
    tmp_100_fu_409_p2 = (!sf_mid2_fu_355_p3.read().is_01() || !ap_const_lv8_7F.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_355_p3.read() == ap_const_lv8_7F);
}

void Conv1DMac_new_1::thread_tmp_103_fu_486_p2() {
    tmp_103_fu_486_p2 = (tmp_355_fu_482_p1.read() | tmp_353_fu_456_p3.read());
}

void Conv1DMac_new_1::thread_tmp_104_fu_492_p4() {
    tmp_104_fu_492_p4 = p_Val2_s_133_fu_450_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_105_fu_502_p3() {
    tmp_105_fu_502_p3 = esl_concat<5,1>(tmp_104_fu_492_p4.read(), tmp_103_fu_486_p2.read());
}

void Conv1DMac_new_1::thread_tmp_106_fu_510_p2() {
    tmp_106_fu_510_p2 = (!tmp_105_fu_502_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_105_fu_502_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_107_fu_742_p1() {
    tmp_107_fu_742_p1 = esl_zext<8,1>(qb_assign_2_fu_738_p2.read());
}

void Conv1DMac_new_1::thread_tmp_110_fu_556_p2() {
    tmp_110_fu_556_p2 = (tmp_358_fu_552_p1.read() | tmp_356_fu_526_p3.read());
}

void Conv1DMac_new_1::thread_tmp_111_fu_562_p4() {
    tmp_111_fu_562_p4 = p_Val2_1_fu_520_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_112_fu_572_p3() {
    tmp_112_fu_572_p3 = esl_concat<5,1>(tmp_111_fu_562_p4.read(), tmp_110_fu_556_p2.read());
}

void Conv1DMac_new_1::thread_tmp_115_fu_626_p2() {
    tmp_115_fu_626_p2 = (tmp_361_fu_622_p1.read() | tmp_359_fu_596_p3.read());
}

void Conv1DMac_new_1::thread_tmp_116_fu_632_p4() {
    tmp_116_fu_632_p4 = p_Val2_2_fu_590_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_117_fu_642_p3() {
    tmp_117_fu_642_p3 = esl_concat<5,1>(tmp_116_fu_632_p4.read(), tmp_115_fu_626_p2.read());
}

void Conv1DMac_new_1::thread_tmp_120_fu_696_p2() {
    tmp_120_fu_696_p2 = (tmp_364_fu_692_p1.read() | tmp_362_fu_666_p3.read());
}

void Conv1DMac_new_1::thread_tmp_121_fu_702_p4() {
    tmp_121_fu_702_p4 = p_Val2_3_fu_660_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_122_fu_712_p3() {
    tmp_122_fu_712_p3 = esl_concat<5,1>(tmp_121_fu_702_p4.read(), tmp_120_fu_696_p2.read());
}

void Conv1DMac_new_1::thread_tmp_227_1_fu_580_p2() {
    tmp_227_1_fu_580_p2 = (!tmp_112_fu_572_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_112_fu_572_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_227_2_fu_650_p2() {
    tmp_227_2_fu_650_p2 = (!tmp_117_fu_642_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_117_fu_642_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_227_3_fu_720_p2() {
    tmp_227_3_fu_720_p2 = (!tmp_122_fu_712_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_122_fu_712_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_228_1_fu_761_p1() {
    tmp_228_1_fu_761_p1 = esl_zext<8,1>(qb_assign_2_1_fu_757_p2.read());
}

void Conv1DMac_new_1::thread_tmp_228_2_fu_780_p1() {
    tmp_228_2_fu_780_p1 = esl_zext<8,1>(qb_assign_2_2_fu_776_p2.read());
}

void Conv1DMac_new_1::thread_tmp_228_3_fu_799_p1() {
    tmp_228_3_fu_799_p1 = esl_zext<8,1>(qb_assign_2_3_fu_795_p2.read());
}

void Conv1DMac_new_1::thread_tmp_276_fu_349_p2() {
    tmp_276_fu_349_p2 = (tmp_97_mid_fu_337_p2.read() | exitcond_flatten_fu_295_p2.read());
}

void Conv1DMac_new_1::thread_tmp_352_fu_363_p1() {
    tmp_352_fu_363_p1 = nm_2_fu_343_p2.read().range(5-1, 0);
}

void Conv1DMac_new_1::thread_tmp_353_fu_456_p3() {
    tmp_353_fu_456_p3 = p_Val2_s_133_fu_450_p2.read().range(14, 14);
}

void Conv1DMac_new_1::thread_tmp_355_fu_482_p1() {
    tmp_355_fu_482_p1 = p_Val2_s_133_fu_450_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_356_fu_526_p3() {
    tmp_356_fu_526_p3 = p_Val2_1_fu_520_p2.read().range(14, 14);
}

void Conv1DMac_new_1::thread_tmp_358_fu_552_p1() {
    tmp_358_fu_552_p1 = p_Val2_1_fu_520_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_359_fu_596_p3() {
    tmp_359_fu_596_p3 = p_Val2_2_fu_590_p2.read().range(14, 14);
}

void Conv1DMac_new_1::thread_tmp_361_fu_622_p1() {
    tmp_361_fu_622_p1 = p_Val2_2_fu_590_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_362_fu_666_p3() {
    tmp_362_fu_666_p3 = p_Val2_3_fu_660_p2.read().range(14, 14);
}

void Conv1DMac_new_1::thread_tmp_364_fu_692_p1() {
    tmp_364_fu_692_p1 = p_Val2_3_fu_660_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_54_fu_331_p2() {
    tmp_54_fu_331_p2 = (!sf_reg_240.read().is_01() || !ap_const_lv8_80.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_240.read() == ap_const_lv8_80);
}

void Conv1DMac_new_1::thread_tmp_96_fu_275_p3() {
    tmp_96_fu_275_p3 = esl_concat<5,7>(tmp_fu_271_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new_1::thread_tmp_96_mid1_fu_367_p3() {
    tmp_96_mid1_fu_367_p3 = esl_concat<5,7>(tmp_352_fu_363_p1.read(), ap_const_lv7_0);
}

void Conv1DMac_new_1::thread_tmp_96_mid2_fu_375_p3() {
    tmp_96_mid2_fu_375_p3 = (!tmp_97_mid_fu_337_p2.read()[0].is_01())? sc_lv<12>(): ((tmp_97_mid_fu_337_p2.read()[0].to_bool())? tmp_96_mid1_fu_367_p3.read(): tmp_96_mid_fu_309_p3.read());
}

void Conv1DMac_new_1::thread_tmp_96_mid_fu_309_p3() {
    tmp_96_mid_fu_309_p3 = (!exitcond_flatten_fu_295_p2.read()[0].is_01())? sc_lv<12>(): ((exitcond_flatten_fu_295_p2.read()[0].to_bool())? ap_const_lv12_0: tmp_96_fu_275_p3.read());
}

void Conv1DMac_new_1::thread_tmp_97_mid_fu_337_p2() {
    tmp_97_mid_fu_337_p2 = (tmp_54_fu_331_p2.read() & not_exitcond_flatten_fu_325_p2.read());
}

void Conv1DMac_new_1::thread_tmp_98_fu_403_p2() {
    tmp_98_fu_403_p2 = (!sf_cast1_fu_399_p1.read().is_01() || !tmp_96_mid2_fu_375_p3.read().is_01())? sc_lv<12>(): (sc_biguint<12>(sf_cast1_fu_399_p1.read()) + sc_biguint<12>(tmp_96_mid2_fu_375_p3.read()));
}

void Conv1DMac_new_1::thread_tmp_99_fu_435_p1() {
    tmp_99_fu_435_p1 = esl_zext<64,12>(tmp_98_reg_1193.read());
}

void Conv1DMac_new_1::thread_tmp_fu_271_p1() {
    tmp_fu_271_p1 = nm_reg_229.read().range(5-1, 0);
}

void Conv1DMac_new_1::thread_weights10_m_weights_1_address0() {
    weights10_m_weights_1_address0 =  (sc_lv<12>) (tmp_99_fu_435_p1.read());
}

void Conv1DMac_new_1::thread_weights10_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights10_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights10_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights10_m_weights_2_address0() {
    weights10_m_weights_2_address0 =  (sc_lv<12>) (tmp_99_fu_435_p1.read());
}

void Conv1DMac_new_1::thread_weights10_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights10_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights10_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights10_m_weights_3_address0() {
    weights10_m_weights_3_address0 =  (sc_lv<12>) (tmp_99_fu_435_p1.read());
}

void Conv1DMac_new_1::thread_weights10_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights10_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights10_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights10_m_weights_s_address0() {
    weights10_m_weights_s_address0 =  (sc_lv<12>) (tmp_99_fu_435_p1.read());
}

void Conv1DMac_new_1::thread_weights10_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights10_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights10_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten6_fu_283_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten6_fu_283_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

