// Seed: 2991737685
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_4 = id_2 * id_2;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    output logic id_3,
    input supply0 id_4,
    output tri0 id_5,
    output logic id_6,
    input supply0 id_7,
    output supply0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    output tri0 id_12
);
  wire id_14;
  initial begin
    id_3 <= 1;
    id_6 <= 1'b0;
  end
  module_0(
      id_14, id_14, id_14
  );
  assign id_2 = "" == 1;
  assign id_9 = 1;
endmodule
