<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="arch_package" />
            <top_module name="axi_dma_pkg" />
            <top_module name="glbl" />
            <top_module name="lib_pkg" />
            <top_module name="proj_package" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="test_null" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="38468678fs"></ZoomStartTime>
      <ZoomEndTime time="39013245fs"></ZoomEndTime>
      <Cursor1Time time="38696000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="258"></NameColumnWidth>
      <ValueColumnWidth column_width="105"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="189" />
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/awid">
      <obj_property name="ElementShortName">awid[15:0]</obj_property>
      <obj_property name="ObjectShortName">awid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/awaddr">
      <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/awlen">
      <obj_property name="ElementShortName">awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/awsize">
      <obj_property name="ElementShortName">awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/awvalid">
      <obj_property name="ElementShortName">awvalid</obj_property>
      <obj_property name="ObjectShortName">awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/awready">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/wid">
      <obj_property name="ElementShortName">wid[15:0]</obj_property>
      <obj_property name="ObjectShortName">wid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/wdata">
      <obj_property name="ElementShortName">wdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/wstrb">
      <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
      <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/wlast">
      <obj_property name="ElementShortName">wlast</obj_property>
      <obj_property name="ObjectShortName">wlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/wvalid">
      <obj_property name="ElementShortName">wvalid</obj_property>
      <obj_property name="ObjectShortName">wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/wready">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/bid">
      <obj_property name="ElementShortName">bid[15:0]</obj_property>
      <obj_property name="ObjectShortName">bid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/bresp">
      <obj_property name="ElementShortName">bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/bvalid">
      <obj_property name="ElementShortName">bvalid</obj_property>
      <obj_property name="ObjectShortName">bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/bready">
      <obj_property name="ElementShortName">bready</obj_property>
      <obj_property name="ObjectShortName">bready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/arid">
      <obj_property name="ElementShortName">arid[15:0]</obj_property>
      <obj_property name="ObjectShortName">arid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/araddr">
      <obj_property name="ElementShortName">araddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/arlen">
      <obj_property name="ElementShortName">arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/arsize">
      <obj_property name="ElementShortName">arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/arvalid">
      <obj_property name="ElementShortName">arvalid</obj_property>
      <obj_property name="ObjectShortName">arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/arready">
      <obj_property name="ElementShortName">arready</obj_property>
      <obj_property name="ObjectShortName">arready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/rid">
      <obj_property name="ElementShortName">rid[15:0]</obj_property>
      <obj_property name="ObjectShortName">rid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/rdata">
      <obj_property name="ElementShortName">rdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/rresp">
      <obj_property name="ElementShortName">rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/rlast">
      <obj_property name="ElementShortName">rlast</obj_property>
      <obj_property name="ObjectShortName">rlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/rvalid">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_q/rready">
      <obj_property name="ElementShortName">rready</obj_property>
      <obj_property name="ObjectShortName">rready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/axi_resetn">
      <obj_property name="ElementShortName">axi_resetn</obj_property>
      <obj_property name="ObjectShortName">axi_resetn</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_aclk">
      <obj_property name="ElementShortName">s_axi_lite_aclk</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_aclk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_awvalid">
      <obj_property name="ElementShortName">s_axi_lite_awvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_awready">
      <obj_property name="ElementShortName">s_axi_lite_awready</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_awaddr">
      <obj_property name="ElementShortName">s_axi_lite_awaddr[9:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_awaddr[9:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_wvalid">
      <obj_property name="ElementShortName">s_axi_lite_wvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_wready">
      <obj_property name="ElementShortName">s_axi_lite_wready</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_wdata">
      <obj_property name="ElementShortName">s_axi_lite_wdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_wdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_bresp">
      <obj_property name="ElementShortName">s_axi_lite_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_bresp[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_bvalid">
      <obj_property name="ElementShortName">s_axi_lite_bvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_bready">
      <obj_property name="ElementShortName">s_axi_lite_bready</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_bready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_arvalid">
      <obj_property name="ElementShortName">s_axi_lite_arvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_arready">
      <obj_property name="ElementShortName">s_axi_lite_arready</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_arready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_araddr">
      <obj_property name="ElementShortName">s_axi_lite_araddr[9:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_araddr[9:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_rvalid">
      <obj_property name="ElementShortName">s_axi_lite_rvalid</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_rready">
      <obj_property name="ElementShortName">s_axi_lite_rready</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_rready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_rdata">
      <obj_property name="ElementShortName">s_axi_lite_rdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_rdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axi_lite_rresp">
      <obj_property name="ElementShortName">s_axi_lite_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">s_axi_lite_rresp[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/include_s2mm_sof_eof_generator/I_S2MM_DMA_MNGR/gen_s2mm_dma_control/gen_simple_dma_mode/I_S2MM_SMPL_SM/run_stop">
      <obj_property name="ElementShortName">run_stop</obj_property>
      <obj_property name="ObjectShortName">run_stop</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/mm2s_dmacr">
      <obj_property name="ElementShortName">mm2s_dmacr[31:0]</obj_property>
      <obj_property name="ObjectShortName">mm2s_dmacr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/mm2s_dmasr">
      <obj_property name="ElementShortName">mm2s_dmasr[31:0]</obj_property>
      <obj_property name="ObjectShortName">mm2s_dmasr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/mm2s_sa">
      <obj_property name="ElementShortName">mm2s_sa[63:0]</obj_property>
      <obj_property name="ObjectShortName">mm2s_sa[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/mm2s_length">
      <obj_property name="ElementShortName">mm2s_length[13:0]</obj_property>
      <obj_property name="ObjectShortName">mm2s_length[13:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/s2mm_dmacr">
      <obj_property name="ElementShortName">s2mm_dmacr[31:0]</obj_property>
      <obj_property name="ObjectShortName">s2mm_dmacr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/s2mm_dmasr">
      <obj_property name="ElementShortName">s2mm_dmasr[31:0]</obj_property>
      <obj_property name="ObjectShortName">s2mm_dmasr[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/s2mm_da">
      <obj_property name="ElementShortName">s2mm_da[63:0]</obj_property>
      <obj_property name="ObjectShortName">s2mm_da[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/U0/s2mm_length">
      <obj_property name="ElementShortName">s2mm_length[13:0]</obj_property>
      <obj_property name="ObjectShortName">s2mm_length[13:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awaddr">
      <obj_property name="ElementShortName">m_axi_s2mm_awaddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awaddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awlen">
      <obj_property name="ElementShortName">m_axi_s2mm_awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awsize">
      <obj_property name="ElementShortName">m_axi_s2mm_awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awburst">
      <obj_property name="ElementShortName">m_axi_s2mm_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awprot">
      <obj_property name="ElementShortName">m_axi_s2mm_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awcache">
      <obj_property name="ElementShortName">m_axi_s2mm_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awvalid">
      <obj_property name="ElementShortName">m_axi_s2mm_awvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_awready">
      <obj_property name="ElementShortName">m_axi_s2mm_awready</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_wdata">
      <obj_property name="ElementShortName">m_axi_s2mm_wdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_wdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_wstrb">
      <obj_property name="ElementShortName">m_axi_s2mm_wstrb[63:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_wstrb[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_wlast">
      <obj_property name="ElementShortName">m_axi_s2mm_wlast</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_wlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_wvalid">
      <obj_property name="ElementShortName">m_axi_s2mm_wvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_wready">
      <obj_property name="ElementShortName">m_axi_s2mm_wready</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_bresp">
      <obj_property name="ElementShortName">m_axi_s2mm_bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_bresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_bvalid">
      <obj_property name="ElementShortName">m_axi_s2mm_bvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_s2mm_bready">
      <obj_property name="ElementShortName">m_axi_s2mm_bready</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_bready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/awid">
      <obj_property name="ElementShortName">awid[15:0]</obj_property>
      <obj_property name="ObjectShortName">awid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/awaddr">
      <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/awlen">
      <obj_property name="ElementShortName">awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/awsize">
      <obj_property name="ElementShortName">awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/awvalid">
      <obj_property name="ElementShortName">awvalid</obj_property>
      <obj_property name="ObjectShortName">awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/awready">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/wid">
      <obj_property name="ElementShortName">wid[15:0]</obj_property>
      <obj_property name="ObjectShortName">wid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/wdata">
      <obj_property name="ElementShortName">wdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/wstrb">
      <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
      <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/wlast">
      <obj_property name="ElementShortName">wlast</obj_property>
      <obj_property name="ObjectShortName">wlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/wvalid">
      <obj_property name="ElementShortName">wvalid</obj_property>
      <obj_property name="ObjectShortName">wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/wready">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/bid">
      <obj_property name="ElementShortName">bid[15:0]</obj_property>
      <obj_property name="ObjectShortName">bid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/bresp">
      <obj_property name="ElementShortName">bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/bvalid">
      <obj_property name="ElementShortName">bvalid</obj_property>
      <obj_property name="ObjectShortName">bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/bready">
      <obj_property name="ElementShortName">bready</obj_property>
      <obj_property name="ObjectShortName">bready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/arid">
      <obj_property name="ElementShortName">arid[15:0]</obj_property>
      <obj_property name="ObjectShortName">arid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/araddr">
      <obj_property name="ElementShortName">araddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/arlen">
      <obj_property name="ElementShortName">arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/arsize">
      <obj_property name="ElementShortName">arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/arvalid">
      <obj_property name="ElementShortName">arvalid</obj_property>
      <obj_property name="ObjectShortName">arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/arready">
      <obj_property name="ElementShortName">arready</obj_property>
      <obj_property name="ObjectShortName">arready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/rid">
      <obj_property name="ElementShortName">rid[15:0]</obj_property>
      <obj_property name="ObjectShortName">rid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/rdata">
      <obj_property name="ElementShortName">rdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/rresp">
      <obj_property name="ElementShortName">rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/rlast">
      <obj_property name="ElementShortName">rlast</obj_property>
      <obj_property name="ObjectShortName">rlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/rvalid">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/cl_axi_mstr_bus/rready">
      <obj_property name="ElementShortName">rready</obj_property>
      <obj_property name="ObjectShortName">rready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/awid">
      <obj_property name="ElementShortName">awid[15:0]</obj_property>
      <obj_property name="ObjectShortName">awid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/awaddr">
      <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/awlen">
      <obj_property name="ElementShortName">awlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/awsize">
      <obj_property name="ElementShortName">awsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/awvalid">
      <obj_property name="ElementShortName">awvalid</obj_property>
      <obj_property name="ObjectShortName">awvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/awready">
      <obj_property name="ElementShortName">awready</obj_property>
      <obj_property name="ObjectShortName">awready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/wid">
      <obj_property name="ElementShortName">wid[15:0]</obj_property>
      <obj_property name="ObjectShortName">wid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/wdata">
      <obj_property name="ElementShortName">wdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/wstrb">
      <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
      <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/wlast">
      <obj_property name="ElementShortName">wlast</obj_property>
      <obj_property name="ObjectShortName">wlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/wvalid">
      <obj_property name="ElementShortName">wvalid</obj_property>
      <obj_property name="ObjectShortName">wvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/wready">
      <obj_property name="ElementShortName">wready</obj_property>
      <obj_property name="ObjectShortName">wready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/bid">
      <obj_property name="ElementShortName">bid[15:0]</obj_property>
      <obj_property name="ObjectShortName">bid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/bresp">
      <obj_property name="ElementShortName">bresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/bvalid">
      <obj_property name="ElementShortName">bvalid</obj_property>
      <obj_property name="ObjectShortName">bvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/bready">
      <obj_property name="ElementShortName">bready</obj_property>
      <obj_property name="ObjectShortName">bready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arid">
      <obj_property name="ElementShortName">arid[15:0]</obj_property>
      <obj_property name="ObjectShortName">arid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/araddr">
      <obj_property name="ElementShortName">araddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/S00_AXI_araddr">
      <obj_property name="ElementShortName">S00_AXI_araddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">S00_AXI_araddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/S01_AXI_araddr">
      <obj_property name="ElementShortName">S01_AXI_araddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">S01_AXI_araddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arlen">
      <obj_property name="ElementShortName">arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arsize">
      <obj_property name="ElementShortName">arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arvalid">
      <obj_property name="ElementShortName">arvalid</obj_property>
      <obj_property name="ObjectShortName">arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/arready">
      <obj_property name="ElementShortName">arready</obj_property>
      <obj_property name="ObjectShortName">arready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rid">
      <obj_property name="ElementShortName">rid[15:0]</obj_property>
      <obj_property name="ObjectShortName">rid[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rdata">
      <obj_property name="ElementShortName">rdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rresp">
      <obj_property name="ElementShortName">rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rlast">
      <obj_property name="ElementShortName">rlast</obj_property>
      <obj_property name="ObjectShortName">rlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rvalid">
      <obj_property name="ElementShortName">rvalid</obj_property>
      <obj_property name="ObjectShortName">rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/lcl_cl_sh_ddra/rready">
      <obj_property name="ElementShortName">rready</obj_property>
      <obj_property name="ObjectShortName">rready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_awid">
      <obj_property name="ElementShortName">cl_sh_ddr_awid[2:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_awid[2:0][15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_awaddr">
      <obj_property name="ElementShortName">cl_sh_ddr_awaddr[2:0][63:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_awaddr[2:0][63:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_awlen">
      <obj_property name="ElementShortName">cl_sh_ddr_awlen[2:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_awlen[2:0][7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_awsize">
      <obj_property name="ElementShortName">cl_sh_ddr_awsize[2:0][2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_awsize[2:0][2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_awburst">
      <obj_property name="ElementShortName">cl_sh_ddr_awburst[2:0][1:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_awburst[2:0][1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_awvalid">
      <obj_property name="ElementShortName">cl_sh_ddr_awvalid[2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_awvalid[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_awready">
      <obj_property name="ElementShortName">sh_cl_ddr_awready[2:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_awready[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_wid">
      <obj_property name="ElementShortName">cl_sh_ddr_wid[2:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_wid[2:0][15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_wdata">
      <obj_property name="ElementShortName">cl_sh_ddr_wdata[2:0][511:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_wdata[2:0][511:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_wstrb">
      <obj_property name="ElementShortName">cl_sh_ddr_wstrb[2:0][63:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_wstrb[2:0][63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_wlast">
      <obj_property name="ElementShortName">cl_sh_ddr_wlast[2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_wlast[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_wvalid">
      <obj_property name="ElementShortName">cl_sh_ddr_wvalid[2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_wvalid[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_wready">
      <obj_property name="ElementShortName">sh_cl_ddr_wready[2:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_wready[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_bid">
      <obj_property name="ElementShortName">sh_cl_ddr_bid[2:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_bid[2:0][15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_bresp">
      <obj_property name="ElementShortName">sh_cl_ddr_bresp[2:0][1:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_bresp[2:0][1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_bvalid">
      <obj_property name="ElementShortName">sh_cl_ddr_bvalid[2:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_bvalid[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_bready">
      <obj_property name="ElementShortName">cl_sh_ddr_bready[2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_bready[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_arid">
      <obj_property name="ElementShortName">cl_sh_ddr_arid[2:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_arid[2:0][15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_araddr">
      <obj_property name="ElementShortName">cl_sh_ddr_araddr[2:0][63:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_araddr[2:0][63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_arlen">
      <obj_property name="ElementShortName">cl_sh_ddr_arlen[2:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_arlen[2:0][7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_arsize">
      <obj_property name="ElementShortName">cl_sh_ddr_arsize[2:0][2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_arsize[2:0][2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_arburst">
      <obj_property name="ElementShortName">cl_sh_ddr_arburst[2:0][1:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_arburst[2:0][1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_arvalid">
      <obj_property name="ElementShortName">cl_sh_ddr_arvalid[2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_arvalid[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_arready">
      <obj_property name="ElementShortName">sh_cl_ddr_arready[2:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_arready[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_rid">
      <obj_property name="ElementShortName">sh_cl_ddr_rid[2:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_rid[2:0][15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_rdata">
      <obj_property name="ElementShortName">sh_cl_ddr_rdata[2:0][511:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_rdata[2:0][511:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_rresp">
      <obj_property name="ElementShortName">sh_cl_ddr_rresp[2:0][1:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_rresp[2:0][1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_rlast">
      <obj_property name="ElementShortName">sh_cl_ddr_rlast[2:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_rlast[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_rvalid">
      <obj_property name="ElementShortName">sh_cl_ddr_rvalid[2:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_rvalid[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/cl_sh_ddr_rready">
      <obj_property name="ElementShortName">cl_sh_ddr_rready[2:0]</obj_property>
      <obj_property name="ObjectShortName">cl_sh_ddr_rready[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/SH_DDR/sh_cl_ddr_is_ready">
      <obj_property name="ElementShortName">sh_cl_ddr_is_ready[2:0]</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_is_ready[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axis_s2mm_tdata">
      <obj_property name="ElementShortName">s_axis_s2mm_tdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_s2mm_tdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axis_s2mm_tkeep">
      <obj_property name="ElementShortName">s_axis_s2mm_tkeep[3:0]</obj_property>
      <obj_property name="ObjectShortName">s_axis_s2mm_tkeep[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axis_s2mm_tvalid">
      <obj_property name="ElementShortName">s_axis_s2mm_tvalid</obj_property>
      <obj_property name="ObjectShortName">s_axis_s2mm_tvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axis_s2mm_tready">
      <obj_property name="ElementShortName">s_axis_s2mm_tready</obj_property>
      <obj_property name="ObjectShortName">s_axis_s2mm_tready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/s_axis_s2mm_tlast">
      <obj_property name="ElementShortName">s_axis_s2mm_tlast</obj_property>
      <obj_property name="ObjectShortName">s_axis_s2mm_tlast</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_araddr">
      <obj_property name="ElementShortName">m_axi_mm2s_araddr[63:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_araddr[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_arlen">
      <obj_property name="ElementShortName">m_axi_mm2s_arlen[7:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arlen[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_arsize">
      <obj_property name="ElementShortName">m_axi_mm2s_arsize[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arsize[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_arburst">
      <obj_property name="ElementShortName">m_axi_mm2s_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_arprot">
      <obj_property name="ElementShortName">m_axi_mm2s_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_arcache">
      <obj_property name="ElementShortName">m_axi_mm2s_arcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arcache[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_arvalid">
      <obj_property name="ElementShortName">m_axi_mm2s_arvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_arready">
      <obj_property name="ElementShortName">m_axi_mm2s_arready</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_rdata">
      <obj_property name="ElementShortName">m_axi_mm2s_rdata[511:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_rdata[511:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_rresp">
      <obj_property name="ElementShortName">m_axi_mm2s_rresp[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_rresp[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_rlast">
      <obj_property name="ElementShortName">m_axi_mm2s_rlast</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_rlast</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_rvalid">
      <obj_property name="ElementShortName">m_axi_mm2s_rvalid</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_rvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axi_mm2s_rready">
      <obj_property name="ElementShortName">m_axi_mm2s_rready</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_rready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axis_mm2s_tdata">
      <obj_property name="ElementShortName">m_axis_mm2s_tdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_mm2s_tdata[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axis_mm2s_tkeep">
      <obj_property name="ElementShortName">m_axis_mm2s_tkeep[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axis_mm2s_tkeep[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axis_mm2s_tvalid">
      <obj_property name="ElementShortName">m_axis_mm2s_tvalid</obj_property>
      <obj_property name="ObjectShortName">m_axis_mm2s_tvalid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axis_mm2s_tready">
      <obj_property name="ElementShortName">m_axis_mm2s_tready</obj_property>
      <obj_property name="ObjectShortName">m_axis_mm2s_tready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/JPEG_DMA/m_axis_mm2s_tlast">
      <obj_property name="ElementShortName">m_axis_mm2s_tlast</obj_property>
      <obj_property name="ObjectShortName">m_axis_mm2s_tlast</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/m_axi_s2mm_awburst">
      <obj_property name="ElementShortName">m_axi_s2mm_awburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awburst[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/m_axi_s2mm_awprot">
      <obj_property name="ElementShortName">m_axi_s2mm_awprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awprot[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/m_axi_s2mm_awcache">
      <obj_property name="ElementShortName">m_axi_s2mm_awcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_s2mm_awcache[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/m_axi_mm2s_arburst">
      <obj_property name="ElementShortName">m_axi_mm2s_arburst[1:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arburst[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/m_axi_mm2s_arprot">
      <obj_property name="ElementShortName">m_axi_mm2s_arprot[2:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arprot[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/CL_DRAM_DMA_AXI_MSTR/m_axi_mm2s_arcache">
      <obj_property name="ElementShortName">m_axi_mm2s_arcache[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_axi_mm2s_arcache[3:0]</obj_property>
   </wvobject>
</wave_config>
