Archive member included to satisfy reference by file (symbol)

.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (CyHalt)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
                              .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o) (CyPmReadStatus)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (UART_SIG_Start)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
                              .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o) (UART_SIG_IntClock_Start)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (isr_vbat_Start)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (isr_rbat_Start)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (isr_vpan_Start)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (isr_rch_Start)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (niveau_Read)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (Relais_Write)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (isr_serial_Start)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
                              .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o (CyDelayCycles)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
                              .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o) (CyFlash_SetWaitCycles)
.\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
                              .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o) (CySpcStart)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o (memcpy)
c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (memset)

Allocating common symbols
Common symbol       size              file

batrouge            0x2               .\CortexM3\ARM_GCC_541\Debug\main.o
resp                0x23              .\CortexM3\ARM_GCC_541\Debug\main.o
j                   0x1               .\CortexM3\ARM_GCC_541\Debug\main.o
disjon              0x2               .\CortexM3\ARM_GCC_541\Debug\main.o
strbat              0x2               .\CortexM3\ARM_GCC_541\Debug\main.o
message             0x23              .\CortexM3\ARM_GCC_541\Debug\main.o
batverte            0x2               .\CortexM3\ARM_GCC_541\Debug\main.o
phase               0x1               .\CortexM3\ARM_GCC_541\Debug\main.o
begin               0xf               .\CortexM3\ARM_GCC_541\Debug\main.o
niv_reserv          0x3               .\CortexM3\ARM_GCC_541\Debug\main.o
strdis              0x2               .\CortexM3\ARM_GCC_541\Debug\main.o
cptcar              0x1               .\CortexM3\ARM_GCC_541\Debug\main.o
strpan              0x2               .\CortexM3\ARM_GCC_541\Debug\main.o
dieTemperature      0x2               .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
panneau             0x2               .\CortexM3\ARM_GCC_541\Debug\main.o

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text          0x00000000       0x74 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.SetAnalogRoutingPumps
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .data          0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text._exit    0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text._sbrk    0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .bss           0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyUSB_PowerOnCheck
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyBusClk_Internal_SetDivider
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyPLL_OUT_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIMO_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIMO_EnableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIMO_DisableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyMasterClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyMasterClk_SetDivider
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyBusClk_SetDivider
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyUsbClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_Start1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_Stop1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_Start100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_Stop100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyPLL_OUT_Start
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIMO_Start
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_Enable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_Disable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyILO_SetPowerMode
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_32KHZ_Stop
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_32KHZ_ReadStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_Start
                0x00000000       0xac .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_EnableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_DisableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_ReadStatus
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_EnableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_DisableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_SetStartup
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_SetFbVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_SetWdVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyHalt   0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyPLL_OUT_SetPQ
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyPLL_OUT_SetSource
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIMO_SetTrimValue
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIMO_SetFreq
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIMO_SetSource
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyDelayUs
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_32KHZ_SetPowerMode
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyXTAL_32KHZ_Start
                0x00000000       0x74 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyWdtStart
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyWdtClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdStickyStatus
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdLvDigitEnable
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdLvAnalogEnable
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdLvDigitDisable
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdLvAnalogDisable
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdHvAnalogEnable
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdHvAnalogDisable
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyVdRealTimeStatus
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyFlushCache
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIntSetVector
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIntSetPriority
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .bss           0x00000000       0x43 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHibSlpSaveSet
                0x00000000      0x1dc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHibSlpRestore
                0x00000000       0xd8 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHviLviSaveDisable
                0x00000000       0xa0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHibSaveSet
                0x00000000       0x98 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHviLviRestore
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHibRestore
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmSaveClocks
                0x00000000      0x218 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmRestoreClocks
                0x00000000      0x24c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmAltAct
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmSleep
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHibernateEx
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmHibernate
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmReadStatus
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmCtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmOppsSet
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text.CyPmFtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .rodata        0x00000000        0xf .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_Stop
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_ReadControlRegister
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_WriteControlRegister
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_SetRxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_ReadRxData
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_ReadRxStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_GetByte
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_GetRxBufferSize
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_SetRxAddressMode
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_SetRxAddress1
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_SetRxAddress2
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_SetTxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_WriteTxData
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_ReadTxStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_PutArray
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_PutCRLF
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_GetTxBufferSize
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_ClearTxBuffer
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_SendBreak
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text.UART_SIG_SetTxAddressMode
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_StopBlock
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_StandbyPower
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_GetDividerRegister
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_SetModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_ClearModeRegister
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_GetModeRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_GetSourceRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_SetDividerRegister
                0x00000000       0xd8 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text.UART_SIG_IntClock_SetSourceRegister
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .text.isr_vbat_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .text.isr_vbat_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .text.isr_vbat_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .text.isr_vbat_StartEx
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .text.isr_vbat_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .text.isr_vbat_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .text.isr_rbat_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .text.isr_rbat_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .text.isr_rbat_GetState
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .text.isr_rbat_StartEx
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .text.isr_rbat_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .text.isr_rbat_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .text.isr_vpan_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .text.isr_vpan_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .text.isr_vpan_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .text.isr_vpan_StartEx
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .text.isr_vpan_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .text.isr_vpan_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .text.isr_rch_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .text.isr_rch_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .text.isr_rch_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .text.isr_rch_StartEx
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .text.isr_rch_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .text.isr_rch_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .text.niveau_Write
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .text.niveau_SetDriveMode
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .text.niveau_ReadDataReg
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .text.Relais_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .text.Relais_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .text.Relais_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .text.isr_serial_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .text.isr_serial_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .text.isr_serial_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .text.isr_serial_StartEx
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .text.isr_serial_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .text.isr_serial_ClearPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyFlashGetSpcAlgorithm
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CySetTempInt
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyFlash_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyFlash_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CySetTemp
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CySetFlashEEBuffer
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyWriteRowFull
                0x00000000       0xf8 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyWriteRowData
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyFlash_SetWaitCycles
                0x00000000       0x7c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyEEPROM_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyEEPROM_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyEEPROM_ReadReserve
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text.CyEEPROM_ReadRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .bss           0x00000000        0x8 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcStart
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcStop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcReadData
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcLoadMultiByte
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcLoadRow
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcLoadRowFull
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcWriteRow
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcEraseSector
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcGetTemp
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcLock
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcUnlock
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text.CySpcGetAlgorithm
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x28 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00040000         xr
ram              0x1fff8000         0x00010000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
START GROUP
LOAD .\CortexM3\ARM_GCC_541\Debug\main.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
LOAD .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
LOAD .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Debug\CyComponentLibrary.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000100                CY_FLASH_ROW_SIZE = 0x100
                0x00000020                CY_ECC_ROW_SIZE = 0x20
                0x00000000                CY_EE_IN_BTLDR = 0x0
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000800                CY_EE_SIZE = 0x800
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20008000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0001ff00                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000000                ecc_offset = ((appl_start / CY_FLASH_ROW_SIZE) * CY_ECC_ROW_SIZE)
                0x00000000                ee_offset = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?((CY_EE_SIZE / CY_APPL_MAX) * (CY_APPL_NUM - 0x1)):0x0
                0x00000800                ee_size = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?(CY_EE_SIZE / CY_APPL_MAX):CY_EE_SIZE
                [!provide]                PROVIDE (CY_ECC_OFFSET, ecc_offset)

.text           0x00000000      0xbd6
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010       0x18 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.dma_init)
                0x00000001                ASSERT ((((appl_start + .) <= 0x10000) || 0x1), DMA Init must be within the first 64k of flash)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000028       0x5c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text.lecture_reserv
                0x00000084       0xf0 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000084                lecture_reserv
 .text.lecture_leds
                0x00000174      0x148 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000174                lecture_leds
 .text.sigfox_init
                0x000002bc       0x2c .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000002bc                sigfox_init
 .text.sigfox_send
                0x000002e8       0xc4 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000002e8                sigfox_send
 .text.main     0x000003ac       0x64 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x000003ac                main
 .text.CyClockStartupError
                0x00000410        0x4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cfg_write_bytes32
                0x00000414       0x34 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.AnalogSetDefault
                0x00000448       0x28 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYMEMZERO
                0x00000470        0xc .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.ClockSetup
                0x0000047c       0xb8 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYCONFIGCPY
                0x00000534        0x8 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cyfitter_cfg
                0x0000053c      0x114 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x0000053c                cyfitter_cfg
 .text.IntDefaultHandler
                0x00000650       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000650                IntDefaultHandler
 .text.Start_c  0x00000660       0x4c .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000660                Start_c
 .text.initialize_psoc
                0x000006ac       0x68 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x000006ac                initialize_psoc
 .text.CyDelay  0x00000714       0x2c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
                0x00000714                CyDelay
 .text.UART_SIG_Init
                0x00000740       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x00000740                UART_SIG_Init
 .text.UART_SIG_Enable
                0x00000764       0x38 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x00000764                UART_SIG_Enable
 .text.UART_SIG_Start
                0x0000079c       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x0000079c                UART_SIG_Start
 .text.UART_SIG_GetChar
                0x000007b8       0x2c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x000007b8                UART_SIG_GetChar
 .text.UART_SIG_ClearRxBuffer
                0x000007e4       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x000007e4                UART_SIG_ClearRxBuffer
 .text.UART_SIG_PutChar
                0x00000808       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x00000808                UART_SIG_PutChar
 .text.UART_SIG_PutString
                0x00000820       0x24 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x00000820                UART_SIG_PutString
 .text.UART_SIG_IntClock_Start
                0x00000844       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
                0x00000844                UART_SIG_IntClock_Start
 .text.isr_vbat_Interrupt
                0x00000860       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                0x00000860                isr_vbat_Interrupt
 .text.isr_vbat_SetVector
                0x00000870        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                0x00000870                isr_vbat_SetVector
 .text.isr_vbat_SetPriority
                0x0000087c       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                0x0000087c                isr_vbat_SetPriority
 .text.isr_vbat_Enable
                0x0000088c        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                0x0000088c                isr_vbat_Enable
 .text.isr_vbat_Disable
                0x00000898        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                0x00000898                isr_vbat_Disable
 .text.isr_vbat_Start
                0x000008a4       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                0x000008a4                isr_vbat_Start
 .text.isr_vbat_Stop
                0x000008c0       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                0x000008c0                isr_vbat_Stop
 .text.isr_rbat_Interrupt
                0x000008d4       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                0x000008d4                isr_rbat_Interrupt
 .text.isr_rbat_SetVector
                0x000008e4        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                0x000008e4                isr_rbat_SetVector
 .text.isr_rbat_SetPriority
                0x000008f0       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                0x000008f0                isr_rbat_SetPriority
 .text.isr_rbat_Enable
                0x00000900        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                0x00000900                isr_rbat_Enable
 .text.isr_rbat_Disable
                0x0000090c        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                0x0000090c                isr_rbat_Disable
 .text.isr_rbat_Start
                0x00000918       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                0x00000918                isr_rbat_Start
 .text.isr_rbat_Stop
                0x00000934       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                0x00000934                isr_rbat_Stop
 .text.isr_vpan_Interrupt
                0x00000948       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                0x00000948                isr_vpan_Interrupt
 .text.isr_vpan_SetVector
                0x00000958        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                0x00000958                isr_vpan_SetVector
 .text.isr_vpan_SetPriority
                0x00000964       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                0x00000964                isr_vpan_SetPriority
 .text.isr_vpan_Enable
                0x00000974        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                0x00000974                isr_vpan_Enable
 .text.isr_vpan_Disable
                0x00000980        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                0x00000980                isr_vpan_Disable
 .text.isr_vpan_Start
                0x0000098c       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                0x0000098c                isr_vpan_Start
 .text.isr_vpan_Stop
                0x000009a8       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                0x000009a8                isr_vpan_Stop
 .text.isr_rch_Interrupt
                0x000009bc       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                0x000009bc                isr_rch_Interrupt
 .text.isr_rch_SetVector
                0x000009cc        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                0x000009cc                isr_rch_SetVector
 .text.isr_rch_SetPriority
                0x000009d8       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                0x000009d8                isr_rch_SetPriority
 .text.isr_rch_Enable
                0x000009e8        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                0x000009e8                isr_rch_Enable
 .text.isr_rch_Disable
                0x000009f4        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                0x000009f4                isr_rch_Disable
 .text.isr_rch_Start
                0x00000a00       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                0x00000a00                isr_rch_Start
 .text.isr_rch_Stop
                0x00000a1c       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                0x00000a1c                isr_rch_Stop
 .text.niveau_Read
                0x00000a30        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
                0x00000a30                niveau_Read
 .text.Relais_Write
                0x00000a3c       0x18 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
                0x00000a3c                Relais_Write
 .text.isr_serial_Interrupt
                0x00000a54       0x7c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                0x00000a54                isr_serial_Interrupt
 .text.isr_serial_SetVector
                0x00000ad0        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                0x00000ad0                isr_serial_SetVector
 .text.isr_serial_SetPriority
                0x00000adc       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                0x00000adc                isr_serial_SetPriority
 .text.isr_serial_Enable
                0x00000aec        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                0x00000aec                isr_serial_Enable
 .text.isr_serial_Disable
                0x00000af8        0xc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                0x00000af8                isr_serial_Disable
 .text.isr_serial_Start
                0x00000b04       0x1c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                0x00000b04                isr_serial_Start
 .text.isr_serial_Stop
                0x00000b20       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                0x00000b20                isr_serial_Stop
 *fill*         0x00000b34        0x4 
 .text          0x00000b38       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
                0x00000b38                CyDelayCycles
                0x00000b48                CyEnterCriticalSection
                0x00000b50                CyExitCriticalSection
 .text.__errno  0x00000b58        0xc c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                0x00000b58                __errno
 .text.__libc_init_array
                0x00000b64       0x4c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                0x00000b64                __libc_init_array
 .text.memcpy   0x00000bb0       0x16 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                0x00000bb0                memcpy
 .text.memset   0x00000bc6       0x10 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                0x00000bc6                memset
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x00000bd6        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x00000bd6        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x00000bd6        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x00000bd8        0x0
 .v4_bx         0x00000bd8        0x0 linker stubs

.iplt           0x00000bd8        0x0
 .iplt          0x00000bd8        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x00000bd8        0x4
 *(.eh_frame)
 .eh_frame      0x00000bd8        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .eh_frame      0x00000bd8        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x00000bdc                __exidx_end = .

.rodata         0x00000bdc       0xd4
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x00000bdc       0x60 .\CortexM3\ARM_GCC_541\Debug\main.o
                                 0x5d (size before relaxing)
 .rodata        0x00000c3c       0x3a .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .rodata.str1.1
                0x00000c76        0x2 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x00000c78                . = ALIGN (0x4)
 *(.init)
 .init          0x00000c78        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x00000c78                _init
 .init          0x00000c7c        0x8 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x00000c84                . = ALIGN (0x4)
                0x00000c84                __preinit_array_start = .
 *(.preinit_array)
                0x00000c84                __preinit_array_end = .
                0x00000c84                . = ALIGN (0x4)
                0x00000c84                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x00000c84        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .init_array    0x00000c88        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000c8c                __init_array_end = .
                0x00000c8c                . = ALIGN (0x4)
 *(.fini)
 .fini          0x00000c8c        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x00000c8c                _fini
 .fini          0x00000c90        0x8 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x00000c98                . = ALIGN (0x4)
                0x00000c98                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x00000c98        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x00000c9c                __fini_array_end = .
                0x00000c9c                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x00000c9c                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x00000c9c                . = ALIGN (0x4)
                0x00000c9c                __cy_regions = .
                0x00000c9c        0x4 LONG 0xcb0 __cy_region_init_ram
                0x00000ca0        0x4 LONG 0x1fff80c8 __cy_region_start_data
                0x00000ca4        0x4 LONG 0x78 __cy_region_init_size_ram
                0x00000ca8        0x4 LONG 0x98 __cy_region_zero_size_ram
                0x00000cac                __cy_regions_end = .
                0x00000cb0                . = ALIGN (0x8)
 *fill*         0x00000cac        0x4 
                0x00000cb0                _etext = .

.cy_checksum_exclude
                0x00000cb0        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x1fff8000       0xc0
                0x1fff8000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x1fff8000       0xc0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x1fff8000                CyRamVectors

.noinit         0x1fff80c0        0x1
 *(.noinit)
 .noinit        0x1fff80c0        0x1 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
                0x1fff80c0                CyResetStatus

.data           0x1fff80c8       0x78 load address 0x00000cb0
                0x1fff80c8                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x1fff80c8        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .jcr           0x1fff80c8        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x1fff80cc       0x10 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
                0x1fff80cc                cydelay_32k_ms
                0x1fff80d0                cydelay_freq_khz
                0x1fff80d4                cydelay_freq_mhz
                0x1fff80d8                cydelay_freq_hz
 .data.impure_data
                0x1fff80dc       0x60 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x1fff813c        0x4 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x1fff813c                _impure_ptr
                0x1fff8140                . = ALIGN (0x8)
 *(.ram)
                0x1fff8140                _edata = .

.igot.plt       0x1fff8140        0x0 load address 0x00000d28
 .igot.plt      0x1fff8140        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.bss            0x1fff8140       0x98 load address 0x00000d28
                0x1fff8140                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x1fff8140       0x1c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .bss           0x1fff815c        0x2 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                0x1fff815c                UART_SIG_initVar
 *(COMMON)
 *fill*         0x1fff815e        0x2 
 COMMON         0x1fff8160       0x74 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x1fff8160                batrouge
                0x1fff8164                resp
                0x1fff8187                j
                0x1fff8188                disjon
                0x1fff818c                strbat
                0x1fff8190                message
                0x1fff81b4                batverte
                0x1fff81b6                phase
                0x1fff81b8                begin
                0x1fff81c8                niv_reserv
                0x1fff81cc                strdis
                0x1fff81ce                cptcar
                0x1fff81d0                strpan
                0x1fff81d2                panneau
                0x1fff81d8                . = ALIGN (0x8)
 *fill*         0x1fff81d4        0x4 
 *(.ram.b)
                0x1fff81d8                _end = .
                0x1fff81d8                __end = .
                0x1fff81d8                PROVIDE (end, .)
                0x1fff81d8                PROVIDE (__bss_end__, .)
                0x00000cb0                __cy_region_init_ram = LOADADDR (.data)
                0x00000078                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000098                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x1fff81d8       0x80 load address 0x00000d28
                0x1fff81d8                . = _end
                0x1fff8258                . = (. + 0x80)
 *fill*         0x1fff81d8       0x80 
                0x1fff8258                __cy_heap_limit = .

.stack          0x20007800      0x800
                0x20007800                __cy_stack_limit = .
                0x20008000                . = (. + 0x800)
 *fill*         0x20007800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)

.cyloadermeta
 *(.cyloadermeta)

.cyloadablemeta
 *(.cyloadablemeta)

.cyconfigecc    0x80000000      0x33c
 *(.cyconfigecc)
 .cyconfigecc   0x80000000      0x33c .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x80000000                cy_meta_configecc

.cycustnvl      0x90000000        0x4
 *(.cycustnvl)
 .cycustnvl     0x90000000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90000000                cy_meta_custnvl

.cywolatch      0x90100000        0x4
 *(.cywolatch)
 .cywolatch     0x90100000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90100000                cy_meta_wonvl

.cyeeprom       0x90200000        0x0
 *(.cyeeprom)
                0x00000001                ASSERT ((. <= ((0x90200000 + ee_offset) + ee_size)), .cyeeprom data will not fit in EEPROM)

.cyflashprotect
                0x90400000      0x100
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000      0x100 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90500000                cy_metadata

.rel.dyn        0x00000d28        0x0 load address 0x9050000c
 .rel.iplt      0x00000d28        0x0 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0x998
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_aranges
                0x00000040       0x58 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_aranges
                0x00000098       0x18 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_aranges
                0x000000b0       0x48 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_aranges
                0x000000f8      0x2a0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .debug_aranges
                0x00000398       0x98 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .debug_aranges
                0x00000430       0xf0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .debug_aranges
                0x00000520       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .debug_aranges
                0x00000590       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .debug_aranges
                0x00000610       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .debug_aranges
                0x00000690       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .debug_aranges
                0x00000710       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .debug_aranges
                0x00000790       0x38 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .debug_aranges
                0x000007c8       0x38 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .debug_aranges
                0x00000800       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .debug_aranges
                0x00000880       0x20 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
 .debug_aranges
                0x000008a0       0x80 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .debug_aranges
                0x00000920       0x78 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x543c
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x63b .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_info    0x0000063b      0x5ba .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_info    0x00000bf5      0x135 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_info    0x00000d2a      0x3bb .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_info    0x000010e5     0x1374 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .debug_info    0x00002459      0xa2a .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .debug_info    0x00002e83      0x60c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .debug_info    0x0000348f      0x283 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .debug_info    0x00003712      0x310 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .debug_info    0x00003a22      0x310 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .debug_info    0x00003d32      0x310 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .debug_info    0x00004042      0x310 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .debug_info    0x00004352      0x11c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .debug_info    0x0000446e      0x11f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .debug_info    0x0000458d      0x38a .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .debug_info    0x00004917       0x84 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
 .debug_info    0x0000499b      0x5b8 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .debug_info    0x00004f53      0x4e9 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)

.debug_abbrev   0x00000000     0x18d1
 *(.debug_abbrev)
 .debug_abbrev  0x00000000      0x116 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_abbrev  0x00000116      0x20d .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_abbrev  0x00000323       0x66 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_abbrev  0x00000389      0x1e8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_abbrev  0x00000571      0x254 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .debug_abbrev  0x000007c5      0x1ab .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .debug_abbrev  0x00000970      0x175 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .debug_abbrev  0x00000ae5      0x139 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .debug_abbrev  0x00000c1e      0x1a2 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .debug_abbrev  0x00000dc0      0x1a2 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .debug_abbrev  0x00000f62      0x1a2 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .debug_abbrev  0x00001104      0x1a2 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .debug_abbrev  0x000012a6       0x9f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .debug_abbrev  0x00001345       0x90 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .debug_abbrev  0x000013d5      0x1bc .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .debug_abbrev  0x00001591       0x14 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
 .debug_abbrev  0x000015a5      0x198 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .debug_abbrev  0x0000173d      0x194 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)

.debug_line     0x00000000     0x295f
 *(.debug_line)
 .debug_line    0x00000000      0x30a .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_line    0x0000030a      0x1f3 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_line    0x000004fd      0x141 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_line    0x0000063e      0x234 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_line    0x00000872      0x816 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .debug_line    0x00001088      0x367 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .debug_line    0x000013ef      0x2c4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .debug_line    0x000016b3      0x180 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .debug_line    0x00001833      0x241 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .debug_line    0x00001a74      0x241 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .debug_line    0x00001cb5      0x241 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .debug_line    0x00001ef6      0x240 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .debug_line    0x00002136       0x9a .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .debug_line    0x000021d0       0x93 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .debug_line    0x00002263      0x271 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .debug_line    0x000024d4       0x66 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
 .debug_line    0x0000253a      0x1e9 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .debug_line    0x00002723      0x23c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)

.debug_frame    0x00000000     0x17ec
 *(.debug_frame)
 .debug_frame   0x00000000       0x9c .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_frame   0x0000009c       0xe4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_frame   0x00000180       0xb8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_frame   0x00000238      0x738 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .debug_frame   0x00000970      0x1f8 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .debug_frame   0x00000b68      0x250 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .debug_frame   0x00000db8       0xe0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .debug_frame   0x00000e98      0x104 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .debug_frame   0x00000f9c      0x104 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .debug_frame   0x000010a0      0x104 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .debug_frame   0x000011a4      0x104 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .debug_frame   0x000012a8       0x50 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .debug_frame   0x000012f8       0x50 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .debug_frame   0x00001348      0x114 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .debug_frame   0x0000145c      0x174 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .debug_frame   0x000015d0      0x160 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .debug_frame   0x00001730       0x20 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00001750       0x28 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x00001778       0x2c c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x000017a4       0x28 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x000017cc       0x20 c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)

.debug_str      0x00000000     0x1e59
 *(.debug_str)
 .debug_str     0x00000000      0x2f2 .\CortexM3\ARM_GCC_541\Debug\main.o
                                0x33a (size before relaxing)
 .debug_str     0x000002f2      0x1af .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                                0x338 (size before relaxing)
 .debug_str     0x000004a1       0x7f .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                                0x1d8 (size before relaxing)
 .debug_str     0x00000520      0x13f .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                                0x2fe (size before relaxing)
 .debug_str     0x0000065f      0x84c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
                                0xa3b (size before relaxing)
 .debug_str     0x00000eab      0x365 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
                                0x727 (size before relaxing)
 .debug_str     0x00001210      0x2d9 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
                                0x4e5 (size before relaxing)
 .debug_str     0x000014e9      0x1ab .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
                                0x35a (size before relaxing)
 .debug_str     0x00001694       0xf3 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
                                0x2f3 (size before relaxing)
 .debug_str     0x00001787       0xf3 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
                                0x2f3 (size before relaxing)
 .debug_str     0x0000187a       0xf3 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
                                0x2f2 (size before relaxing)
 .debug_str     0x0000196d       0xe7 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
                                0x2e3 (size before relaxing)
 .debug_str     0x00001a54       0x5f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
                                0x1db (size before relaxing)
 .debug_str     0x00001ab3       0x53 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
                                0x1db (size before relaxing)
 .debug_str     0x00001b06      0x10b .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
                                0x347 (size before relaxing)
 .debug_str     0x00001c11      0x19c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
                                0x395 (size before relaxing)
 .debug_str     0x00001dad       0xac .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
                                0x31e (size before relaxing)

.debug_loc      0x00000000     0x1eb1
 *(.debug_loc)
 .debug_loc     0x00000000      0x25a .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_loc     0x0000025a      0x144 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_loc     0x0000039e      0xa11 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .debug_loc     0x00000daf      0x1e4 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .debug_loc     0x00000f93      0x258 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .debug_loc     0x000011eb      0x12c .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .debug_loc     0x00001317       0x56 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .debug_loc     0x0000136d       0x56 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .debug_loc     0x000013c3       0x56 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .debug_loc     0x00001419       0x56 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .debug_loc     0x0000146f       0x21 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .debug_loc     0x00001490       0x42 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .debug_loc     0x000014d2       0xa0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .debug_loc     0x00001572      0x2f2 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .debug_loc     0x00001864      0x64d .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0x860
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_ranges  0x00000030       0x48 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_ranges  0x00000078       0x38 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_ranges  0x000000b0      0x290 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .debug_ranges  0x00000340       0x88 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .debug_ranges  0x000003c8       0xe0 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .debug_ranges  0x000004a8       0x60 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .debug_ranges  0x00000508       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .debug_ranges  0x00000578       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .debug_ranges  0x000005e8       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .debug_ranges  0x00000658       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .debug_ranges  0x000006c8       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .debug_ranges  0x000006f0       0x28 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .debug_ranges  0x00000718       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .debug_ranges  0x00000788       0x70 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .debug_ranges  0x000007f8       0x68 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM3\ARM_GCC_541\Debug\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x29
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .ARM.attributes
                0x0000001d       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.attributes
                0x00000065       0x33 .\CortexM3\ARM_GCC_541\Debug\main.o
 .ARM.attributes
                0x00000098       0x33 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .ARM.attributes
                0x000000cb       0x33 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .ARM.attributes
                0x000000fe       0x33 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .ARM.attributes
                0x00000131       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyLib.o)
 .ARM.attributes
                0x00000164       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(cyPm.o)
 .ARM.attributes
                0x00000197       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG.o)
 .ARM.attributes
                0x000001ca       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(UART_SIG_IntClock.o)
 .ARM.attributes
                0x000001fd       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vbat.o)
 .ARM.attributes
                0x00000230       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rbat.o)
 .ARM.attributes
                0x00000263       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_vpan.o)
 .ARM.attributes
                0x00000296       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_rch.o)
 .ARM.attributes
                0x000002c9       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(niveau.o)
 .ARM.attributes
                0x000002fc       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(Relais.o)
 .ARM.attributes
                0x0000032f       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(isr_serial.o)
 .ARM.attributes
                0x00000362       0x21 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x00000383       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CyFlash.o)
 .ARM.attributes
                0x000003b6       0x33 .\CortexM3\ARM_GCC_541\Debug\transmi_cartes.a(CySpc.o)
 .ARM.attributes
                0x000003e9       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x00000416       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x00000443       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x00000470       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x0000049d       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x000004ca       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x000004f7       0x2d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .ARM.attributes
                0x00000524       0x1d c:/program files (x86)/cypress/psoc creator/4.1/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(C:\Users\pcoud\githup\psoc\ferme\transmi_cartes.cydsn\CortexM3\ARM_GCC_541\Debug\transmi_cartes.elf elf32-littlearm)
