{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732609985265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732609985290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 09:33:04 2024 " "Processing started: Tue Nov 26 09:33:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732609985290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732609985290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verin -c verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off verin -c verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732609985290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732609990056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732609990056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/sopc_verin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/sopc_verin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOPC_verin-rtl " "Found design unit 1: SOPC_verin-rtl" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021769 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin " "Found entity 1: SOPC_verin" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/sopc_verin_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/sopc_verin_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_verin_rst_controller-rtl " "Found design unit 1: sopc_verin_rst_controller-rtl" {  } { { "SOPC_verin/synthesis/sopc_verin_rst_controller.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/sopc_verin_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021786 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_verin_rst_controller " "Found entity 1: sopc_verin_rst_controller" {  } { { "SOPC_verin/synthesis/sopc_verin_rst_controller.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/sopc_verin_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/sopc_verin_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/sopc_verin_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sopc_verin_rst_controller_001-rtl " "Found design unit 1: sopc_verin_rst_controller_001-rtl" {  } { { "SOPC_verin/synthesis/sopc_verin_rst_controller_001.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/sopc_verin_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021811 ""} { "Info" "ISGN_ENTITY_NAME" "1 sopc_verin_rst_controller_001 " "Found entity 1: sopc_verin_rst_controller_001" {  } { { "SOPC_verin/synthesis/sopc_verin_rst_controller_001.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/sopc_verin_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SOPC_verin/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SOPC_verin/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_irq_mapper " "Found entity 1: SOPC_verin_irq_mapper" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_irq_mapper.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0 " "Found entity 1: SOPC_verin_mm_interconnect_0" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SOPC_verin_mm_interconnect_0_avalon_st_adapter" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610021977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610021977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_rsp_mux " "Found entity 1: SOPC_verin_mm_interconnect_0_rsp_mux" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_verin/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022028 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_rsp_demux " "Found entity 1: SOPC_verin_mm_interconnect_0_rsp_demux" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_cmd_mux " "Found entity 1: SOPC_verin_mm_interconnect_0_cmd_mux" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_cmd_demux " "Found entity 1: SOPC_verin_mm_interconnect_0_cmd_demux" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOPC_verin_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SOPC_verin_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732610022111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOPC_verin_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SOPC_verin_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732610022111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_router_002_default_decode " "Found entity 1: SOPC_verin_mm_interconnect_0_router_002_default_decode" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022120 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_verin_mm_interconnect_0_router_002 " "Found entity 2: SOPC_verin_mm_interconnect_0_router_002" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOPC_verin_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SOPC_verin_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732610022145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOPC_verin_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SOPC_verin_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732610022145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_mm_interconnect_0_router_default_decode " "Found entity 1: SOPC_verin_mm_interconnect_0_router_default_decode" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022152 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_verin_mm_interconnect_0_router " "Found entity 2: SOPC_verin_mm_interconnect_0_router" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SOPC_verin/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_sysid_qsys_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_sysid_qsys_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_sysid_qsys_1 " "Found entity 1: SOPC_verin_sysid_qsys_1" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_sysid_qsys_1.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_sysid_qsys_1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_pio_1 " "Found entity 1: SOPC_verin_pio_1" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_pio_1.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_pio_0 " "Found entity 1: SOPC_verin_pio_0" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_pio_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_onchip_memory2_0 " "Found entity 1: SOPC_verin_onchip_memory2_0" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_nios2_gen2_0 " "Found entity 1: SOPC_verin_nios2_gen2_0" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "6 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "7 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "8 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "9 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "10 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "11 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "12 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "13 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "14 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "15 SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "16 SOPC_verin_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: SOPC_verin_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "17 SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "18 SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "19 SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "20 SOPC_verin_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: SOPC_verin_nios2_gen2_0_cpu_nios2_oci" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""} { "Info" "ISGN_ENTITY_NAME" "21 SOPC_verin_nios2_gen2_0_cpu " "Found entity 21: SOPC_verin_nios2_gen2_0_cpu" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_nios2_gen2_0_cpu_test_bench " "Found entity 1: SOPC_verin_nios2_gen2_0_cpu_test_bench" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file sopc_verin/synthesis/submodules/sopc_verin_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOPC_verin_jtag_uart_0_sim_scfifo_w " "Found entity 1: SOPC_verin_jtag_uart_0_sim_scfifo_w" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022809 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOPC_verin_jtag_uart_0_scfifo_w " "Found entity 2: SOPC_verin_jtag_uart_0_scfifo_w" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022809 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOPC_verin_jtag_uart_0_sim_scfifo_r " "Found entity 3: SOPC_verin_jtag_uart_0_sim_scfifo_r" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022809 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOPC_verin_jtag_uart_0_scfifo_r " "Found entity 4: SOPC_verin_jtag_uart_0_scfifo_r" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022809 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOPC_verin_jtag_uart_0 " "Found entity 5: SOPC_verin_jtag_uart_0" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/avalon_gestion_bp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/avalon_gestion_bp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_gestion_bp-arch_avalon_gestion_bp " "Found design unit 1: avalon_gestion_bp-arch_avalon_gestion_bp" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022835 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_gestion_bp " "Found entity 1: avalon_gestion_bp" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/avalon_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/avalon_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_cap-arch " "Found design unit 1: avalon_cap-arch" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022859 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_cap " "Found entity 1: avalon_cap" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/gestion_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/gestion_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_ADC-arch_adc " "Found design unit 1: Gestion_ADC-arch_adc" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_ADC " "Found entity 1: Gestion_ADC" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/gestion_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/gestion_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_Avalon-arch_avalon " "Found design unit 1: Gestion_Avalon-arch_avalon" {  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_Avalon " "Found entity 1: Gestion_Avalon" {  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-arch_pwm " "Found design unit 1: PWM-arch_pwm" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022930 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/controle_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/controle_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_butees-Beh_b " "Found design unit 1: controle_butees-Beh_b" {  } { { "SOPC_verin/synthesis/submodules/controle_butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/controle_butees.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022959 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_butees " "Found entity 1: controle_butees" {  } { { "SOPC_verin/synthesis/submodules/controle_butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/controle_butees.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sopc_verin/synthesis/submodules/top_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sopc_verin/synthesis/submodules/top_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_system-arch_top " "Found design unit 1: top_system-arch_top" {  } { { "SOPC_verin/synthesis/submodules/top_system.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/top_system.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022984 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_system " "Found entity 1: top_system" {  } { { "SOPC_verin/synthesis/submodules/top_system.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/top_system.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610022984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610022984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-arch_pwm " "Found design unit 1: PWM-arch_pwm" {  } { { "PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023010 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_PWM-TB_arch " "Found design unit 1: tb_PWM-TB_arch" {  } { { "tb_PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_PWM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023035 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_PWM " "Found entity 1: tb_PWM" {  } { { "tb_PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_PWM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_butees-Beh_b " "Found design unit 1: controle_butees-Beh_b" {  } { { "controle_butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/controle_butees.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023060 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_butees " "Found entity 1: controle_butees" {  } { { "controle_butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/controle_butees.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pwm_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_pwm_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 System_PWM_Butees-Beh_sys " "Found design unit 1: System_PWM_Butees-Beh_sys" {  } { { "System_PWM_Butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/System_PWM_Butees.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023084 ""} { "Info" "ISGN_ENTITY_NAME" "1 System_PWM_Butees " "Found entity 1: System_PWM_Butees" {  } { { "System_PWM_Butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/System_PWM_Butees.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_system_pwm_butees.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_system_pwm_butees.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_System_PWM_Butees-Beh_tb " "Found design unit 1: tb_System_PWM_Butees-Beh_tb" {  } { { "tb_System_PWM_Butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_System_PWM_Butees.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023110 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_System_PWM_Butees " "Found entity 1: tb_System_PWM_Butees" {  } { { "tb_System_PWM_Butees.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_System_PWM_Butees.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_ADC-arch_adc " "Found design unit 1: Gestion_ADC-arch_adc" {  } { { "Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Gestion_ADC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_ADC " "Found entity 1: Gestion_ADC" {  } { { "Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Gestion_ADC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_Avalon-arch_avalon " "Found design unit 1: Gestion_Avalon-arch_avalon" {  } { { "Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Gestion_Avalon.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023160 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_Avalon " "Found entity 1: Gestion_Avalon" {  } { { "Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Gestion_Avalon.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gestion_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_gestion_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Gestion_ADC-behavior " "Found design unit 1: tb_Gestion_ADC-behavior" {  } { { "tb_Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_Gestion_ADC.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023184 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Gestion_ADC " "Found entity 1: tb_Gestion_ADC" {  } { { "tb_Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_Gestion_ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_system-arch_top " "Found design unit 1: top_system-arch_top" {  } { { "top_system.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/top_system.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023201 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_system " "Found entity 1: top_system" {  } { { "top_system.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/top_system.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloc_gestion_verin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloc_gestion_verin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloc_gestion_verin " "Found entity 1: bloc_gestion_verin" {  } { { "bloc_gestion_verin.bdf" "" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gestion_bp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avalon_gestion_bp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_gestion_bp-arch_avalon_gestion_bp " "Found design unit 1: avalon_gestion_bp-arch_avalon_gestion_bp" {  } { { "avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/avalon_gestion_bp.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023243 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_gestion_bp " "Found entity 1: avalon_gestion_bp" {  } { { "avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/avalon_gestion_bp.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_interface_t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmea_interface_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_Interface_T-Behavioral " "Found design unit 1: NMEA_Interface_T-Behavioral" {  } { { "NMEA_Interface_T.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/NMEA_Interface_T.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023276 ""} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_Interface_T " "Found entity 1: NMEA_Interface_T" {  } { { "NMEA_Interface_T.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/NMEA_Interface_T.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023276 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl2.vhd " "Can't analyze file -- file Vhdl2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1732610023310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_nmea_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_nmea_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_NMEA_Interface-behavior " "Found design unit 1: tb_NMEA_Interface-behavior" {  } { { "tb_NMEA_Interface.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_NMEA_Interface.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023334 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_NMEA_Interface " "Found entity 1: tb_NMEA_Interface" {  } { { "tb_NMEA_Interface.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/tb_NMEA_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestion_cap-arch " "Found design unit 1: gestion_cap-arch" {  } { { "gestion_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/gestion_cap.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023367 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestion_cap " "Found entity 1: gestion_cap" {  } { { "gestion_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/gestion_cap.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Out_pwm-arch " "Found design unit 1: Out_pwm-arch" {  } { { "Out_pwm.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Out_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Out_pwm " "Found entity 1: Out_pwm" {  } { { "Out_pwm.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Out_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memo_donnee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memo_donnee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memo_donnee-arch " "Found design unit 1: memo_donnee-arch" {  } { { "memo_donnee.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/memo_donnee.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023416 ""} { "Info" "ISGN_ENTITY_NAME" "1 memo_donnee " "Found entity 1: memo_donnee" {  } { { "memo_donnee.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/memo_donnee.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mae_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mae_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_cap-arch " "Found design unit 1: MAE_cap-arch" {  } { { "MAE_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/MAE_cap.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023433 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_cap " "Found entity 1: MAE_cap" {  } { { "MAE_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/MAE_cap.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq_de_cap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq_de_cap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivFreq_de_cap-arch " "Found design unit 1: DivFreq_de_cap-arch" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/DivFreq_de_cap.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023467 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivFreq_de_cap " "Found entity 1: DivFreq_de_cap" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/DivFreq_de_cap.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcul_la_duree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcul_la_duree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calcul_La_Duree-arch " "Found design unit 1: Calcul_La_Duree-arch" {  } { { "Calcul_La_Duree.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Calcul_La_Duree.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calcul_La_Duree " "Found entity 1: Calcul_La_Duree" {  } { { "Calcul_La_Duree.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/Calcul_La_Duree.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610023492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610023492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bloc_gestion_verin " "Elaborating entity \"bloc_gestion_verin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732610024937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin SOPC_verin:inst " "Elaborating entity \"SOPC_verin\" for hierarchy \"SOPC_verin:inst\"" {  } { { "bloc_gestion_verin.bdf" "inst" { Schematic "C:/Users/maged/Downloads/Verin_bp/Verin/bloc_gestion_verin.bdf" { { -256 464 1120 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610024987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_system SOPC_verin:inst\|top_system:gestion_verin_0 " "Elaborating entity \"top_system\" for hierarchy \"SOPC_verin:inst\|top_system:gestion_verin_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "gestion_verin_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW " "Elaborating entity \"PWM\" for hierarchy \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\"" {  } { { "SOPC_verin/synthesis/submodules/top_system.vhd" "PW" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/top_system.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_butees SOPC_verin:inst\|top_system:gestion_verin_0\|controle_butees:controle_butees " "Elaborating entity \"controle_butees\" for hierarchy \"SOPC_verin:inst\|top_system:gestion_verin_0\|controle_butees:controle_butees\"" {  } { { "SOPC_verin/synthesis/submodules/top_system.vhd" "controle_butees" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/top_system.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_ADC SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC " "Elaborating entity \"Gestion_ADC\" for hierarchy \"SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_ADC:Gestion_ADC\"" {  } { { "SOPC_verin/synthesis/submodules/top_system.vhd" "Gestion_ADC" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/top_system.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Raz_n Gestion_ADC.vhd(185) " "VHDL Process Statement warning at Gestion_ADC.vhd(185): signal \"Raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732610025364 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "compt_front Gestion_ADC.vhd(187) " "VHDL Process Statement warning at Gestion_ADC.vhd(187): signal \"compt_front\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732610025364 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_ADC:Gestion_ADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gestion_Avalon SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon " "Elaborating entity \"Gestion_Avalon\" for hierarchy \"SOPC_verin:inst\|top_system:gestion_verin_0\|Gestion_Avalon:Gestion_Avalon\"" {  } { { "SOPC_verin/synthesis/submodules/top_system.vhd" "Gestion_Avalon" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/top_system.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registre_Angle_barre Gestion_Avalon.vhd(36) " "Verilog HDL or VHDL warning at Gestion_Avalon.vhd(36): object \"registre_Angle_barre\" assigned a value but never read" {  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732610025467 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registre_config Gestion_Avalon.vhd(39) " "VHDL Process Statement warning at Gestion_Avalon.vhd(39): inferring latch(es) for signal or variable \"registre_config\", which holds its previous value in one or more paths through the process" {  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732610025475 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registre_config\[3\] Gestion_Avalon.vhd(39) " "Inferred latch for \"registre_config\[3\]\" at Gestion_Avalon.vhd(39)" {  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025491 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registre_config\[4\] Gestion_Avalon.vhd(39) " "Inferred latch for \"registre_config\[4\]\" at Gestion_Avalon.vhd(39)" {  } { { "SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_Avalon.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025491 "|bloc_gestion_verin|SOPC_verin:inst|top_system:gestion_verin_0|Gestion_Avalon:Gestion_Avalon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cap SOPC_verin:inst\|avalon_cap:avalon_cap_0 " "Elaborating entity \"avalon_cap\" for hierarchy \"SOPC_verin:inst\|avalon_cap:avalon_cap_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "avalon_cap_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025635 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata avalon_cap.vhd(70) " "VHDL Process Statement warning at avalon_cap.vhd(70): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732610025635 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[0\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025643 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[1\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[2\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[3\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[4\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[5\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[6\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[7\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[8\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[9\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[10\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[11\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[12\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[13\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[14\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[15\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[16\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[17\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[18\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[19\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[20\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[21\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[22\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[23\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[24\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[25\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[26\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[27\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[28\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[29\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[30\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] avalon_cap.vhd(70) " "Inferred latch for \"readdata\[31\]\" at avalon_cap.vhd(70)" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610025644 "|bloc_gestion_verin|SOPC_verin:inst|avalon_cap:avalon_cap_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gestion_cap SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3 " "Elaborating entity \"gestion_cap\" for hierarchy \"SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\"" {  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "U3" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq_de_cap SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0 " "Elaborating entity \"DivFreq_de_cap\" for hierarchy \"SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\"" {  } { { "gestion_cap.vhd" "DivFreq_cap0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/gestion_cap.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Calcul_La_Duree SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0 " "Elaborating entity \"Calcul_La_Duree\" for hierarchy \"SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Calcul_La_Duree:calcul_duree0\"" {  } { { "gestion_cap.vhd" "calcul_duree0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/gestion_cap.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Out_pwm SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0 " "Elaborating entity \"Out_pwm\" for hierarchy \"SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|Out_pwm:synchro_pwm0\"" {  } { { "gestion_cap.vhd" "synchro_pwm0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/gestion_cap.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610025984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memo_donnee SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0 " "Elaborating entity \"memo_donnee\" for hierarchy \"SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|memo_donnee:memo_donnee0\"" {  } { { "gestion_cap.vhd" "memo_donnee0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/gestion_cap.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610026046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAE_cap SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|MAE_cap:MAE_cap0 " "Elaborating entity \"MAE_cap\" for hierarchy \"SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|MAE_cap:MAE_cap0\"" {  } { { "gestion_cap.vhd" "MAE_cap0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/gestion_cap.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610026113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_gestion_bp SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0 " "Elaborating entity \"avalon_gestion_bp\" for hierarchy \"SOPC_verin:inst\|avalon_gestion_bp:gestion_bp_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "gestion_bp_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610026230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst_n avalon_gestion_bp.vhd(275) " "VHDL Process Statement warning at avalon_gestion_bp.vhd(275): signal \"rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732610026239 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "codeFonction avalon_gestion_bp.vhd(277) " "VHDL Process Statement warning at avalon_gestion_bp.vhd(277): signal \"codeFonction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732610026239 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata avalon_gestion_bp.vhd(271) " "VHDL Process Statement warning at avalon_gestion_bp.vhd(271): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 271 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1732610026239 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "readdata\[31..4\] avalon_gestion_bp.vhd(29) " "Using initial value X (don't care) for net \"readdata\[31..4\]\" at avalon_gestion_bp.vhd(29)" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610026239 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] avalon_gestion_bp.vhd(271) " "Inferred latch for \"readdata\[1\]\" at avalon_gestion_bp.vhd(271)" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610026239 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] avalon_gestion_bp.vhd(271) " "Inferred latch for \"readdata\[2\]\" at avalon_gestion_bp.vhd(271)" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610026239 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon_gestion_bp.vhd(271) " "Inferred latch for \"readdata\[3\]\" at avalon_gestion_bp.vhd(271)" {  } { { "SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_gestion_bp.vhd" 271 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610026247 "|bloc_gestion_verin|SOPC_verin:inst|avalon_gestion_bp:gestion_bp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_jtag_uart_0 SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"SOPC_verin_jtag_uart_0\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "jtag_uart_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610026321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_jtag_uart_0_scfifo_w SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w " "Elaborating entity \"SOPC_verin_jtag_uart_0_scfifo_w\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "the_SOPC_verin_jtag_uart_0_scfifo_w" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610026387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "wfifo" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610027341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610027383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610027383 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610027383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610027636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610027636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610027662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610027824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610027824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610027849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610028012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610028012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610028053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610028302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610028302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610028351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610028654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610028654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610028699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610028961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610028961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_w:the_SOPC_verin_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610029003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_jtag_uart_0_scfifo_r SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r " "Elaborating entity \"SOPC_verin_jtag_uart_0_scfifo_r\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|SOPC_verin_jtag_uart_0_scfifo_r:the_SOPC_verin_jtag_uart_0_scfifo_r\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "the_SOPC_verin_jtag_uart_0_scfifo_r" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610029176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "SOPC_verin_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610030539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610030621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610030621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610030621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610030621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610030621 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610030621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610031026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SOPC_verin_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610031492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0 SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"SOPC_verin_nios2_gen2_0\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "nios2_gen2_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610031696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0.v" "cpu" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610031770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_test_bench SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_test_bench:the_SOPC_verin_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_test_bench\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_test_bench:the_SOPC_verin_nios2_gen2_0_cpu_test_bench\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610032140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "SOPC_verin_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610032215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610032797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610032847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610032847 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610032847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610033151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610033151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_a_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610033175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_register_bank_b_module:SOPC_verin_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "SOPC_verin_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610033364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610033580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610033687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610033944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610033977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610033977 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610033977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode:SOPC_verin_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_dtrace\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_td_mode:SOPC_verin_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg:the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610034976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610035051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610035175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610035265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610035315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610035315 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610035315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610035630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610035630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem:the_SOPC_verin_nios2_gen2_0_cpu_nios2_ocimem\|SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram_module:SOPC_verin_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610035646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610035828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610035902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" "SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610036604 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610036604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_nios2_gen2_0:nios2_gen2_0\|SOPC_verin_nios2_gen2_0_cpu:cpu\|SOPC_verin_nios2_gen2_0_cpu_nios2_oci:the_SOPC_verin_nios2_gen2_0_cpu_nios2_oci\|SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper:the_SOPC_verin_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SOPC_verin_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_onchip_memory2_0 SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"SOPC_verin_onchip_memory2_0\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "onchip_memory2_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610036994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610037092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610037141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOPC_verin_onchip_memory2_0.hex " "Parameter \"init_file\" = \"SOPC_verin_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5000 " "Parameter \"maximum_depth\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5000 " "Parameter \"numwords_a\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610037141 ""}  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610037141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_teh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_teh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_teh1 " "Found entity 1: altsyncram_teh1" {  } { { "db/altsyncram_teh1.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/altsyncram_teh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610037462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610037462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_teh1 SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_teh1:auto_generated " "Elaborating entity \"altsyncram_teh1\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_teh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610037487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_pio_0 SOPC_verin:inst\|SOPC_verin_pio_0:pio_0 " "Elaborating entity \"SOPC_verin_pio_0\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_pio_0:pio_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "pio_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610038861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_pio_1 SOPC_verin:inst\|SOPC_verin_pio_1:pio_1 " "Elaborating entity \"SOPC_verin_pio_1\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_pio_1:pio_1\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "pio_1" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610038917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_sysid_qsys_1 SOPC_verin:inst\|SOPC_verin_sysid_qsys_1:sysid_qsys_1 " "Elaborating entity \"SOPC_verin_sysid_qsys_1\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_sysid_qsys_1:sysid_qsys_1\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "sysid_qsys_1" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610038998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0 SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SOPC_verin_mm_interconnect_0\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "mm_interconnect_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610039055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610039907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610039982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gestion_verin_0_avalon_slave_0_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "gestion_verin_0_avalon_slave_0_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gestion_bp_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gestion_bp_0_avalon_slave_0_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "gestion_bp_0_avalon_slave_0_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cap_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cap_0_avalon_slave_0_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "avalon_cap_0_avalon_slave_0_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610040915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610041020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_router SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router:router " "Elaborating entity \"SOPC_verin_mm_interconnect_0_router\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router:router\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "router" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610041673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_router_default_decode SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router:router\|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SOPC_verin_mm_interconnect_0_router_default_decode\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router:router\|SOPC_verin_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610041780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_router_002 SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SOPC_verin_mm_interconnect_0_router_002\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router_002:router_002\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "router_002" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 2780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610041863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_router_002_default_decode SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router_002:router_002\|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SOPC_verin_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_router_002:router_002\|SOPC_verin_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610041922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_cmd_demux SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SOPC_verin_mm_interconnect_0_cmd_demux\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610042255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_cmd_mux SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SOPC_verin_mm_interconnect_0_cmd_mux\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610042373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610042471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610042546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_rsp_demux SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SOPC_verin_mm_interconnect_0_rsp_demux\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 3268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610042989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_rsp_mux SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SOPC_verin_mm_interconnect_0_rsp_mux\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 3517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_avalon_st_adapter SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SOPC_verin_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0.v" 3611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SOPC_verin_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOPC_verin_irq_mapper SOPC_verin:inst\|SOPC_verin_irq_mapper:irq_mapper " "Elaborating entity \"SOPC_verin_irq_mapper\" for hierarchy \"SOPC_verin:inst\|SOPC_verin_irq_mapper:irq_mapper\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "irq_mapper" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_verin_rst_controller SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller " "Elaborating entity \"sopc_verin_rst_controller\" for hierarchy \"SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "rst_controller" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "SOPC_verin/synthesis/sopc_verin_rst_controller.vhd" "rst_controller" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/sopc_verin_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610043961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SOPC_verin/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610044045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOPC_verin:inst\|sopc_verin_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SOPC_verin/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610044107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sopc_verin_rst_controller_001 SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001 " "Elaborating entity \"sopc_verin_rst_controller_001\" for hierarchy \"SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001\"" {  } { { "SOPC_verin/synthesis/SOPC_verin.vhd" "rst_controller_001" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/SOPC_verin.vhd" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610044157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOPC_verin:inst\|sopc_verin_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "SOPC_verin/synthesis/sopc_verin_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/sopc_verin_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610044215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_9e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_9e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_9e31 " "Found entity 1: sld_ela_trigger_flow_sel_9e31" {  } { { "db/sld_ela_trigger_flow_sel_9e31.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/sld_ela_trigger_flow_sel_9e31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610055032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610055032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_verin_auto_signaltap_0_flow_mgr_e982 " "Found entity 1: sld_reserved_verin_auto_signaltap_0_flow_mgr_e982" {  } { { "db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/sld_reserved_verin_auto_signaltap_0_flow_mgr_e982.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610055468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610055468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb24 " "Found entity 1: altsyncram_gb24" {  } { { "db/altsyncram_gb24.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/altsyncram_gb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610056980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610056980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610058681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610058681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610059660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610059660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610061029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610061029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610061367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610061367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610062110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610062110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610063104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610063104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610063904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610063904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610064283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610064283 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610065752 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732610066223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.26.09:34:39 Progress: Loading sldb0261355/alt_sld_fab_wrapper_hw.tcl " "2024.11.26.09:34:39 Progress: Loading sldb0261355/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610079197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610087756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610088347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610099005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610099205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610099437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610099724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610099745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610099745 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732610100592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb0261355/alt_sld_fab.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/ip/sldb0261355/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610101354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610101354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610101701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610101701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610101799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610101799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610102022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610102022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610102301 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610102301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610102301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/ip/sldb0261355/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610102546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610102546 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|Mult0\"" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "Mult0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610115482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|Div1\"" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "Div1" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610115482 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|Div0\"" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "Div0" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610115482 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732610115482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_mult:Mult0\"" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610116046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_mult:Mult0 " "Instantiated megafunction \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116046 ""}  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610116046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610116362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610116362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div1\"" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610116870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div1 " "Instantiated megafunction \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610116870 ""}  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610116870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610117167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610117167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610117389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610117389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610117750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610117750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610118404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610118404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610118772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610118772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\"" {  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610119017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0 " "Instantiated megafunction \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 26 " "Parameter \"LPM_WIDTHN\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610119017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610119017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610119017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732610119017 ""}  } { { "SOPC_verin/synthesis/submodules/PWM.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/PWM.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732610119017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610119297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610119297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610119523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610119523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732610119894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610119894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732610122743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[4\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123458 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[0\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[1\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[2\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[3\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[5\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[9\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[8\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123462 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] " "Latch SOPC_verin:inst\|avalon_cap:avalon_cap_0\|readdata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal SOPC_verin:inst\|SOPC_verin_mm_interconnect_0:mm_interconnect_0\|SOPC_verin_mm_interconnect_0_cmd_mux:cmd_mux_003\|saved_grant\[0\]" {  } { { "SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_mm_interconnect_0_cmd_mux.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1732610123464 ""}  } { { "SOPC_verin/synthesis/submodules/avalon_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/avalon_cap.vhd" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1732610123464 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 26 -1 0 } } { "SOPC_verin/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/Gestion_ADC.vhd" 40 -1 0 } } { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_jtag_uart_0.v" 398 -1 0 } } { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/SOPC_verin_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "SOPC_verin/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/SOPC_verin/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1732610123519 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1732610123519 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610202443 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|compteur1\[31\] Low " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|compteur1\[31\] will power up to Low" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/DivFreq_de_cap.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1732610202893 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|compteur10k\[31\] Low " "Register SOPC_verin:inst\|avalon_cap:avalon_cap_0\|gestion_cap:U3\|DivFreq_de_cap:DivFreq_cap0\|compteur10k\[31\] will power up to Low" {  } { { "DivFreq_de_cap.vhd" "" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/DivFreq_de_cap.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1732610202893 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1732610202893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732610212371 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_2_result_int\[0\]~6 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_2_result_int\[0\]~6\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_2_result_int\[0\]~6" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""} { "Info" "ISCL_SCL_CELL_NAME" "SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[0\]~34 " "Logic cell \"SOPC_verin:inst\|top_system:gestion_verin_0\|PWM:PW\|lpm_divide:Div0\|lpm_divide_mkm:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_gaf:divider\|add_sub_18_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gaf.tdf" "add_sub_18_result_int\[0\]~34" { Text "C:/Users/maged/Downloads/Verin_bp/Verin/db/alt_u_div_gaf.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1732610212454 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1732610212454 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maged/Downloads/Verin_bp/Verin/output_files/verin.map.smsg " "Generated suppressed messages file C:/Users/maged/Downloads/Verin_bp/Verin/output_files/verin.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610215442 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 38 70 0 0 32 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 38 of its 70 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1732610229982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732610230273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732610230273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5463 " "Implemented 5463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732610232398 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732610232398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5280 " "Implemented 5280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732610232398 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732610232398 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1732610232398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732610232398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732610232662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 09:37:12 2024 " "Processing ended: Tue Nov 26 09:37:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732610232662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:08 " "Elapsed time: 00:04:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732610232662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732610232662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732610232662 ""}
