("BUFX2:/\tBUFX2 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB BUFX2 schematic }:r"))) (((-2.61875 2.625) (9.99375 5.5625)) "r" "Schematics XL" 15))("BUFX2:/\tBUFX2 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB BUFX2 layout }:r"))) (((-4.316 14.1) (11.016 21.4)) "r" "Virtuoso XL" 14))("M4_M3_HH:/\tM4_M3_HH KISTA_SOI_STDLIB via" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB M4_M3_HH via }:a"))) (((-6.0415 -8.1445) (17.2415 8.8885)) "a" "Layout" 5))("nmos3:/\tnmos3 KISTA_1UM layout" (("open" (nil hierarchy "/{KISTA_1UM nmos3 layout }:a"))) (((-2.0115 -1.4755) (10.2115 7.4665)) "a" "Layout" 3))("test_drc:/\ttest_drc KISTA_TEST_ANALOG layout" (("open" (nil hierarchy "/{KISTA_TEST_ANALOG test_drc layout }:a"))) (((126.557 25.017) (145.162 38.628)) "a" "Layout" 10))("AOI21X1:/\tAOI21X1 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB AOI21X1 schematic }:r"))) (((0.76875 2.025) (6.98125 7.425)) "r" "Schematics XL" 7))("AOI21X1:/\tAOI21X1 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB AOI21X1 layout }:r"))) (((-6.8915 -1.9765) (30.8915 39.111)) "r" "Virtuoso XL" 6))("test_ams_oai:/\ttest_ams_oai KISTA_TEST_AMS config" (("cfgopen" (nil hierarchy "/{KISTA_TEST_AMS test_ams_oai config}:a"))) nil)("test_ams_oai:/\ttest_ams_oai KISTA_TEST_AMS adexl" (("open" (nil hierarchy "/{KISTA_TEST_AMS test_ams_oai adexl }:a"))) nil)("test_ams_tielo:/\ttest_ams_tielo KISTA_TEST_AMS config" (("cfgopen" (nil hierarchy "/{KISTA_TEST_AMS test_ams_tielo config}:a"))) nil)