Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:31:55 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.46
  Critical Path Slack:          -0.46
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -10.49
  No. of Violating Paths:       25.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                259
  Buf/Inv Cell Count:              47
  Buf Cell Count:                   7
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       259
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      248.177999
  Noncombinational Area:     0.000000
  Buf/Inv Area:             26.866000
  Total Buffer Area:             5.59
  Total Inverter Area:          21.28
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               248.177999
  Design Area:             248.177999


  Design Rules
  -----------------------------------
  Total Number of Nets:           298
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.13
  Logic Optimization:                  0.89
  Mapping Optimization:                7.32
  -----------------------------------------
  Overall Compile Time:               10.26
  Overall Compile Wall Clock Time:    10.56

  --------------------------------------------------------------------

  Design  WNS: 0.46  TNS: 10.49  Number of Violating Paths: 25


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
