module d_flipflop_tb();
reg clk;
reg rst;
reg d;
wire q;
d_flipflop dut(clk,rst,d,q);
always #5 clk=~clk;
initial begin
clk=0; rst=1;
#15 rst=0;
d=0; #10 d=1;
#10 d=0; #10 d=1;
$stop;
end
endmodule
