-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity app_to_raw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    from_app_V_dout : IN STD_LOGIC_VECTOR (88 downto 0);
    from_app_V_empty_n : IN STD_LOGIC;
    from_app_V_read : OUT STD_LOGIC;
    to_raw_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    to_raw_V_full_n : IN STD_LOGIC;
    to_raw_V_write : OUT STD_LOGIC );
end;


architecture behav of app_to_raw is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv17_1FE00 : STD_LOGIC_VECTOR (16 downto 0) := "11111111000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal state_V_load_load_fu_119_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_nbreadreq_fu_68_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal ap_predicate_op19_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_V_load_reg_227 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_reg_236 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op35_write_state2 : BOOLEAN;
    signal tmp_reg_255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op45_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal state_V : STD_LOGIC_VECTOR (2 downto 0) := "010";
    signal app_packet_in_last_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal app_packet_in_data_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal app_packet_in_keep_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal from_app_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal to_raw_V_blk_n : STD_LOGIC;
    signal tmp_last_V_reg_231 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_1_fu_127_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_reg_240 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_89_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_1_reg_245 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_tkeep_V_1_reg_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_dest_V_load_new_reg_259 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_413_fu_191_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_2_fu_207_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal tmp_1_fu_217_p4 : STD_LOGIC_VECTOR (72 downto 0);
    signal storemerge_fu_137_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge1_fu_151_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_94 : BOOLEAN;
    signal ap_condition_154 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    app_packet_in_data_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_94)) then
                if ((ap_predicate_op19_read_state1 = ap_const_boolean_1)) then 
                    app_packet_in_data_V <= tmp_5_fu_165_p1;
                elsif ((ap_predicate_op7_read_state1 = ap_const_boolean_1)) then 
                    app_packet_in_data_V <= tmp_data_V_1_fu_127_p1;
                end if;
            end if; 
        end if;
    end process;

    state_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_94)) then
                if ((ap_predicate_op19_read_state1 = ap_const_boolean_1)) then 
                    state_V <= ap_const_lv3_3;
                elsif ((state_V_load_load_fu_119_p1 = ap_const_lv3_3)) then 
                    state_V <= storemerge1_fu_151_p3;
                elsif ((ap_predicate_op7_read_state1 = ap_const_boolean_1)) then 
                    state_V <= storemerge_fu_137_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) then
                app_packet_in_keep_V <= from_app_V_dout(88 downto 81);
                app_packet_in_last_V <= from_app_V_dout(72 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                state_V_load_reg_227 <= state_V;
                tmp_last_V_reg_231 <= app_packet_in_last_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (state_V = ap_const_lv3_4) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_3_reg_236 <= (0=>from_app_V_empty_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))) then
                tmp_data_V_1_reg_240 <= tmp_data_V_1_fu_127_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1))) then
                tmp_dest_V_load_new_reg_259 <= from_app_V_dout(71 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1))) then
                tmp_last_V_1_reg_245 <= from_app_V_dout(72 downto 72);
                tmp_tkeep_V_1_reg_250 <= from_app_V_dout(88 downto 81);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (state_V = ap_const_lv3_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_reg_255 <= (0=>from_app_V_empty_n, others=>'-');
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, from_app_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op19_read_state1, to_raw_V_full_n, state_V_load_reg_227, ap_predicate_op35_write_state2, ap_predicate_op45_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_227 = ap_const_lv3_3) and (to_raw_V_full_n = ap_const_logic_0)) or ((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op35_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, from_app_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op19_read_state1, to_raw_V_full_n, state_V_load_reg_227, ap_predicate_op35_write_state2, ap_predicate_op45_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_227 = ap_const_lv3_3) and (to_raw_V_full_n = ap_const_logic_0)) or ((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op35_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, from_app_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op19_read_state1, to_raw_V_full_n, state_V_load_reg_227, ap_predicate_op35_write_state2, ap_predicate_op45_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_227 = ap_const_lv3_3) and (to_raw_V_full_n = ap_const_logic_0)) or ((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op35_write_state2 = ap_const_boolean_1)))) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, from_app_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op19_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((from_app_V_empty_n = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(to_raw_V_full_n, state_V_load_reg_227, ap_predicate_op35_write_state2, ap_predicate_op45_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((state_V_load_reg_227 = ap_const_lv3_3) and (to_raw_V_full_n = ap_const_logic_0)) or ((to_raw_V_full_n = ap_const_logic_0) and (ap_predicate_op35_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_154_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_154 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_94_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_94 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op19_read_state1_assign_proc : process(grp_nbreadreq_fu_68_p3, state_V)
    begin
                ap_predicate_op19_read_state1 <= ((grp_nbreadreq_fu_68_p3 = ap_const_lv1_1) and (state_V = ap_const_lv3_2));
    end process;


    ap_predicate_op35_write_state2_assign_proc : process(state_V_load_reg_227, tmp_3_reg_236)
    begin
                ap_predicate_op35_write_state2 <= ((tmp_3_reg_236 = ap_const_lv1_1) and (state_V_load_reg_227 = ap_const_lv3_4));
    end process;


    ap_predicate_op45_write_state2_assign_proc : process(state_V_load_reg_227, tmp_reg_255)
    begin
                ap_predicate_op45_write_state2 <= ((state_V_load_reg_227 = ap_const_lv3_2) and (tmp_reg_255 = ap_const_lv1_1));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(grp_nbreadreq_fu_68_p3, state_V)
    begin
                ap_predicate_op7_read_state1 <= ((grp_nbreadreq_fu_68_p3 = ap_const_lv1_1) and (state_V = ap_const_lv3_4));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    from_app_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, from_app_V_empty_n, ap_predicate_op7_read_state1, ap_predicate_op19_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            from_app_V_blk_n <= from_app_V_empty_n;
        else 
            from_app_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    from_app_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_predicate_op19_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op19_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) then 
            from_app_V_read <= ap_const_logic_1;
        else 
            from_app_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_89_p3 <= from_app_V_dout(72 downto 72);
    grp_nbreadreq_fu_68_p3 <= (0=>from_app_V_empty_n, others=>'-');
    state_V_load_load_fu_119_p1 <= state_V;
    storemerge1_fu_151_p3 <= 
        ap_const_lv3_2 when (app_packet_in_last_V(0) = '1') else 
        ap_const_lv3_4;
    storemerge_fu_137_p3 <= 
        ap_const_lv3_2 when (grp_fu_89_p3(0) = '1') else 
        ap_const_lv3_4;
    tmp_1_fu_217_p4 <= ((ap_const_lv17_1FE00 & tmp_dest_V_load_new_reg_259) & ap_const_lv48_0);
    tmp_2_fu_207_p4 <= ((app_packet_in_keep_V & tmp_last_V_reg_231) & app_packet_in_data_V);
    tmp_413_fu_191_p4 <= ((tmp_tkeep_V_1_reg_250 & tmp_last_V_1_reg_245) & tmp_data_V_1_reg_240);
    tmp_5_fu_165_p1 <= from_app_V_dout(64 - 1 downto 0);
    tmp_data_V_1_fu_127_p1 <= from_app_V_dout(64 - 1 downto 0);

    to_raw_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, to_raw_V_full_n, state_V_load_reg_227, ap_predicate_op35_write_state2, ap_predicate_op45_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((state_V_load_reg_227 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op35_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            to_raw_V_blk_n <= to_raw_V_full_n;
        else 
            to_raw_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    to_raw_V_din_assign_proc : process(state_V_load_reg_227, ap_predicate_op35_write_state2, ap_predicate_op45_write_state2, tmp_413_fu_191_p4, tmp_2_fu_207_p4, tmp_1_fu_217_p4, ap_condition_154)
    begin
        if ((ap_const_boolean_1 = ap_condition_154)) then
            if ((ap_predicate_op45_write_state2 = ap_const_boolean_1)) then 
                to_raw_V_din <= tmp_1_fu_217_p4;
            elsif ((state_V_load_reg_227 = ap_const_lv3_3)) then 
                to_raw_V_din <= tmp_2_fu_207_p4;
            elsif ((ap_predicate_op35_write_state2 = ap_const_boolean_1)) then 
                to_raw_V_din <= tmp_413_fu_191_p4;
            else 
                to_raw_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            to_raw_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    to_raw_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, state_V_load_reg_227, ap_predicate_op35_write_state2, ap_predicate_op45_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op45_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (state_V_load_reg_227 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op35_write_state2 = ap_const_boolean_1)))) then 
            to_raw_V_write <= ap_const_logic_1;
        else 
            to_raw_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
