<html><head><meta charset="UTF-8"><title>Documentation for project PiMulator</title><style type="text/css">html {
  width: 100%;
}

h1 {
  font-size: 2.3em;
}
h2 {
  font-size: 2em;
}
h3 {
  font-size: 1.7em;
}
h4 {
  font-size: 1.4em;
  margin-top: 1em;
  margin-bottom: 1em;
}
h5 {
  font-size: 1.1em;
  margin-top: 0.8em;
  margin-bottom: 0.8em;
}

table {
  border-collapse: collapse;
  border-spacing: 0;
}

table,
th,
td {
  border: solid 1px black;
}

table thead,
table tfoot,
.vertical-table > tbody th {
  background: rgb(230, 230, 230);
  font-weight: bold;
}

table tr th,
table tr td {
  padding: 0.5625em 0.625em;
  font-size: inherit;
  color: black;
}

tr td,
.vertical-table tr th {
  vertical-align: top;
}
tr th {
  text-align: left;
}

/* prevent margin around comments */

tr td p:first-of-type {
  margin-top: 0;
}
tr td p:last-of-type {
  margin-bottom: 0;
}

/* center images */

svg,
img,
iframe {
  display: block;
  margin-left: auto;
  margin-right: auto;
}

svg,
img {
  max-width: 100%;
  height: auto;
}

iframe {
  width: 100%;
  height: 100%;
}
table { margin: 0 auto; }</style><script>function resizeIframe(obj) {    obj.style.height = obj.contentWindow.document.body.scrollHeight + 15 + 'px';}</script></head><body><h1 class="title">Documentation for project PiMulator</h1><p class="sub">Generated by Sigasi 4.15.0.202203161825</p><p id="revision">Revision 2022-03-31</p><h2 id="toc">Table of Contents</h2><ul><li><a href="#design_units">Design Units</a></li><ul><li>Module <a href="#platform:resourcePiMulatorBank.svid1-2t">Bank</a></li><ul><li><a href="#platform:resourcePiMulatorBank.svid1-2t.description">Description</a></li><li><a href="#platform:resourcePiMulatorBank.svid1-2t.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorBank.svid1-2t.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorBank.svid1-2t.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatorBank.svid1-2t.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorbank_array.svid1-2y">bank&#8203;_array</a></li><ul><li><a href="#platform:resourcePiMulatorbank_array.svid1-2y.description">Description</a></li><li><a href="#platform:resourcePiMulatorbank_array.svid1-2y.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorbank_array.svid1-2y.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorbank_array.svid1-2y.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatorbank_array.svid1-2y.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorBankGroup.svid1-44">BankGroup</a></li><ul><li><a href="#platform:resourcePiMulatorBankGroup.svid1-44.description">Description</a></li><li><a href="#platform:resourcePiMulatorBankGroup.svid1-44.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorBankGroup.svid1-44.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorBankGroup.svid1-44.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorChip.svid1-5c">Chip</a></li><ul><li><a href="#platform:resourcePiMulatorChip.svid1-5c.description">Description</a></li><li><a href="#platform:resourcePiMulatorChip.svid1-5c.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorChip.svid1-5c.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorChip.svid1-5c.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorCMD.svid1-hr">CMD</a></li><ul><li><a href="#platform:resourcePiMulatorCMD.svid1-hr.description">Description</a></li><li><a href="#platform:resourcePiMulatorCMD.svid1-hr.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorCMD.svid1-hr.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorCMD.svid1-hr.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatorCMD.svid1-hr.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorDIMM.svid1-sd">DIMM</a></li><ul><li><a href="#platform:resourcePiMulatorDIMM.svid1-sd.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorDIMM.svid1-sd.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorDIMM.svid1-sd.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatorDIMM.svid1-sd.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorMEMSync.svid1-e9">MEMSync</a></li><ul><li><a href="#platform:resourcePiMulatorMEMSync.svid1-e9.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorMEMSync.svid1-e9.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorMEMSync.svid1-e9.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatorMEMSync.svid1-e9.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80">MEMSyncTop</a></li><ul><li><a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80.description">Description</a></li><li><a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatormemtiming.svid1-10f">memtiming</a></li><ul><li><a href="#platform:resourcePiMulatormemtiming.svid1-10f.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatormemtiming.svid1-10f.ports">Ports</a></li><li><a href="#platform:resourcePiMulatormemtiming.svid1-10f.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatormemtiming.svid1-10f.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_Bank.svid1-7j">testbnch&#8203;_Bank</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_Bank.svid1-7j.description">Description</a></li><li><a href="#platform:resourcePiMulatortestbnch_Bank.svid1-7j.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_Bank.svid1-7j.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_Bank.svid1-7j.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_Bank.svid1-7j.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5">testbnch&#8203;_BankInterleaving</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_Chip.svid1-dk">testbnch&#8203;_Chip</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_Chip.svid1-dk.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_Chip.svid1-dk.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_Chip.svid1-dk.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_Chip.svid1-dk.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_CMD.svid1-ju">testbnch&#8203;_CMD</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_CMD.svid1-ju.description">Description</a></li><li><a href="#platform:resourcePiMulatortestbnch_CMD.svid1-ju.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_CMD.svid1-ju.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_CMD.svid1-ju.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_DIMM.svid1-yv">testbnch&#8203;_DIMM</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_DIMM.svid1-yv.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_DIMM.svid1-yv.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_DIMM.svid1-yv.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_DIMM.svid1-yv.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_MEMSync.svid1-jq">testbnch&#8203;_MEMSync</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec">testbnch&#8203;_MEMSyncTop</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2">testbnch&#8203;_RefInterleaving</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d">testbnch&#8203;_TimingFSM</a></li><ul><li><a href="#platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.always-blocks">Always Blocks</a></li><li><a href="#platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorTimingFSM.svid1-je">TimingFSM</a></li><ul><li><a href="#platform:resourcePiMulatorTimingFSM.svid1-je.description">Description</a></li><li><a href="#platform:resourcePiMulatorTimingFSM.svid1-je.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatorTimingFSM.svid1-je.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorTimingFSM.svid1-je.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatortristate.vid1-1j">tristate</a></li><ul><li><a href="#platform:resourcePiMulatortristate.vid1-1j.description">Description</a></li><li><a href="#platform:resourcePiMulatortristate.vid1-1j.parameters">Parameters</a></li><li><a href="#platform:resourcePiMulatortristate.vid1-1j.ports">Ports</a></li><li><a href="#platform:resourcePiMulatortristate.vid1-1j.blockDiagram">Block Diagram</a></li></ul><li>Module <a href="#platform:resourcePiMulatorWrappedDIMM.svid1-3z">WrappedDIMM</a></li><ul><li><a href="#platform:resourcePiMulatorWrappedDIMM.svid1-3z.description">Description</a></li><li><a href="#platform:resourcePiMulatorWrappedDIMM.svid1-3z.ports">Ports</a></li><li><a href="#platform:resourcePiMulatorWrappedDIMM.svid1-3z.instantiations">Instantiations</a></li><li><a href="#platform:resourcePiMulatorWrappedDIMM.svid1-3z.blockDiagram">Block Diagram</a></li></ul></ul></ul><div id="dependencies"><h3>Project files overview</h3><img src="PiMulator.svg"></div><div id="design_units"><h2>Design Units</h2><p>This projects has 21 design units.</p><ul><li>Module <a href="#platform:resourcePiMulatorBank.svid1-2t">Bank</a></li><li>Module <a href="#platform:resourcePiMulatorbank_array.svid1-2y">bank&#8203;_array</a></li><li>Module <a href="#platform:resourcePiMulatorBankGroup.svid1-44">BankGroup</a></li><li>Module <a href="#platform:resourcePiMulatorChip.svid1-5c">Chip</a></li><li>Module <a href="#platform:resourcePiMulatorCMD.svid1-hr">CMD</a></li><li>Module <a href="#platform:resourcePiMulatorDIMM.svid1-sd">DIMM</a></li><li>Module <a href="#platform:resourcePiMulatorMEMSync.svid1-e9">MEMSync</a></li><li>Module <a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80">MEMSyncTop</a></li><li>Module <a href="#platform:resourcePiMulatormemtiming.svid1-10f">memtiming</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_Bank.svid1-7j">testbnch&#8203;_Bank</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5">testbnch&#8203;_BankInterleaving</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_Chip.svid1-dk">testbnch&#8203;_Chip</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_CMD.svid1-ju">testbnch&#8203;_CMD</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_DIMM.svid1-yv">testbnch&#8203;_DIMM</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_MEMSync.svid1-jq">testbnch&#8203;_MEMSync</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec">testbnch&#8203;_MEMSyncTop</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2">testbnch&#8203;_RefInterleaving</a></li><li>Module <a href="#platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d">testbnch&#8203;_TimingFSM</a></li><li>Module <a href="#platform:resourcePiMulatorTimingFSM.svid1-je">TimingFSM</a></li><li>Module <a href="#platform:resourcePiMulatortristate.vid1-1j">tristate</a></li><li>Module <a href="#platform:resourcePiMulatorWrappedDIMM.svid1-3z">WrappedDIMM</a></li></ul></div><div class="module" id="platform:resourcePiMulatorBank.svid1-2t"><h2>Module Bank</h2><p>This design unit is implemented in <code>Bank.sv</code></p><p>This file depends on: <code>bank_array.sv</code></p><div id="platform:resourcePiMulatorBank.svid1-2t.description"><h3>Description</h3><p>This Bank module models the basics in terms of structure and data storage of a memory Bank.</p><ul><li><p>parameter <code>DEVICE_WIDTH</code> corresponds with the width of the memory Chip, Bank Group, Bank
and sets the number of bits addressed by one row-column address location</p></li><li><p>parameter <code>COLWIDTH</code> determines the number of columns in one row</p></li><li><p>parameter <code>CHWIDTH</code> determines the number of full rows to be modeled.
The number of full rows modeled will be much smaller than the real number of rows
because of the limited BRAM available on the FPGA chip.
The small number of full rows modeled are then mapped to any rows in use.</p></li></ul></div><div id="platform:resourcePiMulatorBank.svid1-2t.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorBank.svid1-2t.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td></td></tr><tr><td>COLS</td><td>unknown</td><td>2**COLWIDTH</td><td><p>number of columns</p></td></tr><tr><td>CHROWS</td><td>unknown</td><td>2**CHWIDTH</td><td><p>number of full rows allocated to a Bank model</p></td></tr><tr><td>DEPTH</td><td>unknown</td><td>COLS*CHROWS</td><td><p>amount of BRAM per Bank as full rows</p></td></tr></tbody></table></div><div id="platform:resourcePiMulatorBank.svid1-2t.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rd&#8203;_o&#8203;_wr</td><td>in</td><td>[0:0] logic</td><td></td></tr><tr><td>dqin</td><td>in</td><td>[DEVICE_WIDTH-1:0] logic</td><td></td></tr><tr><td>dqout</td><td>out</td><td>[DEVICE_WIDTH-1:0] logic</td><td></td></tr><tr><td>row</td><td>in</td><td>[CHWIDTH-1:0] logic</td><td></td></tr><tr><td>column</td><td>in</td><td>[COLWIDTH-1:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorBank.svid1-2t.instantiations"><h3>Instantiations</h3><ul><li>arrayi : <a href="#platform:resourcePiMulatorbank_array.svid1-2y">bank&#8203;_array</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatorBank.svid1-2t.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.Bank.svg"></div></div><div class="module" id="platform:resourcePiMulatorbank_array.svid1-2y"><h2>Module bank&#8203;_array</h2><p>This design unit is implemented in <code>bank&#8203;_array.sv</code></p><div id="platform:resourcePiMulatorbank_array.svid1-2y.description"><h3>Description</h3><p>This array module is based on widely used Verilog designs for a 2D memory array.
Parameter <code>WIDTH</code> sets the word width (how many bits are written/read in 1 <code>clk</code>).
Parameter <code>DEPTH</code> sets the number of words in the array.</p></div><div id="platform:resourcePiMulatorbank_array.svid1-2y.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorbank_array.svid1-2y.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>WIDTH</td><td>unknown</td><td>8</td><td></td></tr><tr><td>DEPTH</td><td>unknown</td><td>2048</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatorbank_array.svid1-2y.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td><p>clock</p></td></tr><tr><td>addr</td><td>in</td><td>[$clog2(DEPTH)-1:0] logic</td><td><p>which word is read/written</p></td></tr><tr><td>rd&#8203;_o&#8203;_wr</td><td>in</td><td>logic</td><td><p>is the data read or written (0=read, 1=write)</p></td></tr><tr><td>i&#8203;_data</td><td>in</td><td>[WIDTH-1:0] logic</td><td><p>data being written</p></td></tr><tr><td>o&#8203;_data</td><td>out</td><td>[WIDTH-1:0] logic</td><td><p>data being read</p></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorbank_array.svid1-2y.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.bank_array.svg"></div><div id="platform:resourcePiMulatorbank_array.svid1-2y.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>Either write <code>i_data</code> in <code>memory_array</code> at <code>addr</code>
or read from <code>memory_array[addr]</code> to <code>o_data</code></p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcePiMulatorBankGroup.svid1-44"><h2>Module BankGroup</h2><p>This design unit is implemented in <code>BankGroup.sv</code></p><p>This file depends on: <code>Bank.sv</code></p><div id="platform:resourcePiMulatorBankGroup.svid1-44.description"><h3>Description</h3><p>A BankGroup module model that bundles multiple Bank modules.
parameter <code>BAWIDTH</code> determines the number of Banks</p></div><div id="platform:resourcePiMulatorBankGroup.svid1-44.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorBankGroup.svid1-44.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatorBankGroup.svid1-44.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rd&#8203;_o&#8203;_wr</td><td>in</td><td>[0:0] logic [BANKSPERGROUP-1:0]</td><td><p>the Bank inputs are bundled together for easy indexing</p></td></tr><tr><td>dqin</td><td>in</td><td>[DEVICE_WIDTH-1:0] logic [BANKSPERGROUP-1:0]</td><td></td></tr><tr><td>dqout</td><td>out</td><td>[DEVICE_WIDTH-1:0] logic [BANKSPERGROUP-1:0]</td><td></td></tr><tr><td>row</td><td>in</td><td>[CHWIDTH-1:0] logic [BANKSPERGROUP-1:0]</td><td></td></tr><tr><td>column</td><td>in</td><td>[COLWIDTH-1:0] logic [BANKSPERGROUP-1:0]</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorBankGroup.svid1-44.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.BankGroup.svg"></div></div><div class="module" id="platform:resourcePiMulatorChip.svid1-5c"><h2>Module Chip</h2><p>This design unit is implemented in <code>Chip.sv</code></p><p>This file depends on: <code>BankGroup.sv</code></p><div id="platform:resourcePiMulatorChip.svid1-5c.description"><h3>Description</h3><p>A memory Chip module model that bundles multiple BankGroups.
Notice that the Chip model interface is nothing like the real DRAM Chip
interface, which is much narrower, with the addressing logic performed
inside the Chip. Doing the addressing logic, the state and time management,
and the data synchronization outside the chip is more efficient in terms
of resource utilization and allows having the relevant control data all in
one place while still achieving the goal of slicing and hierarchically
placing the data.</p><ul><li><p>parameter <code>BGWIDTH</code> determines the number of Bank Groups, and
<code>BGWIDTH=0</code> is equivalent to a single Bank Group</p></li></ul></div><div id="platform:resourcePiMulatorChip.svid1-5c.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorChip.svid1-5c.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>COLS</td><td>unknown</td><td>2**COLWIDTH</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatorChip.svid1-5c.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rd&#8203;_o&#8203;_wr</td><td>in</td><td>[0:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td><p>SystemVerilog multi-dimentional arrays allows to easily scale the bundling
of inputs. For example, the data of bank 2 and bank group 3 can be read
out as dqout3 and setting the row and column value will give the
relevant word</p></td></tr><tr><td>dqin</td><td>in</td><td>[DEVICE_WIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>dqout</td><td>out</td><td>[DEVICE_WIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>row</td><td>in</td><td>[CHWIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>column</td><td>in</td><td>[COLWIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorChip.svid1-5c.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.Chip.svg"></div></div><div class="module" id="platform:resourcePiMulatorCMD.svid1-hr"><h2>Module CMD</h2><p>This design unit is implemented in <code>CMD.sv</code></p><div id="platform:resourcePiMulatorCMD.svid1-hr.description"><h3>Description</h3><p>The native DIMM channel interface signals (addressing and controls) are passed to this
module to be decoded into memory commands. Additionally, RAS and CAS controls are implemented.</p></div><div id="platform:resourcePiMulatorCMD.svid1-hr.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorCMD.svid1-hr.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td><p>Burst Length</p></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatorCMD.svid1-hr.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>cke</td><td>in</td><td>logic</td><td><p>Clock Enable; HIGH activates internal clock signals and device input buffers and output drivers</p></td></tr><tr><td>cs&#8203;_n</td><td>in</td><td>logic</td><td><p>Chip select; The memory looks at all the other inputs only if this is LOW todo: scale to more than 1 rank</p></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>act&#8203;_n</td><td>in</td><td>logic</td><td></td></tr><tr><td>bg</td><td>in</td><td>[BGWIDTH-1:0] logic</td><td></td></tr><tr><td>ba</td><td>in</td><td>[BAWIDTH-1:0] logic</td><td></td></tr><tr><td>A</td><td>in</td><td>[ADDRWIDTH-1:0] logic</td><td></td></tr><tr><td>RowId</td><td>out</td><td>[ADDRWIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>ColId</td><td>out</td><td>[COLWIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>rd&#8203;_o&#8203;_wr</td><td>out</td><td>logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>commands</td><td>out</td><td>[18:0] logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorCMD.svid1-hr.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.CMD.svg"></div><div id="platform:resourcePiMulatorCMD.svid1-hr.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>RAS = Row Address Strobe;
the idea here is to store the address A during an activate command
thus keep track of which row is active at each Bank</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>CAS = Column Address Strobe;
similarly, here we store the first column and iterate to implement a burst count</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>Write Enable bit
will determine the read or write (in or out state of the inout data pins)</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcePiMulatorDIMM.svid1-sd"><h2>Module DIMM</h2><p>This design unit is implemented in <code>DIMM.sv</code></p><p>This file depends on: <code>CMD.sv</code>, <code>tristate.v</code>, <code>Chip.sv</code>, <code>MEMSyncTop.sv</code>, <code>TimingFSM.sv</code></p><div id="platform:resourcePiMulatorDIMM.svid1-sd.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorDIMM.svid1-sd.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>PROTOCOL</td><td>unknown</td><td>&quot;DDR4&quot;</td><td></td></tr><tr><td>RANKS</td><td>unknown</td><td>1</td><td><p>number of Ranks</p></td></tr><tr><td>CHIPS</td><td>unknown</td><td>16</td><td><p>number of Chips per Rank</p></td></tr><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td><p>width of Bank Groups</p></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td><p>width of Banks per Bank Group</p></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td><p>address width for number of rows in array</p></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td><p>address width for number of columns in array</p></td></tr><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td><p>data bits per Chip; x4, x8, x16 -&gt; DQWIDTH = DEVICE_WIDTH x CHIPS</p></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td><p>Burst Length</p></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td><p>6, // address width for number of rows in Memory Emulation Model local BRAM-based array,</p></td></tr><tr><td>AXI&#8203;_DATA&#8203;_WIDTH</td><td>unknown</td><td>32</td><td><p>Width of AXI data bus in bits</p></td></tr><tr><td>AXI&#8203;_ADDR&#8203;_WIDTH</td><td>unknown</td><td>16</td><td><p>Width of AXI address bus in bits</p></td></tr><tr><td>AXI&#8203;_STRB&#8203;_WIDTH</td><td>unknown</td><td>(AXI_DATA_WIDTH/8)</td><td><p>Width of AXI wstrb (width of data bus in words)</p></td></tr><tr><td>AXI&#8203;_ID&#8203;_WIDTH</td><td>unknown</td><td>8</td><td><p>Width of AXI ID signal</p></td></tr><tr><td>DQWIDTH</td><td>unknown</td><td>DEVICE_WIDTH*CHIPS</td><td><p>data width, ECC pins are also accounted as data</p></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td><p>number of Bank Groups</p></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td><p>number of Banks per Bank Group</p></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td><p>number of Rows in array</p></td></tr><tr><td>COLS</td><td>unknown</td><td>2**COLWIDTH</td><td><p>number of Columns in array</p></td></tr></tbody></table></div><div id="platform:resourcePiMulatorDIMM.svid1-sd.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>act&#8203;_n</td><td>in</td><td>logic</td><td><p>Activate command input</p></td></tr><tr><td>A</td><td>in</td><td>[ADDRWIDTH-1:0] logic</td><td></td></tr><tr><td>bg</td><td>in</td><td>[BGWIDTH-1:0] logic</td><td><p>bankgroup address, BG0-BG1 in x4/8 and BG0 in x16</p></td></tr><tr><td>ba</td><td>in</td><td>[BAWIDTH-1:0] logic</td><td><p>bank address</p></td></tr><tr><td>ck2x</td><td>in</td><td>logic</td><td><p>clock 2x the frequency of ck_t, ck_c, ck_p, ck_n to drive at Dual Data Rate</p></td></tr><tr><td>ck&#8203;_c</td><td>in</td><td>logic</td><td><p>Differential clock input complement All address &amp; control signals are sampled at the crossing of negedge of ck_c</p></td></tr><tr><td>ck&#8203;_t</td><td>in</td><td>logic</td><td><p>Differential clock input true       All address &amp; control signals are sampled at the crossing of posedge of ck_t</p></td></tr><tr><td>cke</td><td>in</td><td>logic</td><td><p>Clock Enable; HIGH activates internal clock signals and device input buffers and output drivers</p></td></tr><tr><td>cs&#8203;_n</td><td>in</td><td>[RANKS-1:0] logic</td><td><p>Chip select; The memory looks at all the other inputs only if this is LOW todo: scale to more ranks</p></td></tr><tr><td>dq</td><td>inout</td><td>[DQWIDTH-1:0] logic</td><td><p>Data Bus; This is how data is written in and read out</p></td></tr><tr><td>dqs&#8203;_c</td><td>inout</td><td>[CHIPS-1:0] logic</td><td><p>Data Strobe complement, essentially a data valid flag</p></td></tr><tr><td>dqs&#8203;_t</td><td>inout</td><td>[CHIPS-1:0] logic</td><td><p>Data Strobe true,       essentially a data valid flag</p></td></tr><tr><td>odt</td><td>in</td><td>logic</td><td><p>todo: on-die termination is possibly irrelevant for FPGA model</p></td></tr><tr><td>parity</td><td>in</td><td>logic</td><td><p>Command and Address parity; todo: parity is possibly of little use for FPGA model</p></td></tr><tr><td>reset&#8203;_n</td><td>in</td><td>logic</td><td><p>DRAM is active only when this signal is HIGH</p></td></tr><tr><td>stall</td><td>out</td><td>logic</td><td><p>signal to stall system while MEMSync in Allocate or WriteBack state</p></td></tr><tr><td>sync</td><td>in</td><td>logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td><p>AXI Port to Synchronize Emulation Memory Cache with Board Memory</p></td></tr><tr><td>m&#8203;_axi&#8203;_awid</td><td>out</td><td>[AXI_ID_WIDTH-1:0] logic</td><td><ul><li><p>AXI master interface</p></li></ul></td></tr><tr><td>m&#8203;_axi&#8203;_awaddr</td><td>out</td><td>[AXI_ADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_awready</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_wdata</td><td>out</td><td>[AXI_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_wstrb</td><td>out</td><td>[AXI_STRB_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_wlast</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_wvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_wready</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_bid</td><td>in</td><td>[AXI_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_bresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_bvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_bready</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arid</td><td>out</td><td>[AXI_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_araddr</td><td>out</td><td>[AXI_ADDR_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arlen</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arsize</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arburst</td><td>out</td><td>[1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arlock</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arcache</td><td>out</td><td>[3:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arprot</td><td>out</td><td>[2:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arvalid</td><td>out</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_arready</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_rid</td><td>in</td><td>[AXI_ID_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_rdata</td><td>in</td><td>[AXI_DATA_WIDTH-1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_rresp</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_rlast</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_rvalid</td><td>in</td><td>logic</td><td></td></tr><tr><td>m&#8203;_axi&#8203;_rready</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorDIMM.svid1-sd.instantiations"><h3>Instantiations</h3><ul><li>CMDi : <a href="#platform:resourcePiMulatorCMD.svid1-hr">CMD</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>TimingFSMi : <a href="#platform:resourcePiMulatorTimingFSM.svid1-je">TimingFSM</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>MEMSyncTopi : <a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80">MEMSyncTop</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dqtr : <a href="#platform:resourcePiMulatortristate.vid1-1j">tristate</a></li><ul style="list-style-type:none"><li><p>todo: enable must come from FSM</p></li></ul></ul><ul><li>dqsctr : <a href="#platform:resourcePiMulatortristate.vid1-1j">tristate</a></li><ul style="list-style-type:none"><li></li></ul></ul><ul><li>dqsttr : <a href="#platform:resourcePiMulatortristate.vid1-1j">tristate</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatorDIMM.svid1-sd.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.DIMM.svg"></div></div><div class="module" id="platform:resourcePiMulatorMEMSync.svid1-e9"><h2>Module MEMSync</h2><p>This design unit is implemented in <code>MEMSync.sv</code></p><div id="platform:resourcePiMulatorMEMSync.svid1-e9.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorMEMSync.svid1-e9.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>CHWIDTH</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>CHROWS</td><td>unknown</td><td>2**CHWIDTH</td><td></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatorMEMSync.svid1-e9.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>cRowId</td><td>out</td><td>[CHWIDTH-1:0] logic</td><td><p>Current MEM row to be used</p></td></tr><tr><td>dirty</td><td>out</td><td>logic</td><td></td></tr><tr><td>hit</td><td>out</td><td>logic</td><td></td></tr><tr><td>nRowId</td><td>out</td><td>[CHWIDTH-1:0] logic</td><td><p>Next MEM row to be used</p></td></tr><tr><td>ready</td><td>out</td><td>logic</td><td></td></tr><tr><td>stall</td><td>out</td><td>logic</td><td><p>stall signal</p></td></tr><tr><td>ACT</td><td>in</td><td>logic</td><td><p>open a row</p></td></tr><tr><td>PR</td><td>in</td><td>logic</td><td><p>close a row</p></td></tr><tr><td>RD</td><td>in</td><td>logic</td><td></td></tr><tr><td>RowId</td><td>in</td><td>[ADDRWIDTH-1:0] logic</td><td></td></tr><tr><td>WR</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>logic</td><td></td></tr><tr><td>sync</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorMEMSync.svid1-e9.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.MEMSync.svg"></div><div id="platform:resourcePiMulatorMEMSync.svid1-e9.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>comb always block</p><div id="platform:resourcePiMulatorMEMSync.svid1-e9.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/MEMSync_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff<ul style="list-style-type:none"><li><p>sequential always block</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff<ul style="list-style-type:none"><li><p>datapath sequential always block</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcePiMulatorMEMSyncTop.svid1-80"><h2>Module MEMSyncTop</h2><p>This design unit is implemented in <code>MEMSyncTop.sv</code></p><p>This file depends on: <code>MEMSync.sv</code></p><div id="platform:resourcePiMulatorMEMSyncTop.svid1-80.description"><h3>Description</h3><p>This module instatiates a MEMSync module for each memory Bank.</p></div><div id="platform:resourcePiMulatorMEMSyncTop.svid1-80.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorMEMSyncTop.svid1-80.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>CHROWS</td><td>unknown</td><td>2**CHWIDTH</td><td></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatorMEMSyncTop.svid1-80.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>reset&#8203;_n</td><td>in</td><td>logic</td><td></td></tr><tr><td>RowId</td><td>in</td><td>[ADDRWIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>BankFSM</td><td>in</td><td>[4:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>sync</td><td>in</td><td>logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>cRowId</td><td>out</td><td>[CHWIDTH-1:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr><tr><td>stall</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorMEMSyncTop.svid1-80.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.MEMSyncTop.svg"></div></div><div class="module" id="platform:resourcePiMulatormemtiming.svid1-10f"><h2>Module memtiming</h2><p>This design unit is implemented in <code>memtiming.sv</code></p><div id="platform:resourcePiMulatormemtiming.svid1-10f.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatormemtiming.svid1-10f.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BL</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatormemtiming.svid1-10f.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>stateout</td><td>out</td><td>[4:0] logic</td><td></td></tr><tr><td>BSTct</td><td>out</td><td>[7:0] logic</td><td><p>Burst counter</p></td></tr><tr><td>tABARct</td><td>out</td><td>[7:0] logic</td><td></td></tr><tr><td>tABAct</td><td>out</td><td>[7:0] logic</td><td><p>Automatic Bank Active latency counter</p></td></tr><tr><td>tCLct</td><td>out</td><td>[7:0] logic</td><td><p>CAS latency counter</p></td></tr><tr><td>tCWLct</td><td>out</td><td>[7:0] logic</td><td><p>CAS write latency counter</p></td></tr><tr><td>tRASct</td><td>out</td><td>[7:0] logic</td><td><p>RAS latency counter</p></td></tr><tr><td>tRCDct</td><td>out</td><td>[7:0] logic</td><td><p>RCD latency counter</p></td></tr><tr><td>tREFIct</td><td>out</td><td>[15:0] logic</td><td><p>Refresh Interval</p></td></tr><tr><td>tRFCct</td><td>out</td><td>[7:0] logic</td><td><p>Refresh counter</p></td></tr><tr><td>tRPct</td><td>out</td><td>[7:0] logic</td><td><p>Precharge counter</p></td></tr><tr><td>tRTPct</td><td>out</td><td>[7:0] logic</td><td><p>Reead to Precharge Delay counter</p></td></tr><tr><td>tWRct</td><td>out</td><td>[7:0] logic</td><td><p>Write to precharge delay counter</p></td></tr><tr><td>ACT</td><td>in</td><td>logic</td><td></td></tr><tr><td>BST</td><td>in</td><td>logic</td><td></td></tr><tr><td>CFG</td><td>in</td><td>logic</td><td></td></tr><tr><td>CKEH</td><td>in</td><td>logic</td><td></td></tr><tr><td>CKEL</td><td>in</td><td>logic</td><td></td></tr><tr><td>DPD</td><td>in</td><td>logic</td><td></td></tr><tr><td>DPDX</td><td>in</td><td>logic</td><td></td></tr><tr><td>MRR</td><td>in</td><td>logic</td><td></td></tr><tr><td>MRW</td><td>in</td><td>logic</td><td></td></tr><tr><td>PD</td><td>in</td><td>logic</td><td></td></tr><tr><td>PDX</td><td>in</td><td>logic</td><td></td></tr><tr><td>PR</td><td>in</td><td>logic</td><td></td></tr><tr><td>PRA</td><td>in</td><td>logic</td><td></td></tr><tr><td>RD</td><td>in</td><td>logic</td><td></td></tr><tr><td>RDA</td><td>in</td><td>logic</td><td></td></tr><tr><td>REF</td><td>in</td><td>logic</td><td></td></tr><tr><td>SRF</td><td>in</td><td>logic</td><td></td></tr><tr><td>T&#8203;_ABAR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_ABA</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_CL</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_CWL</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_RAS</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_RCD</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_REFI</td><td>in</td><td>[15:0] logic</td><td></td></tr><tr><td>T&#8203;_RFC</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_RP</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_RTP</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>T&#8203;_WR</td><td>in</td><td>[7:0] logic</td><td></td></tr><tr><td>WR</td><td>in</td><td>logic</td><td></td></tr><tr><td>WRA</td><td>in</td><td>logic</td><td></td></tr><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>rst</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatormemtiming.svid1-10f.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.memtiming.svg"></div><div id="platform:resourcePiMulatormemtiming.svid1-10f.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always_comb<ul style="list-style-type:none"><li><p>comb always block</p><div id="platform:resourcePiMulatormemtiming.svid1-10f.always-blocks.processStateMachine"><h4>Statemachine</h4><img src="statemachines/memtiming_state.svg"></div></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff<ul style="list-style-type:none"><li><p>sequential always block</p></li></ul></li></ul></div><div class="always-blocks"><ul><li>unnamed : always_ff<ul style="list-style-type:none"><li><p>datapath sequential always block</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_Bank.svid1-7j"><h2>Module testbnch&#8203;_Bank</h2><p>This design unit is implemented in <code>testbnch&#8203;_Bank.sv</code></p><p>This file depends on: <code>Bank.sv</code></p><div id="platform:resourcePiMulatortestbnch_Bank.svid1-7j.description"><h3>Description</h3><p>testbench for Bank module</p></div><div id="platform:resourcePiMulatortestbnch_Bank.svid1-7j.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_Bank.svid1-7j.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td><p>parameters for Bank module</p></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td><p>time for a clk cycle</p></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_Bank.svid1-7j.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorBank.svid1-2t">Bank</a></li><ul style="list-style-type:none"><li><p>dut instance of Bank</p></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_Bank.svid1-7j.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_Bank.svg"></div><div id="platform:resourcePiMulatortestbnch_Bank.svid1-7j.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>clk behavior</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5"><h2>Module testbnch&#8203;_BankInterleaving</h2><p>This design unit is implemented in <code>testbnch&#8203;_BankInterleaving.sv</code></p><p>This file depends on: <code>DIMM.sv</code></p><div id="platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>RANKS</td><td>unknown</td><td>1</td><td></td></tr><tr><td>CHIPS</td><td>unknown</td><td>18</td><td></td></tr><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td><p>x4, x8, x16 -&gt; DQ width = Device_Width x BankGroups (Chips)</p></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td><p>Burst Length</p></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td><p>Emulation Memory Cache Width</p></td></tr><tr><td>DQWIDTH</td><td>unknown</td><td>DEVICE_WIDTH*CHIPS</td><td><p>64 bits + 8 bits for ECC</p></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td></td></tr><tr><td>COLS</td><td>unknown</td><td>2**COLWIDTH</td><td></td></tr><tr><td>CHIPSIZE</td><td>unknown</td><td>(DEVICE_WIDTH*COLS*(ROWS/1024)*BANKSPERGROUP*BANKGROUPS)/(1024)</td><td><p>Mbit</p></td></tr><tr><td>DIMMSIZE</td><td>unknown</td><td>(CHIPSIZE*CHIPS)/(1024*8)</td><td><p>GB</p></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorDIMM.svid1-sd">DIMM</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_BankInterleaving.svg"></div><div id="platform:resourcePiMulatortestbnch_BankInterleaving.svid1-k5.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_Chip.svid1-dk"><h2>Module testbnch&#8203;_Chip</h2><p>This design unit is implemented in <code>testbnch&#8203;_Chip.sv</code></p><p>This file depends on: <code>Chip.sv</code></p><div id="platform:resourcePiMulatortestbnch_Chip.svid1-dk.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_Chip.svid1-dk.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>COLS</td><td>unknown</td><td>2**COLWIDTH</td><td></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_Chip.svid1-dk.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorChip.svid1-5c">Chip</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_Chip.svid1-dk.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_Chip.svg"></div><div id="platform:resourcePiMulatortestbnch_Chip.svid1-dk.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_CMD.svid1-ju"><h2>Module testbnch&#8203;_CMD</h2><p>This design unit is implemented in <code>testbnch&#8203;_CMD.sv</code></p><div id="platform:resourcePiMulatortestbnch_CMD.svid1-ju.description"><h3>Description</h3><p>testbench for Bank module</p></div><div id="platform:resourcePiMulatortestbnch_CMD.svid1-ju.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_CMD.svid1-ju.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td><p>Burst Length</p></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td><p>time for a clk cycle</p></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_CMD.svid1-ju.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/work.testbnch_CMD.svg"></div><div id="platform:resourcePiMulatortestbnch_CMD.svid1-ju.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>clk behavior</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_DIMM.svid1-yv"><h2>Module testbnch&#8203;_DIMM</h2><p>This design unit is implemented in <code>testbnch&#8203;_DIMM.sv</code></p><p>This file depends on: <code>DIMM.sv</code>, <code>TimingFSM.sv</code></p><div id="platform:resourcePiMulatortestbnch_DIMM.svid1-yv.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_DIMM.svid1-yv.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>RANKS</td><td>unknown</td><td>1</td><td></td></tr><tr><td>CHIPS</td><td>unknown</td><td>16</td><td></td></tr><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td><p>x4, x8, x16 -&gt; DQ width = Device_Width x BankGroups (Chips)</p></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td><p>Burst Length</p></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td><p>Emulation Memory Cache Width</p></td></tr><tr><td>DQWIDTH</td><td>unknown</td><td>DEVICE_WIDTH*CHIPS</td><td><p>64 bits + 8 bits for ECC</p></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td></td></tr><tr><td>COLS</td><td>unknown</td><td>2**COLWIDTH</td><td></td></tr><tr><td>CHIPSIZE</td><td>unknown</td><td>(DEVICE_WIDTH*COLS*(ROWS/1024)*BANKSPERGROUP*BANKGROUPS)/(1024)</td><td><p>Mbit</p></td></tr><tr><td>DIMMSIZE</td><td>unknown</td><td>(CHIPSIZE*CHIPS)/(1024*8)</td><td><p>GB</p></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td></td></tr><tr><td>T&#8203;_CL</td><td>unknown</td><td>17</td><td></td></tr><tr><td>T&#8203;_RCD</td><td>unknown</td><td>17</td><td></td></tr><tr><td>T&#8203;_RP</td><td>unknown</td><td>17</td><td></td></tr><tr><td>T&#8203;_RFC</td><td>unknown</td><td>34</td><td></td></tr><tr><td>T&#8203;_WR</td><td>unknown</td><td>14</td><td></td></tr><tr><td>T&#8203;_RTP</td><td>unknown</td><td>7</td><td></td></tr><tr><td>T&#8203;_CWL</td><td>unknown</td><td>10</td><td></td></tr><tr><td>T&#8203;_ABA</td><td>unknown</td><td>24</td><td></td></tr><tr><td>T&#8203;_ABAR</td><td>unknown</td><td>24</td><td></td></tr><tr><td>T&#8203;_RAS</td><td>unknown</td><td>32</td><td></td></tr><tr><td>T&#8203;_REFI</td><td>unknown</td><td>9360</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_DIMM.svid1-yv.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorDIMM.svid1-sd">DIMM</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_DIMM.svid1-yv.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_DIMM.svg"></div><div id="platform:resourcePiMulatortestbnch_DIMM.svid1-yv.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_MEMSync.svid1-jq"><h2>Module testbnch&#8203;_MEMSync</h2><p>This design unit is implemented in <code>testbnch&#8203;_MEMSync.sv</code></p><p>This file depends on: <code>MEMSync.sv</code></p><div id="platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>CHWIDTH</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>CHROWS</td><td>unknown</td><td>2**CHWIDTH</td><td></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorMEMSync.svid1-e9">MEMSync</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_MEMSync.svg"></div><div id="platform:resourcePiMulatortestbnch_MEMSync.svid1-jq.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec"><h2>Module testbnch&#8203;_MEMSyncTop</h2><p>This design unit is implemented in <code>testbnch&#8203;_MEMSyncTop.sv</code></p><p>This file depends on: <code>MEMSyncTop.sv</code></p><div id="platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>6</td><td></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>CHROWS</td><td>unknown</td><td>2**CHWIDTH</td><td></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorMEMSyncTop.svid1-80">MEMSyncTop</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_MEMSyncTop.svg"></div><div id="platform:resourcePiMulatortestbnch_MEMSyncTop.svid1-ec.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2"><h2>Module testbnch&#8203;_RefInterleaving</h2><p>This design unit is implemented in <code>testbnch&#8203;_RefInterleaving.sv</code></p><p>This file depends on: <code>DIMM.sv</code></p><div id="platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>RANKS</td><td>unknown</td><td>1</td><td></td></tr><tr><td>CHIPS</td><td>unknown</td><td>18</td><td></td></tr><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>ADDRWIDTH</td><td>unknown</td><td>17</td><td></td></tr><tr><td>COLWIDTH</td><td>unknown</td><td>10</td><td></td></tr><tr><td>DEVICE&#8203;_WIDTH</td><td>unknown</td><td>4</td><td><p>x4, x8, x16 -&gt; DQ width = Device_Width x BankGroups (Chips)</p></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td><p>Burst Length</p></td></tr><tr><td>CHWIDTH</td><td>unknown</td><td>5</td><td><p>Emulation Memory Cache Width</p></td></tr><tr><td>DQWIDTH</td><td>unknown</td><td>DEVICE_WIDTH*CHIPS</td><td><p>64 bits + 8 bits for ECC</p></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>ROWS</td><td>unknown</td><td>2**ADDRWIDTH</td><td></td></tr><tr><td>COLS</td><td>unknown</td><td>2**COLWIDTH</td><td></td></tr><tr><td>CHIPSIZE</td><td>unknown</td><td>(DEVICE_WIDTH*COLS*(ROWS/1024)*BANKSPERGROUP*BANKGROUPS)/(1024)</td><td><p>Mbit</p></td></tr><tr><td>DIMMSIZE</td><td>unknown</td><td>(CHIPSIZE*CHIPS)/(1024*8)</td><td><p>GB</p></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorDIMM.svid1-sd">DIMM</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_RefInterleaving.svg"></div><div id="platform:resourcePiMulatortestbnch_RefInterleaving.svid1-k2.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div><div class="always-blocks"><ul><li>unnamed : always</li></ul></div></div></div><div class="module" id="platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d"><h2>Module testbnch&#8203;_TimingFSM</h2><p>This design unit is implemented in <code>testbnch&#8203;_TimingFSM.sv</code></p><p>This file depends on: <code>TimingFSM.sv</code></p><div id="platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td><p>set to 0 for DDR3</p></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BL</td><td>unknown</td><td>8</td><td><p>Burst Length</p></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr><tr><td>T&#8203;_CL</td><td>unknown</td><td>17</td><td></td></tr><tr><td>T&#8203;_RCD</td><td>unknown</td><td>17</td><td></td></tr><tr><td>T&#8203;_WR</td><td>unknown</td><td>14</td><td></td></tr><tr><td>T&#8203;_RP</td><td>unknown</td><td>17</td><td></td></tr><tr><td>T&#8203;_RFC</td><td>unknown</td><td>34</td><td></td></tr><tr><td>tCK</td><td>unknown</td><td>0.75</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.instantiations"><h3>Instantiations</h3><ul><li>dut : <a href="#platform:resourcePiMulatorTimingFSM.svid1-je">TimingFSM</a></li><ul style="list-style-type:none"><li><p>Bank Timing FSMs instance dut</p></li></ul></ul></div><div id="platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.testbnch_TimingFSM.svg"></div><div id="platform:resourcePiMulatortestbnch_TimingFSM.svid1-14d.always-blocks"><h3>Always Blocks</h3><div class="always-blocks"><ul><li>unnamed : always<ul style="list-style-type:none"><li><p>define clk behavior</p></li></ul></li></ul></div></div></div><div class="module" id="platform:resourcePiMulatorTimingFSM.svid1-je"><h2>Module TimingFSM</h2><p>This design unit is implemented in <code>TimingFSM.sv</code></p><p>This file depends on: <code>memtiming.sv</code></p><div id="platform:resourcePiMulatorTimingFSM.svid1-je.description"><h3>Description</h3><p>This module instantiates a memtiming (state and timing) module for each Bank</p></div><div id="platform:resourcePiMulatorTimingFSM.svid1-je.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorTimingFSM.svid1-je.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>BL</td><td>unknown</td><td>8</td><td></td></tr><tr><td>BGWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BAWIDTH</td><td>unknown</td><td>2</td><td></td></tr><tr><td>BANKGROUPS</td><td>unknown</td><td>2**BGWIDTH</td><td></td></tr><tr><td>BANKSPERGROUP</td><td>unknown</td><td>2**BAWIDTH</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatorTimingFSM.svid1-je.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>clk</td><td>in</td><td>logic</td><td></td></tr><tr><td>reset&#8203;_n</td><td>in</td><td>logic</td><td></td></tr><tr><td>bg</td><td>in</td><td>[BGWIDTH-1:0] logic</td><td><p>bankgroup address, BG0-BG1 in x4/8 and BG0 in x16</p></td></tr><tr><td>ba</td><td>in</td><td>[BAWIDTH-1:0] logic</td><td><p>bank address</p></td></tr><tr><td>commands</td><td>in</td><td>[18:0] logic</td><td></td></tr><tr><td>BankFSM</td><td>out</td><td>[4:0] logic [BANKSPERGROUP-1:0] [BANKGROUPS-1:0]</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorTimingFSM.svid1-je.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.TimingFSM.svg"></div></div><div class="module" id="platform:resourcePiMulatortristate.vid1-1j"><h2>Module tristate</h2><p>This design unit is implemented in <code>tristate.v</code></p><div id="platform:resourcePiMulatortristate.vid1-1j.description"><h3>Description</h3><p>Module to handle the input-output interface signals</p></div><div id="platform:resourcePiMulatortristate.vid1-1j.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatortristate.vid1-1j.parameters"><h4>Parameters</h4><table><thead><tr><th>Name</th><th>Type</th><th>Default Value</th><td>Description</td></tr></thead><tbody><tr><td>W</td><td>unknown</td><td>8</td><td></td></tr></tbody></table></div><div id="platform:resourcePiMulatortristate.vid1-1j.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>dqi</td><td>in</td><td>[W-1:0] logic</td><td></td></tr><tr><td>dqo</td><td>out</td><td>[W-1:0] logic</td><td></td></tr><tr><td>dq</td><td>inout</td><td>[W-1:0] logic</td><td></td></tr><tr><td>enable</td><td>in</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatortristate.vid1-1j.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.tristate.svg"></div></div><div class="module" id="platform:resourcePiMulatorWrappedDIMM.svid1-3z"><h2>Module WrappedDIMM</h2><p>This design unit is implemented in <code>WrappedDIMM.sv</code></p><p>This file depends on: <code>DIMM.sv</code></p><div id="platform:resourcePiMulatorWrappedDIMM.svid1-3z.description"><h3>Description</h3><p>Machine-generated using Migen</p></div><div id="platform:resourcePiMulatorWrappedDIMM.svid1-3z.portsAndParameters"><h3>Parameters and Ports</h3><div id="platform:resourcePiMulatorWrappedDIMM.svid1-3z.ports"><h4>Ports</h4><table><thead><tr><th>Name</th><th>Direction</th><th>Type</th><td>Description</td></tr></thead><tbody><tr><td>act&#8203;_n</td><td>in</td><td>logic</td><td></td></tr><tr><td>addr</td><td>in</td><td>[16:0] logic</td><td></td></tr><tr><td>wrappeddimm</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ba</td><td>in</td><td>[1:0] logic</td><td></td></tr><tr><td>ck2x</td><td>in</td><td>logic</td><td></td></tr><tr><td>ck&#8203;_c</td><td>in</td><td>logic</td><td></td></tr><tr><td>ck&#8203;_t</td><td>in</td><td>logic</td><td></td></tr><tr><td>reset&#8203;_n</td><td>in</td><td>logic</td><td></td></tr><tr><td>cke</td><td>in</td><td>logic</td><td></td></tr><tr><td>cs&#8203;_n</td><td>in</td><td>logic</td><td></td></tr><tr><td>dq</td><td>inout</td><td>[63:0] logic</td><td></td></tr><tr><td>dqs&#8203;_c</td><td>inout</td><td>[15:0] logic</td><td></td></tr><tr><td>dqs&#8203;_t</td><td>inout</td><td>[15:0] logic</td><td></td></tr><tr><td>odt</td><td>in</td><td>logic</td><td></td></tr><tr><td>parity</td><td>in</td><td>logic</td><td></td></tr><tr><td>stall</td><td>out</td><td>logic</td><td></td></tr></tbody></table></div></div><div id="platform:resourcePiMulatorWrappedDIMM.svid1-3z.instantiations"><h3>Instantiations</h3><ul><li>WrappedDIMMi : <a href="#platform:resourcePiMulatorDIMM.svid1-sd">DIMM</a></li><ul style="list-style-type:none"><li></li></ul></ul></div><div id="platform:resourcePiMulatorWrappedDIMM.svid1-3z.blockDiagram"><h3>Block Diagram</h3><img src="blockdiagrams/s_pimulator.WrappedDIMM.svg"></div></div></body></html>