Generating HDL for page 15.49.06.1 SPECIAL CHAR ASS CONT-ACC at 11/7/2020 4:57:00 PM
Old test bench file ALD_15_49_06_1_SPECIAL_CHAR_ASS_CONT_ACC_tb.vhdl 112 lines preserved and 35 declaration lines preserved
Note: DOT Function at 4H has input level(s) of S, and output level(s) of S, Logic Function set to OR
Ignoring Logic Block 3A with symbol CAP
Ignoring Logic Block 2A with symbol L
Removed 3 outputs from Gate at 4A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 3B to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 3C to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 3E to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5F to ignored block(s) or identical signal names
Removed 4 outputs from Gate at 3G to ignored block(s) or identical signal names
Removed 7 outputs from Gate at 3H to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_N
	and inputs of MV_36_VOLTS
	and logic function of Switch
Generating Statement for block at 4A with output pin(s) of OUT_4A_X, OUT_4A_X
	and inputs of OUT_5A_N
	and logic function of Resistor
Generating Statement for block at 3B with output pin(s) of OUT_3B_C
	and inputs of MS_MASTER_ERROR,OUT_5C_D
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_D, OUT_5C_D, OUT_5C_D
	and inputs of OUT_4A_X,PS_INPUT_CYCLE_NOT_LAST_INPUT,PS_A_CH_INVALID
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_NoPin
	and inputs of OUT_5C_D,MS_WRITE_EDIT_ASTERISK
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_R
	and inputs of OUT_4C_NoPin
	and logic function of NOT
Generating Statement for block at 5E with output pin(s) of OUT_5E_D
	and inputs of PS_EVEN_PARITY_CYCLE
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_P
	and inputs of OUT_5E_D
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_B
	and inputs of OUT_4E_P,PB_B_CH_BLANK,OUT_5F_Q
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_Q, OUT_5F_Q, OUT_5F_Q
	and inputs of MS_OUTPUT_CYCLE
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_A
	and inputs of OUT_5F_Q,PB_OUTPUT_WM_CYCLE,PB_B_CH_WM_BIT
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_C
	and inputs of PS_ANY_LAST_INPUT_CYCLE,PS_1401_MODE,PS_M_OR_L_OP_CODES
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G
	and inputs of MS_E_CH_FILE_DOT_NO_TRANSFER_BUS
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_C
	and inputs of OUT_DOT_4H
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_DOT_4H
	and inputs of OUT_5H_C,OUT_4H_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MV_ASTERISK_INS_CONSOLE_SW_OFF
	from gate output OUT_4A_X
Generating output sheet edge signal assignment to 
	signal PS_I_O_CHECK
	from gate output OUT_3B_C
Generating output sheet edge signal assignment to 
	signal MS_ASTERISK_A_CH_CHECK_CTRL
	from gate output OUT_5C_D
Generating output sheet edge signal assignment to 
	signal MS_SET_ASTERISK
	from gate output OUT_3C_R
Generating output sheet edge signal assignment to 
	signal MB_ASSEMBLY_CH_A_BIT_INSERT
	from gate output OUT_3E_B
Generating output sheet edge signal assignment to 
	signal PB_OUTPUT_CYCLE
	from gate output OUT_5F_Q
Generating output sheet edge signal assignment to 
	signal MB_ASSEMBLY_CH_NU_ONE_INSERT
	from gate output OUT_3G_A
Generating output sheet edge signal assignment to 
	signal MS_SET_GROUP_MARK
	from gate output OUT_3H_C
