
          Lattice Mapping Report File for Design Module 'mult4bit00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     mult4bit00_mult4bit0.ngd -o mult4bit00_mult4bit0_map.ncd -pr
     mult4bit00_mult4bit0.prf -mp mult4bit00_mult4bit0.mrp -lpf /home/nexus/Code
     /VHDL/Arquitectura/mult4bit00/mult4bit0/mult4bit00_mult4bit0.lpf -lpf
     /home/nexus/Code/VHDL/Arquitectura/mult4bit00/mult4bit00.lpf -c 0 -gui
     -msgset /home/nexus/Code/VHDL/Arquitectura/mult4bit00/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.3.144.3
Mapped on:  08/29/19  00:53:49

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        16 out of  3432 (0%)
      SLICEs as Logic/ROM:     16 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         32 out of  6864 (0%)
      Number used as logic LUTs:         32
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 16 + 4(JTAG) out of 115 (17%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0

                                    Page 1




Design:  mult4bit00                                    Date:  08/29/19  00:53:49

Design Summary (cont)
---------------------
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net Bmi_c_1: 10 loads
     Net Ami_c_3: 9 loads
     Net Ami_c_2: 8 loads
     Net Ami_c_0: 7 loads
     Net Bmi_c_0: 7 loads
     Net Bmi_c_2: 7 loads
     Net Ami_c_1: 5 loads
     Net Bmi_c_3: 5 loads
     Net n193: 4 loads
     Net S5_2: 4 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Ami[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ami[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ami[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Ami[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[4]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[5]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[6]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Rmo[7]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  mult4bit00                                    Date:  08/29/19  00:53:49

IO (PIO) Attributes (cont)
--------------------------
| Bmi[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bmi[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bmi[2]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Bmi[3]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i102 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block i101 undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 182 MB
        


























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
