$date
	Mon Oct 16 15:46:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module p2_tb $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module out $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 2 & s [1:0] $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module st0 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ' t $end
$var reg 1 " q $end
$upscope $end
$scope module st1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ( t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
b1 &
0%
1$
1#
0"
0!
$end
#10
0#
#20
1'
1!
1(
b11 &
1#
0$
1%
#30
0#
#40
0'
1"
0!
1(
b1 &
1#
0%
#50
0#
#60
1'
b11 &
1!
1#
#70
0#
#80
0"
0!
0(
0'
b0 &
1#
1%
#90
0#
#100
1(
b1 &
1#
0%
#110
0#
#120
1'
1!
1(
b11 &
1#
1%
#130
0#
#140
0(
0'
b0 &
0!
1"
1#
