
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402938 <.init>:
  402938:	stp	x29, x30, [sp, #-16]!
  40293c:	mov	x29, sp
  402940:	bl	403200 <__fxstatat@plt+0x60>
  402944:	ldp	x29, x30, [sp], #16
  402948:	ret

Disassembly of section .plt:

0000000000402950 <mbrtowc@plt-0x20>:
  402950:	stp	x16, x30, [sp, #-16]!
  402954:	adrp	x16, 426000 <__fxstatat@plt+0x22e60>
  402958:	ldr	x17, [x16, #4088]
  40295c:	add	x16, x16, #0xff8
  402960:	br	x17
  402964:	nop
  402968:	nop
  40296c:	nop

0000000000402970 <mbrtowc@plt>:
  402970:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402974:	ldr	x17, [x16]
  402978:	add	x16, x16, #0x0
  40297c:	br	x17

0000000000402980 <memcpy@plt>:
  402980:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402984:	ldr	x17, [x16, #8]
  402988:	add	x16, x16, #0x8
  40298c:	br	x17

0000000000402990 <memmove@plt>:
  402990:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402994:	ldr	x17, [x16, #16]
  402998:	add	x16, x16, #0x10
  40299c:	br	x17

00000000004029a0 <_exit@plt>:
  4029a0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4029a4:	ldr	x17, [x16, #24]
  4029a8:	add	x16, x16, #0x18
  4029ac:	br	x17

00000000004029b0 <strlen@plt>:
  4029b0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4029b4:	ldr	x17, [x16, #32]
  4029b8:	add	x16, x16, #0x20
  4029bc:	br	x17

00000000004029c0 <acl_set_fd@plt>:
  4029c0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4029c4:	ldr	x17, [x16, #40]
  4029c8:	add	x16, x16, #0x28
  4029cc:	br	x17

00000000004029d0 <exit@plt>:
  4029d0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4029d4:	ldr	x17, [x16, #48]
  4029d8:	add	x16, x16, #0x30
  4029dc:	br	x17

00000000004029e0 <error@plt>:
  4029e0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4029e4:	ldr	x17, [x16, #56]
  4029e8:	add	x16, x16, #0x38
  4029ec:	br	x17

00000000004029f0 <fchdir@plt>:
  4029f0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4029f4:	ldr	x17, [x16, #64]
  4029f8:	add	x16, x16, #0x40
  4029fc:	br	x17

0000000000402a00 <rpmatch@plt>:
  402a00:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a04:	ldr	x17, [x16, #72]
  402a08:	add	x16, x16, #0x48
  402a0c:	br	x17

0000000000402a10 <acl_entries@plt>:
  402a10:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a14:	ldr	x17, [x16, #80]
  402a18:	add	x16, x16, #0x50
  402a1c:	br	x17

0000000000402a20 <geteuid@plt>:
  402a20:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a24:	ldr	x17, [x16, #88]
  402a28:	add	x16, x16, #0x58
  402a2c:	br	x17

0000000000402a30 <__xmknod@plt>:
  402a30:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a34:	ldr	x17, [x16, #96]
  402a38:	add	x16, x16, #0x60
  402a3c:	br	x17

0000000000402a40 <linkat@plt>:
  402a40:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a44:	ldr	x17, [x16, #104]
  402a48:	add	x16, x16, #0x68
  402a4c:	br	x17

0000000000402a50 <readlink@plt>:
  402a50:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a54:	ldr	x17, [x16, #112]
  402a58:	add	x16, x16, #0x70
  402a5c:	br	x17

0000000000402a60 <ferror_unlocked@plt>:
  402a60:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a64:	ldr	x17, [x16, #120]
  402a68:	add	x16, x16, #0x78
  402a6c:	br	x17

0000000000402a70 <getuid@plt>:
  402a70:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a74:	ldr	x17, [x16, #128]
  402a78:	add	x16, x16, #0x80
  402a7c:	br	x17

0000000000402a80 <opendir@plt>:
  402a80:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a84:	ldr	x17, [x16, #136]
  402a88:	add	x16, x16, #0x88
  402a8c:	br	x17

0000000000402a90 <__cxa_atexit@plt>:
  402a90:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402a94:	ldr	x17, [x16, #144]
  402a98:	add	x16, x16, #0x90
  402a9c:	br	x17

0000000000402aa0 <unlinkat@plt>:
  402aa0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402aa4:	ldr	x17, [x16, #152]
  402aa8:	add	x16, x16, #0x98
  402aac:	br	x17

0000000000402ab0 <clock_gettime@plt>:
  402ab0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ab4:	ldr	x17, [x16, #160]
  402ab8:	add	x16, x16, #0xa0
  402abc:	br	x17

0000000000402ac0 <qsort@plt>:
  402ac0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ac4:	ldr	x17, [x16, #168]
  402ac8:	add	x16, x16, #0xa8
  402acc:	br	x17

0000000000402ad0 <setvbuf@plt>:
  402ad0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ad4:	ldr	x17, [x16, #176]
  402ad8:	add	x16, x16, #0xb0
  402adc:	br	x17

0000000000402ae0 <pathconf@plt>:
  402ae0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ae4:	ldr	x17, [x16, #184]
  402ae8:	add	x16, x16, #0xb8
  402aec:	br	x17

0000000000402af0 <euidaccess@plt>:
  402af0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402af4:	ldr	x17, [x16, #192]
  402af8:	add	x16, x16, #0xc0
  402afc:	br	x17

0000000000402b00 <lseek@plt>:
  402b00:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b04:	ldr	x17, [x16, #200]
  402b08:	add	x16, x16, #0xc8
  402b0c:	br	x17

0000000000402b10 <mkfifo@plt>:
  402b10:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b14:	ldr	x17, [x16, #208]
  402b18:	add	x16, x16, #0xd0
  402b1c:	br	x17

0000000000402b20 <__fpending@plt>:
  402b20:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b24:	ldr	x17, [x16, #216]
  402b28:	add	x16, x16, #0xd8
  402b2c:	br	x17

0000000000402b30 <stpcpy@plt>:
  402b30:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b34:	ldr	x17, [x16, #224]
  402b38:	add	x16, x16, #0xe0
  402b3c:	br	x17

0000000000402b40 <fileno@plt>:
  402b40:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b44:	ldr	x17, [x16, #232]
  402b48:	add	x16, x16, #0xe8
  402b4c:	br	x17

0000000000402b50 <putc_unlocked@plt>:
  402b50:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b54:	ldr	x17, [x16, #240]
  402b58:	add	x16, x16, #0xf0
  402b5c:	br	x17

0000000000402b60 <acl_delete_def_file@plt>:
  402b60:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b64:	ldr	x17, [x16, #248]
  402b68:	add	x16, x16, #0xf8
  402b6c:	br	x17

0000000000402b70 <fclose@plt>:
  402b70:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b74:	ldr	x17, [x16, #256]
  402b78:	add	x16, x16, #0x100
  402b7c:	br	x17

0000000000402b80 <getpid@plt>:
  402b80:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b84:	ldr	x17, [x16, #264]
  402b88:	add	x16, x16, #0x108
  402b8c:	br	x17

0000000000402b90 <nl_langinfo@plt>:
  402b90:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402b94:	ldr	x17, [x16, #272]
  402b98:	add	x16, x16, #0x110
  402b9c:	br	x17

0000000000402ba0 <fopen@plt>:
  402ba0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ba4:	ldr	x17, [x16, #280]
  402ba8:	add	x16, x16, #0x118
  402bac:	br	x17

0000000000402bb0 <malloc@plt>:
  402bb0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402bb4:	ldr	x17, [x16, #288]
  402bb8:	add	x16, x16, #0x120
  402bbc:	br	x17

0000000000402bc0 <futimesat@plt>:
  402bc0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402bc4:	ldr	x17, [x16, #296]
  402bc8:	add	x16, x16, #0x128
  402bcc:	br	x17

0000000000402bd0 <chmod@plt>:
  402bd0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402bd4:	ldr	x17, [x16, #304]
  402bd8:	add	x16, x16, #0x130
  402bdc:	br	x17

0000000000402be0 <open@plt>:
  402be0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402be4:	ldr	x17, [x16, #312]
  402be8:	add	x16, x16, #0x138
  402bec:	br	x17

0000000000402bf0 <__vasprintf_chk@plt>:
  402bf0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402bf4:	ldr	x17, [x16, #320]
  402bf8:	add	x16, x16, #0x140
  402bfc:	br	x17

0000000000402c00 <getppid@plt>:
  402c00:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c04:	ldr	x17, [x16, #328]
  402c08:	add	x16, x16, #0x148
  402c0c:	br	x17

0000000000402c10 <futimens@plt>:
  402c10:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c14:	ldr	x17, [x16, #336]
  402c18:	add	x16, x16, #0x150
  402c1c:	br	x17

0000000000402c20 <strncmp@plt>:
  402c20:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c24:	ldr	x17, [x16, #344]
  402c28:	add	x16, x16, #0x158
  402c2c:	br	x17

0000000000402c30 <bindtextdomain@plt>:
  402c30:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c34:	ldr	x17, [x16, #352]
  402c38:	add	x16, x16, #0x160
  402c3c:	br	x17

0000000000402c40 <__libc_start_main@plt>:
  402c40:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c44:	ldr	x17, [x16, #360]
  402c48:	add	x16, x16, #0x168
  402c4c:	br	x17

0000000000402c50 <__printf_chk@plt>:
  402c50:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c54:	ldr	x17, [x16, #368]
  402c58:	add	x16, x16, #0x170
  402c5c:	br	x17

0000000000402c60 <acl_get_tag_type@plt>:
  402c60:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c64:	ldr	x17, [x16, #376]
  402c68:	add	x16, x16, #0x178
  402c6c:	br	x17

0000000000402c70 <fstatfs@plt>:
  402c70:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c74:	ldr	x17, [x16, #384]
  402c78:	add	x16, x16, #0x180
  402c7c:	br	x17

0000000000402c80 <memset@plt>:
  402c80:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c84:	ldr	x17, [x16, #392]
  402c88:	add	x16, x16, #0x188
  402c8c:	br	x17

0000000000402c90 <fdopen@plt>:
  402c90:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402c94:	ldr	x17, [x16, #400]
  402c98:	add	x16, x16, #0x190
  402c9c:	br	x17

0000000000402ca0 <gettimeofday@plt>:
  402ca0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ca4:	ldr	x17, [x16, #408]
  402ca8:	add	x16, x16, #0x198
  402cac:	br	x17

0000000000402cb0 <fchmod@plt>:
  402cb0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402cb4:	ldr	x17, [x16, #416]
  402cb8:	add	x16, x16, #0x1a0
  402cbc:	br	x17

0000000000402cc0 <putchar_unlocked@plt>:
  402cc0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402cc4:	ldr	x17, [x16, #424]
  402cc8:	add	x16, x16, #0x1a8
  402ccc:	br	x17

0000000000402cd0 <calloc@plt>:
  402cd0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402cd4:	ldr	x17, [x16, #432]
  402cd8:	add	x16, x16, #0x1b0
  402cdc:	br	x17

0000000000402ce0 <bcmp@plt>:
  402ce0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ce4:	ldr	x17, [x16, #440]
  402ce8:	add	x16, x16, #0x1b8
  402cec:	br	x17

0000000000402cf0 <readdir@plt>:
  402cf0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402cf4:	ldr	x17, [x16, #448]
  402cf8:	add	x16, x16, #0x1c0
  402cfc:	br	x17

0000000000402d00 <realloc@plt>:
  402d00:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d04:	ldr	x17, [x16, #456]
  402d08:	add	x16, x16, #0x1c8
  402d0c:	br	x17

0000000000402d10 <acl_set_file@plt>:
  402d10:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d14:	ldr	x17, [x16, #464]
  402d18:	add	x16, x16, #0x1d0
  402d1c:	br	x17

0000000000402d20 <getpagesize@plt>:
  402d20:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d24:	ldr	x17, [x16, #472]
  402d28:	add	x16, x16, #0x1d8
  402d2c:	br	x17

0000000000402d30 <acl_from_mode@plt>:
  402d30:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d34:	ldr	x17, [x16, #480]
  402d38:	add	x16, x16, #0x1e0
  402d3c:	br	x17

0000000000402d40 <acl_get_fd@plt>:
  402d40:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d44:	ldr	x17, [x16, #488]
  402d48:	add	x16, x16, #0x1e8
  402d4c:	br	x17

0000000000402d50 <closedir@plt>:
  402d50:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d54:	ldr	x17, [x16, #496]
  402d58:	add	x16, x16, #0x1f0
  402d5c:	br	x17

0000000000402d60 <close@plt>:
  402d60:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d64:	ldr	x17, [x16, #504]
  402d68:	add	x16, x16, #0x1f8
  402d6c:	br	x17

0000000000402d70 <strrchr@plt>:
  402d70:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d74:	ldr	x17, [x16, #512]
  402d78:	add	x16, x16, #0x200
  402d7c:	br	x17

0000000000402d80 <__gmon_start__@plt>:
  402d80:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d84:	ldr	x17, [x16, #520]
  402d88:	add	x16, x16, #0x208
  402d8c:	br	x17

0000000000402d90 <fdopendir@plt>:
  402d90:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402d94:	ldr	x17, [x16, #528]
  402d98:	add	x16, x16, #0x210
  402d9c:	br	x17

0000000000402da0 <write@plt>:
  402da0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402da4:	ldr	x17, [x16, #536]
  402da8:	add	x16, x16, #0x218
  402dac:	br	x17

0000000000402db0 <abort@plt>:
  402db0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402db4:	ldr	x17, [x16, #544]
  402db8:	add	x16, x16, #0x220
  402dbc:	br	x17

0000000000402dc0 <posix_fadvise@plt>:
  402dc0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402dc4:	ldr	x17, [x16, #552]
  402dc8:	add	x16, x16, #0x228
  402dcc:	br	x17

0000000000402dd0 <mbsinit@plt>:
  402dd0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402dd4:	ldr	x17, [x16, #560]
  402dd8:	add	x16, x16, #0x230
  402ddc:	br	x17

0000000000402de0 <fpathconf@plt>:
  402de0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402de4:	ldr	x17, [x16, #568]
  402de8:	add	x16, x16, #0x238
  402dec:	br	x17

0000000000402df0 <fread_unlocked@plt>:
  402df0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402df4:	ldr	x17, [x16, #576]
  402df8:	add	x16, x16, #0x240
  402dfc:	br	x17

0000000000402e00 <canonicalize_file_name@plt>:
  402e00:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e04:	ldr	x17, [x16, #584]
  402e08:	add	x16, x16, #0x248
  402e0c:	br	x17

0000000000402e10 <memcmp@plt>:
  402e10:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e14:	ldr	x17, [x16, #592]
  402e18:	add	x16, x16, #0x250
  402e1c:	br	x17

0000000000402e20 <textdomain@plt>:
  402e20:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e24:	ldr	x17, [x16, #600]
  402e28:	add	x16, x16, #0x258
  402e2c:	br	x17

0000000000402e30 <getopt_long@plt>:
  402e30:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e34:	ldr	x17, [x16, #608]
  402e38:	add	x16, x16, #0x260
  402e3c:	br	x17

0000000000402e40 <__fprintf_chk@plt>:
  402e40:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e44:	ldr	x17, [x16, #616]
  402e48:	add	x16, x16, #0x268
  402e4c:	br	x17

0000000000402e50 <strcmp@plt>:
  402e50:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e54:	ldr	x17, [x16, #624]
  402e58:	add	x16, x16, #0x270
  402e5c:	br	x17

0000000000402e60 <__ctype_b_loc@plt>:
  402e60:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e64:	ldr	x17, [x16, #632]
  402e68:	add	x16, x16, #0x278
  402e6c:	br	x17

0000000000402e70 <rewinddir@plt>:
  402e70:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e74:	ldr	x17, [x16, #640]
  402e78:	add	x16, x16, #0x280
  402e7c:	br	x17

0000000000402e80 <rmdir@plt>:
  402e80:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e84:	ldr	x17, [x16, #648]
  402e88:	add	x16, x16, #0x288
  402e8c:	br	x17

0000000000402e90 <lchown@plt>:
  402e90:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402e94:	ldr	x17, [x16, #656]
  402e98:	add	x16, x16, #0x290
  402e9c:	br	x17

0000000000402ea0 <acl_get_file@plt>:
  402ea0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ea4:	ldr	x17, [x16, #664]
  402ea8:	add	x16, x16, #0x298
  402eac:	br	x17

0000000000402eb0 <fseeko@plt>:
  402eb0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402eb4:	ldr	x17, [x16, #672]
  402eb8:	add	x16, x16, #0x2a0
  402ebc:	br	x17

0000000000402ec0 <getline@plt>:
  402ec0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ec4:	ldr	x17, [x16, #680]
  402ec8:	add	x16, x16, #0x2a8
  402ecc:	br	x17

0000000000402ed0 <free@plt>:
  402ed0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ed4:	ldr	x17, [x16, #688]
  402ed8:	add	x16, x16, #0x2b0
  402edc:	br	x17

0000000000402ee0 <renameat2@plt>:
  402ee0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ee4:	ldr	x17, [x16, #696]
  402ee8:	add	x16, x16, #0x2b8
  402eec:	br	x17

0000000000402ef0 <__ctype_get_mb_cur_max@plt>:
  402ef0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ef4:	ldr	x17, [x16, #704]
  402ef8:	add	x16, x16, #0x2c0
  402efc:	br	x17

0000000000402f00 <getgid@plt>:
  402f00:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f04:	ldr	x17, [x16, #712]
  402f08:	add	x16, x16, #0x2c8
  402f0c:	br	x17

0000000000402f10 <attr_copy_fd@plt>:
  402f10:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f14:	ldr	x17, [x16, #720]
  402f18:	add	x16, x16, #0x2d0
  402f1c:	br	x17

0000000000402f20 <renameat@plt>:
  402f20:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f24:	ldr	x17, [x16, #728]
  402f28:	add	x16, x16, #0x2d8
  402f2c:	br	x17

0000000000402f30 <acl_get_entry@plt>:
  402f30:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f34:	ldr	x17, [x16, #736]
  402f38:	add	x16, x16, #0x2e0
  402f3c:	br	x17

0000000000402f40 <strspn@plt>:
  402f40:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f44:	ldr	x17, [x16, #744]
  402f48:	add	x16, x16, #0x2e8
  402f4c:	br	x17

0000000000402f50 <utimensat@plt>:
  402f50:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f54:	ldr	x17, [x16, #752]
  402f58:	add	x16, x16, #0x2f0
  402f5c:	br	x17

0000000000402f60 <rename@plt>:
  402f60:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f64:	ldr	x17, [x16, #760]
  402f68:	add	x16, x16, #0x2f8
  402f6c:	br	x17

0000000000402f70 <fwrite@plt>:
  402f70:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f74:	ldr	x17, [x16, #768]
  402f78:	add	x16, x16, #0x300
  402f7c:	br	x17

0000000000402f80 <fcntl@plt>:
  402f80:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f84:	ldr	x17, [x16, #776]
  402f88:	add	x16, x16, #0x308
  402f8c:	br	x17

0000000000402f90 <attr_copy_file@plt>:
  402f90:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402f94:	ldr	x17, [x16, #784]
  402f98:	add	x16, x16, #0x310
  402f9c:	br	x17

0000000000402fa0 <fflush@plt>:
  402fa0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402fa4:	ldr	x17, [x16, #792]
  402fa8:	add	x16, x16, #0x318
  402fac:	br	x17

0000000000402fb0 <attr_copy_check_permissions@plt>:
  402fb0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402fb4:	ldr	x17, [x16, #800]
  402fb8:	add	x16, x16, #0x320
  402fbc:	br	x17

0000000000402fc0 <strcpy@plt>:
  402fc0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402fc4:	ldr	x17, [x16, #808]
  402fc8:	add	x16, x16, #0x328
  402fcc:	br	x17

0000000000402fd0 <dirfd@plt>:
  402fd0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402fd4:	ldr	x17, [x16, #816]
  402fd8:	add	x16, x16, #0x330
  402fdc:	br	x17

0000000000402fe0 <__explicit_bzero_chk@plt>:
  402fe0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402fe4:	ldr	x17, [x16, #824]
  402fe8:	add	x16, x16, #0x338
  402fec:	br	x17

0000000000402ff0 <__lxstat@plt>:
  402ff0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  402ff4:	ldr	x17, [x16, #832]
  402ff8:	add	x16, x16, #0x340
  402ffc:	br	x17

0000000000403000 <read@plt>:
  403000:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403004:	ldr	x17, [x16, #840]
  403008:	add	x16, x16, #0x348
  40300c:	br	x17

0000000000403010 <isatty@plt>:
  403010:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403014:	ldr	x17, [x16, #848]
  403018:	add	x16, x16, #0x350
  40301c:	br	x17

0000000000403020 <__mempcpy_chk@plt>:
  403020:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403024:	ldr	x17, [x16, #856]
  403028:	add	x16, x16, #0x358
  40302c:	br	x17

0000000000403030 <utimes@plt>:
  403030:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403034:	ldr	x17, [x16, #864]
  403038:	add	x16, x16, #0x360
  40303c:	br	x17

0000000000403040 <__fxstat@plt>:
  403040:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403044:	ldr	x17, [x16, #872]
  403048:	add	x16, x16, #0x368
  40304c:	br	x17

0000000000403050 <dcgettext@plt>:
  403050:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403054:	ldr	x17, [x16, #880]
  403058:	add	x16, x16, #0x370
  40305c:	br	x17

0000000000403060 <fputs_unlocked@plt>:
  403060:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403064:	ldr	x17, [x16, #888]
  403068:	add	x16, x16, #0x378
  40306c:	br	x17

0000000000403070 <__freading@plt>:
  403070:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403074:	ldr	x17, [x16, #896]
  403078:	add	x16, x16, #0x380
  40307c:	br	x17

0000000000403080 <ftruncate@plt>:
  403080:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403084:	ldr	x17, [x16, #904]
  403088:	add	x16, x16, #0x388
  40308c:	br	x17

0000000000403090 <symlinkat@plt>:
  403090:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403094:	ldr	x17, [x16, #912]
  403098:	add	x16, x16, #0x390
  40309c:	br	x17

00000000004030a0 <fallocate@plt>:
  4030a0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4030a4:	ldr	x17, [x16, #920]
  4030a8:	add	x16, x16, #0x398
  4030ac:	br	x17

00000000004030b0 <iswprint@plt>:
  4030b0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4030b4:	ldr	x17, [x16, #928]
  4030b8:	add	x16, x16, #0x3a0
  4030bc:	br	x17

00000000004030c0 <umask@plt>:
  4030c0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4030c4:	ldr	x17, [x16, #936]
  4030c8:	add	x16, x16, #0x3a8
  4030cc:	br	x17

00000000004030d0 <faccessat@plt>:
  4030d0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4030d4:	ldr	x17, [x16, #944]
  4030d8:	add	x16, x16, #0x3b0
  4030dc:	br	x17

00000000004030e0 <openat@plt>:
  4030e0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4030e4:	ldr	x17, [x16, #952]
  4030e8:	add	x16, x16, #0x3b8
  4030ec:	br	x17

00000000004030f0 <__assert_fail@plt>:
  4030f0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4030f4:	ldr	x17, [x16, #960]
  4030f8:	add	x16, x16, #0x3c0
  4030fc:	br	x17

0000000000403100 <__errno_location@plt>:
  403100:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403104:	ldr	x17, [x16, #968]
  403108:	add	x16, x16, #0x3c8
  40310c:	br	x17

0000000000403110 <getenv@plt>:
  403110:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403114:	ldr	x17, [x16, #976]
  403118:	add	x16, x16, #0x3d0
  40311c:	br	x17

0000000000403120 <__xstat@plt>:
  403120:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403124:	ldr	x17, [x16, #984]
  403128:	add	x16, x16, #0x3d8
  40312c:	br	x17

0000000000403130 <unlink@plt>:
  403130:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403134:	ldr	x17, [x16, #992]
  403138:	add	x16, x16, #0x3e0
  40313c:	br	x17

0000000000403140 <fchown@plt>:
  403140:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403144:	ldr	x17, [x16, #1000]
  403148:	add	x16, x16, #0x3e8
  40314c:	br	x17

0000000000403150 <mkdir@plt>:
  403150:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403154:	ldr	x17, [x16, #1008]
  403158:	add	x16, x16, #0x3f0
  40315c:	br	x17

0000000000403160 <error_at_line@plt>:
  403160:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403164:	ldr	x17, [x16, #1016]
  403168:	add	x16, x16, #0x3f8
  40316c:	br	x17

0000000000403170 <ioctl@plt>:
  403170:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403174:	ldr	x17, [x16, #1024]
  403178:	add	x16, x16, #0x400
  40317c:	br	x17

0000000000403180 <setlocale@plt>:
  403180:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403184:	ldr	x17, [x16, #1032]
  403188:	add	x16, x16, #0x408
  40318c:	br	x17

0000000000403190 <acl_free@plt>:
  403190:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  403194:	ldr	x17, [x16, #1040]
  403198:	add	x16, x16, #0x410
  40319c:	br	x17

00000000004031a0 <__fxstatat@plt>:
  4031a0:	adrp	x16, 427000 <__fxstatat@plt+0x23e60>
  4031a4:	ldr	x17, [x16, #1048]
  4031a8:	add	x16, x16, #0x418
  4031ac:	br	x17

Disassembly of section .text:

00000000004031b0 <.text>:
  4031b0:	mov	x29, #0x0                   	// #0
  4031b4:	mov	x30, #0x0                   	// #0
  4031b8:	mov	x5, x0
  4031bc:	ldr	x1, [sp]
  4031c0:	add	x2, sp, #0x8
  4031c4:	mov	x6, sp
  4031c8:	movz	x0, #0x0, lsl #48
  4031cc:	movk	x0, #0x0, lsl #32
  4031d0:	movk	x0, #0x40, lsl #16
  4031d4:	movk	x0, #0x35ec
  4031d8:	movz	x3, #0x0, lsl #48
  4031dc:	movk	x3, #0x0, lsl #32
  4031e0:	movk	x3, #0x41, lsl #16
  4031e4:	movk	x3, #0x42a8
  4031e8:	movz	x4, #0x0, lsl #48
  4031ec:	movk	x4, #0x0, lsl #32
  4031f0:	movk	x4, #0x41, lsl #16
  4031f4:	movk	x4, #0x4328
  4031f8:	bl	402c40 <__libc_start_main@plt>
  4031fc:	bl	402db0 <abort@plt>
  403200:	adrp	x0, 426000 <__fxstatat@plt+0x22e60>
  403204:	ldr	x0, [x0, #4064]
  403208:	cbz	x0, 403210 <__fxstatat@plt+0x70>
  40320c:	b	402d80 <__gmon_start__@plt>
  403210:	ret
  403214:	nop
  403218:	adrp	x0, 427000 <__fxstatat@plt+0x23e60>
  40321c:	add	x0, x0, #0x4a8
  403220:	adrp	x1, 427000 <__fxstatat@plt+0x23e60>
  403224:	add	x1, x1, #0x4a8
  403228:	cmp	x1, x0
  40322c:	b.eq	403244 <__fxstatat@plt+0xa4>  // b.none
  403230:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403234:	ldr	x1, [x1, #984]
  403238:	cbz	x1, 403244 <__fxstatat@plt+0xa4>
  40323c:	mov	x16, x1
  403240:	br	x16
  403244:	ret
  403248:	adrp	x0, 427000 <__fxstatat@plt+0x23e60>
  40324c:	add	x0, x0, #0x4a8
  403250:	adrp	x1, 427000 <__fxstatat@plt+0x23e60>
  403254:	add	x1, x1, #0x4a8
  403258:	sub	x1, x1, x0
  40325c:	lsr	x2, x1, #63
  403260:	add	x1, x2, x1, asr #3
  403264:	cmp	xzr, x1, asr #1
  403268:	asr	x1, x1, #1
  40326c:	b.eq	403284 <__fxstatat@plt+0xe4>  // b.none
  403270:	adrp	x2, 414000 <__fxstatat@plt+0x10e60>
  403274:	ldr	x2, [x2, #992]
  403278:	cbz	x2, 403284 <__fxstatat@plt+0xe4>
  40327c:	mov	x16, x2
  403280:	br	x16
  403284:	ret
  403288:	stp	x29, x30, [sp, #-32]!
  40328c:	mov	x29, sp
  403290:	str	x19, [sp, #16]
  403294:	adrp	x19, 427000 <__fxstatat@plt+0x23e60>
  403298:	ldrb	w0, [x19, #1248]
  40329c:	cbnz	w0, 4032ac <__fxstatat@plt+0x10c>
  4032a0:	bl	403218 <__fxstatat@plt+0x78>
  4032a4:	mov	w0, #0x1                   	// #1
  4032a8:	strb	w0, [x19, #1248]
  4032ac:	ldr	x19, [sp, #16]
  4032b0:	ldp	x29, x30, [sp], #32
  4032b4:	ret
  4032b8:	b	403248 <__fxstatat@plt+0xa8>
  4032bc:	stp	x29, x30, [sp, #-32]!
  4032c0:	stp	x20, x19, [sp, #16]
  4032c4:	mov	w19, w0
  4032c8:	mov	x29, sp
  4032cc:	cbnz	w0, 4033c0 <__fxstatat@plt+0x220>
  4032d0:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  4032d4:	add	x1, x1, #0x737
  4032d8:	mov	w2, #0x5                   	// #5
  4032dc:	mov	x0, xzr
  4032e0:	bl	403050 <dcgettext@plt>
  4032e4:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4032e8:	ldr	x2, [x8, #2376]
  4032ec:	mov	x1, x0
  4032f0:	mov	w0, #0x1                   	// #1
  4032f4:	mov	x3, x2
  4032f8:	mov	x4, x2
  4032fc:	bl	402c50 <__printf_chk@plt>
  403300:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403304:	add	x1, x1, #0x7b6
  403308:	mov	w2, #0x5                   	// #5
  40330c:	mov	x0, xzr
  403310:	bl	403050 <dcgettext@plt>
  403314:	adrp	x20, 427000 <__fxstatat@plt+0x23e60>
  403318:	ldr	x1, [x20, #1224]
  40331c:	bl	403060 <fputs_unlocked@plt>
  403320:	bl	4033fc <__fxstatat@plt+0x25c>
  403324:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403328:	add	x1, x1, #0x7ee
  40332c:	mov	w2, #0x5                   	// #5
  403330:	mov	x0, xzr
  403334:	bl	403050 <dcgettext@plt>
  403338:	ldr	x1, [x20, #1224]
  40333c:	bl	403060 <fputs_unlocked@plt>
  403340:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403344:	add	x1, x1, #0x990
  403348:	mov	w2, #0x5                   	// #5
  40334c:	mov	x0, xzr
  403350:	bl	403050 <dcgettext@plt>
  403354:	ldr	x1, [x20, #1224]
  403358:	bl	403060 <fputs_unlocked@plt>
  40335c:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403360:	add	x1, x1, #0xa48
  403364:	mov	w2, #0x5                   	// #5
  403368:	mov	x0, xzr
  40336c:	bl	403050 <dcgettext@plt>
  403370:	ldr	x1, [x20, #1224]
  403374:	bl	403060 <fputs_unlocked@plt>
  403378:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  40337c:	add	x1, x1, #0xc57
  403380:	mov	w2, #0x5                   	// #5
  403384:	mov	x0, xzr
  403388:	bl	403050 <dcgettext@plt>
  40338c:	ldr	x1, [x20, #1224]
  403390:	bl	403060 <fputs_unlocked@plt>
  403394:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403398:	add	x1, x1, #0xc84
  40339c:	mov	w2, #0x5                   	// #5
  4033a0:	mov	x0, xzr
  4033a4:	bl	403050 <dcgettext@plt>
  4033a8:	ldr	x1, [x20, #1224]
  4033ac:	bl	403060 <fputs_unlocked@plt>
  4033b0:	bl	40342c <__fxstatat@plt+0x28c>
  4033b4:	bl	403480 <__fxstatat@plt+0x2e0>
  4033b8:	mov	w0, w19
  4033bc:	bl	4029d0 <exit@plt>
  4033c0:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4033c4:	ldr	x20, [x8, #1200]
  4033c8:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  4033cc:	add	x1, x1, #0x710
  4033d0:	mov	w2, #0x5                   	// #5
  4033d4:	mov	x0, xzr
  4033d8:	bl	403050 <dcgettext@plt>
  4033dc:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4033e0:	ldr	x3, [x8, #2376]
  4033e4:	mov	x2, x0
  4033e8:	mov	w1, #0x1                   	// #1
  4033ec:	mov	x0, x20
  4033f0:	bl	402e40 <__fprintf_chk@plt>
  4033f4:	mov	w0, w19
  4033f8:	bl	4029d0 <exit@plt>
  4033fc:	stp	x29, x30, [sp, #-16]!
  403400:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403404:	add	x1, x1, #0xe72
  403408:	mov	w2, #0x5                   	// #5
  40340c:	mov	x0, xzr
  403410:	mov	x29, sp
  403414:	bl	403050 <dcgettext@plt>
  403418:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40341c:	ldr	x1, [x8, #1224]
  403420:	bl	403060 <fputs_unlocked@plt>
  403424:	ldp	x29, x30, [sp], #16
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-32]!
  403430:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403434:	add	x1, x1, #0xebd
  403438:	mov	w2, #0x5                   	// #5
  40343c:	mov	x0, xzr
  403440:	str	x19, [sp, #16]
  403444:	mov	x29, sp
  403448:	bl	403050 <dcgettext@plt>
  40344c:	adrp	x19, 427000 <__fxstatat@plt+0x23e60>
  403450:	ldr	x1, [x19, #1224]
  403454:	bl	403060 <fputs_unlocked@plt>
  403458:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  40345c:	add	x1, x1, #0xf9a
  403460:	mov	w2, #0x5                   	// #5
  403464:	mov	x0, xzr
  403468:	bl	403050 <dcgettext@plt>
  40346c:	ldr	x1, [x19, #1224]
  403470:	bl	403060 <fputs_unlocked@plt>
  403474:	ldr	x19, [sp, #16]
  403478:	ldp	x29, x30, [sp], #32
  40347c:	ret
  403480:	sub	sp, sp, #0xa0
  403484:	adrp	x8, 414000 <__fxstatat@plt+0x10e60>
  403488:	add	x8, x8, #0x6a0
  40348c:	ldp	q0, q4, [x8]
  403490:	ldp	q1, q2, [x8, #48]
  403494:	stp	x20, x19, [sp, #144]
  403498:	adrp	x19, 414000 <__fxstatat@plt+0x10e60>
  40349c:	str	q0, [sp]
  4034a0:	ldr	q0, [x8, #32]
  4034a4:	str	q1, [sp, #48]
  4034a8:	ldp	q3, q1, [x8, #80]
  4034ac:	ldr	x1, [sp]
  4034b0:	str	x21, [sp, #128]
  4034b4:	add	x19, x19, #0xcba
  4034b8:	mov	x21, sp
  4034bc:	stp	x29, x30, [sp, #112]
  4034c0:	add	x29, sp, #0x70
  4034c4:	stp	q2, q3, [sp, #64]
  4034c8:	str	q1, [sp, #96]
  4034cc:	stp	q4, q0, [sp, #16]
  4034d0:	cbz	x1, 4034f0 <__fxstatat@plt+0x350>
  4034d4:	adrp	x20, 414000 <__fxstatat@plt+0x10e60>
  4034d8:	add	x20, x20, #0xcba
  4034dc:	mov	x0, x20
  4034e0:	bl	402e50 <strcmp@plt>
  4034e4:	cbz	w0, 4034f0 <__fxstatat@plt+0x350>
  4034e8:	ldr	x1, [x21, #16]!
  4034ec:	cbnz	x1, 4034dc <__fxstatat@plt+0x33c>
  4034f0:	ldr	x8, [x21, #8]
  4034f4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4034f8:	add	x1, x1, #0xd7
  4034fc:	mov	w2, #0x5                   	// #5
  403500:	cmp	x8, #0x0
  403504:	mov	x0, xzr
  403508:	csel	x20, x19, x8, eq  // eq = none
  40350c:	bl	403050 <dcgettext@plt>
  403510:	adrp	x2, 414000 <__fxstatat@plt+0x10e60>
  403514:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  403518:	mov	x1, x0
  40351c:	add	x2, x2, #0xd33
  403520:	add	x3, x3, #0xee
  403524:	mov	w0, #0x1                   	// #1
  403528:	bl	402c50 <__printf_chk@plt>
  40352c:	mov	w0, #0x5                   	// #5
  403530:	mov	x1, xzr
  403534:	bl	403180 <setlocale@plt>
  403538:	cbz	x0, 403570 <__fxstatat@plt+0x3d0>
  40353c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  403540:	add	x1, x1, #0x116
  403544:	mov	w2, #0x3                   	// #3
  403548:	bl	402c20 <strncmp@plt>
  40354c:	cbz	w0, 403570 <__fxstatat@plt+0x3d0>
  403550:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  403554:	add	x1, x1, #0x11a
  403558:	mov	w2, #0x5                   	// #5
  40355c:	mov	x0, xzr
  403560:	bl	403050 <dcgettext@plt>
  403564:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  403568:	ldr	x1, [x8, #1224]
  40356c:	bl	403060 <fputs_unlocked@plt>
  403570:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  403574:	add	x1, x1, #0x161
  403578:	mov	w2, #0x5                   	// #5
  40357c:	mov	x0, xzr
  403580:	bl	403050 <dcgettext@plt>
  403584:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  403588:	mov	x1, x0
  40358c:	add	x2, x2, #0xee
  403590:	mov	w0, #0x1                   	// #1
  403594:	mov	x3, x19
  403598:	bl	402c50 <__printf_chk@plt>
  40359c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4035a0:	add	x1, x1, #0x17c
  4035a4:	mov	w2, #0x5                   	// #5
  4035a8:	mov	x0, xzr
  4035ac:	bl	403050 <dcgettext@plt>
  4035b0:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  4035b4:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  4035b8:	add	x8, x8, #0x544
  4035bc:	add	x9, x9, #0x94
  4035c0:	cmp	x20, x19
  4035c4:	mov	x1, x0
  4035c8:	csel	x3, x9, x8, eq  // eq = none
  4035cc:	mov	w0, #0x1                   	// #1
  4035d0:	mov	x2, x20
  4035d4:	bl	402c50 <__printf_chk@plt>
  4035d8:	ldp	x20, x19, [sp, #144]
  4035dc:	ldr	x21, [sp, #128]
  4035e0:	ldp	x29, x30, [sp, #112]
  4035e4:	add	sp, sp, #0xa0
  4035e8:	ret
  4035ec:	sub	sp, sp, #0x150
  4035f0:	stp	x29, x30, [sp, #240]
  4035f4:	stp	x28, x27, [sp, #256]
  4035f8:	stp	x26, x25, [sp, #272]
  4035fc:	stp	x24, x23, [sp, #288]
  403600:	stp	x22, x21, [sp, #304]
  403604:	stp	x20, x19, [sp, #320]
  403608:	ldr	x8, [x1]
  40360c:	mov	w23, w0
  403610:	add	x29, sp, #0xf0
  403614:	mov	x22, x1
  403618:	mov	x0, x8
  40361c:	bl	40bfe0 <__fxstatat@plt+0x8e40>
  403620:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  403624:	add	x1, x1, #0x544
  403628:	mov	w0, #0x6                   	// #6
  40362c:	bl	403180 <setlocale@plt>
  403630:	adrp	x19, 414000 <__fxstatat@plt+0x10e60>
  403634:	add	x19, x19, #0xd37
  403638:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  40363c:	add	x1, x1, #0xcbd
  403640:	mov	x0, x19
  403644:	bl	402c30 <bindtextdomain@plt>
  403648:	mov	x0, x19
  40364c:	bl	402e20 <textdomain@plt>
  403650:	adrp	x0, 40a000 <__fxstatat@plt+0x6e60>
  403654:	add	x0, x0, #0x6b4
  403658:	bl	414330 <__fxstatat@plt+0x11190>
  40365c:	sub	x0, x29, #0x58
  403660:	bl	403b28 <__fxstatat@plt+0x988>
  403664:	bl	40bfd0 <__fxstatat@plt+0x8e30>
  403668:	adrp	x24, 414000 <__fxstatat@plt+0x10e60>
  40366c:	adrp	x25, 414000 <__fxstatat@plt+0x10e60>
  403670:	adrp	x19, 414000 <__fxstatat@plt+0x10e60>
  403674:	mov	w26, wzr
  403678:	mov	x21, xzr
  40367c:	mov	w8, wzr
  403680:	add	x24, x24, #0xccf
  403684:	add	x25, x25, #0x4e0
  403688:	mov	w28, #0x1                   	// #1
  40368c:	add	x19, x19, #0x3e8
  403690:	adrp	x27, 427000 <__fxstatat@plt+0x23e60>
  403694:	stp	xzr, xzr, [sp, #8]
  403698:	mov	w0, w23
  40369c:	mov	x1, x22
  4036a0:	mov	x2, x24
  4036a4:	mov	x3, x25
  4036a8:	mov	x4, xzr
  4036ac:	mov	w20, w8
  4036b0:	bl	402e30 <getopt_long@plt>
  4036b4:	add	w8, w0, #0x3
  4036b8:	cmp	w8, #0x79
  4036bc:	b.hi	4036e0 <__fxstatat@plt+0x540>  // b.pmore
  4036c0:	adr	x9, 403698 <__fxstatat@plt+0x4f8>
  4036c4:	ldrh	w10, [x19, x8, lsl #1]
  4036c8:	add	x9, x9, x10, lsl #2
  4036cc:	mov	w8, #0x1                   	// #1
  4036d0:	br	x9
  4036d4:	ldr	x8, [x27, #1208]
  4036d8:	str	x8, [sp, #8]
  4036dc:	b	403720 <__fxstatat@plt+0x580>
  4036e0:	cmp	w0, #0x100
  4036e4:	b.ne	403ae0 <__fxstatat@plt+0x940>  // b.any
  4036e8:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4036ec:	strb	w28, [x8, #1256]
  4036f0:	mov	w8, w20
  4036f4:	b	403698 <__fxstatat@plt+0x4f8>
  4036f8:	mov	w8, #0x2                   	// #2
  4036fc:	b	40373c <__fxstatat@plt+0x59c>
  403700:	sturb	w28, [x29, #-43]
  403704:	mov	w8, w20
  403708:	b	403698 <__fxstatat@plt+0x4f8>
  40370c:	ldr	x8, [x27, #1208]
  403710:	ldr	x9, [sp, #16]
  403714:	cmp	x8, #0x0
  403718:	csel	x9, x9, x8, eq  // eq = none
  40371c:	str	x9, [sp, #16]
  403720:	mov	w26, #0x1                   	// #1
  403724:	mov	w8, w20
  403728:	b	403698 <__fxstatat@plt+0x4f8>
  40372c:	stur	w28, [x29, #-80]
  403730:	mov	w8, w20
  403734:	b	403698 <__fxstatat@plt+0x4f8>
  403738:	mov	w8, #0x3                   	// #3
  40373c:	stur	w8, [x29, #-80]
  403740:	mov	w8, w20
  403744:	b	403698 <__fxstatat@plt+0x4f8>
  403748:	cbnz	x21, 4039c0 <__fxstatat@plt+0x820>
  40374c:	ldr	x0, [x27, #1208]
  403750:	add	x1, sp, #0x18
  403754:	bl	414340 <__fxstatat@plt+0x111a0>
  403758:	cbnz	w0, 4039cc <__fxstatat@plt+0x82c>
  40375c:	ldr	w8, [sp, #40]
  403760:	and	w8, w8, #0xf000
  403764:	cmp	w8, #0x4, lsl #12
  403768:	b.ne	403a0c <__fxstatat@plt+0x86c>  // b.any
  40376c:	ldr	x21, [x27, #1208]
  403770:	mov	w8, w20
  403774:	b	403698 <__fxstatat@plt+0x4f8>
  403778:	sturb	w28, [x29, #-42]
  40377c:	mov	w8, w20
  403780:	b	403698 <__fxstatat@plt+0x4f8>
  403784:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  403788:	ldrsw	x8, [x8, #1216]
  40378c:	sxtw	x9, w23
  403790:	cmp	x21, #0x0
  403794:	sub	x23, x9, x8
  403798:	cset	w9, eq  // eq = none
  40379c:	cmp	w23, w9
  4037a0:	add	x22, x22, x8, lsl #3
  4037a4:	b.le	403a44 <__fxstatat@plt+0x8a4>
  4037a8:	tbz	w20, #0, 4037f8 <__fxstatat@plt+0x658>
  4037ac:	cbnz	x21, 403a84 <__fxstatat@plt+0x8e4>
  4037b0:	cmp	w23, #0x3
  4037b4:	b.lt	40386c <__fxstatat@plt+0x6cc>  // b.tstop
  4037b8:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  4037bc:	add	x1, x1, #0xdef
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	mov	x0, xzr
  4037c8:	bl	403050 <dcgettext@plt>
  4037cc:	ldr	x1, [x22, #16]
  4037d0:	mov	x19, x0
  4037d4:	mov	w0, #0x4                   	// #4
  4037d8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4037dc:	mov	x3, x0
  4037e0:	mov	w0, wzr
  4037e4:	mov	w1, wzr
  4037e8:	mov	x2, x19
  4037ec:	bl	4029e0 <error@plt>
  4037f0:	mov	w0, #0x1                   	// #1
  4037f4:	bl	4032bc <__fxstatat@plt+0x11c>
  4037f8:	cbnz	x21, 403870 <__fxstatat@plt+0x6d0>
  4037fc:	cmp	w23, #0x1
  403800:	b.le	403ae8 <__fxstatat@plt+0x948>
  403804:	cmp	w23, #0x2
  403808:	b.ne	403838 <__fxstatat@plt+0x698>  // b.any
  40380c:	ldp	x1, x3, [x22]
  403810:	mov	w0, #0xffffff9c            	// #-100
  403814:	mov	w2, #0xffffff9c            	// #-100
  403818:	mov	w4, #0x1                   	// #1
  40381c:	bl	40db30 <__fxstatat@plt+0xa990>
  403820:	cbz	w0, 403830 <__fxstatat@plt+0x690>
  403824:	bl	403100 <__errno_location@plt>
  403828:	ldr	w8, [x0]
  40382c:	b	403834 <__fxstatat@plt+0x694>
  403830:	mov	w8, wzr
  403834:	stur	w8, [x29, #-36]
  403838:	ldur	w8, [x29, #-36]
  40383c:	cbz	w8, 403864 <__fxstatat@plt+0x6c4>
  403840:	sub	x19, x23, #0x1
  403844:	ldr	x0, [x22, x19, lsl #3]
  403848:	bl	403bb0 <__fxstatat@plt+0xa10>
  40384c:	tbz	w0, #0, 403864 <__fxstatat@plt+0x6c4>
  403850:	mov	w8, #0xffffffff            	// #-1
  403854:	stur	w8, [x29, #-36]
  403858:	ldr	x21, [x22, x19, lsl #3]
  40385c:	mov	w23, w19
  403860:	b	403870 <__fxstatat@plt+0x6d0>
  403864:	cmp	w23, #0x3
  403868:	b.ge	403b08 <__fxstatat@plt+0x968>  // b.tcont
  40386c:	mov	x21, xzr
  403870:	ldur	w8, [x29, #-80]
  403874:	cmp	w8, #0x2
  403878:	b.ne	403880 <__fxstatat@plt+0x6e0>  // b.any
  40387c:	sturb	wzr, [x29, #-43]
  403880:	cmp	w8, #0x2
  403884:	cset	w8, ne  // ne = any
  403888:	orn	w8, w8, w26
  40388c:	tbz	w8, #0, 403a58 <__fxstatat@plt+0x8b8>
  403890:	tbz	w26, #0, 4038b4 <__fxstatat@plt+0x714>
  403894:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403898:	add	x1, x1, #0xe66
  40389c:	mov	w2, #0x5                   	// #5
  4038a0:	mov	x0, xzr
  4038a4:	bl	403050 <dcgettext@plt>
  4038a8:	ldr	x1, [sp, #16]
  4038ac:	bl	40a608 <__fxstatat@plt+0x7468>
  4038b0:	b	4038b8 <__fxstatat@plt+0x718>
  4038b4:	mov	w0, wzr
  4038b8:	ldr	x8, [sp, #8]
  4038bc:	stur	w0, [x29, #-88]
  4038c0:	mov	x0, x8
  4038c4:	bl	409ebc <__fxstatat@plt+0x6d1c>
  4038c8:	bl	4095e0 <__fxstatat@plt+0x6440>
  4038cc:	cbz	x21, 403928 <__fxstatat@plt+0x788>
  4038d0:	cmp	w23, #0x1
  4038d4:	b.le	4038e0 <__fxstatat@plt+0x740>
  4038d8:	sub	x0, x29, #0x58
  4038dc:	bl	404fe0 <__fxstatat@plt+0x1e40>
  4038e0:	cmp	w23, #0x1
  4038e4:	b.lt	403944 <__fxstatat@plt+0x7a4>  // b.tstop
  4038e8:	mov	w19, w23
  4038ec:	mov	w20, #0x1                   	// #1
  4038f0:	subs	x19, x19, #0x1
  4038f4:	cset	w8, eq  // eq = none
  4038f8:	sturb	w8, [x29, #-39]
  4038fc:	ldr	x0, [x22], #8
  403900:	sub	x3, x29, #0x58
  403904:	mov	w2, #0x1                   	// #1
  403908:	mov	x1, x21
  40390c:	bl	403c58 <__fxstatat@plt+0xab8>
  403910:	and	w8, w0, w20
  403914:	and	w20, w8, #0x1
  403918:	cbnz	x19, 4038f0 <__fxstatat@plt+0x750>
  40391c:	cmp	w20, #0x0
  403920:	cset	w0, ne  // ne = any
  403924:	b	403948 <__fxstatat@plt+0x7a8>
  403928:	mov	w8, #0x1                   	// #1
  40392c:	sturb	w8, [x29, #-39]
  403930:	ldp	x0, x1, [x22]
  403934:	sub	x3, x29, #0x58
  403938:	mov	w2, wzr
  40393c:	bl	403c58 <__fxstatat@plt+0xab8>
  403940:	b	403948 <__fxstatat@plt+0x7a8>
  403944:	mov	w0, #0x1                   	// #1
  403948:	ldp	x20, x19, [sp, #320]
  40394c:	ldp	x22, x21, [sp, #304]
  403950:	ldp	x24, x23, [sp, #288]
  403954:	ldp	x26, x25, [sp, #272]
  403958:	ldp	x28, x27, [sp, #256]
  40395c:	ldp	x29, x30, [sp, #240]
  403960:	mvn	w8, w0
  403964:	and	w0, w8, #0x1
  403968:	add	sp, sp, #0x150
  40396c:	ret
  403970:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  403974:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  403978:	ldr	x0, [x8, #1224]
  40397c:	ldr	x3, [x9, #1080]
  403980:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403984:	adrp	x2, 414000 <__fxstatat@plt+0x10e60>
  403988:	adrp	x4, 414000 <__fxstatat@plt+0x10e60>
  40398c:	adrp	x5, 414000 <__fxstatat@plt+0x10e60>
  403990:	adrp	x6, 414000 <__fxstatat@plt+0x10e60>
  403994:	add	x1, x1, #0xcba
  403998:	add	x2, x2, #0xd33
  40399c:	add	x4, x4, #0xd41
  4039a0:	add	x5, x5, #0xd4d
  4039a4:	add	x6, x6, #0xd5d
  4039a8:	mov	x7, xzr
  4039ac:	bl	40f9e0 <__fxstatat@plt+0xc840>
  4039b0:	mov	w0, wzr
  4039b4:	bl	4029d0 <exit@plt>
  4039b8:	mov	w0, wzr
  4039bc:	bl	4032bc <__fxstatat@plt+0x11c>
  4039c0:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  4039c4:	add	x1, x1, #0xcdc
  4039c8:	b	403a8c <__fxstatat@plt+0x8ec>
  4039cc:	bl	403100 <__errno_location@plt>
  4039d0:	ldr	w19, [x0]
  4039d4:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  4039d8:	add	x1, x1, #0xd02
  4039dc:	mov	w2, #0x5                   	// #5
  4039e0:	mov	x0, xzr
  4039e4:	bl	403050 <dcgettext@plt>
  4039e8:	ldr	x1, [x27, #1208]
  4039ec:	mov	x20, x0
  4039f0:	mov	w0, #0x4                   	// #4
  4039f4:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4039f8:	mov	x3, x0
  4039fc:	mov	w0, #0x1                   	// #1
  403a00:	mov	w1, w19
  403a04:	mov	x2, x20
  403a08:	bl	4029e0 <error@plt>
  403a0c:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403a10:	add	x1, x1, #0xd16
  403a14:	mov	w2, #0x5                   	// #5
  403a18:	mov	x0, xzr
  403a1c:	bl	403050 <dcgettext@plt>
  403a20:	ldr	x1, [x27, #1208]
  403a24:	mov	x19, x0
  403a28:	mov	w0, #0x4                   	// #4
  403a2c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  403a30:	mov	x3, x0
  403a34:	mov	w0, #0x1                   	// #1
  403a38:	mov	w1, wzr
  403a3c:	mov	x2, x19
  403a40:	bl	4029e0 <error@plt>
  403a44:	cmp	w23, #0x0
  403a48:	b.gt	403aa8 <__fxstatat@plt+0x908>
  403a4c:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403a50:	add	x1, x1, #0xd6a
  403a54:	b	403a60 <__fxstatat@plt+0x8c0>
  403a58:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403a5c:	add	x1, x1, #0xe2d
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	mov	x0, xzr
  403a68:	bl	403050 <dcgettext@plt>
  403a6c:	mov	x2, x0
  403a70:	mov	w0, wzr
  403a74:	mov	w1, wzr
  403a78:	bl	4029e0 <error@plt>
  403a7c:	mov	w0, #0x1                   	// #1
  403a80:	bl	4032bc <__fxstatat@plt+0x11c>
  403a84:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403a88:	add	x1, x1, #0xda9
  403a8c:	mov	w2, #0x5                   	// #5
  403a90:	mov	x0, xzr
  403a94:	bl	403050 <dcgettext@plt>
  403a98:	mov	x2, x0
  403a9c:	mov	w0, #0x1                   	// #1
  403aa0:	mov	w1, wzr
  403aa4:	bl	4029e0 <error@plt>
  403aa8:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403aac:	add	x1, x1, #0xd7f
  403ab0:	mov	w2, #0x5                   	// #5
  403ab4:	mov	x0, xzr
  403ab8:	bl	403050 <dcgettext@plt>
  403abc:	ldr	x1, [x22]
  403ac0:	mov	x19, x0
  403ac4:	mov	w0, #0x4                   	// #4
  403ac8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  403acc:	mov	x3, x0
  403ad0:	mov	w0, wzr
  403ad4:	mov	w1, wzr
  403ad8:	mov	x2, x19
  403adc:	bl	4029e0 <error@plt>
  403ae0:	mov	w0, #0x1                   	// #1
  403ae4:	bl	4032bc <__fxstatat@plt+0x11c>
  403ae8:	adrp	x0, 414000 <__fxstatat@plt+0x10e60>
  403aec:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403af0:	adrp	x3, 414000 <__fxstatat@plt+0x10e60>
  403af4:	add	x0, x0, #0xe00
  403af8:	add	x1, x1, #0xe0d
  403afc:	add	x3, x3, #0xe16
  403b00:	mov	w2, #0x1c9                 	// #457
  403b04:	bl	4030f0 <__assert_fail@plt>
  403b08:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403b0c:	add	x1, x1, #0xd16
  403b10:	mov	w2, #0x5                   	// #5
  403b14:	mov	x0, xzr
  403b18:	bl	403050 <dcgettext@plt>
  403b1c:	add	x8, x22, w23, sxtw #3
  403b20:	ldur	x1, [x8, #-8]
  403b24:	b	403a24 <__fxstatat@plt+0x884>
  403b28:	stp	x29, x30, [sp, #-32]!
  403b2c:	str	x19, [sp, #16]
  403b30:	mov	x29, sp
  403b34:	mov	x19, x0
  403b38:	bl	406c88 <__fxstatat@plt+0x3ae8>
  403b3c:	mov	w9, #0x2                   	// #2
  403b40:	mov	x10, #0x4                   	// #4
  403b44:	str	w9, [x19, #4]
  403b48:	mov	w9, #0x101                 	// #257
  403b4c:	mov	w8, #0x1                   	// #1
  403b50:	movk	x10, #0x2, lsl #32
  403b54:	stur	w9, [x19, #30]
  403b58:	mov	w9, #0x100                 	// #256
  403b5c:	mov	w0, wzr
  403b60:	strb	wzr, [x19, #37]
  403b64:	strb	wzr, [x19, #44]
  403b68:	str	w8, [x19, #56]
  403b6c:	strh	w8, [x19, #24]
  403b70:	strh	w9, [x19, #28]
  403b74:	strb	w8, [x19, #34]
  403b78:	sturh	w8, [x19, #35]
  403b7c:	stur	w9, [x19, #38]
  403b80:	strh	w8, [x19, #42]
  403b84:	stp	x10, xzr, [x19, #8]
  403b88:	bl	403010 <isatty@plt>
  403b8c:	cmp	w0, #0x0
  403b90:	cset	w8, ne  // ne = any
  403b94:	stp	xzr, xzr, [x19, #64]
  403b98:	strb	wzr, [x19, #48]
  403b9c:	sturh	wzr, [x19, #45]
  403ba0:	strb	w8, [x19, #47]
  403ba4:	ldr	x19, [sp, #16]
  403ba8:	ldp	x29, x30, [sp], #32
  403bac:	ret
  403bb0:	sub	sp, sp, #0xb0
  403bb4:	mov	x1, sp
  403bb8:	stp	x29, x30, [sp, #128]
  403bbc:	str	x21, [sp, #144]
  403bc0:	stp	x20, x19, [sp, #160]
  403bc4:	add	x29, sp, #0x80
  403bc8:	mov	x19, x0
  403bcc:	bl	414340 <__fxstatat@plt+0x111a0>
  403bd0:	cbz	w0, 403c14 <__fxstatat@plt+0xa74>
  403bd4:	bl	403100 <__errno_location@plt>
  403bd8:	ldr	w20, [x0]
  403bdc:	tst	w20, #0xfffffffd
  403be0:	b.ne	403c20 <__fxstatat@plt+0xa80>  // b.any
  403be4:	ldr	w8, [sp, #16]
  403be8:	cmp	w20, #0x0
  403bec:	ldp	x20, x19, [sp, #160]
  403bf0:	ldr	x21, [sp, #144]
  403bf4:	and	w8, w8, #0xf000
  403bf8:	ldp	x29, x30, [sp, #128]
  403bfc:	cset	w9, eq  // eq = none
  403c00:	cmp	w8, #0x4, lsl #12
  403c04:	cset	w8, eq  // eq = none
  403c08:	and	w0, w9, w8
  403c0c:	add	sp, sp, #0xb0
  403c10:	ret
  403c14:	mov	w20, wzr
  403c18:	tst	w20, #0xfffffffd
  403c1c:	b.eq	403be4 <__fxstatat@plt+0xa44>  // b.none
  403c20:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403c24:	add	x1, x1, #0xd02
  403c28:	mov	w2, #0x5                   	// #5
  403c2c:	mov	x0, xzr
  403c30:	bl	403050 <dcgettext@plt>
  403c34:	mov	x21, x0
  403c38:	mov	w0, #0x4                   	// #4
  403c3c:	mov	x1, x19
  403c40:	bl	40d3a8 <__fxstatat@plt+0xa208>
  403c44:	mov	x3, x0
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	mov	w1, w20
  403c50:	mov	x2, x21
  403c54:	bl	4029e0 <error@plt>
  403c58:	stp	x29, x30, [sp, #-48]!
  403c5c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  403c60:	ldrb	w8, [x8, #1256]
  403c64:	stp	x22, x21, [sp, #16]
  403c68:	stp	x20, x19, [sp, #32]
  403c6c:	mov	x19, x3
  403c70:	mov	w22, w2
  403c74:	mov	x21, x1
  403c78:	cmp	w8, #0x1
  403c7c:	mov	x20, x0
  403c80:	mov	x29, sp
  403c84:	b.ne	403c90 <__fxstatat@plt+0xaf0>  // b.any
  403c88:	mov	x0, x20
  403c8c:	bl	40aa04 <__fxstatat@plt+0x7864>
  403c90:	tbz	w22, #0, 403cd4 <__fxstatat@plt+0xb34>
  403c94:	mov	x0, x20
  403c98:	bl	40a974 <__fxstatat@plt+0x77d4>
  403c9c:	mov	x1, x0
  403ca0:	mov	x0, x21
  403ca4:	mov	x2, xzr
  403ca8:	bl	40ae00 <__fxstatat@plt+0x7c60>
  403cac:	mov	x21, x0
  403cb0:	bl	40aa04 <__fxstatat@plt+0x7864>
  403cb4:	mov	x0, x20
  403cb8:	mov	x1, x21
  403cbc:	mov	x2, x19
  403cc0:	bl	403cfc <__fxstatat@plt+0xb5c>
  403cc4:	mov	w19, w0
  403cc8:	mov	x0, x21
  403ccc:	bl	402ed0 <free@plt>
  403cd0:	b	403ce8 <__fxstatat@plt+0xb48>
  403cd4:	mov	x0, x20
  403cd8:	mov	x1, x21
  403cdc:	mov	x2, x19
  403ce0:	bl	403cfc <__fxstatat@plt+0xb5c>
  403ce4:	mov	w19, w0
  403ce8:	and	w0, w19, #0x1
  403cec:	ldp	x20, x19, [sp, #32]
  403cf0:	ldp	x22, x21, [sp, #16]
  403cf4:	ldp	x29, x30, [sp], #48
  403cf8:	ret
  403cfc:	sub	sp, sp, #0x60
  403d00:	stp	x29, x30, [sp, #48]
  403d04:	stp	x20, x19, [sp, #80]
  403d08:	add	x29, sp, #0x30
  403d0c:	mov	x19, x2
  403d10:	add	x4, x29, #0x1c
  403d14:	add	x5, x29, #0x18
  403d18:	mov	w2, wzr
  403d1c:	mov	x3, x19
  403d20:	str	x21, [sp, #64]
  403d24:	mov	x20, x0
  403d28:	bl	405068 <__fxstatat@plt+0x1ec8>
  403d2c:	tbz	w0, #0, 403d94 <__fxstatat@plt+0xbf4>
  403d30:	ldrb	w8, [x29, #28]
  403d34:	cmp	w8, #0x0
  403d38:	cset	w9, eq  // eq = none
  403d3c:	and	w21, w0, w9
  403d40:	cbz	x20, 403d8c <__fxstatat@plt+0xbec>
  403d44:	ldrb	w9, [x29, #24]
  403d48:	orr	w8, w9, w8
  403d4c:	tst	w8, #0xff
  403d50:	b.ne	403d8c <__fxstatat@plt+0xbec>  // b.any
  403d54:	add	x0, sp, #0x10
  403d58:	bl	403dcc <__fxstatat@plt+0xc2c>
  403d5c:	ldrb	w8, [x19, #46]
  403d60:	mov	x0, sp
  403d64:	add	x1, sp, #0x10
  403d68:	stp	x20, xzr, [sp]
  403d6c:	strb	w8, [sp, #42]
  403d70:	bl	403e68 <__fxstatat@plt+0xcc8>
  403d74:	sub	w8, w0, #0x2
  403d78:	cmp	w8, #0x2
  403d7c:	b.cc	403d8c <__fxstatat@plt+0xbec>  // b.lo, b.ul, b.last
  403d80:	cmp	w0, #0x4
  403d84:	b.ne	403dac <__fxstatat@plt+0xc0c>  // b.any
  403d88:	mov	w21, wzr
  403d8c:	cmp	w21, #0x0
  403d90:	cset	w0, ne  // ne = any
  403d94:	ldp	x20, x19, [sp, #80]
  403d98:	ldr	x21, [sp, #64]
  403d9c:	ldp	x29, x30, [sp, #48]
  403da0:	and	w0, w0, #0x1
  403da4:	add	sp, sp, #0x60
  403da8:	ret
  403dac:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  403db0:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  403db4:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  403db8:	add	x0, x0, #0x221
  403dbc:	add	x1, x1, #0xe0d
  403dc0:	add	x3, x3, #0x237
  403dc4:	mov	w2, #0xef                  	// #239
  403dc8:	bl	4030f0 <__assert_fail@plt>
  403dcc:	stp	x29, x30, [sp, #-32]!
  403dd0:	mov	w8, #0x1                   	// #1
  403dd4:	mov	w9, #0x100                 	// #256
  403dd8:	mov	w10, #0x5                   	// #5
  403ddc:	stp	x20, x19, [sp, #16]
  403de0:	mov	x19, x0
  403de4:	strb	wzr, [x0]
  403de8:	sturh	wzr, [x0, #25]
  403dec:	strb	w8, [x0, #10]
  403df0:	strh	w9, [x0, #8]
  403df4:	str	w10, [x0, #4]
  403df8:	strb	w8, [x0, #27]
  403dfc:	adrp	x0, 427000 <__fxstatat@plt+0x23e60>
  403e00:	add	x0, x0, #0x4f0
  403e04:	mov	x29, sp
  403e08:	bl	40dd0c <__fxstatat@plt+0xab6c>
  403e0c:	str	x0, [x19, #16]
  403e10:	cbz	x0, 403e24 <__fxstatat@plt+0xc84>
  403e14:	strb	wzr, [x19, #24]
  403e18:	ldp	x20, x19, [sp, #16]
  403e1c:	ldp	x29, x30, [sp], #32
  403e20:	ret
  403e24:	bl	403100 <__errno_location@plt>
  403e28:	ldr	w19, [x0]
  403e2c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  403e30:	add	x1, x1, #0x27c
  403e34:	mov	w2, #0x5                   	// #5
  403e38:	mov	x0, xzr
  403e3c:	bl	403050 <dcgettext@plt>
  403e40:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  403e44:	mov	x20, x0
  403e48:	add	x1, x1, #0x1e6
  403e4c:	mov	w0, #0x4                   	// #4
  403e50:	bl	40d3a8 <__fxstatat@plt+0xa208>
  403e54:	mov	x3, x0
  403e58:	mov	w0, #0x1                   	// #1
  403e5c:	mov	w1, w19
  403e60:	mov	x2, x20
  403e64:	bl	4029e0 <error@plt>
  403e68:	stp	x29, x30, [sp, #-64]!
  403e6c:	stp	x22, x21, [sp, #32]
  403e70:	stp	x20, x19, [sp, #48]
  403e74:	ldr	x8, [x0]
  403e78:	str	x23, [sp, #16]
  403e7c:	mov	x29, sp
  403e80:	cbz	x8, 403f8c <__fxstatat@plt+0xdec>
  403e84:	ldrb	w8, [x1, #8]
  403e88:	mov	w9, #0x258                 	// #600
  403e8c:	mov	x19, x1
  403e90:	mov	x2, xzr
  403e94:	cmp	w8, #0x0
  403e98:	mov	w8, #0x218                 	// #536
  403e9c:	csel	w1, w8, w9, eq  // eq = none
  403ea0:	bl	40fd84 <__fxstatat@plt+0xcbe4>
  403ea4:	adrp	x21, 415000 <__fxstatat@plt+0x11e60>
  403ea8:	mov	x20, x0
  403eac:	mov	w22, #0x2                   	// #2
  403eb0:	add	x21, x21, #0x2b6
  403eb4:	b	403ecc <__fxstatat@plt+0xd2c>
  403eb8:	cmp	w0, #0x4
  403ebc:	b.ne	403fa8 <__fxstatat@plt+0xe08>  // b.any
  403ec0:	mov	w8, #0x1                   	// #1
  403ec4:	mov	w22, w0
  403ec8:	tbz	w8, #0, 403f4c <__fxstatat@plt+0xdac>
  403ecc:	mov	x0, x20
  403ed0:	bl	410b98 <__fxstatat@plt+0xd9f8>
  403ed4:	cbz	x0, 403f0c <__fxstatat@plt+0xd6c>
  403ed8:	mov	x1, x0
  403edc:	mov	x0, x20
  403ee0:	mov	x2, x19
  403ee4:	bl	403fc8 <__fxstatat@plt+0xe28>
  403ee8:	sub	w8, w0, #0x2
  403eec:	cmp	w8, #0x2
  403ef0:	b.cs	403eb8 <__fxstatat@plt+0xd18>  // b.hs, b.nlast
  403ef4:	cmp	w22, #0x2
  403ef8:	mov	w8, #0x1                   	// #1
  403efc:	b.ne	403ec8 <__fxstatat@plt+0xd28>  // b.any
  403f00:	cmp	w0, #0x3
  403f04:	b.eq	403ec0 <__fxstatat@plt+0xd20>  // b.none
  403f08:	b	403ec8 <__fxstatat@plt+0xd28>
  403f0c:	bl	403100 <__errno_location@plt>
  403f10:	ldr	w23, [x0]
  403f14:	cbz	w23, 403f44 <__fxstatat@plt+0xda4>
  403f18:	mov	w2, #0x5                   	// #5
  403f1c:	mov	x0, xzr
  403f20:	mov	x1, x21
  403f24:	bl	403050 <dcgettext@plt>
  403f28:	mov	x2, x0
  403f2c:	mov	w0, wzr
  403f30:	mov	w1, w23
  403f34:	bl	4029e0 <error@plt>
  403f38:	mov	w8, wzr
  403f3c:	mov	w22, #0x4                   	// #4
  403f40:	b	403ec8 <__fxstatat@plt+0xd28>
  403f44:	mov	w8, wzr
  403f48:	b	403ec8 <__fxstatat@plt+0xd28>
  403f4c:	mov	x0, x20
  403f50:	bl	410a14 <__fxstatat@plt+0xd874>
  403f54:	cbz	w0, 403f90 <__fxstatat@plt+0xdf0>
  403f58:	bl	403100 <__errno_location@plt>
  403f5c:	ldr	w19, [x0]
  403f60:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  403f64:	add	x1, x1, #0x320
  403f68:	mov	w2, #0x5                   	// #5
  403f6c:	mov	x0, xzr
  403f70:	bl	403050 <dcgettext@plt>
  403f74:	mov	x2, x0
  403f78:	mov	w0, wzr
  403f7c:	mov	w1, w19
  403f80:	bl	4029e0 <error@plt>
  403f84:	mov	w22, #0x4                   	// #4
  403f88:	b	403f90 <__fxstatat@plt+0xdf0>
  403f8c:	mov	w22, #0x2                   	// #2
  403f90:	mov	w0, w22
  403f94:	ldp	x20, x19, [sp, #48]
  403f98:	ldp	x22, x21, [sp, #32]
  403f9c:	ldr	x23, [sp, #16]
  403fa0:	ldp	x29, x30, [sp], #64
  403fa4:	ret
  403fa8:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  403fac:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  403fb0:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  403fb4:	add	x0, x0, #0x2c6
  403fb8:	add	x1, x1, #0x2d7
  403fbc:	add	x3, x3, #0x2e4
  403fc0:	mov	w2, #0x261                 	// #609
  403fc4:	bl	4030f0 <__assert_fail@plt>
  403fc8:	sub	sp, sp, #0xd0
  403fcc:	stp	x29, x30, [sp, #128]
  403fd0:	stp	x24, x23, [sp, #160]
  403fd4:	stp	x22, x21, [sp, #176]
  403fd8:	stp	x20, x19, [sp, #192]
  403fdc:	ldrh	w8, [x1, #108]
  403fe0:	mov	x19, x1
  403fe4:	str	x25, [sp, #144]
  403fe8:	add	x29, sp, #0x80
  403fec:	sub	w9, w8, #0x1
  403ff0:	cmp	w9, #0xc
  403ff4:	b.hi	4044f4 <__fxstatat@plt+0x1354>  // b.pmore
  403ff8:	adrp	x10, 415000 <__fxstatat@plt+0x11e60>
  403ffc:	add	x10, x10, #0x29c
  404000:	adr	x11, 404018 <__fxstatat@plt+0xe78>
  404004:	ldrh	w12, [x10, x9, lsl #1]
  404008:	add	x11, x11, x12, lsl #2
  40400c:	mov	x21, x2
  404010:	mov	x20, x0
  404014:	br	x11
  404018:	orr	w23, w8, #0x2
  40401c:	cmp	w23, #0x6
  404020:	cset	w2, eq  // eq = none
  404024:	mov	w4, #0x3                   	// #3
  404028:	mov	x0, x20
  40402c:	mov	x1, x19
  404030:	mov	x3, x21
  404034:	mov	x5, xzr
  404038:	bl	40465c <__fxstatat@plt+0x14bc>
  40403c:	mov	w22, w0
  404040:	cmp	w0, #0x2
  404044:	b.ne	4042e4 <__fxstatat@plt+0x1144>  // b.any
  404048:	cmp	w23, #0x6
  40404c:	cset	w3, eq  // eq = none
  404050:	mov	x0, x20
  404054:	mov	x1, x19
  404058:	mov	x2, x21
  40405c:	bl	404984 <__fxstatat@plt+0x17e4>
  404060:	mov	w22, w0
  404064:	b	4042e4 <__fxstatat@plt+0x1144>
  404068:	ldrb	w8, [x21, #9]
  40406c:	cbz	w8, 4041d8 <__fxstatat@plt+0x1038>
  404070:	ldr	x8, [x19, #88]
  404074:	cbz	x8, 40424c <__fxstatat@plt+0x10ac>
  404078:	mov	x5, sp
  40407c:	mov	w2, #0x1                   	// #1
  404080:	mov	w4, #0x2                   	// #2
  404084:	mov	x0, x20
  404088:	mov	x1, x19
  40408c:	mov	x3, x21
  404090:	bl	40465c <__fxstatat@plt+0x14bc>
  404094:	mov	w22, w0
  404098:	cmp	w0, #0x2
  40409c:	b.ne	4040d0 <__fxstatat@plt+0xf30>  // b.any
  4040a0:	ldr	w8, [sp]
  4040a4:	cmp	w8, #0x4
  4040a8:	b.ne	4040d0 <__fxstatat@plt+0xf30>  // b.any
  4040ac:	mov	w3, #0x1                   	// #1
  4040b0:	mov	x0, x20
  4040b4:	mov	x1, x19
  4040b8:	mov	x2, x21
  4040bc:	bl	404984 <__fxstatat@plt+0x17e4>
  4040c0:	mov	w22, w0
  4040c4:	mov	x0, x20
  4040c8:	mov	x1, x19
  4040cc:	bl	4045f0 <__fxstatat@plt+0x1450>
  4040d0:	cmp	w22, #0x2
  4040d4:	b.ne	404240 <__fxstatat@plt+0x10a0>  // b.any
  4040d8:	b	4042e4 <__fxstatat@plt+0x1144>
  4040dc:	ldr	w21, [x19, #64]
  4040e0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4040e4:	add	x1, x1, #0x53c
  4040e8:	mov	w2, #0x5                   	// #5
  4040ec:	mov	x0, xzr
  4040f0:	bl	403050 <dcgettext@plt>
  4040f4:	ldr	x2, [x19, #56]
  4040f8:	mov	x22, x0
  4040fc:	mov	w1, #0x3                   	// #3
  404100:	mov	w0, wzr
  404104:	bl	40d4a8 <__fxstatat@plt+0xa308>
  404108:	mov	x3, x0
  40410c:	mov	w0, wzr
  404110:	mov	w1, w21
  404114:	mov	x2, x22
  404118:	b	404154 <__fxstatat@plt+0xfb4>
  40411c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404120:	add	x1, x1, #0x482
  404124:	mov	w2, #0x5                   	// #5
  404128:	mov	x0, xzr
  40412c:	bl	403050 <dcgettext@plt>
  404130:	ldr	x2, [x19, #56]
  404134:	mov	x21, x0
  404138:	mov	w1, #0x3                   	// #3
  40413c:	mov	w0, wzr
  404140:	bl	40d4a8 <__fxstatat@plt+0xa308>
  404144:	mov	x3, x0
  404148:	mov	w0, wzr
  40414c:	mov	w1, wzr
  404150:	mov	x2, x21
  404154:	bl	4029e0 <error@plt>
  404158:	mov	x0, x20
  40415c:	mov	x1, x19
  404160:	bl	4045f0 <__fxstatat@plt+0x1450>
  404164:	mov	w22, #0x4                   	// #4
  404168:	b	4042e4 <__fxstatat@plt+0x1144>
  40416c:	ldrb	w9, [x21, #8]
  404170:	cbz	w9, 404018 <__fxstatat@plt+0xe78>
  404174:	ldr	x9, [x19, #88]
  404178:	cmp	x9, #0x1
  40417c:	b.lt	404018 <__fxstatat@plt+0xe78>  // b.tstop
  404180:	ldr	x9, [x19, #120]
  404184:	ldr	x10, [x20, #24]
  404188:	cmp	x9, x10
  40418c:	b.eq	404018 <__fxstatat@plt+0xe78>  // b.none
  404190:	mov	x0, x19
  404194:	bl	4045c4 <__fxstatat@plt+0x1424>
  404198:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40419c:	add	x1, x1, #0x42f
  4041a0:	mov	w2, #0x5                   	// #5
  4041a4:	mov	x0, xzr
  4041a8:	bl	403050 <dcgettext@plt>
  4041ac:	ldr	x1, [x19, #56]
  4041b0:	mov	x19, x0
  4041b4:	mov	w0, #0x4                   	// #4
  4041b8:	mov	w22, #0x4                   	// #4
  4041bc:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4041c0:	mov	x3, x0
  4041c4:	mov	w0, wzr
  4041c8:	mov	w1, wzr
  4041cc:	mov	x2, x19
  4041d0:	bl	4029e0 <error@plt>
  4041d4:	b	4042e4 <__fxstatat@plt+0x1144>
  4041d8:	ldrb	w8, [x21, #10]
  4041dc:	cbz	w8, 4041f0 <__fxstatat@plt+0x1050>
  4041e0:	ldr	w0, [x20, #44]
  4041e4:	ldr	x1, [x19, #48]
  4041e8:	bl	404544 <__fxstatat@plt+0x13a4>
  4041ec:	tbnz	w0, #0, 404070 <__fxstatat@plt+0xed0>
  4041f0:	ldrb	w8, [x21, #10]
  4041f4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4041f8:	mov	w9, #0x27                  	// #39
  4041fc:	add	x1, x1, #0x331
  404200:	cmp	w8, #0x0
  404204:	mov	w8, #0x15                  	// #21
  404208:	mov	w2, #0x5                   	// #5
  40420c:	mov	x0, xzr
  404210:	csel	w21, w8, w9, eq  // eq = none
  404214:	bl	403050 <dcgettext@plt>
  404218:	ldr	x1, [x19, #56]
  40421c:	mov	x23, x0
  404220:	mov	w0, #0x4                   	// #4
  404224:	mov	w22, #0x4                   	// #4
  404228:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40422c:	mov	x3, x0
  404230:	mov	w0, wzr
  404234:	mov	w1, w21
  404238:	mov	x2, x23
  40423c:	bl	4029e0 <error@plt>
  404240:	mov	x0, x19
  404244:	bl	4045c4 <__fxstatat@plt+0x1424>
  404248:	b	4042d8 <__fxstatat@plt+0x1138>
  40424c:	ldr	x22, [x19, #48]
  404250:	mov	x0, x22
  404254:	bl	40a974 <__fxstatat@plt+0x77d4>
  404258:	bl	40461c <__fxstatat@plt+0x147c>
  40425c:	tbz	w0, #0, 404304 <__fxstatat@plt+0x1164>
  404260:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404264:	add	x1, x1, #0x342
  404268:	mov	w2, #0x5                   	// #5
  40426c:	mov	x0, xzr
  404270:	bl	403050 <dcgettext@plt>
  404274:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  404278:	mov	x21, x0
  40427c:	add	x2, x2, #0x376
  404280:	mov	w1, #0x4                   	// #4
  404284:	mov	w0, wzr
  404288:	mov	w22, #0x4                   	// #4
  40428c:	bl	40d2dc <__fxstatat@plt+0xa13c>
  404290:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  404294:	mov	x23, x0
  404298:	add	x2, x2, #0x375
  40429c:	mov	w0, #0x1                   	// #1
  4042a0:	mov	w1, #0x4                   	// #4
  4042a4:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4042a8:	ldr	x2, [x19, #56]
  4042ac:	mov	x24, x0
  4042b0:	mov	w0, #0x2                   	// #2
  4042b4:	mov	w1, #0x4                   	// #4
  4042b8:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4042bc:	mov	x5, x0
  4042c0:	mov	w0, wzr
  4042c4:	mov	w1, wzr
  4042c8:	mov	x2, x21
  4042cc:	mov	x3, x23
  4042d0:	mov	x4, x24
  4042d4:	bl	4029e0 <error@plt>
  4042d8:	mov	x0, x20
  4042dc:	mov	x1, x19
  4042e0:	bl	4045f0 <__fxstatat@plt+0x1450>
  4042e4:	mov	w0, w22
  4042e8:	ldp	x20, x19, [sp, #192]
  4042ec:	ldp	x22, x21, [sp, #176]
  4042f0:	ldp	x24, x23, [sp, #160]
  4042f4:	ldr	x25, [sp, #144]
  4042f8:	ldp	x29, x30, [sp, #128]
  4042fc:	add	sp, sp, #0xd0
  404300:	ret
  404304:	ldr	x8, [x21, #16]
  404308:	cbz	x8, 40439c <__fxstatat@plt+0x11fc>
  40430c:	ldr	x9, [x19, #128]
  404310:	ldr	x10, [x8]
  404314:	cmp	x9, x10
  404318:	b.ne	40439c <__fxstatat@plt+0x11fc>  // b.any
  40431c:	ldr	x9, [x19, #120]
  404320:	ldr	x8, [x8, #8]
  404324:	cmp	x9, x8
  404328:	b.ne	40439c <__fxstatat@plt+0x11fc>  // b.any
  40432c:	ldr	x0, [x19, #56]
  404330:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  404334:	add	x1, x1, #0x1e6
  404338:	bl	402e50 <strcmp@plt>
  40433c:	cbz	w0, 404494 <__fxstatat@plt+0x12f4>
  404340:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404344:	add	x1, x1, #0x3a5
  404348:	mov	w2, #0x5                   	// #5
  40434c:	mov	x0, xzr
  404350:	bl	403050 <dcgettext@plt>
  404354:	ldr	x2, [x19, #56]
  404358:	mov	x21, x0
  40435c:	mov	w1, #0x4                   	// #4
  404360:	mov	w0, wzr
  404364:	bl	40d2dc <__fxstatat@plt+0xa13c>
  404368:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40436c:	mov	x22, x0
  404370:	add	x2, x2, #0x1e6
  404374:	mov	w0, #0x1                   	// #1
  404378:	mov	w1, #0x4                   	// #4
  40437c:	bl	40d2dc <__fxstatat@plt+0xa13c>
  404380:	mov	x4, x0
  404384:	mov	w0, wzr
  404388:	mov	w1, wzr
  40438c:	mov	x2, x21
  404390:	mov	x3, x22
  404394:	bl	4029e0 <error@plt>
  404398:	b	4044cc <__fxstatat@plt+0x132c>
  40439c:	ldrb	w8, [x21, #24]
  4043a0:	cbz	w8, 404078 <__fxstatat@plt+0xed8>
  4043a4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4043a8:	add	x1, x1, #0x375
  4043ac:	mov	x0, x22
  4043b0:	mov	x2, xzr
  4043b4:	bl	40ae00 <__fxstatat@plt+0x7c60>
  4043b8:	mov	x22, x0
  4043bc:	cbz	x0, 4043d0 <__fxstatat@plt+0x1230>
  4043c0:	mov	x1, sp
  4043c4:	mov	x0, x22
  4043c8:	bl	414360 <__fxstatat@plt+0x111c0>
  4043cc:	cbz	w0, 40442c <__fxstatat@plt+0x128c>
  4043d0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4043d4:	add	x1, x1, #0x410
  4043d8:	mov	w2, #0x5                   	// #5
  4043dc:	mov	x0, xzr
  4043e0:	bl	403050 <dcgettext@plt>
  4043e4:	mov	x23, x0
  4043e8:	mov	w1, #0x4                   	// #4
  4043ec:	mov	w0, wzr
  4043f0:	mov	x2, x22
  4043f4:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4043f8:	ldr	x2, [x19, #48]
  4043fc:	mov	x24, x0
  404400:	mov	w0, #0x1                   	// #1
  404404:	mov	w1, #0x4                   	// #4
  404408:	mov	w25, #0x1                   	// #1
  40440c:	bl	40d2dc <__fxstatat@plt+0xa13c>
  404410:	mov	x4, x0
  404414:	mov	w0, wzr
  404418:	mov	w1, wzr
  40441c:	mov	x2, x23
  404420:	mov	x3, x24
  404424:	bl	4029e0 <error@plt>
  404428:	b	404430 <__fxstatat@plt+0x1290>
  40442c:	mov	w25, wzr
  404430:	mov	x0, x22
  404434:	bl	402ed0 <free@plt>
  404438:	tbnz	w25, #0, 404158 <__fxstatat@plt+0xfb8>
  40443c:	ldr	x8, [x20, #24]
  404440:	ldr	x9, [sp]
  404444:	cmp	x8, x9
  404448:	b.eq	404078 <__fxstatat@plt+0xed8>  // b.none
  40444c:	tbnz	w25, #0, 404158 <__fxstatat@plt+0xfb8>
  404450:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404454:	add	x1, x1, #0x42f
  404458:	mov	w2, #0x5                   	// #5
  40445c:	mov	x0, xzr
  404460:	bl	403050 <dcgettext@plt>
  404464:	ldr	x1, [x19, #56]
  404468:	mov	x21, x0
  40446c:	mov	w0, #0x4                   	// #4
  404470:	bl	40d3a8 <__fxstatat@plt+0xa208>
  404474:	mov	x3, x0
  404478:	mov	w0, wzr
  40447c:	mov	w1, wzr
  404480:	mov	x2, x21
  404484:	bl	4029e0 <error@plt>
  404488:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40448c:	add	x1, x1, #0x45d
  404490:	b	4044d4 <__fxstatat@plt+0x1334>
  404494:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404498:	add	x1, x1, #0x378
  40449c:	mov	w2, #0x5                   	// #5
  4044a0:	mov	x0, xzr
  4044a4:	bl	403050 <dcgettext@plt>
  4044a8:	ldr	x1, [x19, #56]
  4044ac:	mov	x21, x0
  4044b0:	mov	w0, #0x4                   	// #4
  4044b4:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4044b8:	mov	x3, x0
  4044bc:	mov	w0, wzr
  4044c0:	mov	w1, wzr
  4044c4:	mov	x2, x21
  4044c8:	bl	4029e0 <error@plt>
  4044cc:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4044d0:	add	x1, x1, #0x3df
  4044d4:	mov	w2, #0x5                   	// #5
  4044d8:	mov	x0, xzr
  4044dc:	bl	403050 <dcgettext@plt>
  4044e0:	mov	x2, x0
  4044e4:	mov	w0, wzr
  4044e8:	mov	w1, wzr
  4044ec:	bl	4029e0 <error@plt>
  4044f0:	b	404158 <__fxstatat@plt+0xfb8>
  4044f4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4044f8:	add	x1, x1, #0x551
  4044fc:	mov	w2, #0x5                   	// #5
  404500:	mov	x0, xzr
  404504:	bl	403050 <dcgettext@plt>
  404508:	ldr	x2, [x19, #56]
  40450c:	ldrh	w20, [x19, #108]
  404510:	mov	x19, x0
  404514:	mov	w1, #0x3                   	// #3
  404518:	mov	w0, wzr
  40451c:	bl	40d4a8 <__fxstatat@plt+0xa308>
  404520:	adrp	x5, 415000 <__fxstatat@plt+0x11e60>
  404524:	mov	x4, x0
  404528:	add	x5, x5, #0x589
  40452c:	mov	w0, wzr
  404530:	mov	w1, wzr
  404534:	mov	x2, x19
  404538:	mov	w3, w20
  40453c:	bl	4029e0 <error@plt>
  404540:	bl	402db0 <abort@plt>
  404544:	stp	x29, x30, [sp, #-48]!
  404548:	mov	w2, #0xc900                	// #51456
  40454c:	str	x21, [sp, #16]
  404550:	stp	x20, x19, [sp, #32]
  404554:	mov	x29, sp
  404558:	bl	4030e0 <openat@plt>
  40455c:	tbnz	w0, #31, 4045b0 <__fxstatat@plt+0x1410>
  404560:	mov	w20, w0
  404564:	bl	402d90 <fdopendir@plt>
  404568:	cbz	x0, 4045a8 <__fxstatat@plt+0x1408>
  40456c:	mov	x19, x0
  404570:	bl	403100 <__errno_location@plt>
  404574:	mov	x20, x0
  404578:	str	wzr, [x0]
  40457c:	mov	x0, x19
  404580:	bl	404b10 <__fxstatat@plt+0x1970>
  404584:	ldr	w21, [x20]
  404588:	mov	x20, x0
  40458c:	mov	x0, x19
  404590:	bl	402d50 <closedir@plt>
  404594:	mov	w0, wzr
  404598:	cbnz	x20, 4045b4 <__fxstatat@plt+0x1414>
  40459c:	cmp	w21, #0x0
  4045a0:	cset	w0, eq  // eq = none
  4045a4:	b	4045b4 <__fxstatat@plt+0x1414>
  4045a8:	mov	w0, w20
  4045ac:	bl	402d60 <close@plt>
  4045b0:	mov	w0, wzr
  4045b4:	ldp	x20, x19, [sp, #32]
  4045b8:	ldr	x21, [sp, #16]
  4045bc:	ldp	x29, x30, [sp], #48
  4045c0:	ret
  4045c4:	ldr	x8, [x0, #8]
  4045c8:	ldr	x9, [x8, #88]
  4045cc:	tbnz	x9, #63, 4045ec <__fxstatat@plt+0x144c>
  4045d0:	mov	w9, #0x1                   	// #1
  4045d4:	ldr	x10, [x8, #32]
  4045d8:	cbnz	x10, 4045ec <__fxstatat@plt+0x144c>
  4045dc:	str	x9, [x8, #32]
  4045e0:	ldr	x8, [x8, #8]
  4045e4:	ldr	x10, [x8, #88]
  4045e8:	tbz	x10, #63, 4045d4 <__fxstatat@plt+0x1434>
  4045ec:	ret
  4045f0:	stp	x29, x30, [sp, #-32]!
  4045f4:	mov	w2, #0x4                   	// #4
  4045f8:	str	x19, [sp, #16]
  4045fc:	mov	x29, sp
  404600:	mov	x19, x0
  404604:	bl	411d80 <__fxstatat@plt+0xebe0>
  404608:	mov	x0, x19
  40460c:	bl	410b98 <__fxstatat@plt+0xd9f8>
  404610:	ldr	x19, [sp, #16]
  404614:	ldp	x29, x30, [sp], #32
  404618:	ret
  40461c:	ldrb	w8, [x0]
  404620:	cmp	w8, #0x2e
  404624:	b.ne	404654 <__fxstatat@plt+0x14b4>  // b.any
  404628:	ldrb	w8, [x0, #1]
  40462c:	mov	w9, #0x1                   	// #1
  404630:	cmp	w8, #0x2e
  404634:	cinc	x8, x9, eq  // eq = none
  404638:	ldrb	w8, [x0, x8]
  40463c:	cmp	w8, #0x0
  404640:	cset	w9, eq  // eq = none
  404644:	cmp	w8, #0x2f
  404648:	cset	w8, eq  // eq = none
  40464c:	orr	w0, w9, w8
  404650:	ret
  404654:	mov	w0, wzr
  404658:	ret
  40465c:	sub	sp, sp, #0xe0
  404660:	stp	x29, x30, [sp, #128]
  404664:	stp	x28, x27, [sp, #144]
  404668:	stp	x26, x25, [sp, #160]
  40466c:	stp	x24, x23, [sp, #176]
  404670:	stp	x22, x21, [sp, #192]
  404674:	stp	x20, x19, [sp, #208]
  404678:	ldr	w19, [x0, #44]
  40467c:	ldp	x20, x22, [x1, #48]
  404680:	mov	x26, x5
  404684:	mov	w21, w4
  404688:	mov	x24, x3
  40468c:	mov	x25, x1
  404690:	mov	w27, w2
  404694:	add	x29, sp, #0x80
  404698:	cbz	x5, 4046a4 <__fxstatat@plt+0x1504>
  40469c:	mov	w8, #0x2                   	// #2
  4046a0:	str	w8, [x26]
  4046a4:	mov	x0, sp
  4046a8:	bl	404b68 <__fxstatat@plt+0x19c8>
  4046ac:	tst	w27, #0x1
  4046b0:	mov	w8, #0x4                   	// #4
  4046b4:	csel	w28, w8, wzr, ne  // ne = any
  4046b8:	cbz	x26, 4046ec <__fxstatat@plt+0x154c>
  4046bc:	mov	w0, w19
  4046c0:	mov	x1, x20
  4046c4:	bl	404544 <__fxstatat@plt+0x13a4>
  4046c8:	tst	w0, #0x1
  4046cc:	mov	w8, #0x3                   	// #3
  4046d0:	mov	w23, w0
  4046d4:	cinc	w8, w8, ne  // ne = any
  4046d8:	str	w8, [x26]
  4046dc:	ldr	x8, [x25, #32]
  4046e0:	cbz	x8, 4046f8 <__fxstatat@plt+0x1558>
  4046e4:	mov	w19, #0x3                   	// #3
  4046e8:	b	404878 <__fxstatat@plt+0x16d8>
  4046ec:	mov	w23, wzr
  4046f0:	ldr	x8, [x25, #32]
  4046f4:	cbnz	x8, 4046e4 <__fxstatat@plt+0x1544>
  4046f8:	ldr	w8, [x24, #4]
  4046fc:	cmp	w8, #0x5
  404700:	b.eq	404874 <__fxstatat@plt+0x16d4>  // b.none
  404704:	ldrb	w9, [x24]
  404708:	cbz	w9, 40471c <__fxstatat@plt+0x157c>
  40470c:	mov	w25, wzr
  404710:	mov	w26, wzr
  404714:	cbnz	w25, 404758 <__fxstatat@plt+0x15b8>
  404718:	b	40474c <__fxstatat@plt+0x15ac>
  40471c:	cmp	w8, #0x3
  404720:	b.eq	40472c <__fxstatat@plt+0x158c>  // b.none
  404724:	ldrb	w8, [x24, #25]
  404728:	cbz	w8, 40470c <__fxstatat@plt+0x156c>
  40472c:	mov	x2, sp
  404730:	mov	w0, w19
  404734:	mov	x1, x20
  404738:	bl	404b74 <__fxstatat@plt+0x19d4>
  40473c:	mov	w25, w0
  404740:	bl	403100 <__errno_location@plt>
  404744:	ldr	w26, [x0]
  404748:	cbnz	w25, 404758 <__fxstatat@plt+0x15b8>
  40474c:	ldr	w8, [x24, #4]
  404750:	cmp	w8, #0x3
  404754:	b.ne	404874 <__fxstatat@plt+0x16d4>  // b.any
  404758:	tbnz	w25, #31, 404784 <__fxstatat@plt+0x15e4>
  40475c:	tbnz	w27, #0, 404784 <__fxstatat@plt+0x15e4>
  404760:	mov	x2, sp
  404764:	mov	w0, w19
  404768:	mov	x1, x20
  40476c:	bl	404c08 <__fxstatat@plt+0x1a68>
  404770:	cbz	w0, 4048e8 <__fxstatat@plt+0x1748>
  404774:	bl	403100 <__errno_location@plt>
  404778:	ldr	w26, [x0]
  40477c:	mov	w28, wzr
  404780:	mov	w25, #0xffffffff            	// #-1
  404784:	tbnz	w25, #31, 4047d0 <__fxstatat@plt+0x1630>
  404788:	cmp	w28, #0x4
  40478c:	b.eq	4047a8 <__fxstatat@plt+0x1608>  // b.none
  404790:	cmp	w28, #0xa
  404794:	b.ne	4047d0 <__fxstatat@plt+0x1630>  // b.any
  404798:	ldr	w8, [x24, #4]
  40479c:	cmp	w8, #0x3
  4047a0:	b.eq	4047d0 <__fxstatat@plt+0x1630>  // b.none
  4047a4:	b	404874 <__fxstatat@plt+0x16d4>
  4047a8:	ldrb	w8, [x24, #9]
  4047ac:	cbnz	w8, 4047d0 <__fxstatat@plt+0x1630>
  4047b0:	ldrb	w8, [x24, #10]
  4047b4:	mov	w9, #0x15                  	// #21
  4047b8:	cmp	w8, #0x0
  4047bc:	cset	w8, eq  // eq = none
  4047c0:	orn	w8, w8, w23
  4047c4:	tst	w8, #0x1
  4047c8:	csinv	w25, w25, wzr, eq  // eq = none
  4047cc:	csel	w26, w9, w26, ne  // ne = any
  4047d0:	mov	w0, #0x4                   	// #4
  4047d4:	mov	x1, x22
  4047d8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4047dc:	mov	x22, x0
  4047e0:	tbnz	w25, #31, 404840 <__fxstatat@plt+0x16a0>
  4047e4:	cmp	w28, #0x4
  4047e8:	cset	w8, ne  // ne = any
  4047ec:	cmp	w21, #0x2
  4047f0:	cset	w9, ne  // ne = any
  4047f4:	orr	w8, w9, w8
  4047f8:	orr	w8, w23, w8
  4047fc:	tbz	w8, #0, 40489c <__fxstatat@plt+0x16fc>
  404800:	mov	x2, sp
  404804:	mov	w0, w19
  404808:	mov	x1, x20
  40480c:	bl	404c08 <__fxstatat@plt+0x1a68>
  404810:	cbz	w0, 404908 <__fxstatat@plt+0x1768>
  404814:	bl	403100 <__errno_location@plt>
  404818:	ldr	w19, [x0]
  40481c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404820:	add	x1, x1, #0x331
  404824:	mov	w2, #0x5                   	// #5
  404828:	mov	x0, xzr
  40482c:	bl	403050 <dcgettext@plt>
  404830:	mov	x2, x0
  404834:	mov	w0, wzr
  404838:	mov	w1, w19
  40483c:	b	404860 <__fxstatat@plt+0x16c0>
  404840:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404844:	add	x1, x1, #0x331
  404848:	mov	w2, #0x5                   	// #5
  40484c:	mov	x0, xzr
  404850:	bl	403050 <dcgettext@plt>
  404854:	mov	x2, x0
  404858:	mov	w0, wzr
  40485c:	mov	w1, w26
  404860:	mov	x3, x22
  404864:	bl	4029e0 <error@plt>
  404868:	mov	w0, wzr
  40486c:	mov	w19, #0x4                   	// #4
  404870:	tbz	w0, #0, 404878 <__fxstatat@plt+0x16d8>
  404874:	mov	w19, #0x2                   	// #2
  404878:	mov	w0, w19
  40487c:	ldp	x20, x19, [sp, #208]
  404880:	ldp	x22, x21, [sp, #192]
  404884:	ldp	x24, x23, [sp, #176]
  404888:	ldp	x26, x25, [sp, #160]
  40488c:	ldp	x28, x27, [sp, #144]
  404890:	ldp	x29, x30, [sp, #128]
  404894:	add	sp, sp, #0xe0
  404898:	ret
  40489c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4048a0:	ldr	x19, [x8, #1200]
  4048a4:	adrp	x8, 415000 <__fxstatat@plt+0x11e60>
  4048a8:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  4048ac:	add	x8, x8, #0x59f
  4048b0:	add	x9, x9, #0x5cf
  4048b4:	cmp	w25, #0x0
  4048b8:	csel	x1, x9, x8, eq  // eq = none
  4048bc:	mov	w2, #0x5                   	// #5
  4048c0:	mov	x0, xzr
  4048c4:	bl	403050 <dcgettext@plt>
  4048c8:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4048cc:	ldr	x3, [x8, #2376]
  4048d0:	mov	x2, x0
  4048d4:	mov	w1, #0x1                   	// #1
  4048d8:	mov	x0, x19
  4048dc:	mov	x4, x22
  4048e0:	bl	402e40 <__fprintf_chk@plt>
  4048e4:	b	404964 <__fxstatat@plt+0x17c4>
  4048e8:	ldr	w8, [sp, #16]
  4048ec:	and	w8, w8, #0xf000
  4048f0:	cmp	w8, #0xa, lsl #12
  4048f4:	b.eq	404974 <__fxstatat@plt+0x17d4>  // b.none
  4048f8:	cmp	w8, #0x4, lsl #12
  4048fc:	b.ne	40497c <__fxstatat@plt+0x17dc>  // b.any
  404900:	mov	w28, #0x4                   	// #4
  404904:	b	404784 <__fxstatat@plt+0x15e4>
  404908:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40490c:	ldr	x19, [x8, #1200]
  404910:	adrp	x8, 415000 <__fxstatat@plt+0x11e60>
  404914:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  404918:	add	x8, x8, #0x5ef
  40491c:	add	x9, x9, #0x612
  404920:	cmp	w25, #0x0
  404924:	csel	x1, x9, x8, eq  // eq = none
  404928:	mov	w2, #0x5                   	// #5
  40492c:	mov	x0, xzr
  404930:	bl	403050 <dcgettext@plt>
  404934:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  404938:	ldr	x20, [x8, #2376]
  40493c:	mov	x21, x0
  404940:	mov	x0, sp
  404944:	bl	40abe8 <__fxstatat@plt+0x7a48>
  404948:	mov	x4, x0
  40494c:	mov	w1, #0x1                   	// #1
  404950:	mov	x0, x19
  404954:	mov	x2, x21
  404958:	mov	x3, x20
  40495c:	mov	x5, x22
  404960:	bl	402e40 <__fprintf_chk@plt>
  404964:	mov	w19, #0x3                   	// #3
  404968:	bl	410008 <__fxstatat@plt+0xce68>
  40496c:	tbnz	w0, #0, 404874 <__fxstatat@plt+0x16d4>
  404970:	b	404878 <__fxstatat@plt+0x16d8>
  404974:	mov	w28, #0xa                   	// #10
  404978:	b	404784 <__fxstatat@plt+0x15e4>
  40497c:	mov	w28, wzr
  404980:	b	404784 <__fxstatat@plt+0x15e4>
  404984:	sub	sp, sp, #0xb0
  404988:	stp	x29, x30, [sp, #128]
  40498c:	stp	x22, x21, [sp, #144]
  404990:	stp	x20, x19, [sp, #160]
  404994:	mov	x19, x1
  404998:	mov	x22, x0
  40499c:	ldr	w0, [x0, #44]
  4049a0:	ldr	x1, [x1, #48]
  4049a4:	tst	w3, #0x1
  4049a8:	mov	w8, #0x200                 	// #512
  4049ac:	mov	x21, x2
  4049b0:	csel	w2, w8, wzr, ne  // ne = any
  4049b4:	add	x29, sp, #0x80
  4049b8:	mov	w20, w3
  4049bc:	bl	402aa0 <unlinkat@plt>
  4049c0:	cbz	w0, 404aa8 <__fxstatat@plt+0x1908>
  4049c4:	bl	403100 <__errno_location@plt>
  4049c8:	ldr	w8, [x0]
  4049cc:	mov	x20, x0
  4049d0:	cmp	w8, #0x1e
  4049d4:	b.ne	404a00 <__fxstatat@plt+0x1860>  // b.any
  4049d8:	ldr	w0, [x22, #44]
  4049dc:	ldr	x1, [x19, #48]
  4049e0:	mov	x2, sp
  4049e4:	bl	40e52c <__fxstatat@plt+0xb38c>
  4049e8:	cbz	w0, 4049f8 <__fxstatat@plt+0x1858>
  4049ec:	ldr	w8, [x20]
  4049f0:	cmp	w8, #0x2
  4049f4:	b.eq	404a00 <__fxstatat@plt+0x1860>  // b.none
  4049f8:	mov	w8, #0x1e                  	// #30
  4049fc:	str	w8, [x20]
  404a00:	ldr	w22, [x20]
  404a04:	mov	x0, x21
  404a08:	mov	w1, w22
  404a0c:	bl	404c74 <__fxstatat@plt+0x1ad4>
  404a10:	tbnz	w0, #0, 404af4 <__fxstatat@plt+0x1954>
  404a14:	ldrh	w8, [x19, #108]
  404a18:	cmp	w8, #0x4
  404a1c:	b.ne	404a5c <__fxstatat@plt+0x18bc>  // b.any
  404a20:	cmp	w22, #0x27
  404a24:	b.hi	404a5c <__fxstatat@plt+0x18bc>  // b.pmore
  404a28:	mov	w8, w22
  404a2c:	mov	w9, #0x1                   	// #1
  404a30:	lsl	x8, x9, x8
  404a34:	mov	x9, #0x320000              	// #3276800
  404a38:	movk	x9, #0x80, lsl #32
  404a3c:	tst	x8, x9
  404a40:	b.eq	404a5c <__fxstatat@plt+0x18bc>  // b.none
  404a44:	ldr	w8, [x19, #64]
  404a48:	cmp	w8, #0xd
  404a4c:	b.eq	404a58 <__fxstatat@plt+0x18b8>  // b.none
  404a50:	cmp	w8, #0x1
  404a54:	b.ne	404a5c <__fxstatat@plt+0x18bc>  // b.any
  404a58:	str	w8, [x20]
  404a5c:	ldr	w21, [x20]
  404a60:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404a64:	add	x1, x1, #0x331
  404a68:	mov	w2, #0x5                   	// #5
  404a6c:	mov	x0, xzr
  404a70:	bl	403050 <dcgettext@plt>
  404a74:	ldr	x1, [x19, #56]
  404a78:	mov	x22, x0
  404a7c:	mov	w0, #0x4                   	// #4
  404a80:	mov	w20, #0x4                   	// #4
  404a84:	bl	40d3a8 <__fxstatat@plt+0xa208>
  404a88:	mov	x3, x0
  404a8c:	mov	w0, wzr
  404a90:	mov	w1, w21
  404a94:	mov	x2, x22
  404a98:	bl	4029e0 <error@plt>
  404a9c:	mov	x0, x19
  404aa0:	bl	4045c4 <__fxstatat@plt+0x1424>
  404aa4:	b	404af8 <__fxstatat@plt+0x1958>
  404aa8:	ldrb	w8, [x21, #26]
  404aac:	cbz	w8, 404af4 <__fxstatat@plt+0x1954>
  404ab0:	adrp	x8, 415000 <__fxstatat@plt+0x11e60>
  404ab4:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  404ab8:	add	x8, x8, #0x63b
  404abc:	add	x9, x9, #0x625
  404ac0:	tst	w20, #0x1
  404ac4:	csel	x1, x9, x8, ne  // ne = any
  404ac8:	mov	w2, #0x5                   	// #5
  404acc:	mov	x0, xzr
  404ad0:	bl	403050 <dcgettext@plt>
  404ad4:	ldr	x1, [x19, #56]
  404ad8:	mov	x19, x0
  404adc:	mov	w0, #0x4                   	// #4
  404ae0:	bl	40d3a8 <__fxstatat@plt+0xa208>
  404ae4:	mov	x2, x0
  404ae8:	mov	w0, #0x1                   	// #1
  404aec:	mov	x1, x19
  404af0:	bl	402c50 <__printf_chk@plt>
  404af4:	mov	w20, #0x2                   	// #2
  404af8:	mov	w0, w20
  404afc:	ldp	x20, x19, [sp, #160]
  404b00:	ldp	x22, x21, [sp, #144]
  404b04:	ldp	x29, x30, [sp, #128]
  404b08:	add	sp, sp, #0xb0
  404b0c:	ret
  404b10:	stp	x29, x30, [sp, #-48]!
  404b14:	stp	x20, x19, [sp, #32]
  404b18:	mov	x19, x0
  404b1c:	str	x21, [sp, #16]
  404b20:	mov	x29, sp
  404b24:	b	404b3c <__fxstatat@plt+0x199c>
  404b28:	add	x0, x21, #0x13
  404b2c:	bl	40461c <__fxstatat@plt+0x147c>
  404b30:	tst	w0, #0x1
  404b34:	csel	x20, x20, x21, ne  // ne = any
  404b38:	tbz	w0, #0, 404b54 <__fxstatat@plt+0x19b4>
  404b3c:	mov	x0, x19
  404b40:	bl	402cf0 <readdir@plt>
  404b44:	mov	x21, x0
  404b48:	cbnz	x0, 404b28 <__fxstatat@plt+0x1988>
  404b4c:	mov	x20, x21
  404b50:	tbnz	w0, #0, 404b3c <__fxstatat@plt+0x199c>
  404b54:	mov	x0, x20
  404b58:	ldp	x20, x19, [sp, #32]
  404b5c:	ldr	x21, [sp, #16]
  404b60:	ldp	x29, x30, [sp], #48
  404b64:	ret
  404b68:	mov	x8, #0xffffffffffffffff    	// #-1
  404b6c:	str	x8, [x0, #48]
  404b70:	ret
  404b74:	stp	x29, x30, [sp, #-48]!
  404b78:	str	x21, [sp, #16]
  404b7c:	stp	x20, x19, [sp, #32]
  404b80:	mov	x29, sp
  404b84:	mov	x21, x2
  404b88:	mov	x19, x1
  404b8c:	mov	w20, w0
  404b90:	bl	40facc <__fxstatat@plt+0xc92c>
  404b94:	tbz	w0, #0, 404ba0 <__fxstatat@plt+0x1a00>
  404b98:	mov	w0, wzr
  404b9c:	b	404bb8 <__fxstatat@plt+0x1a18>
  404ba0:	mov	w0, w20
  404ba4:	mov	x1, x19
  404ba8:	mov	x2, x21
  404bac:	bl	404c08 <__fxstatat@plt+0x1a68>
  404bb0:	cbz	w0, 404bc8 <__fxstatat@plt+0x1a28>
  404bb4:	mov	w0, #0xffffffff            	// #-1
  404bb8:	ldp	x20, x19, [sp, #32]
  404bbc:	ldr	x21, [sp, #16]
  404bc0:	ldp	x29, x30, [sp], #48
  404bc4:	ret
  404bc8:	ldr	w8, [x21, #16]
  404bcc:	and	w8, w8, #0xf000
  404bd0:	cmp	w8, #0xa, lsl #12
  404bd4:	b.eq	404b98 <__fxstatat@plt+0x19f8>  // b.none
  404bd8:	mov	w2, #0x2                   	// #2
  404bdc:	mov	w3, #0x200                 	// #512
  404be0:	mov	w0, w20
  404be4:	mov	x1, x19
  404be8:	bl	4030d0 <faccessat@plt>
  404bec:	cbz	w0, 404bb8 <__fxstatat@plt+0x1a18>
  404bf0:	bl	403100 <__errno_location@plt>
  404bf4:	ldr	w8, [x0]
  404bf8:	cmp	w8, #0xd
  404bfc:	mov	w8, #0x1                   	// #1
  404c00:	cneg	w0, w8, ne  // ne = any
  404c04:	b	404bb8 <__fxstatat@plt+0x1a18>
  404c08:	stp	x29, x30, [sp, #-32]!
  404c0c:	ldr	x8, [x2, #48]
  404c10:	str	x19, [sp, #16]
  404c14:	mov	x19, x2
  404c18:	mov	x29, sp
  404c1c:	cmn	x8, #0x1
  404c20:	b.ne	404c48 <__fxstatat@plt+0x1aa8>  // b.any
  404c24:	mov	w3, #0x100                 	// #256
  404c28:	mov	x2, x19
  404c2c:	bl	414370 <__fxstatat@plt+0x111d0>
  404c30:	cbz	w0, 404c48 <__fxstatat@plt+0x1aa8>
  404c34:	mov	x8, #0xfffffffffffffffe    	// #-2
  404c38:	str	x8, [x19, #48]
  404c3c:	bl	403100 <__errno_location@plt>
  404c40:	ldrsw	x8, [x0]
  404c44:	str	x8, [x19, #8]
  404c48:	ldr	x8, [x19, #48]
  404c4c:	tbnz	x8, #63, 404c58 <__fxstatat@plt+0x1ab8>
  404c50:	mov	w0, wzr
  404c54:	b	404c68 <__fxstatat@plt+0x1ac8>
  404c58:	ldr	x19, [x19, #8]
  404c5c:	bl	403100 <__errno_location@plt>
  404c60:	str	w19, [x0]
  404c64:	mov	w0, #0xffffffff            	// #-1
  404c68:	ldr	x19, [sp, #16]
  404c6c:	ldp	x29, x30, [sp], #32
  404c70:	ret
  404c74:	stp	x29, x30, [sp, #-16]!
  404c78:	ldrb	w8, [x0]
  404c7c:	mov	x29, sp
  404c80:	cbz	w8, 404c90 <__fxstatat@plt+0x1af0>
  404c84:	mov	w0, w1
  404c88:	bl	404ca0 <__fxstatat@plt+0x1b00>
  404c8c:	b	404c94 <__fxstatat@plt+0x1af4>
  404c90:	mov	w0, wzr
  404c94:	and	w0, w0, #0x1
  404c98:	ldp	x29, x30, [sp], #16
  404c9c:	ret
  404ca0:	mov	w8, w0
  404ca4:	cmp	w0, #0x16
  404ca8:	mov	w0, #0x1                   	// #1
  404cac:	b.hi	404cc4 <__fxstatat@plt+0x1b24>  // b.pmore
  404cb0:	mov	w10, #0x4                   	// #4
  404cb4:	lsl	w9, w0, w8
  404cb8:	movk	w10, #0x50, lsl #16
  404cbc:	tst	w9, w10
  404cc0:	b.ne	404ccc <__fxstatat@plt+0x1b2c>  // b.any
  404cc4:	cmp	w8, #0x54
  404cc8:	b.ne	404cd0 <__fxstatat@plt+0x1b30>  // b.any
  404ccc:	ret
  404cd0:	mov	w0, wzr
  404cd4:	ret
  404cd8:	sub	sp, sp, #0x40
  404cdc:	stp	x29, x30, [sp, #16]
  404ce0:	stp	x22, x21, [sp, #32]
  404ce4:	stp	x20, x19, [sp, #48]
  404ce8:	ldrb	w8, [x4, #37]
  404cec:	mov	x19, x4
  404cf0:	add	x29, sp, #0x10
  404cf4:	cbz	w8, 404d1c <__fxstatat@plt+0x1b7c>
  404cf8:	ldrb	w8, [x19, #35]
  404cfc:	mov	x20, x0
  404d00:	cbz	w8, 404d84 <__fxstatat@plt+0x1be4>
  404d04:	ldrb	w8, [x19, #38]
  404d08:	cmp	w8, #0x0
  404d0c:	cset	w21, ne  // ne = any
  404d10:	tbz	w21, #0, 404d8c <__fxstatat@plt+0x1bec>
  404d14:	mov	w22, wzr
  404d18:	b	404d98 <__fxstatat@plt+0x1bf8>
  404d1c:	ldrb	w8, [x19, #33]
  404d20:	mov	w0, #0x1                   	// #1
  404d24:	cbz	w8, 404ea0 <__fxstatat@plt+0x1d00>
  404d28:	tbz	w3, #0, 404ea0 <__fxstatat@plt+0x1d00>
  404d2c:	mov	x21, x1
  404d30:	bl	404ecc <__fxstatat@plt+0x1d2c>
  404d34:	bl	403100 <__errno_location@plt>
  404d38:	ldr	w19, [x0]
  404d3c:	mov	w0, w19
  404d40:	bl	404ee8 <__fxstatat@plt+0x1d48>
  404d44:	tbnz	w0, #0, 404e9c <__fxstatat@plt+0x1cfc>
  404d48:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404d4c:	add	x1, x1, #0x6b7
  404d50:	mov	w2, #0x5                   	// #5
  404d54:	mov	x0, xzr
  404d58:	bl	403050 <dcgettext@plt>
  404d5c:	mov	x20, x0
  404d60:	mov	w0, #0x4                   	// #4
  404d64:	mov	x1, x21
  404d68:	bl	40d3a8 <__fxstatat@plt+0xa208>
  404d6c:	mov	x3, x0
  404d70:	mov	w0, wzr
  404d74:	mov	w1, w19
  404d78:	mov	x2, x20
  404d7c:	bl	4029e0 <error@plt>
  404d80:	b	404e9c <__fxstatat@plt+0x1cfc>
  404d84:	mov	w21, #0x1                   	// #1
  404d88:	tbnz	w21, #0, 404d14 <__fxstatat@plt+0x1b74>
  404d8c:	ldrb	w8, [x19, #41]
  404d90:	cmp	w8, #0x0
  404d94:	cset	w22, eq  // eq = none
  404d98:	add	x1, sp, #0x8
  404d9c:	mov	x0, x20
  404da0:	bl	40e338 <__fxstatat@plt+0xb198>
  404da4:	tbnz	w0, #31, 404dc0 <__fxstatat@plt+0x1c20>
  404da8:	ldr	x0, [sp, #8]
  404dac:	bl	40e2cc <__fxstatat@plt+0xb12c>
  404db0:	tbnz	w0, #31, 404e08 <__fxstatat@plt+0x1c68>
  404db4:	ldr	x0, [sp, #8]
  404db8:	bl	40e2a4 <__fxstatat@plt+0xb104>
  404dbc:	b	404e9c <__fxstatat@plt+0x1cfc>
  404dc0:	tbz	w21, #0, 404e78 <__fxstatat@plt+0x1cd8>
  404dc4:	bl	403100 <__errno_location@plt>
  404dc8:	ldr	w21, [x0]
  404dcc:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404dd0:	add	x1, x1, #0x692
  404dd4:	mov	w2, #0x5                   	// #5
  404dd8:	mov	x0, xzr
  404ddc:	bl	403050 <dcgettext@plt>
  404de0:	mov	x22, x0
  404de4:	mov	w0, #0x4                   	// #4
  404de8:	mov	x1, x20
  404dec:	bl	40d3a8 <__fxstatat@plt+0xa208>
  404df0:	mov	x3, x0
  404df4:	mov	w0, wzr
  404df8:	mov	w1, w21
  404dfc:	mov	x2, x22
  404e00:	bl	4029e0 <error@plt>
  404e04:	b	404e8c <__fxstatat@plt+0x1cec>
  404e08:	tbnz	w21, #0, 404e20 <__fxstatat@plt+0x1c80>
  404e0c:	cbz	w22, 404e60 <__fxstatat@plt+0x1cc0>
  404e10:	bl	403100 <__errno_location@plt>
  404e14:	ldr	w0, [x0]
  404e18:	bl	404eb4 <__fxstatat@plt+0x1d14>
  404e1c:	tbnz	w0, #0, 404e60 <__fxstatat@plt+0x1cc0>
  404e20:	bl	403100 <__errno_location@plt>
  404e24:	ldr	w20, [x0]
  404e28:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404e2c:	add	x1, x1, #0x660
  404e30:	mov	w2, #0x5                   	// #5
  404e34:	mov	x0, xzr
  404e38:	bl	403050 <dcgettext@plt>
  404e3c:	ldr	x8, [sp, #8]
  404e40:	mov	x21, x0
  404e44:	mov	x0, x8
  404e48:	bl	40d628 <__fxstatat@plt+0xa488>
  404e4c:	mov	x3, x0
  404e50:	mov	w0, wzr
  404e54:	mov	w1, w20
  404e58:	mov	x2, x21
  404e5c:	bl	4029e0 <error@plt>
  404e60:	ldrb	w8, [x19, #38]
  404e64:	cbz	w8, 404db4 <__fxstatat@plt+0x1c14>
  404e68:	ldr	x0, [sp, #8]
  404e6c:	bl	40e2a4 <__fxstatat@plt+0xb104>
  404e70:	mov	w0, wzr
  404e74:	b	404ea0 <__fxstatat@plt+0x1d00>
  404e78:	cbz	w22, 404e8c <__fxstatat@plt+0x1cec>
  404e7c:	bl	403100 <__errno_location@plt>
  404e80:	ldr	w0, [x0]
  404e84:	bl	404eb4 <__fxstatat@plt+0x1d14>
  404e88:	tbz	w0, #0, 404dc4 <__fxstatat@plt+0x1c24>
  404e8c:	ldrb	w8, [x19, #38]
  404e90:	cbz	w8, 404e9c <__fxstatat@plt+0x1cfc>
  404e94:	mov	w0, wzr
  404e98:	b	404ea0 <__fxstatat@plt+0x1d00>
  404e9c:	mov	w0, #0x1                   	// #1
  404ea0:	ldp	x20, x19, [sp, #48]
  404ea4:	ldp	x22, x21, [sp, #32]
  404ea8:	ldp	x29, x30, [sp, #16]
  404eac:	add	sp, sp, #0x40
  404eb0:	ret
  404eb4:	cmp	w0, #0x5f
  404eb8:	cset	w8, eq  // eq = none
  404ebc:	cmp	w0, #0x3d
  404ec0:	cset	w9, eq  // eq = none
  404ec4:	orr	w0, w8, w9
  404ec8:	ret
  404ecc:	stp	x29, x30, [sp, #-16]!
  404ed0:	mov	x29, sp
  404ed4:	bl	403100 <__errno_location@plt>
  404ed8:	mov	w8, #0x5f                  	// #95
  404edc:	str	w8, [x0]
  404ee0:	ldp	x29, x30, [sp], #16
  404ee4:	ret
  404ee8:	cmp	w0, #0x5f
  404eec:	cset	w8, eq  // eq = none
  404ef0:	cmp	w0, #0x3d
  404ef4:	cset	w9, eq  // eq = none
  404ef8:	orr	w0, w8, w9
  404efc:	ret
  404f00:	stp	x29, x30, [sp, #-48]!
  404f04:	stp	x20, x19, [sp, #32]
  404f08:	ldrb	w8, [x3, #35]
  404f0c:	mov	x19, x0
  404f10:	str	x21, [sp, #16]
  404f14:	mov	x29, sp
  404f18:	cbz	w8, 404f3c <__fxstatat@plt+0x1d9c>
  404f1c:	ldrb	w8, [x3, #38]
  404f20:	cmp	w8, #0x0
  404f24:	cset	w20, ne  // ne = any
  404f28:	tbz	w20, #0, 404f44 <__fxstatat@plt+0x1da4>
  404f2c:	mov	w21, wzr
  404f30:	bl	404fc4 <__fxstatat@plt+0x1e24>
  404f34:	tbz	w20, #0, 404f58 <__fxstatat@plt+0x1db8>
  404f38:	b	404f6c <__fxstatat@plt+0x1dcc>
  404f3c:	mov	w20, #0x1                   	// #1
  404f40:	tbnz	w20, #0, 404f2c <__fxstatat@plt+0x1d8c>
  404f44:	ldrb	w8, [x3, #41]
  404f48:	cmp	w8, #0x0
  404f4c:	cset	w21, eq  // eq = none
  404f50:	bl	404fc4 <__fxstatat@plt+0x1e24>
  404f54:	tbnz	w20, #0, 404f6c <__fxstatat@plt+0x1dcc>
  404f58:	cbz	w21, 404fb0 <__fxstatat@plt+0x1e10>
  404f5c:	bl	403100 <__errno_location@plt>
  404f60:	ldr	w0, [x0]
  404f64:	bl	404eb4 <__fxstatat@plt+0x1d14>
  404f68:	tbnz	w0, #0, 404fb0 <__fxstatat@plt+0x1e10>
  404f6c:	bl	403100 <__errno_location@plt>
  404f70:	ldr	w20, [x0]
  404f74:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  404f78:	add	x1, x1, #0x6ea
  404f7c:	mov	w2, #0x5                   	// #5
  404f80:	mov	x0, xzr
  404f84:	bl	403050 <dcgettext@plt>
  404f88:	mov	x21, x0
  404f8c:	mov	w1, #0x4                   	// #4
  404f90:	mov	w0, wzr
  404f94:	mov	x2, x19
  404f98:	bl	40d2dc <__fxstatat@plt+0xa13c>
  404f9c:	mov	x3, x0
  404fa0:	mov	w0, wzr
  404fa4:	mov	w1, w20
  404fa8:	mov	x2, x21
  404fac:	bl	4029e0 <error@plt>
  404fb0:	ldp	x20, x19, [sp, #32]
  404fb4:	ldr	x21, [sp, #16]
  404fb8:	mov	w0, wzr
  404fbc:	ldp	x29, x30, [sp], #48
  404fc0:	ret
  404fc4:	stp	x29, x30, [sp, #-16]!
  404fc8:	mov	x29, sp
  404fcc:	bl	403100 <__errno_location@plt>
  404fd0:	mov	w8, #0x5f                  	// #95
  404fd4:	str	w8, [x0]
  404fd8:	ldp	x29, x30, [sp], #16
  404fdc:	ret
  404fe0:	stp	x29, x30, [sp, #-32]!
  404fe4:	adrp	x2, 40b000 <__fxstatat@plt+0x7e60>
  404fe8:	adrp	x3, 40b000 <__fxstatat@plt+0x7e60>
  404fec:	adrp	x4, 40b000 <__fxstatat@plt+0x7e60>
  404ff0:	str	x19, [sp, #16]
  404ff4:	mov	x19, x0
  404ff8:	add	x2, x2, #0xe50
  404ffc:	add	x3, x3, #0xe98
  405000:	add	x4, x4, #0xf30
  405004:	mov	w0, #0x3d                  	// #61
  405008:	mov	x1, xzr
  40500c:	mov	x29, sp
  405010:	bl	40b41c <__fxstatat@plt+0x827c>
  405014:	str	x0, [x19, #64]
  405018:	ldr	x19, [sp, #16]
  40501c:	ldp	x29, x30, [sp], #32
  405020:	ret
  405024:	stp	x29, x30, [sp, #-32]!
  405028:	adrp	x2, 40b000 <__fxstatat@plt+0x7e60>
  40502c:	adrp	x3, 40b000 <__fxstatat@plt+0x7e60>
  405030:	adrp	x4, 40b000 <__fxstatat@plt+0x7e60>
  405034:	str	x19, [sp, #16]
  405038:	mov	x19, x0
  40503c:	add	x2, x2, #0xe88
  405040:	add	x3, x3, #0xe98
  405044:	add	x4, x4, #0xf30
  405048:	mov	w0, #0x3d                  	// #61
  40504c:	mov	x1, xzr
  405050:	mov	x29, sp
  405054:	bl	40b41c <__fxstatat@plt+0x827c>
  405058:	str	x0, [x19, #72]
  40505c:	ldr	x19, [sp, #16]
  405060:	ldp	x29, x30, [sp], #32
  405064:	ret
  405068:	sub	sp, sp, #0x30
  40506c:	stp	x29, x30, [sp, #32]
  405070:	add	x29, sp, #0x20
  405074:	mov	x8, x3
  405078:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  40507c:	adrp	x10, 427000 <__fxstatat@plt+0x23e60>
  405080:	and	w2, w2, #0x1
  405084:	sub	x7, x29, #0x4
  405088:	stp	x4, x5, [sp]
  40508c:	mov	w6, #0x1                   	// #1
  405090:	mov	x3, xzr
  405094:	mov	x4, xzr
  405098:	mov	x5, x8
  40509c:	str	x0, [x9, #1280]
  4050a0:	str	x1, [x10, #1288]
  4050a4:	sturb	wzr, [x29, #-4]
  4050a8:	bl	4050bc <__fxstatat@plt+0x1f1c>
  4050ac:	ldp	x29, x30, [sp, #32]
  4050b0:	and	w0, w0, #0x1
  4050b4:	add	sp, sp, #0x30
  4050b8:	ret
  4050bc:	stp	x29, x30, [sp, #-96]!
  4050c0:	stp	x28, x27, [sp, #16]
  4050c4:	stp	x26, x25, [sp, #32]
  4050c8:	stp	x24, x23, [sp, #48]
  4050cc:	stp	x22, x21, [sp, #64]
  4050d0:	stp	x20, x19, [sp, #80]
  4050d4:	mov	x29, sp
  4050d8:	sub	sp, sp, #0x260
  4050dc:	ldp	x26, x22, [x29, #96]
  4050e0:	mov	x19, sp
  4050e4:	and	w8, w2, #0x1
  4050e8:	stp	x7, x3, [x19, #40]
  4050ec:	sturb	w8, [x29, #-12]
  4050f0:	strb	wzr, [x26]
  4050f4:	ldrb	w8, [x5, #24]
  4050f8:	ldr	w28, [x5, #52]
  4050fc:	mov	w24, w6
  405100:	mov	x21, x5
  405104:	mov	x20, x1
  405108:	mov	x27, x0
  40510c:	str	x4, [x19, #56]
  405110:	cbz	w8, 405158 <__fxstatat@plt+0x1fb8>
  405114:	tbz	w28, #31, 405144 <__fxstatat@plt+0x1fa4>
  405118:	mov	w0, #0xffffff9c            	// #-100
  40511c:	mov	w2, #0xffffff9c            	// #-100
  405120:	mov	w4, #0x1                   	// #1
  405124:	mov	x1, x27
  405128:	mov	x3, x20
  40512c:	bl	40db30 <__fxstatat@plt+0xa990>
  405130:	cbz	w0, 405140 <__fxstatat@plt+0x1fa0>
  405134:	bl	403100 <__errno_location@plt>
  405138:	ldr	w28, [x0]
  40513c:	b	405144 <__fxstatat@plt+0x1fa4>
  405140:	mov	w28, wzr
  405144:	cmp	w28, #0x0
  405148:	cset	w8, eq  // eq = none
  40514c:	sturb	w8, [x29, #-12]
  405150:	cbz	x22, 405158 <__fxstatat@plt+0x1fb8>
  405154:	strb	w8, [x22]
  405158:	str	x27, [x19, #72]
  40515c:	cbz	w28, 405178 <__fxstatat@plt+0x1fd8>
  405160:	cmp	w28, #0x11
  405164:	b.ne	405180 <__fxstatat@plt+0x1fe0>  // b.any
  405168:	ldr	w8, [x21, #8]
  40516c:	cmp	w8, #0x2
  405170:	b.ne	405180 <__fxstatat@plt+0x1fe0>  // b.any
  405174:	b	405288 <__fxstatat@plt+0x20e8>
  405178:	ldrb	w8, [x21, #49]
  40517c:	cbnz	w8, 405288 <__fxstatat@plt+0x20e8>
  405180:	ldr	w8, [x21, #4]
  405184:	cmp	w28, #0x0
  405188:	csel	x23, x20, x27, eq  // eq = none
  40518c:	sub	x1, x29, #0x90
  405190:	mov	x0, x23
  405194:	cmp	w8, #0x2
  405198:	b.ne	4051f4 <__fxstatat@plt+0x2054>  // b.any
  40519c:	bl	414360 <__fxstatat@plt+0x111c0>
  4051a0:	cbz	w0, 4051fc <__fxstatat@plt+0x205c>
  4051a4:	bl	403100 <__errno_location@plt>
  4051a8:	ldr	w25, [x0]
  4051ac:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4051b0:	add	x1, x1, #0x71e
  4051b4:	mov	w2, #0x5                   	// #5
  4051b8:	mov	x0, xzr
  4051bc:	bl	403050 <dcgettext@plt>
  4051c0:	mov	x27, x0
  4051c4:	mov	w0, #0x4                   	// #4
  4051c8:	mov	x1, x23
  4051cc:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4051d0:	mov	x3, x0
  4051d4:	mov	w0, wzr
  4051d8:	mov	w1, w25
  4051dc:	mov	x2, x27
  4051e0:	bl	4029e0 <error@plt>
  4051e4:	ldr	x27, [x19, #72]
  4051e8:	mov	w8, wzr
  4051ec:	cbnz	w8, 405288 <__fxstatat@plt+0x20e8>
  4051f0:	b	4064f0 <__fxstatat@plt+0x3350>
  4051f4:	bl	414340 <__fxstatat@plt+0x111a0>
  4051f8:	cbnz	w0, 4051a4 <__fxstatat@plt+0x2004>
  4051fc:	ldur	w23, [x29, #-128]
  405200:	and	w8, w23, #0xf000
  405204:	cmp	w8, #0x4, lsl #12
  405208:	b.ne	405224 <__fxstatat@plt+0x2084>  // b.any
  40520c:	ldrb	w8, [x21, #42]
  405210:	ldr	x27, [x19, #72]
  405214:	cbz	w8, 405234 <__fxstatat@plt+0x2094>
  405218:	mov	w8, #0x1                   	// #1
  40521c:	cbnz	w8, 405288 <__fxstatat@plt+0x20e8>
  405220:	b	4064f0 <__fxstatat@plt+0x3350>
  405224:	ldr	x27, [x19, #72]
  405228:	mov	w8, #0x1                   	// #1
  40522c:	cbnz	w8, 405288 <__fxstatat@plt+0x20e8>
  405230:	b	4064f0 <__fxstatat@plt+0x3350>
  405234:	ldrb	w8, [x21, #25]
  405238:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  40523c:	adrp	x10, 415000 <__fxstatat@plt+0x11e60>
  405240:	add	x9, x9, #0x73f
  405244:	add	x10, x10, #0x72d
  405248:	cmp	w8, #0x0
  40524c:	csel	x1, x10, x9, eq  // eq = none
  405250:	mov	w2, #0x5                   	// #5
  405254:	mov	x0, xzr
  405258:	bl	403050 <dcgettext@plt>
  40525c:	mov	x25, x0
  405260:	mov	w0, #0x4                   	// #4
  405264:	mov	x1, x27
  405268:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40526c:	mov	x3, x0
  405270:	mov	w0, wzr
  405274:	mov	w1, wzr
  405278:	mov	x2, x25
  40527c:	bl	4029e0 <error@plt>
  405280:	mov	w8, wzr
  405284:	cbz	w8, 4064f0 <__fxstatat@plt+0x3350>
  405288:	tbz	w24, #0, 405308 <__fxstatat@plt+0x2168>
  40528c:	ldr	x0, [x21, #72]
  405290:	cbz	x0, 405308 <__fxstatat@plt+0x2168>
  405294:	and	w8, w23, #0xf000
  405298:	cmp	w8, #0x4, lsl #12
  40529c:	b.eq	4052f8 <__fxstatat@plt+0x2158>  // b.none
  4052a0:	ldr	w8, [x21]
  4052a4:	cbnz	w8, 4052f8 <__fxstatat@plt+0x2158>
  4052a8:	sub	x2, x29, #0x90
  4052ac:	mov	x1, x27
  4052b0:	bl	40abac <__fxstatat@plt+0x7a0c>
  4052b4:	tbz	w0, #0, 4052f8 <__fxstatat@plt+0x2158>
  4052b8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4052bc:	add	x1, x1, #0x755
  4052c0:	mov	w2, #0x5                   	// #5
  4052c4:	mov	x0, xzr
  4052c8:	bl	403050 <dcgettext@plt>
  4052cc:	mov	x20, x0
  4052d0:	mov	w0, #0x4                   	// #4
  4052d4:	mov	x1, x27
  4052d8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4052dc:	mov	x3, x0
  4052e0:	mov	w0, wzr
  4052e4:	mov	w1, wzr
  4052e8:	mov	x2, x20
  4052ec:	bl	4029e0 <error@plt>
  4052f0:	mov	w27, #0x1                   	// #1
  4052f4:	b	4064f4 <__fxstatat@plt+0x3354>
  4052f8:	ldr	x0, [x21, #72]
  4052fc:	sub	x2, x29, #0x90
  405300:	mov	x1, x27
  405304:	bl	40ab34 <__fxstatat@plt+0x7994>
  405308:	and	w1, w24, #0x1
  40530c:	mov	x0, x21
  405310:	bl	406d54 <__fxstatat@plt+0x3bb4>
  405314:	ldurb	w8, [x29, #-12]
  405318:	str	w0, [x19, #24]
  40531c:	str	x20, [x19, #64]
  405320:	cbz	w8, 40536c <__fxstatat@plt+0x21cc>
  405324:	mov	w20, w23
  405328:	mov	w23, wzr
  40532c:	mov	x27, xzr
  405330:	mov	x25, xzr
  405334:	mov	w9, wzr
  405338:	str	w9, [x19, #16]
  40533c:	str	x27, [x19, #32]
  405340:	tbz	w24, #0, 4058c8 <__fxstatat@plt+0x2728>
  405344:	ldr	x8, [x21, #64]
  405348:	cbz	x8, 4058c8 <__fxstatat@plt+0x2728>
  40534c:	ldrb	w8, [x21, #24]
  405350:	cbnz	w8, 4058c8 <__fxstatat@plt+0x2728>
  405354:	ldr	w8, [x21]
  405358:	cbnz	w8, 4058c8 <__fxstatat@plt+0x2728>
  40535c:	tbz	w23, #0, 4055a0 <__fxstatat@plt+0x2400>
  405360:	add	x27, x19, #0x150
  405364:	mov	w8, #0x1                   	// #1
  405368:	b	4055b8 <__fxstatat@plt+0x2418>
  40536c:	cmp	w28, #0x11
  405370:	b.ne	405390 <__fxstatat@plt+0x21f0>  // b.any
  405374:	ldr	w8, [x21, #8]
  405378:	cmp	w8, #0x2
  40537c:	b.ne	405390 <__fxstatat@plt+0x21f0>  // b.any
  405380:	mov	w20, w23
  405384:	mov	w23, wzr
  405388:	mov	w28, #0x11                  	// #17
  40538c:	b	4054b8 <__fxstatat@plt+0x2318>
  405390:	and	w8, w23, #0xf000
  405394:	mov	w20, w23
  405398:	cmp	w8, #0x8, lsl #12
  40539c:	b.ne	4053d0 <__fxstatat@plt+0x2230>  // b.any
  4053a0:	ldrb	w8, [x21, #24]
  4053a4:	cbnz	w8, 4053f0 <__fxstatat@plt+0x2250>
  4053a8:	ldrb	w8, [x21, #44]
  4053ac:	cbnz	w8, 4053f0 <__fxstatat@plt+0x2250>
  4053b0:	ldrb	w8, [x21, #23]
  4053b4:	cbnz	w8, 4053f0 <__fxstatat@plt+0x2250>
  4053b8:	ldr	w8, [x21]
  4053bc:	cbnz	w8, 4053f0 <__fxstatat@plt+0x2250>
  4053c0:	ldrb	w8, [x21, #21]
  4053c4:	cmp	w8, #0x0
  4053c8:	cset	w23, ne  // ne = any
  4053cc:	b	4053f4 <__fxstatat@plt+0x2254>
  4053d0:	ldrb	w9, [x21, #20]
  4053d4:	cbz	w9, 4053f0 <__fxstatat@plt+0x2250>
  4053d8:	cmp	w8, #0x4, lsl #12
  4053dc:	mov	w23, #0x1                   	// #1
  4053e0:	b.eq	4053f4 <__fxstatat@plt+0x2254>  // b.none
  4053e4:	cmp	w8, #0xa, lsl #12
  4053e8:	b.eq	4053f4 <__fxstatat@plt+0x2254>  // b.none
  4053ec:	b	4053a0 <__fxstatat@plt+0x2200>
  4053f0:	mov	w23, #0x1                   	// #1
  4053f4:	ldr	x1, [x19, #64]
  4053f8:	cmp	w23, #0x0
  4053fc:	mov	w8, #0x100                 	// #256
  405400:	csel	w3, w8, wzr, ne  // ne = any
  405404:	add	x2, x19, #0x150
  405408:	mov	w0, #0xffffff9c            	// #-100
  40540c:	bl	414370 <__fxstatat@plt+0x111d0>
  405410:	cbz	w0, 405444 <__fxstatat@plt+0x22a4>
  405414:	bl	403100 <__errno_location@plt>
  405418:	ldr	w25, [x0]
  40541c:	cmp	w25, #0x2
  405420:	b.eq	40545c <__fxstatat@plt+0x22bc>  // b.none
  405424:	cmp	w25, #0x28
  405428:	b.ne	405470 <__fxstatat@plt+0x22d0>  // b.any
  40542c:	ldrb	w8, [x21, #22]
  405430:	cbz	w8, 405454 <__fxstatat@plt+0x22b4>
  405434:	mov	w23, wzr
  405438:	mov	w8, #0x1                   	// #1
  40543c:	cbnz	w8, 4054b8 <__fxstatat@plt+0x2318>
  405440:	b	4064f0 <__fxstatat@plt+0x3350>
  405444:	mov	w28, #0x11                  	// #17
  405448:	mov	w8, #0x1                   	// #1
  40544c:	cbnz	w8, 4054b8 <__fxstatat@plt+0x2318>
  405450:	b	4064f0 <__fxstatat@plt+0x3350>
  405454:	cmp	w25, #0x2
  405458:	b.ne	405470 <__fxstatat@plt+0x22d0>  // b.any
  40545c:	mov	w23, wzr
  405460:	mov	w8, #0x1                   	// #1
  405464:	sturb	w8, [x29, #-12]
  405468:	cbnz	w8, 4054b8 <__fxstatat@plt+0x2318>
  40546c:	b	4064f0 <__fxstatat@plt+0x3350>
  405470:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405474:	add	x1, x1, #0x71e
  405478:	mov	w2, #0x5                   	// #5
  40547c:	mov	x0, xzr
  405480:	bl	403050 <dcgettext@plt>
  405484:	ldr	x1, [x19, #64]
  405488:	mov	x27, x0
  40548c:	mov	w0, #0x4                   	// #4
  405490:	bl	40d3a8 <__fxstatat@plt+0xa208>
  405494:	mov	x2, x27
  405498:	ldr	x27, [x19, #72]
  40549c:	mov	x3, x0
  4054a0:	mov	w0, wzr
  4054a4:	mov	w1, w25
  4054a8:	bl	4029e0 <error@plt>
  4054ac:	mov	w8, wzr
  4054b0:	mov	w23, wzr
  4054b4:	cbz	w8, 4064f0 <__fxstatat@plt+0x3350>
  4054b8:	cmp	w28, #0x11
  4054bc:	b.ne	40532c <__fxstatat@plt+0x218c>  // b.any
  4054c0:	strb	wzr, [x19, #208]
  4054c4:	ldr	w8, [x21, #8]
  4054c8:	cmp	w8, #0x2
  4054cc:	b.eq	4054f0 <__fxstatat@plt+0x2350>  // b.none
  4054d0:	ldr	x2, [x19, #64]
  4054d4:	sub	x1, x29, #0x90
  4054d8:	add	x3, x19, #0x150
  4054dc:	add	x5, x19, #0xd0
  4054e0:	mov	x0, x27
  4054e4:	mov	x4, x21
  4054e8:	bl	406d78 <__fxstatat@plt+0x3bd8>
  4054ec:	tbz	w0, #0, 405538 <__fxstatat@plt+0x2398>
  4054f0:	and	w27, w20, #0xf000
  4054f4:	mov	w9, wzr
  4054f8:	cmp	w27, #0x4, lsl #12
  4054fc:	mov	x25, xzr
  405500:	b.eq	4056d4 <__fxstatat@plt+0x2534>  // b.none
  405504:	ldrb	w8, [x21, #45]
  405508:	cbz	w8, 4056d4 <__fxstatat@plt+0x2534>
  40550c:	ldrb	w8, [x21, #31]
  405510:	cbz	w8, 405648 <__fxstatat@plt+0x24a8>
  405514:	ldrb	w8, [x21, #24]
  405518:	ldr	x9, [x19, #336]
  40551c:	ldur	x10, [x29, #-144]
  405520:	cmp	w8, #0x0
  405524:	cset	w8, eq  // eq = none
  405528:	cmp	x9, x10
  40552c:	cset	w9, ne  // ne = any
  405530:	orr	w3, w8, w9
  405534:	b	40564c <__fxstatat@plt+0x24ac>
  405538:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40553c:	add	x1, x1, #0x786
  405540:	mov	w2, #0x5                   	// #5
  405544:	mov	x0, xzr
  405548:	bl	403050 <dcgettext@plt>
  40554c:	mov	x25, x0
  405550:	mov	w1, #0x4                   	// #4
  405554:	mov	w0, wzr
  405558:	mov	x2, x27
  40555c:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405560:	ldr	x2, [x19, #64]
  405564:	mov	x27, x0
  405568:	mov	w0, #0x1                   	// #1
  40556c:	mov	w1, #0x4                   	// #4
  405570:	mov	w28, #0x1                   	// #1
  405574:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405578:	mov	x4, x0
  40557c:	mov	w0, wzr
  405580:	mov	w1, wzr
  405584:	mov	x2, x25
  405588:	mov	x3, x27
  40558c:	bl	4029e0 <error@plt>
  405590:	mov	x27, xzr
  405594:	mov	x25, xzr
  405598:	mov	w9, wzr
  40559c:	b	406408 <__fxstatat@plt+0x3268>
  4055a0:	ldr	x0, [x19, #64]
  4055a4:	add	x1, x19, #0xd0
  4055a8:	add	x27, x19, #0xd0
  4055ac:	bl	414360 <__fxstatat@plt+0x111c0>
  4055b0:	cmp	w0, #0x0
  4055b4:	cset	w8, eq  // eq = none
  4055b8:	ldr	w9, [x19, #16]
  4055bc:	cbz	w8, 4058b8 <__fxstatat@plt+0x2718>
  4055c0:	ldr	w8, [x27, #16]
  4055c4:	and	w8, w8, #0xf000
  4055c8:	cmp	w8, #0xa, lsl #12
  4055cc:	b.ne	4058b8 <__fxstatat@plt+0x2718>  // b.any
  4055d0:	ldr	x23, [x19, #64]
  4055d4:	ldr	x0, [x21, #64]
  4055d8:	mov	x2, x27
  4055dc:	mov	x1, x23
  4055e0:	bl	40abac <__fxstatat@plt+0x7a0c>
  4055e4:	tbz	w0, #0, 4058b4 <__fxstatat@plt+0x2714>
  4055e8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4055ec:	add	x1, x1, #0x8db
  4055f0:	mov	w2, #0x5                   	// #5
  4055f4:	mov	x0, xzr
  4055f8:	bl	403050 <dcgettext@plt>
  4055fc:	ldr	x2, [x19, #72]
  405600:	str	x0, [x19, #16]
  405604:	mov	w1, #0x4                   	// #4
  405608:	mov	w0, wzr
  40560c:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405610:	mov	x27, x0
  405614:	mov	w0, #0x1                   	// #1
  405618:	mov	w1, #0x4                   	// #4
  40561c:	mov	x2, x23
  405620:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405624:	ldr	x2, [x19, #16]
  405628:	mov	x4, x0
  40562c:	mov	w0, wzr
  405630:	mov	w1, wzr
  405634:	mov	x3, x27
  405638:	bl	4029e0 <error@plt>
  40563c:	mov	w8, wzr
  405640:	mov	w9, wzr
  405644:	b	4058bc <__fxstatat@plt+0x271c>
  405648:	mov	w3, wzr
  40564c:	ldr	x0, [x19, #64]
  405650:	add	x1, x19, #0x150
  405654:	sub	x2, x29, #0x90
  405658:	bl	40e858 <__fxstatat@plt+0xb6b8>
  40565c:	tbnz	w0, #31, 4056b0 <__fxstatat@plt+0x2510>
  405660:	cbz	x22, 40566c <__fxstatat@plt+0x24cc>
  405664:	mov	w8, #0x1                   	// #1
  405668:	strb	w8, [x22]
  40566c:	ldr	x28, [x19, #64]
  405670:	ldp	x2, x1, [x29, #-144]
  405674:	mov	x0, x28
  405678:	bl	40955c <__fxstatat@plt+0x63bc>
  40567c:	mov	x25, x0
  405680:	cbz	x0, 4056a4 <__fxstatat@plt+0x2504>
  405684:	ldr	w8, [x19, #24]
  405688:	ldrb	w3, [x21, #46]
  40568c:	mov	w2, #0x1                   	// #1
  405690:	mov	x0, x25
  405694:	and	w4, w8, #0x1
  405698:	mov	x1, x28
  40569c:	bl	407134 <__fxstatat@plt+0x3f94>
  4056a0:	tbz	w0, #0, 4056c0 <__fxstatat@plt+0x2520>
  4056a4:	mov	w28, #0x1                   	// #1
  4056a8:	mov	w9, #0x1                   	// #1
  4056ac:	b	4056c8 <__fxstatat@plt+0x2528>
  4056b0:	mov	w28, wzr
  4056b4:	mov	x25, xzr
  4056b8:	mov	w9, wzr
  4056bc:	b	4056c8 <__fxstatat@plt+0x2528>
  4056c0:	mov	w9, wzr
  4056c4:	mov	w28, #0x2                   	// #2
  4056c8:	cbz	w28, 4056d4 <__fxstatat@plt+0x2534>
  4056cc:	mov	x27, xzr
  4056d0:	b	406408 <__fxstatat@plt+0x3268>
  4056d4:	ldrb	w8, [x21, #24]
  4056d8:	str	w9, [x19, #16]
  4056dc:	cbz	w8, 40570c <__fxstatat@plt+0x256c>
  4056e0:	ldr	x1, [x19, #64]
  4056e4:	add	x2, x19, #0x150
  4056e8:	mov	x0, x21
  4056ec:	bl	407238 <__fxstatat@plt+0x4098>
  4056f0:	tbz	w0, #0, 40573c <__fxstatat@plt+0x259c>
  4056f4:	mov	w28, #0x1                   	// #1
  4056f8:	mov	x27, xzr
  4056fc:	cbz	x22, 4058ac <__fxstatat@plt+0x270c>
  405700:	strb	w28, [x22]
  405704:	mov	w9, #0x1                   	// #1
  405708:	b	406408 <__fxstatat@plt+0x3268>
  40570c:	cmp	w27, #0x4, lsl #12
  405710:	b.eq	40573c <__fxstatat@plt+0x259c>  // b.none
  405714:	ldr	w8, [x21, #8]
  405718:	cmp	w8, #0x2
  40571c:	b.eq	405744 <__fxstatat@plt+0x25a4>  // b.none
  405720:	cmp	w8, #0x3
  405724:	b.ne	40573c <__fxstatat@plt+0x259c>  // b.any
  405728:	ldr	x1, [x19, #64]
  40572c:	add	x2, x19, #0x150
  405730:	mov	x0, x21
  405734:	bl	4072e8 <__fxstatat@plt+0x4148>
  405738:	tbz	w0, #0, 405744 <__fxstatat@plt+0x25a4>
  40573c:	ldrb	w8, [x19, #208]
  405740:	cbz	w8, 405754 <__fxstatat@plt+0x25b4>
  405744:	mov	x27, xzr
  405748:	mov	w28, #0x1                   	// #1
  40574c:	mov	w9, #0x1                   	// #1
  405750:	b	406408 <__fxstatat@plt+0x3268>
  405754:	ldr	w8, [x19, #352]
  405758:	and	w8, w8, #0xf000
  40575c:	cmp	w8, #0x4, lsl #12
  405760:	b.eq	4057ac <__fxstatat@plt+0x260c>  // b.none
  405764:	cmp	w27, #0x4, lsl #12
  405768:	b.ne	40577c <__fxstatat@plt+0x25dc>  // b.any
  40576c:	ldrb	w8, [x21, #24]
  405770:	cbz	w8, 40611c <__fxstatat@plt+0x2f7c>
  405774:	ldr	w8, [x21]
  405778:	cbz	w8, 40611c <__fxstatat@plt+0x2f7c>
  40577c:	tbz	w24, #0, 4057ac <__fxstatat@plt+0x260c>
  405780:	ldr	w8, [x21]
  405784:	cmp	w8, #0x3
  405788:	b.eq	4057ac <__fxstatat@plt+0x260c>  // b.none
  40578c:	ldr	x0, [x21, #64]
  405790:	ldr	x1, [x19, #64]
  405794:	add	x2, x19, #0x150
  405798:	bl	40abac <__fxstatat@plt+0x7a0c>
  40579c:	tbz	w0, #0, 4057ac <__fxstatat@plt+0x260c>
  4057a0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4057a4:	add	x1, x1, #0x7d6
  4057a8:	b	406124 <__fxstatat@plt+0x2f84>
  4057ac:	cmp	w27, #0x4, lsl #12
  4057b0:	b.eq	4057d4 <__fxstatat@plt+0x2634>  // b.none
  4057b4:	ldr	w8, [x19, #352]
  4057b8:	and	w8, w8, #0xf000
  4057bc:	cmp	w8, #0x4, lsl #12
  4057c0:	b.ne	4057d4 <__fxstatat@plt+0x2634>  // b.any
  4057c4:	ldrb	w8, [x21, #24]
  4057c8:	cbz	w8, 40618c <__fxstatat@plt+0x2fec>
  4057cc:	ldr	w8, [x21]
  4057d0:	cbz	w8, 40618c <__fxstatat@plt+0x2fec>
  4057d4:	ldrb	w28, [x21, #24]
  4057d8:	cbz	w28, 405804 <__fxstatat@plt+0x2664>
  4057dc:	ldur	w8, [x29, #-128]
  4057e0:	and	w8, w8, #0xf000
  4057e4:	cmp	w8, #0x4, lsl #12
  4057e8:	b.ne	405804 <__fxstatat@plt+0x2664>  // b.any
  4057ec:	ldr	w8, [x19, #352]
  4057f0:	and	w8, w8, #0xf000
  4057f4:	cmp	w8, #0x4, lsl #12
  4057f8:	b.eq	405804 <__fxstatat@plt+0x2664>  // b.none
  4057fc:	ldr	w8, [x21]
  405800:	cbz	w8, 406520 <__fxstatat@plt+0x3380>
  405804:	ldr	w27, [x21]
  405808:	cbz	w27, 405820 <__fxstatat@plt+0x2680>
  40580c:	ldr	x0, [x19, #72]
  405810:	bl	40a974 <__fxstatat@plt+0x77d4>
  405814:	str	x0, [x19, #32]
  405818:	bl	407428 <__fxstatat@plt+0x4288>
  40581c:	tbz	w0, #0, 4060b0 <__fxstatat@plt+0x2f10>
  405820:	ldr	w8, [x19, #352]
  405824:	mov	x27, xzr
  405828:	and	w8, w8, #0xf000
  40582c:	cmp	w8, #0x4, lsl #12
  405830:	b.eq	406400 <__fxstatat@plt+0x3260>  // b.none
  405834:	ldr	w9, [x19, #16]
  405838:	cbnz	w28, 406404 <__fxstatat@plt+0x3264>
  40583c:	ldrb	w8, [x21, #21]
  405840:	cbz	w8, 406298 <__fxstatat@plt+0x30f8>
  405844:	ldr	x0, [x19, #64]
  405848:	bl	403130 <unlink@plt>
  40584c:	cbz	w0, 405860 <__fxstatat@plt+0x26c0>
  405850:	bl	403100 <__errno_location@plt>
  405854:	ldr	w27, [x0]
  405858:	cmp	w27, #0x2
  40585c:	b.ne	40639c <__fxstatat@plt+0x31fc>  // b.any
  405860:	mov	w8, #0x1                   	// #1
  405864:	sturb	w8, [x29, #-12]
  405868:	ldrb	w8, [x21, #46]
  40586c:	cbz	w8, 4058a4 <__fxstatat@plt+0x2704>
  405870:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405874:	add	x1, x1, #0x63b
  405878:	mov	w2, #0x5                   	// #5
  40587c:	mov	x0, xzr
  405880:	bl	403050 <dcgettext@plt>
  405884:	ldr	x1, [x19, #64]
  405888:	mov	x27, x0
  40588c:	mov	w0, #0x4                   	// #4
  405890:	bl	40d3a8 <__fxstatat@plt+0xa208>
  405894:	mov	x2, x0
  405898:	mov	w0, #0x1                   	// #1
  40589c:	mov	x1, x27
  4058a0:	bl	402c50 <__printf_chk@plt>
  4058a4:	mov	x27, xzr
  4058a8:	b	406400 <__fxstatat@plt+0x3260>
  4058ac:	mov	w9, #0x1                   	// #1
  4058b0:	b	406408 <__fxstatat@plt+0x3268>
  4058b4:	ldr	w9, [x19, #16]
  4058b8:	mov	w8, #0x1                   	// #1
  4058bc:	mov	w27, w9
  4058c0:	str	w9, [x19, #16]
  4058c4:	cbz	w8, 4064f4 <__fxstatat@plt+0x3354>
  4058c8:	ldrb	w8, [x21, #46]
  4058cc:	ldr	x27, [x19, #72]
  4058d0:	cbz	w8, 4058f8 <__fxstatat@plt+0x2758>
  4058d4:	and	w8, w20, #0xf000
  4058d8:	cmp	w8, #0x4, lsl #12
  4058dc:	b.eq	4058f8 <__fxstatat@plt+0x2758>  // b.none
  4058e0:	ldrb	w8, [x21, #24]
  4058e4:	cbnz	w8, 4058f8 <__fxstatat@plt+0x2758>
  4058e8:	ldr	x1, [x19, #64]
  4058ec:	ldr	x2, [x19, #32]
  4058f0:	mov	x0, x27
  4058f4:	bl	40758c <__fxstatat@plt+0x43ec>
  4058f8:	cbz	w28, 405928 <__fxstatat@plt+0x2788>
  4058fc:	and	w8, w20, #0xf000
  405900:	cmp	w8, #0x4, lsl #12
  405904:	b.ne	405930 <__fxstatat@plt+0x2790>  // b.any
  405908:	ldrb	w8, [x21, #42]
  40590c:	cbz	w8, 405930 <__fxstatat@plt+0x2790>
  405910:	ldp	x2, x1, [x29, #-144]
  405914:	tbnz	w24, #0, 40598c <__fxstatat@plt+0x27ec>
  405918:	mov	x0, x1
  40591c:	mov	x1, x2
  405920:	bl	409524 <__fxstatat@plt+0x6384>
  405924:	b	405994 <__fxstatat@plt+0x27f4>
  405928:	mov	x25, xzr
  40592c:	b	405998 <__fxstatat@plt+0x27f8>
  405930:	ldrb	w8, [x21, #24]
  405934:	cbz	w8, 405950 <__fxstatat@plt+0x27b0>
  405938:	ldur	w8, [x29, #-124]
  40593c:	cmp	w8, #0x1
  405940:	b.ne	405950 <__fxstatat@plt+0x27b0>  // b.any
  405944:	ldp	x1, x0, [x29, #-144]
  405948:	bl	409524 <__fxstatat@plt+0x6384>
  40594c:	b	405994 <__fxstatat@plt+0x27f4>
  405950:	ldrb	w8, [x21, #34]
  405954:	cbz	w8, 405998 <__fxstatat@plt+0x27f8>
  405958:	ldrb	w8, [x21, #23]
  40595c:	cbnz	w8, 405998 <__fxstatat@plt+0x27f8>
  405960:	ldur	w8, [x29, #-124]
  405964:	cmp	w8, #0x1
  405968:	b.hi	405988 <__fxstatat@plt+0x27e8>  // b.pmore
  40596c:	tbz	w24, #0, 40597c <__fxstatat@plt+0x27dc>
  405970:	ldr	w8, [x21, #4]
  405974:	cmp	w8, #0x3
  405978:	b.eq	405988 <__fxstatat@plt+0x27e8>  // b.none
  40597c:	ldr	w8, [x21, #4]
  405980:	cmp	w8, #0x4
  405984:	b.ne	405998 <__fxstatat@plt+0x27f8>  // b.any
  405988:	ldp	x2, x1, [x29, #-144]
  40598c:	ldr	x0, [x19, #64]
  405990:	bl	40955c <__fxstatat@plt+0x63bc>
  405994:	mov	x25, x0
  405998:	cbz	x25, 405b24 <__fxstatat@plt+0x2984>
  40599c:	and	w8, w20, #0xf000
  4059a0:	cmp	w8, #0x4, lsl #12
  4059a4:	b.ne	405a20 <__fxstatat@plt+0x2880>  // b.any
  4059a8:	mov	x0, x27
  4059ac:	mov	x1, x25
  4059b0:	bl	40de04 <__fxstatat@plt+0xac64>
  4059b4:	tbz	w0, #0, 405a48 <__fxstatat@plt+0x28a8>
  4059b8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4059bc:	add	x1, x1, #0x90c
  4059c0:	mov	w2, #0x5                   	// #5
  4059c4:	mov	x0, xzr
  4059c8:	bl	403050 <dcgettext@plt>
  4059cc:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4059d0:	ldr	x2, [x8, #1280]
  4059d4:	mov	x22, x0
  4059d8:	mov	w1, #0x4                   	// #4
  4059dc:	mov	w0, wzr
  4059e0:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4059e4:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4059e8:	ldr	x2, [x8, #1288]
  4059ec:	mov	x23, x0
  4059f0:	mov	w0, #0x1                   	// #1
  4059f4:	mov	w1, #0x4                   	// #4
  4059f8:	mov	w24, #0x1                   	// #1
  4059fc:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405a00:	mov	x4, x0
  405a04:	mov	w0, wzr
  405a08:	mov	w1, wzr
  405a0c:	mov	x2, x22
  405a10:	mov	x3, x23
  405a14:	bl	4029e0 <error@plt>
  405a18:	strb	w24, [x26]
  405a1c:	b	406420 <__fxstatat@plt+0x3280>
  405a20:	ldr	w8, [x19, #24]
  405a24:	ldrb	w3, [x21, #46]
  405a28:	ldr	x1, [x19, #64]
  405a2c:	mov	w2, #0x1                   	// #1
  405a30:	and	w4, w8, #0x1
  405a34:	mov	x0, x25
  405a38:	mov	w27, #0x1                   	// #1
  405a3c:	bl	407134 <__fxstatat@plt+0x3f94>
  405a40:	tbz	w0, #0, 406420 <__fxstatat@plt+0x3280>
  405a44:	b	4064f4 <__fxstatat@plt+0x3354>
  405a48:	ldr	x0, [x19, #64]
  405a4c:	mov	x1, x25
  405a50:	bl	40de04 <__fxstatat@plt+0xac64>
  405a54:	tbz	w0, #0, 405ab0 <__fxstatat@plt+0x2910>
  405a58:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405a5c:	add	x1, x1, #0x939
  405a60:	mov	w2, #0x5                   	// #5
  405a64:	mov	x0, xzr
  405a68:	bl	403050 <dcgettext@plt>
  405a6c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  405a70:	ldr	x1, [x8, #1280]
  405a74:	mov	x20, x0
  405a78:	mov	w0, #0x4                   	// #4
  405a7c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  405a80:	mov	x3, x0
  405a84:	mov	w0, wzr
  405a88:	mov	w1, wzr
  405a8c:	mov	x2, x20
  405a90:	bl	4029e0 <error@plt>
  405a94:	mov	w27, #0x1                   	// #1
  405a98:	cbz	x22, 4064f4 <__fxstatat@plt+0x3354>
  405a9c:	ldrb	w8, [x21, #24]
  405aa0:	cbz	w8, 4064f4 <__fxstatat@plt+0x3354>
  405aa4:	mov	w27, #0x1                   	// #1
  405aa8:	strb	w27, [x22]
  405aac:	b	4064f4 <__fxstatat@plt+0x3354>
  405ab0:	ldr	w9, [x21, #4]
  405ab4:	cmp	w9, #0x3
  405ab8:	cset	w8, eq  // eq = none
  405abc:	cmp	w9, #0x4
  405ac0:	b.eq	405b24 <__fxstatat@plt+0x2984>  // b.none
  405ac4:	and	w8, w8, w24
  405ac8:	tbnz	w8, #0, 405b24 <__fxstatat@plt+0x2984>
  405acc:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405ad0:	add	x1, x1, #0x96f
  405ad4:	mov	w2, #0x5                   	// #5
  405ad8:	mov	x0, xzr
  405adc:	bl	403050 <dcgettext@plt>
  405ae0:	ldr	x2, [x19, #64]
  405ae4:	mov	x22, x0
  405ae8:	mov	w1, #0x4                   	// #4
  405aec:	mov	w0, wzr
  405af0:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405af4:	mov	x23, x0
  405af8:	mov	w0, #0x1                   	// #1
  405afc:	mov	w1, #0x4                   	// #4
  405b00:	mov	x2, x25
  405b04:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405b08:	mov	x4, x0
  405b0c:	mov	w0, wzr
  405b10:	mov	w1, wzr
  405b14:	mov	x2, x22
  405b18:	mov	x3, x23
  405b1c:	bl	4029e0 <error@plt>
  405b20:	b	406420 <__fxstatat@plt+0x3280>
  405b24:	ldrb	w8, [x21, #24]
  405b28:	cbz	w8, 405cd4 <__fxstatat@plt+0x2b34>
  405b2c:	cmp	w28, #0x11
  405b30:	b.ne	405b4c <__fxstatat@plt+0x29ac>  // b.any
  405b34:	ldr	x1, [x19, #64]
  405b38:	mov	x0, x27
  405b3c:	bl	402f60 <rename@plt>
  405b40:	cbz	w0, 405bfc <__fxstatat@plt+0x2a5c>
  405b44:	bl	403100 <__errno_location@plt>
  405b48:	ldr	w28, [x0]
  405b4c:	cmp	w28, #0x16
  405b50:	b.eq	405c08 <__fxstatat@plt+0x2a68>  // b.none
  405b54:	cmp	w28, #0x12
  405b58:	b.eq	405bd8 <__fxstatat@plt+0x2a38>  // b.none
  405b5c:	cbnz	w28, 405bf0 <__fxstatat@plt+0x2a50>
  405b60:	ldrb	w8, [x21, #46]
  405b64:	ldr	x20, [x19, #64]
  405b68:	cbz	w8, 405b9c <__fxstatat@plt+0x29fc>
  405b6c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405b70:	add	x1, x1, #0x99c
  405b74:	mov	w2, #0x5                   	// #5
  405b78:	mov	x0, xzr
  405b7c:	bl	403050 <dcgettext@plt>
  405b80:	mov	x1, x0
  405b84:	mov	w0, #0x1                   	// #1
  405b88:	bl	402c50 <__printf_chk@plt>
  405b8c:	ldr	x2, [x19, #32]
  405b90:	mov	x0, x27
  405b94:	mov	x1, x20
  405b98:	bl	40758c <__fxstatat@plt+0x43ec>
  405b9c:	ldrb	w8, [x21, #33]
  405ba0:	cbz	w8, 405bb8 <__fxstatat@plt+0x2a18>
  405ba4:	mov	w2, #0x1                   	// #1
  405ba8:	mov	x0, x20
  405bac:	mov	w1, wzr
  405bb0:	mov	x3, x21
  405bb4:	bl	404f00 <__fxstatat@plt+0x1d60>
  405bb8:	cbz	x22, 405bc4 <__fxstatat@plt+0x2a24>
  405bbc:	mov	w8, #0x1                   	// #1
  405bc0:	strb	w8, [x22]
  405bc4:	tbz	w24, #0, 405bd0 <__fxstatat@plt+0x2a30>
  405bc8:	ldrb	w8, [x21, #49]
  405bcc:	cbz	w8, 405f88 <__fxstatat@plt+0x2de8>
  405bd0:	mov	w27, #0x1                   	// #1
  405bd4:	b	4064f4 <__fxstatat@plt+0x3354>
  405bd8:	and	w22, w20, #0xf000
  405bdc:	cmp	w22, #0x4, lsl #12
  405be0:	b.ne	405c70 <__fxstatat@plt+0x2ad0>  // b.any
  405be4:	ldr	x0, [x19, #64]
  405be8:	bl	402e80 <rmdir@plt>
  405bec:	b	405c78 <__fxstatat@plt+0x2ad8>
  405bf0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405bf4:	add	x1, x1, #0x9d4
  405bf8:	b	405f14 <__fxstatat@plt+0x2d74>
  405bfc:	mov	w28, wzr
  405c00:	cmp	w28, #0x16
  405c04:	b.ne	405b54 <__fxstatat@plt+0x29b4>  // b.any
  405c08:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405c0c:	add	x1, x1, #0x9a5
  405c10:	mov	w2, #0x5                   	// #5
  405c14:	mov	x0, xzr
  405c18:	bl	403050 <dcgettext@plt>
  405c1c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  405c20:	ldr	x2, [x8, #1280]
  405c24:	mov	x20, x0
  405c28:	mov	w1, #0x4                   	// #4
  405c2c:	mov	w0, wzr
  405c30:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405c34:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  405c38:	ldr	x2, [x8, #1288]
  405c3c:	mov	x21, x0
  405c40:	mov	w0, #0x1                   	// #1
  405c44:	mov	w1, #0x4                   	// #4
  405c48:	mov	w27, #0x1                   	// #1
  405c4c:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405c50:	mov	x4, x0
  405c54:	mov	w0, wzr
  405c58:	mov	w1, wzr
  405c5c:	mov	x2, x20
  405c60:	mov	x3, x21
  405c64:	bl	4029e0 <error@plt>
  405c68:	strb	w27, [x26]
  405c6c:	b	4064f4 <__fxstatat@plt+0x3354>
  405c70:	ldr	x0, [x19, #64]
  405c74:	bl	403130 <unlink@plt>
  405c78:	cbz	w0, 405c8c <__fxstatat@plt+0x2aec>
  405c7c:	bl	403100 <__errno_location@plt>
  405c80:	ldr	w28, [x0]
  405c84:	cmp	w28, #0x2
  405c88:	b.ne	405f0c <__fxstatat@plt+0x2d6c>  // b.any
  405c8c:	cmp	w22, #0x4, lsl #12
  405c90:	b.eq	405ccc <__fxstatat@plt+0x2b2c>  // b.none
  405c94:	ldrb	w8, [x21, #46]
  405c98:	cbz	w8, 405ccc <__fxstatat@plt+0x2b2c>
  405c9c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405ca0:	add	x1, x1, #0xa25
  405ca4:	mov	w2, #0x5                   	// #5
  405ca8:	mov	x0, xzr
  405cac:	bl	403050 <dcgettext@plt>
  405cb0:	mov	x1, x0
  405cb4:	mov	w0, #0x1                   	// #1
  405cb8:	bl	402c50 <__printf_chk@plt>
  405cbc:	ldr	x1, [x19, #64]
  405cc0:	ldr	x2, [x19, #32]
  405cc4:	mov	x0, x27
  405cc8:	bl	40758c <__fxstatat@plt+0x43ec>
  405ccc:	mov	w8, #0x1                   	// #1
  405cd0:	sturb	w8, [x29, #-12]
  405cd4:	ldrb	w8, [x21, #43]
  405cd8:	mov	w23, w20
  405cdc:	str	w20, [x19, #12]
  405ce0:	cbz	w8, 405ce8 <__fxstatat@plt+0x2b48>
  405ce4:	ldr	w23, [x21, #16]
  405ce8:	ldr	w9, [x19, #12]
  405cec:	ldrb	w8, [x21, #29]
  405cf0:	ldurb	w28, [x29, #-12]
  405cf4:	ldr	x1, [x19, #64]
  405cf8:	and	w20, w9, #0xf000
  405cfc:	mov	w9, #0x12                  	// #18
  405d00:	cmp	w20, #0x4, lsl #12
  405d04:	csel	w9, w9, wzr, eq  // eq = none
  405d08:	cmp	w8, #0x0
  405d0c:	mov	w8, #0x3f                  	// #63
  405d10:	mov	x0, x27
  405d14:	mov	w3, w28
  405d18:	mov	x4, x21
  405d1c:	csel	w22, w9, w8, eq  // eq = none
  405d20:	bl	404cd8 <__fxstatat@plt+0x1b38>
  405d24:	mov	w27, wzr
  405d28:	tbz	w0, #0, 4064f4 <__fxstatat@plt+0x3354>
  405d2c:	cmp	w20, #0x4, lsl #12
  405d30:	and	w27, w22, w23
  405d34:	str	w20, [x19, #8]
  405d38:	b.ne	405d8c <__fxstatat@plt+0x2bec>  // b.any
  405d3c:	ldr	x20, [x19, #56]
  405d40:	sub	x0, x29, #0x90
  405d44:	mov	x1, x20
  405d48:	bl	407630 <__fxstatat@plt+0x4490>
  405d4c:	ldr	x22, [x19, #72]
  405d50:	tbz	w0, #0, 405e74 <__fxstatat@plt+0x2cd4>
  405d54:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405d58:	add	x1, x1, #0xa2d
  405d5c:	mov	w2, #0x5                   	// #5
  405d60:	mov	x0, xzr
  405d64:	bl	403050 <dcgettext@plt>
  405d68:	mov	x26, x0
  405d6c:	mov	w0, #0x4                   	// #4
  405d70:	mov	x1, x22
  405d74:	bl	40d3a8 <__fxstatat@plt+0xa208>
  405d78:	mov	x3, x0
  405d7c:	mov	w0, wzr
  405d80:	mov	w1, wzr
  405d84:	mov	x2, x26
  405d88:	b	405ff4 <__fxstatat@plt+0x2e54>
  405d8c:	str	w27, [x19, #56]
  405d90:	ldrb	w8, [x21, #44]
  405d94:	ldr	x27, [x19, #72]
  405d98:	cbz	w8, 405f6c <__fxstatat@plt+0x2dcc>
  405d9c:	ldrb	w8, [x27]
  405da0:	ldr	x20, [x19, #64]
  405da4:	cmp	w8, #0x2f
  405da8:	b.eq	405df8 <__fxstatat@plt+0x2c58>  // b.none
  405dac:	mov	x0, x20
  405db0:	bl	40a894 <__fxstatat@plt+0x76f4>
  405db4:	mov	x26, x0
  405db8:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  405dbc:	add	x0, x0, #0x376
  405dc0:	mov	x1, x26
  405dc4:	bl	402e50 <strcmp@plt>
  405dc8:	cbz	w0, 405df0 <__fxstatat@plt+0x2c50>
  405dcc:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  405dd0:	add	x0, x0, #0x376
  405dd4:	add	x1, x19, #0xd0
  405dd8:	bl	414340 <__fxstatat@plt+0x111a0>
  405ddc:	cbnz	w0, 405df0 <__fxstatat@plt+0x2c50>
  405de0:	add	x1, x19, #0x50
  405de4:	mov	x0, x26
  405de8:	bl	414340 <__fxstatat@plt+0x111a0>
  405dec:	cbz	w0, 406338 <__fxstatat@plt+0x3198>
  405df0:	mov	x0, x26
  405df4:	bl	402ed0 <free@plt>
  405df8:	ldrb	w3, [x21, #22]
  405dfc:	mov	w1, #0xffffff9c            	// #-100
  405e00:	mov	w4, #0xffffffff            	// #-1
  405e04:	mov	x0, x27
  405e08:	mov	x2, x20
  405e0c:	bl	409b54 <__fxstatat@plt+0x69b4>
  405e10:	cmp	w0, #0x1
  405e14:	b.lt	4068d4 <__fxstatat@plt+0x3734>  // b.tstop
  405e18:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405e1c:	mov	w26, w0
  405e20:	add	x1, x1, #0xadc
  405e24:	mov	w2, #0x5                   	// #5
  405e28:	mov	x0, xzr
  405e2c:	bl	403050 <dcgettext@plt>
  405e30:	mov	x23, x0
  405e34:	mov	w1, #0x4                   	// #4
  405e38:	mov	w0, wzr
  405e3c:	mov	x2, x20
  405e40:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405e44:	mov	x24, x0
  405e48:	mov	w0, #0x1                   	// #1
  405e4c:	mov	w1, #0x4                   	// #4
  405e50:	mov	x2, x27
  405e54:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405e58:	mov	x4, x0
  405e5c:	mov	w0, wzr
  405e60:	mov	w1, w26
  405e64:	mov	x2, x23
  405e68:	mov	x3, x24
  405e6c:	bl	4029e0 <error@plt>
  405e70:	b	406420 <__fxstatat@plt+0x3280>
  405e74:	mov	x8, sp
  405e78:	sub	x9, x8, #0x20
  405e7c:	str	x9, [x19, #24]
  405e80:	mov	sp, x9
  405e84:	ldp	x10, x9, [x29, #-144]
  405e88:	stp	x20, x9, [x8, #-32]
  405e8c:	ldr	x20, [x19, #64]
  405e90:	stur	x10, [x8, #-16]
  405e94:	cbnz	w28, 405ee4 <__fxstatat@plt+0x2d44>
  405e98:	ldr	w8, [x19, #352]
  405e9c:	and	w8, w8, #0xf000
  405ea0:	cmp	w8, #0x4, lsl #12
  405ea4:	b.ne	405ee4 <__fxstatat@plt+0x2d44>  // b.any
  405ea8:	ldrb	w8, [x21, #33]
  405eac:	cbnz	w8, 405eb8 <__fxstatat@plt+0x2d18>
  405eb0:	ldrb	w8, [x21, #37]
  405eb4:	cbz	w8, 406180 <__fxstatat@plt+0x2fe0>
  405eb8:	ldrb	w1, [x21, #37]
  405ebc:	mov	x0, x20
  405ec0:	mov	w2, wzr
  405ec4:	mov	x3, x21
  405ec8:	bl	404f00 <__fxstatat@plt+0x1d60>
  405ecc:	ldrb	w8, [x21, #38]
  405ed0:	cbz	w8, 406180 <__fxstatat@plt+0x2fe0>
  405ed4:	mov	w8, wzr
  405ed8:	mov	w23, wzr
  405edc:	mov	w27, wzr
  405ee0:	b	406000 <__fxstatat@plt+0x2e60>
  405ee4:	and	w8, w23, #0xfff
  405ee8:	bic	w1, w8, w27
  405eec:	mov	x0, x20
  405ef0:	bl	403150 <mkdir@plt>
  405ef4:	cbz	w0, 405fa0 <__fxstatat@plt+0x2e00>
  405ef8:	bl	403100 <__errno_location@plt>
  405efc:	ldr	w26, [x0]
  405f00:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405f04:	add	x1, x1, #0xa51
  405f08:	b	405fc0 <__fxstatat@plt+0x2e20>
  405f0c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405f10:	add	x1, x1, #0x9e9
  405f14:	mov	w2, #0x5                   	// #5
  405f18:	mov	x0, xzr
  405f1c:	bl	403050 <dcgettext@plt>
  405f20:	mov	x21, x0
  405f24:	mov	w1, #0x4                   	// #4
  405f28:	mov	w0, wzr
  405f2c:	mov	x2, x27
  405f30:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405f34:	ldr	x2, [x19, #64]
  405f38:	mov	x22, x0
  405f3c:	mov	w0, #0x1                   	// #1
  405f40:	mov	w1, #0x4                   	// #4
  405f44:	bl	40d2dc <__fxstatat@plt+0xa13c>
  405f48:	mov	x4, x0
  405f4c:	mov	w0, wzr
  405f50:	mov	w1, w28
  405f54:	mov	x2, x21
  405f58:	mov	x3, x22
  405f5c:	bl	4029e0 <error@plt>
  405f60:	ldp	x1, x0, [x29, #-144]
  405f64:	bl	4094bc <__fxstatat@plt+0x631c>
  405f68:	b	4064f0 <__fxstatat@plt+0x3350>
  405f6c:	ldrb	w8, [x21, #23]
  405f70:	ldr	x20, [x19, #64]
  405f74:	cbz	w8, 406024 <__fxstatat@plt+0x2e84>
  405f78:	ldrb	w8, [x21, #22]
  405f7c:	cbz	w8, 406078 <__fxstatat@plt+0x2ed8>
  405f80:	mov	w2, #0x1                   	// #1
  405f84:	b	406084 <__fxstatat@plt+0x2ee4>
  405f88:	ldr	x0, [x21, #64]
  405f8c:	sub	x2, x29, #0x90
  405f90:	mov	x1, x20
  405f94:	bl	40ab34 <__fxstatat@plt+0x7994>
  405f98:	mov	w27, #0x1                   	// #1
  405f9c:	b	4064f4 <__fxstatat@plt+0x3354>
  405fa0:	add	x1, x19, #0x150
  405fa4:	mov	x0, x20
  405fa8:	bl	414360 <__fxstatat@plt+0x111c0>
  405fac:	cbz	w0, 406100 <__fxstatat@plt+0x2f60>
  405fb0:	bl	403100 <__errno_location@plt>
  405fb4:	ldr	w26, [x0]
  405fb8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  405fbc:	add	x1, x1, #0x71e
  405fc0:	mov	w2, #0x5                   	// #5
  405fc4:	mov	x0, xzr
  405fc8:	bl	403050 <dcgettext@plt>
  405fcc:	mov	w22, w27
  405fd0:	mov	x27, x0
  405fd4:	mov	w0, #0x4                   	// #4
  405fd8:	mov	x1, x20
  405fdc:	bl	40d3a8 <__fxstatat@plt+0xa208>
  405fe0:	mov	x3, x0
  405fe4:	mov	w0, wzr
  405fe8:	mov	w1, w26
  405fec:	mov	x2, x27
  405ff0:	mov	w27, w22
  405ff4:	bl	4029e0 <error@plt>
  405ff8:	mov	w8, wzr
  405ffc:	mov	w23, wzr
  406000:	mov	w26, #0x1                   	// #1
  406004:	ldr	w9, [x19, #8]
  406008:	cmp	w23, #0x0
  40600c:	cset	w22, ne  // ne = any
  406010:	tbz	w8, #0, 406420 <__fxstatat@plt+0x3280>
  406014:	str	w27, [x19, #56]
  406018:	mov	w28, wzr
  40601c:	mov	w27, wzr
  406020:	b	4068e8 <__fxstatat@plt+0x3748>
  406024:	ldr	w8, [x19, #8]
  406028:	cmp	w8, #0x8, lsl #12
  40602c:	b.eq	406044 <__fxstatat@plt+0x2ea4>  // b.none
  406030:	ldr	w8, [x19, #8]
  406034:	cmp	w8, #0xa, lsl #12
  406038:	b.eq	406214 <__fxstatat@plt+0x3074>  // b.none
  40603c:	ldrb	w8, [x21, #20]
  406040:	cbz	w8, 406214 <__fxstatat@plt+0x3074>
  406044:	ldr	w4, [x19, #56]
  406048:	and	w3, w23, #0x1ff
  40604c:	sub	x5, x29, #0xc
  406050:	sub	x6, x29, #0x90
  406054:	mov	x0, x27
  406058:	mov	x1, x20
  40605c:	mov	x2, x21
  406060:	bl	407848 <__fxstatat@plt+0x46a8>
  406064:	tbz	w0, #0, 406420 <__fxstatat@plt+0x3280>
  406068:	mov	w28, wzr
  40606c:	mov	w22, wzr
  406070:	mov	w27, #0x1                   	// #1
  406074:	b	4068e0 <__fxstatat@plt+0x3740>
  406078:	ldr	w8, [x21, #8]
  40607c:	cmp	w8, #0x3
  406080:	cset	w2, eq  // eq = none
  406084:	ldr	w8, [x19, #24]
  406088:	mov	x0, x27
  40608c:	mov	x1, x20
  406090:	mov	w3, wzr
  406094:	and	w4, w8, #0x1
  406098:	bl	407134 <__fxstatat@plt+0x3f94>
  40609c:	tbz	w0, #0, 406420 <__fxstatat@plt+0x3280>
  4060a0:	mov	w28, wzr
  4060a4:	mov	w27, wzr
  4060a8:	mov	w22, wzr
  4060ac:	b	4068e0 <__fxstatat@plt+0x3740>
  4060b0:	cbnz	w28, 4060c4 <__fxstatat@plt+0x2f24>
  4060b4:	ldr	w8, [x19, #352]
  4060b8:	and	w8, w8, #0xf000
  4060bc:	cmp	w8, #0x4, lsl #12
  4060c0:	b.eq	405820 <__fxstatat@plt+0x2680>  // b.none
  4060c4:	cmp	w27, #0x3
  4060c8:	b.eq	4061c4 <__fxstatat@plt+0x3024>  // b.none
  4060cc:	ldr	x0, [x19, #32]
  4060d0:	ldr	x2, [x19, #64]
  4060d4:	sub	x1, x29, #0x90
  4060d8:	bl	407468 <__fxstatat@plt+0x42c8>
  4060dc:	tbz	w0, #0, 4061c4 <__fxstatat@plt+0x3024>
  4060e0:	ldrb	w8, [x21, #24]
  4060e4:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  4060e8:	adrp	x10, 415000 <__fxstatat@plt+0x11e60>
  4060ec:	add	x9, x9, #0x865
  4060f0:	add	x10, x10, #0x897
  4060f4:	cmp	w8, #0x0
  4060f8:	csel	x1, x10, x9, eq  // eq = none
  4060fc:	b	406124 <__fxstatat@plt+0x2f84>
  406100:	ldr	w10, [x19, #352]
  406104:	mvn	w8, w10
  406108:	tst	w8, #0x1c0
  40610c:	str	w10, [x19, #4]
  406110:	b.ne	4062d0 <__fxstatat@plt+0x3130>  // b.any
  406114:	mov	w23, wzr
  406118:	b	40657c <__fxstatat@plt+0x33dc>
  40611c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406120:	add	x1, x1, #0x7a2
  406124:	mov	w2, #0x5                   	// #5
  406128:	mov	x0, xzr
  40612c:	bl	403050 <dcgettext@plt>
  406130:	ldr	x2, [x19, #64]
  406134:	str	x0, [x19, #32]
  406138:	mov	w1, #0x4                   	// #4
  40613c:	mov	w0, wzr
  406140:	bl	40d2dc <__fxstatat@plt+0xa13c>
  406144:	ldr	x2, [x19, #72]
  406148:	mov	x27, x0
  40614c:	mov	w0, #0x1                   	// #1
  406150:	mov	w1, #0x4                   	// #4
  406154:	mov	w28, #0x1                   	// #1
  406158:	bl	40d2dc <__fxstatat@plt+0xa13c>
  40615c:	ldr	x2, [x19, #32]
  406160:	mov	x4, x0
  406164:	mov	w0, wzr
  406168:	mov	w1, wzr
  40616c:	mov	x3, x27
  406170:	bl	4029e0 <error@plt>
  406174:	mov	x27, xzr
  406178:	mov	w9, wzr
  40617c:	b	406408 <__fxstatat@plt+0x3268>
  406180:	mov	w23, wzr
  406184:	mov	w27, wzr
  406188:	b	406604 <__fxstatat@plt+0x3464>
  40618c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406190:	add	x1, x1, #0x801
  406194:	mov	w2, #0x5                   	// #5
  406198:	mov	x0, xzr
  40619c:	bl	403050 <dcgettext@plt>
  4061a0:	ldr	x1, [x19, #64]
  4061a4:	mov	x27, x0
  4061a8:	mov	w0, #0x4                   	// #4
  4061ac:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4061b0:	mov	x3, x0
  4061b4:	mov	w0, wzr
  4061b8:	mov	w1, wzr
  4061bc:	mov	x2, x27
  4061c0:	b	4063d0 <__fxstatat@plt+0x3230>
  4061c4:	ldr	w2, [x21]
  4061c8:	ldr	x1, [x19, #64]
  4061cc:	mov	w0, #0xffffff9c            	// #-100
  4061d0:	bl	40a57c <__fxstatat@plt+0x73dc>
  4061d4:	cbz	x0, 4063e4 <__fxstatat@plt+0x3244>
  4061d8:	mov	x27, x0
  4061dc:	bl	4029b0 <strlen@plt>
  4061e0:	add	x9, x0, #0x10
  4061e4:	mov	x8, sp
  4061e8:	and	x9, x9, #0xfffffffffffffff0
  4061ec:	sub	x28, x8, x9
  4061f0:	add	x2, x0, #0x1
  4061f4:	mov	sp, x28
  4061f8:	mov	x0, x28
  4061fc:	mov	x1, x27
  406200:	bl	402980 <memcpy@plt>
  406204:	mov	x0, x27
  406208:	mov	x27, x28
  40620c:	bl	402ed0 <free@plt>
  406210:	b	4063f8 <__fxstatat@plt+0x3258>
  406214:	ldr	w8, [x19, #8]
  406218:	sub	w8, w8, #0x1, lsl #12
  40621c:	lsr	w8, w8, #12
  406220:	cmp	w8, #0xb
  406224:	b.hi	406718 <__fxstatat@plt+0x3578>  // b.pmore
  406228:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  40622c:	add	x9, x9, #0x648
  406230:	adr	x10, 406240 <__fxstatat@plt+0x30a0>
  406234:	ldrh	w11, [x9, x8, lsl #1]
  406238:	add	x10, x10, x11, lsl #2
  40623c:	br	x10
  406240:	ldr	w8, [x19, #12]
  406244:	ldr	w9, [x19, #56]
  406248:	ldur	x2, [x29, #-112]
  40624c:	mov	x0, x20
  406250:	bic	w1, w8, w9
  406254:	bl	412224 <__fxstatat@plt+0xf084>
  406258:	cbz	w0, 4060a0 <__fxstatat@plt+0x2f00>
  40625c:	bl	403100 <__errno_location@plt>
  406260:	ldr	w22, [x0]
  406264:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406268:	add	x1, x1, #0xb17
  40626c:	mov	w2, #0x5                   	// #5
  406270:	mov	x0, xzr
  406274:	bl	403050 <dcgettext@plt>
  406278:	mov	x23, x0
  40627c:	mov	w0, #0x4                   	// #4
  406280:	mov	x1, x20
  406284:	bl	40d3a8 <__fxstatat@plt+0xa208>
  406288:	mov	x3, x0
  40628c:	mov	w0, wzr
  406290:	mov	w1, w22
  406294:	b	406748 <__fxstatat@plt+0x35a8>
  406298:	ldrb	w8, [x21, #34]
  40629c:	cbz	w8, 4062ac <__fxstatat@plt+0x310c>
  4062a0:	ldr	w8, [x19, #356]
  4062a4:	cmp	w8, #0x1
  4062a8:	b.hi	405844 <__fxstatat@plt+0x26a4>  // b.pmore
  4062ac:	ldr	w8, [x21, #4]
  4062b0:	cmp	w8, #0x2
  4062b4:	b.ne	4062c8 <__fxstatat@plt+0x3128>  // b.any
  4062b8:	ldur	w8, [x29, #-128]
  4062bc:	and	w8, w8, #0xf000
  4062c0:	cmp	w8, #0x8, lsl #12
  4062c4:	b.ne	405844 <__fxstatat@plt+0x26a4>  // b.any
  4062c8:	mov	x27, xzr
  4062cc:	b	406404 <__fxstatat@plt+0x3264>
  4062d0:	orr	w1, w10, #0x1c0
  4062d4:	mov	x0, x20
  4062d8:	bl	402bd0 <chmod@plt>
  4062dc:	cbz	w0, 406578 <__fxstatat@plt+0x33d8>
  4062e0:	bl	403100 <__errno_location@plt>
  4062e4:	ldr	w26, [x0]
  4062e8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4062ec:	add	x1, x1, #0xa6c
  4062f0:	mov	w2, #0x5                   	// #5
  4062f4:	mov	x0, xzr
  4062f8:	bl	403050 <dcgettext@plt>
  4062fc:	mov	w22, w27
  406300:	mov	x27, x0
  406304:	mov	w0, #0x4                   	// #4
  406308:	mov	x1, x20
  40630c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  406310:	mov	x3, x0
  406314:	mov	w0, wzr
  406318:	mov	w1, w26
  40631c:	mov	x2, x27
  406320:	mov	w27, w22
  406324:	bl	4029e0 <error@plt>
  406328:	mov	w8, wzr
  40632c:	mov	w26, #0x1                   	// #1
  406330:	mov	w23, #0x1                   	// #1
  406334:	b	406004 <__fxstatat@plt+0x2e64>
  406338:	ldp	x22, x27, [x19, #208]
  40633c:	ldp	x23, x28, [x19, #80]
  406340:	mov	x0, x26
  406344:	bl	402ed0 <free@plt>
  406348:	cmp	x27, x28
  40634c:	ldr	x27, [x19, #72]
  406350:	b.ne	40635c <__fxstatat@plt+0x31bc>  // b.any
  406354:	cmp	x22, x23
  406358:	b.eq	405df8 <__fxstatat@plt+0x2c58>  // b.none
  40635c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406360:	add	x1, x1, #0xa9d
  406364:	mov	w2, #0x5                   	// #5
  406368:	mov	x0, xzr
  40636c:	bl	403050 <dcgettext@plt>
  406370:	mov	x22, x0
  406374:	mov	w1, #0x3                   	// #3
  406378:	mov	w0, wzr
  40637c:	mov	x2, x20
  406380:	bl	40d4a8 <__fxstatat@plt+0xa308>
  406384:	mov	x3, x0
  406388:	mov	w0, wzr
  40638c:	mov	w1, wzr
  406390:	mov	x2, x22
  406394:	bl	4029e0 <error@plt>
  406398:	b	406420 <__fxstatat@plt+0x3280>
  40639c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4063a0:	add	x1, x1, #0x331
  4063a4:	mov	w2, #0x5                   	// #5
  4063a8:	mov	x0, xzr
  4063ac:	bl	403050 <dcgettext@plt>
  4063b0:	ldr	x1, [x19, #64]
  4063b4:	mov	x28, x0
  4063b8:	mov	w0, #0x4                   	// #4
  4063bc:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4063c0:	mov	x3, x0
  4063c4:	mov	w0, wzr
  4063c8:	mov	w1, w27
  4063cc:	mov	x2, x28
  4063d0:	bl	4029e0 <error@plt>
  4063d4:	mov	x27, xzr
  4063d8:	mov	w9, wzr
  4063dc:	mov	w28, #0x1                   	// #1
  4063e0:	b	406408 <__fxstatat@plt+0x3268>
  4063e4:	bl	403100 <__errno_location@plt>
  4063e8:	ldr	w27, [x0]
  4063ec:	cmp	w27, #0x2
  4063f0:	b.ne	406668 <__fxstatat@plt+0x34c8>  // b.any
  4063f4:	mov	x27, xzr
  4063f8:	mov	w8, #0x1                   	// #1
  4063fc:	sturb	w8, [x29, #-12]
  406400:	ldr	w9, [x19, #16]
  406404:	mov	w28, wzr
  406408:	cmp	w28, #0x2
  40640c:	b.eq	40641c <__fxstatat@plt+0x327c>  // b.none
  406410:	cbnz	w28, 406518 <__fxstatat@plt+0x3378>
  406414:	mov	w28, #0x11                  	// #17
  406418:	b	405338 <__fxstatat@plt+0x2198>
  40641c:	str	x27, [x19, #32]
  406420:	ldrb	w8, [x21, #37]
  406424:	cbz	w8, 40642c <__fxstatat@plt+0x328c>
  406428:	bl	4084a0 <__fxstatat@plt+0x5300>
  40642c:	ldr	x22, [x19, #32]
  406430:	cbnz	x25, 40643c <__fxstatat@plt+0x329c>
  406434:	ldp	x1, x0, [x29, #-144]
  406438:	bl	4094bc <__fxstatat@plt+0x631c>
  40643c:	ldr	x20, [x19, #64]
  406440:	cbz	x22, 4064f0 <__fxstatat@plt+0x3350>
  406444:	mov	x0, x22
  406448:	mov	x1, x20
  40644c:	bl	402f60 <rename@plt>
  406450:	cbz	w0, 406498 <__fxstatat@plt+0x32f8>
  406454:	bl	403100 <__errno_location@plt>
  406458:	ldr	w21, [x0]
  40645c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406460:	add	x1, x1, #0xbe4
  406464:	mov	w2, #0x5                   	// #5
  406468:	mov	x0, xzr
  40646c:	bl	403050 <dcgettext@plt>
  406470:	mov	x22, x0
  406474:	mov	w0, #0x4                   	// #4
  406478:	mov	x1, x20
  40647c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  406480:	mov	x3, x0
  406484:	mov	w0, wzr
  406488:	mov	w1, w21
  40648c:	mov	x2, x22
  406490:	bl	4029e0 <error@plt>
  406494:	b	4064f0 <__fxstatat@plt+0x3350>
  406498:	ldrb	w8, [x21, #46]
  40649c:	cbz	w8, 4064f0 <__fxstatat@plt+0x3350>
  4064a0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4064a4:	add	x1, x1, #0xbf8
  4064a8:	mov	w2, #0x5                   	// #5
  4064ac:	mov	x0, xzr
  4064b0:	bl	403050 <dcgettext@plt>
  4064b4:	mov	x21, x0
  4064b8:	mov	w1, #0x4                   	// #4
  4064bc:	mov	w0, wzr
  4064c0:	mov	x2, x22
  4064c4:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4064c8:	mov	x22, x0
  4064cc:	mov	w0, #0x1                   	// #1
  4064d0:	mov	w1, #0x4                   	// #4
  4064d4:	mov	x2, x20
  4064d8:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4064dc:	mov	x3, x0
  4064e0:	mov	w0, #0x1                   	// #1
  4064e4:	mov	x1, x21
  4064e8:	mov	x2, x22
  4064ec:	bl	402c50 <__printf_chk@plt>
  4064f0:	mov	w27, wzr
  4064f4:	and	w0, w27, #0x1
  4064f8:	mov	sp, x29
  4064fc:	ldp	x20, x19, [sp, #80]
  406500:	ldp	x22, x21, [sp, #64]
  406504:	ldp	x24, x23, [sp, #48]
  406508:	ldp	x26, x25, [sp, #32]
  40650c:	ldp	x28, x27, [sp, #16]
  406510:	ldp	x29, x30, [sp], #96
  406514:	ret
  406518:	mov	w27, w9
  40651c:	b	4064f4 <__fxstatat@plt+0x3354>
  406520:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406524:	add	x1, x1, #0x832
  406528:	mov	w2, #0x5                   	// #5
  40652c:	mov	x0, xzr
  406530:	bl	403050 <dcgettext@plt>
  406534:	ldr	x2, [x19, #72]
  406538:	mov	x27, x0
  40653c:	mov	w1, #0x3                   	// #3
  406540:	mov	w0, wzr
  406544:	bl	40d4a8 <__fxstatat@plt+0xa308>
  406548:	ldr	x2, [x19, #64]
  40654c:	mov	x28, x0
  406550:	mov	w1, #0x3                   	// #3
  406554:	mov	w0, wzr
  406558:	bl	40d4a8 <__fxstatat@plt+0xa308>
  40655c:	mov	x4, x0
  406560:	mov	w0, wzr
  406564:	mov	w1, wzr
  406568:	mov	x2, x27
  40656c:	mov	x3, x28
  406570:	bl	4029e0 <error@plt>
  406574:	b	4063d4 <__fxstatat@plt+0x3234>
  406578:	mov	w23, #0x1                   	// #1
  40657c:	ldr	x8, [x19, #40]
  406580:	ldrb	w8, [x8]
  406584:	cbnz	w8, 4065a0 <__fxstatat@plt+0x3400>
  406588:	ldp	x2, x1, [x19, #336]
  40658c:	mov	x0, x20
  406590:	bl	40955c <__fxstatat@plt+0x63bc>
  406594:	ldr	x9, [x19, #40]
  406598:	mov	w8, #0x1                   	// #1
  40659c:	strb	w8, [x9]
  4065a0:	ldrb	w8, [x21, #46]
  4065a4:	cbz	w8, 406604 <__fxstatat@plt+0x3464>
  4065a8:	ldrb	w8, [x21, #24]
  4065ac:	cbz	w8, 4065f4 <__fxstatat@plt+0x3454>
  4065b0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4065b4:	add	x1, x1, #0xa87
  4065b8:	mov	w2, #0x5                   	// #5
  4065bc:	mov	x0, xzr
  4065c0:	bl	403050 <dcgettext@plt>
  4065c4:	mov	w22, w27
  4065c8:	mov	x27, x0
  4065cc:	mov	w0, #0x4                   	// #4
  4065d0:	mov	x1, x20
  4065d4:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4065d8:	mov	x1, x27
  4065dc:	mov	w27, w22
  4065e0:	ldr	x22, [x19, #72]
  4065e4:	mov	x2, x0
  4065e8:	mov	w0, #0x1                   	// #1
  4065ec:	bl	402c50 <__printf_chk@plt>
  4065f0:	b	406604 <__fxstatat@plt+0x3464>
  4065f4:	mov	x0, x22
  4065f8:	mov	x1, x20
  4065fc:	mov	x2, xzr
  406600:	bl	40758c <__fxstatat@plt+0x43ec>
  406604:	ldr	x8, [x19, #48]
  406608:	cbz	x8, 406628 <__fxstatat@plt+0x3488>
  40660c:	ldrb	w8, [x21, #28]
  406610:	cbz	w8, 406628 <__fxstatat@plt+0x3488>
  406614:	ldr	x8, [x19, #48]
  406618:	ldur	x9, [x29, #-144]
  40661c:	ldr	x8, [x8]
  406620:	cmp	x8, x9
  406624:	b.ne	40665c <__fxstatat@plt+0x34bc>  // b.any
  406628:	ldr	x4, [x19, #24]
  40662c:	ldr	x6, [x19, #40]
  406630:	cmp	w28, #0x0
  406634:	cset	w2, ne  // ne = any
  406638:	sub	x3, x29, #0x90
  40663c:	mov	x0, x22
  406640:	mov	x1, x20
  406644:	mov	x5, x21
  406648:	mov	x7, x26
  40664c:	bl	407670 <__fxstatat@plt+0x44d0>
  406650:	mov	w26, w0
  406654:	mov	w8, #0x1                   	// #1
  406658:	b	406004 <__fxstatat@plt+0x2e64>
  40665c:	mov	w8, #0x1                   	// #1
  406660:	mov	w26, #0x1                   	// #1
  406664:	b	406004 <__fxstatat@plt+0x2e64>
  406668:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40666c:	add	x1, x1, #0x8ca
  406670:	mov	w2, #0x5                   	// #5
  406674:	mov	x0, xzr
  406678:	bl	403050 <dcgettext@plt>
  40667c:	ldr	x1, [x19, #64]
  406680:	mov	x28, x0
  406684:	mov	w0, #0x4                   	// #4
  406688:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40668c:	mov	x3, x0
  406690:	mov	w0, wzr
  406694:	mov	w1, w27
  406698:	mov	x2, x28
  40669c:	bl	4029e0 <error@plt>
  4066a0:	mov	w9, wzr
  4066a4:	mov	w28, #0x1                   	// #1
  4066a8:	mov	x27, xzr
  4066ac:	cbnz	w28, 406408 <__fxstatat@plt+0x3268>
  4066b0:	b	406404 <__fxstatat@plt+0x3264>
  4066b4:	mov	x22, x20
  4066b8:	ldr	w20, [x19, #12]
  4066bc:	ldr	w23, [x19, #56]
  4066c0:	mov	x0, x22
  4066c4:	mov	x2, xzr
  4066c8:	bic	w1, w20, w23
  4066cc:	bl	412224 <__fxstatat@plt+0xf084>
  4066d0:	cbz	w0, 4060a0 <__fxstatat@plt+0x2f00>
  4066d4:	mvn	w8, w23
  4066d8:	and	w8, w20, w8
  4066dc:	and	w1, w8, #0xffffefff
  4066e0:	mov	x0, x22
  4066e4:	bl	402b10 <mkfifo@plt>
  4066e8:	cbz	w0, 4060a0 <__fxstatat@plt+0x2f00>
  4066ec:	bl	403100 <__errno_location@plt>
  4066f0:	ldr	w22, [x0]
  4066f4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4066f8:	add	x1, x1, #0xb01
  4066fc:	mov	w2, #0x5                   	// #5
  406700:	mov	x0, xzr
  406704:	bl	403050 <dcgettext@plt>
  406708:	ldr	x1, [x19, #64]
  40670c:	mov	x23, x0
  406710:	mov	w0, #0x4                   	// #4
  406714:	b	406284 <__fxstatat@plt+0x30e4>
  406718:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40671c:	add	x1, x1, #0xb95
  406720:	mov	w2, #0x5                   	// #5
  406724:	mov	x0, xzr
  406728:	bl	403050 <dcgettext@plt>
  40672c:	mov	x23, x0
  406730:	mov	w0, #0x4                   	// #4
  406734:	mov	x1, x27
  406738:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40673c:	mov	x3, x0
  406740:	mov	w0, wzr
  406744:	mov	w1, wzr
  406748:	mov	x2, x23
  40674c:	bl	4029e0 <error@plt>
  406750:	b	406420 <__fxstatat@plt+0x3280>
  406754:	ldur	x1, [x29, #-96]
  406758:	mov	x0, x27
  40675c:	bl	409db0 <__fxstatat@plt+0x6c10>
  406760:	cbz	x0, 406828 <__fxstatat@plt+0x3688>
  406764:	ldrb	w3, [x21, #22]
  406768:	mov	w1, #0xffffff9c            	// #-100
  40676c:	mov	w4, #0xffffffff            	// #-1
  406770:	mov	x2, x20
  406774:	mov	x26, x0
  406778:	bl	409b54 <__fxstatat@plt+0x69b4>
  40677c:	mov	w20, w0
  406780:	cmp	w0, #0x1
  406784:	b.lt	4067e4 <__fxstatat@plt+0x3644>  // b.tstop
  406788:	cbnz	w28, 4067e4 <__fxstatat@plt+0x3644>
  40678c:	ldrb	w8, [x21, #45]
  406790:	cbz	w8, 4067e4 <__fxstatat@plt+0x3644>
  406794:	ldr	w8, [x19, #352]
  406798:	and	w8, w8, #0xf000
  40679c:	cmp	w8, #0xa, lsl #12
  4067a0:	b.ne	4067e4 <__fxstatat@plt+0x3644>  // b.any
  4067a4:	ldr	x27, [x19, #384]
  4067a8:	mov	x0, x26
  4067ac:	bl	4029b0 <strlen@plt>
  4067b0:	cmp	x27, x0
  4067b4:	b.ne	4067e4 <__fxstatat@plt+0x3644>  // b.any
  4067b8:	ldr	x0, [x19, #64]
  4067bc:	mov	x1, x27
  4067c0:	bl	409db0 <__fxstatat@plt+0x6c10>
  4067c4:	cbz	x0, 4067e4 <__fxstatat@plt+0x3644>
  4067c8:	mov	x1, x26
  4067cc:	mov	x27, x0
  4067d0:	bl	402e50 <strcmp@plt>
  4067d4:	cmp	w0, #0x0
  4067d8:	mov	x0, x27
  4067dc:	csel	w20, wzr, w20, eq  // eq = none
  4067e0:	bl	402ed0 <free@plt>
  4067e4:	mov	x0, x26
  4067e8:	bl	402ed0 <free@plt>
  4067ec:	cmp	w20, #0x1
  4067f0:	b.lt	40686c <__fxstatat@plt+0x36cc>  // b.tstop
  4067f4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4067f8:	add	x1, x1, #0xb52
  4067fc:	mov	w2, #0x5                   	// #5
  406800:	mov	x0, xzr
  406804:	bl	403050 <dcgettext@plt>
  406808:	ldr	x1, [x19, #64]
  40680c:	mov	x22, x0
  406810:	mov	w0, #0x4                   	// #4
  406814:	bl	40d3a8 <__fxstatat@plt+0xa208>
  406818:	mov	x3, x0
  40681c:	mov	w0, wzr
  406820:	mov	w1, w20
  406824:	b	406390 <__fxstatat@plt+0x31f0>
  406828:	bl	403100 <__errno_location@plt>
  40682c:	ldr	w23, [x0]
  406830:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406834:	add	x1, x1, #0xb35
  406838:	mov	w2, #0x5                   	// #5
  40683c:	mov	x0, xzr
  406840:	bl	403050 <dcgettext@plt>
  406844:	mov	x24, x0
  406848:	mov	w0, #0x4                   	// #4
  40684c:	mov	x1, x27
  406850:	bl	40d3a8 <__fxstatat@plt+0xa208>
  406854:	mov	x3, x0
  406858:	mov	w0, wzr
  40685c:	mov	w1, w23
  406860:	mov	x2, x24
  406864:	bl	4029e0 <error@plt>
  406868:	b	406420 <__fxstatat@plt+0x3280>
  40686c:	ldrb	w8, [x21, #37]
  406870:	cbz	w8, 406878 <__fxstatat@plt+0x36d8>
  406874:	bl	4084a0 <__fxstatat@plt+0x5300>
  406878:	ldrb	w8, [x21, #29]
  40687c:	cbz	w8, 4068d4 <__fxstatat@plt+0x3734>
  406880:	ldp	w1, w2, [x29, #-120]
  406884:	ldr	x0, [x19, #64]
  406888:	bl	402e90 <lchown@plt>
  40688c:	cbz	w0, 4068d4 <__fxstatat@plt+0x3734>
  406890:	mov	x0, x21
  406894:	bl	406cd0 <__fxstatat@plt+0x3b30>
  406898:	tbnz	w0, #0, 4068d4 <__fxstatat@plt+0x3734>
  40689c:	bl	403100 <__errno_location@plt>
  4068a0:	ldr	w26, [x0]
  4068a4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4068a8:	add	x1, x1, #0xb71
  4068ac:	mov	w2, #0x5                   	// #5
  4068b0:	mov	x0, xzr
  4068b4:	bl	403050 <dcgettext@plt>
  4068b8:	ldr	x3, [x19, #64]
  4068bc:	mov	x2, x0
  4068c0:	mov	w0, wzr
  4068c4:	mov	w1, w26
  4068c8:	bl	4029e0 <error@plt>
  4068cc:	ldrb	w8, [x21, #36]
  4068d0:	cbnz	w8, 406420 <__fxstatat@plt+0x3280>
  4068d4:	mov	w27, wzr
  4068d8:	mov	w22, wzr
  4068dc:	mov	w28, #0x1                   	// #1
  4068e0:	ldr	w9, [x19, #8]
  4068e4:	mov	w26, #0x1                   	// #1
  4068e8:	ldurb	w23, [x29, #-12]
  4068ec:	cbz	w23, 406980 <__fxstatat@plt+0x37e0>
  4068f0:	ldr	x20, [x19, #64]
  4068f4:	tbz	w24, #0, 406920 <__fxstatat@plt+0x3780>
  4068f8:	ldr	x8, [x21, #64]
  4068fc:	cbz	x8, 406920 <__fxstatat@plt+0x3780>
  406900:	add	x1, x19, #0xd0
  406904:	mov	x0, x20
  406908:	bl	414360 <__fxstatat@plt+0x111c0>
  40690c:	cbnz	w0, 406920 <__fxstatat@plt+0x3780>
  406910:	ldr	x0, [x21, #64]
  406914:	add	x2, x19, #0xd0
  406918:	mov	x1, x20
  40691c:	bl	40ab34 <__fxstatat@plt+0x7994>
  406920:	ldr	w9, [x19, #8]
  406924:	ldrb	w8, [x21, #23]
  406928:	cmp	w9, #0x4, lsl #12
  40692c:	cset	w9, ne  // ne = any
  406930:	cmp	w8, #0x0
  406934:	cset	w8, ne  // ne = any
  406938:	and	w8, w9, w8
  40693c:	orr	w8, w27, w8
  406940:	tbz	w8, #0, 40694c <__fxstatat@plt+0x37ac>
  406944:	mov	w27, w26
  406948:	b	4064f4 <__fxstatat@plt+0x3354>
  40694c:	ldrb	w8, [x21, #31]
  406950:	cbz	w8, 406a28 <__fxstatat@plt+0x3888>
  406954:	sub	x0, x29, #0x90
  406958:	bl	40e4e0 <__fxstatat@plt+0xb340>
  40695c:	stp	x0, x1, [x19, #208]
  406960:	sub	x0, x29, #0x90
  406964:	bl	40e4f8 <__fxstatat@plt+0xb358>
  406968:	stp	x0, x1, [x19, #224]
  40696c:	add	x1, x19, #0xd0
  406970:	mov	x0, x20
  406974:	cbz	w28, 4069c0 <__fxstatat@plt+0x3820>
  406978:	bl	4084f0 <__fxstatat@plt+0x5350>
  40697c:	b	4069c4 <__fxstatat@plt+0x3824>
  406980:	cmp	w9, #0x4, lsl #12
  406984:	b.eq	4068f0 <__fxstatat@plt+0x3750>  // b.none
  406988:	ldrb	w8, [x21, #20]
  40698c:	cbnz	w8, 4068f0 <__fxstatat@plt+0x3750>
  406990:	ldrb	w8, [x21, #33]
  406994:	cbnz	w8, 4069a0 <__fxstatat@plt+0x3800>
  406998:	ldrb	w8, [x21, #37]
  40699c:	cbz	w8, 4068f0 <__fxstatat@plt+0x3750>
  4069a0:	ldrb	w1, [x21, #37]
  4069a4:	ldr	x0, [x19, #64]
  4069a8:	mov	w2, wzr
  4069ac:	mov	x3, x21
  4069b0:	bl	404f00 <__fxstatat@plt+0x1d60>
  4069b4:	ldrb	w8, [x21, #38]
  4069b8:	cbnz	w8, 406420 <__fxstatat@plt+0x3280>
  4069bc:	b	4068f0 <__fxstatat@plt+0x3750>
  4069c0:	bl	40f38c <__fxstatat@plt+0xc1ec>
  4069c4:	cbz	w0, 406a18 <__fxstatat@plt+0x3878>
  4069c8:	bl	403100 <__errno_location@plt>
  4069cc:	ldr	w24, [x0]
  4069d0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4069d4:	add	x1, x1, #0xbae
  4069d8:	mov	w2, #0x5                   	// #5
  4069dc:	mov	x0, xzr
  4069e0:	bl	403050 <dcgettext@plt>
  4069e4:	mov	x25, x0
  4069e8:	mov	w0, #0x4                   	// #4
  4069ec:	mov	x1, x20
  4069f0:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4069f4:	mov	x3, x0
  4069f8:	mov	w0, wzr
  4069fc:	mov	w1, w24
  406a00:	mov	x2, x25
  406a04:	bl	4029e0 <error@plt>
  406a08:	ldrb	w9, [x21, #36]
  406a0c:	mov	w8, wzr
  406a10:	mov	w27, wzr
  406a14:	cbnz	w9, 406a20 <__fxstatat@plt+0x3880>
  406a18:	ldr	w27, [x19, #16]
  406a1c:	mov	w8, #0x1                   	// #1
  406a20:	str	w27, [x19, #16]
  406a24:	cbz	w8, 4064f4 <__fxstatat@plt+0x3354>
  406a28:	mov	w24, w22
  406a2c:	tbz	w28, #0, 406a38 <__fxstatat@plt+0x3898>
  406a30:	ldp	x20, x22, [x19, #64]
  406a34:	b	406aac <__fxstatat@plt+0x390c>
  406a38:	ldrb	w8, [x21, #29]
  406a3c:	ldr	x22, [x19, #72]
  406a40:	cbz	w8, 406aa8 <__fxstatat@plt+0x3908>
  406a44:	ldr	x20, [x19, #64]
  406a48:	cbnz	w23, 406a6c <__fxstatat@plt+0x38cc>
  406a4c:	ldur	w8, [x29, #-120]
  406a50:	ldr	w9, [x19, #360]
  406a54:	cmp	w8, w9
  406a58:	b.ne	406a6c <__fxstatat@plt+0x38cc>  // b.any
  406a5c:	ldur	w8, [x29, #-116]
  406a60:	ldr	w9, [x19, #364]
  406a64:	cmp	w8, w9
  406a68:	b.eq	406aac <__fxstatat@plt+0x390c>  // b.none
  406a6c:	cmp	w23, #0x0
  406a70:	cset	w4, ne  // ne = any
  406a74:	sub	x3, x29, #0x90
  406a78:	add	x5, x19, #0x150
  406a7c:	mov	w2, #0xffffffff            	// #-1
  406a80:	mov	x0, x21
  406a84:	mov	x1, x20
  406a88:	bl	408524 <__fxstatat@plt+0x5384>
  406a8c:	cmn	w0, #0x1
  406a90:	b.eq	4064f0 <__fxstatat@plt+0x3350>  // b.none
  406a94:	cbnz	w0, 406aac <__fxstatat@plt+0x390c>
  406a98:	ldr	w8, [x19, #12]
  406a9c:	and	w8, w8, #0xfffff1ff
  406aa0:	str	w8, [x19, #12]
  406aa4:	b	406aac <__fxstatat@plt+0x390c>
  406aa8:	ldr	x20, [x19, #64]
  406aac:	ldrb	w8, [x21, #39]
  406ab0:	cbz	w8, 406ad0 <__fxstatat@plt+0x3930>
  406ab4:	mov	w1, #0xffffffff            	// #-1
  406ab8:	mov	w3, #0xffffffff            	// #-1
  406abc:	mov	x0, x22
  406ac0:	mov	x2, x20
  406ac4:	mov	x4, x21
  406ac8:	bl	40871c <__fxstatat@plt+0x557c>
  406acc:	tbz	w0, #0, 406ad8 <__fxstatat@plt+0x3938>
  406ad0:	tbnz	w28, #0, 406944 <__fxstatat@plt+0x37a4>
  406ad4:	b	406af8 <__fxstatat@plt+0x3958>
  406ad8:	ldrb	w8, [x21, #40]
  406adc:	cmp	w8, #0x0
  406ae0:	cset	w8, ne  // ne = any
  406ae4:	orr	w9, w28, w8
  406ae8:	cset	w8, eq  // eq = none
  406aec:	tbz	w9, #0, 406af8 <__fxstatat@plt+0x3958>
  406af0:	and	w27, w26, w8
  406af4:	b	4064f4 <__fxstatat@plt+0x3354>
  406af8:	ldrb	w8, [x21, #30]
  406afc:	cbnz	w8, 406b08 <__fxstatat@plt+0x3968>
  406b00:	ldrb	w8, [x21, #24]
  406b04:	cbz	w8, 406b30 <__fxstatat@plt+0x3990>
  406b08:	ldr	w4, [x19, #12]
  406b0c:	mov	w1, #0xffffffff            	// #-1
  406b10:	mov	w3, #0xffffffff            	// #-1
  406b14:	mov	x0, x22
  406b18:	mov	x2, x20
  406b1c:	bl	409c98 <__fxstatat@plt+0x6af8>
  406b20:	cbz	w0, 406944 <__fxstatat@plt+0x37a4>
  406b24:	ldrb	w8, [x21, #36]
  406b28:	cbnz	w8, 4064f0 <__fxstatat@plt+0x3350>
  406b2c:	b	406944 <__fxstatat@plt+0x37a4>
  406b30:	ldrb	w8, [x21, #43]
  406b34:	cbz	w8, 406b50 <__fxstatat@plt+0x39b0>
  406b38:	ldr	w2, [x21, #16]
  406b3c:	mov	w1, #0xffffffff            	// #-1
  406b40:	mov	x0, x20
  406b44:	bl	409d40 <__fxstatat@plt+0x6ba0>
  406b48:	cbnz	w0, 4064f0 <__fxstatat@plt+0x3350>
  406b4c:	b	406944 <__fxstatat@plt+0x37a4>
  406b50:	cbz	w23, 406ba4 <__fxstatat@plt+0x3a04>
  406b54:	ldrb	w8, [x21, #32]
  406b58:	cbz	w8, 406ba4 <__fxstatat@plt+0x3a04>
  406b5c:	ldr	w8, [x19, #12]
  406b60:	mov	w9, #0x1b6                 	// #438
  406b64:	and	w8, w8, #0x7000
  406b68:	orr	w8, w8, #0x8000
  406b6c:	cmp	w8, #0xc, lsl #12
  406b70:	mov	w8, #0x1ff                 	// #511
  406b74:	csel	w21, w8, w9, eq  // eq = none
  406b78:	bl	406d18 <__fxstatat@plt+0x3b78>
  406b7c:	bic	w2, w21, w0
  406b80:	mov	w1, #0xffffffff            	// #-1
  406b84:	mov	x0, x20
  406b88:	bl	409d40 <__fxstatat@plt+0x6ba0>
  406b8c:	cmp	w0, #0x0
  406b90:	cset	w8, eq  // eq = none
  406b94:	cbz	w0, 406944 <__fxstatat@plt+0x37a4>
  406b98:	ldr	w9, [x19, #16]
  406b9c:	and	w27, w9, w8
  406ba0:	b	4064f4 <__fxstatat@plt+0x3354>
  406ba4:	ldr	w20, [x19, #56]
  406ba8:	cbz	w20, 406c04 <__fxstatat@plt+0x3a64>
  406bac:	bl	406d18 <__fxstatat@plt+0x3b78>
  406bb0:	bics	wzr, w20, w0
  406bb4:	cset	w8, eq  // eq = none
  406bb8:	orr	w8, w24, w8
  406bbc:	bic	w22, w20, w0
  406bc0:	tbnz	w8, #0, 406c20 <__fxstatat@plt+0x3a80>
  406bc4:	cbz	w23, 406c0c <__fxstatat@plt+0x3a6c>
  406bc8:	ldr	x0, [x19, #64]
  406bcc:	add	x1, x19, #0x150
  406bd0:	bl	414360 <__fxstatat@plt+0x111c0>
  406bd4:	cbz	w0, 406c0c <__fxstatat@plt+0x3a6c>
  406bd8:	bl	403100 <__errno_location@plt>
  406bdc:	ldr	w21, [x0]
  406be0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406be4:	add	x1, x1, #0x71e
  406be8:	mov	w2, #0x5                   	// #5
  406bec:	mov	x0, xzr
  406bf0:	bl	403050 <dcgettext@plt>
  406bf4:	ldr	x1, [x19, #64]
  406bf8:	mov	x22, x0
  406bfc:	mov	w0, #0x4                   	// #4
  406c00:	b	40647c <__fxstatat@plt+0x32dc>
  406c04:	mov	w22, wzr
  406c08:	b	406c20 <__fxstatat@plt+0x3a80>
  406c0c:	ldr	w8, [x19, #352]
  406c10:	bics	wzr, w22, w8
  406c14:	str	w8, [x19, #4]
  406c18:	cset	w8, ne  // ne = any
  406c1c:	orr	w24, w24, w8
  406c20:	cbz	w24, 406944 <__fxstatat@plt+0x37a4>
  406c24:	ldr	w8, [x19, #4]
  406c28:	ldr	x0, [x19, #64]
  406c2c:	orr	w1, w8, w22
  406c30:	bl	402bd0 <chmod@plt>
  406c34:	cbz	w0, 406944 <__fxstatat@plt+0x37a4>
  406c38:	bl	403100 <__errno_location@plt>
  406c3c:	ldr	w22, [x0]
  406c40:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  406c44:	add	x1, x1, #0xbc6
  406c48:	mov	w2, #0x5                   	// #5
  406c4c:	mov	x0, xzr
  406c50:	bl	403050 <dcgettext@plt>
  406c54:	ldr	x1, [x19, #64]
  406c58:	mov	x23, x0
  406c5c:	mov	w0, #0x4                   	// #4
  406c60:	bl	40d3a8 <__fxstatat@plt+0xa208>
  406c64:	mov	x3, x0
  406c68:	mov	w0, wzr
  406c6c:	mov	w1, w22
  406c70:	mov	x2, x23
  406c74:	bl	4029e0 <error@plt>
  406c78:	ldrb	w8, [x21, #36]
  406c7c:	mov	w27, wzr
  406c80:	cbnz	w8, 4064f4 <__fxstatat@plt+0x3354>
  406c84:	b	406944 <__fxstatat@plt+0x37a4>
  406c88:	stp	x29, x30, [sp, #-32]!
  406c8c:	movi	v0.2d, #0x0
  406c90:	str	x19, [sp, #16]
  406c94:	mov	x29, sp
  406c98:	mov	x19, x0
  406c9c:	stp	q0, q0, [x0, #48]
  406ca0:	stp	q0, q0, [x0, #16]
  406ca4:	str	q0, [x0]
  406ca8:	bl	402a20 <geteuid@plt>
  406cac:	cmp	w0, #0x0
  406cb0:	mov	w8, #0xffffffff            	// #-1
  406cb4:	cset	w9, eq  // eq = none
  406cb8:	strb	w9, [x19, #27]
  406cbc:	strb	w9, [x19, #26]
  406cc0:	str	w8, [x19, #52]
  406cc4:	ldr	x19, [sp, #16]
  406cc8:	ldp	x29, x30, [sp], #32
  406ccc:	ret
  406cd0:	stp	x29, x30, [sp, #-32]!
  406cd4:	str	x19, [sp, #16]
  406cd8:	mov	x29, sp
  406cdc:	mov	x19, x0
  406ce0:	bl	403100 <__errno_location@plt>
  406ce4:	ldr	w8, [x0]
  406ce8:	cmp	w8, #0x16
  406cec:	b.eq	406cf8 <__fxstatat@plt+0x3b58>  // b.none
  406cf0:	cmp	w8, #0x1
  406cf4:	b.ne	406d08 <__fxstatat@plt+0x3b68>  // b.any
  406cf8:	ldrb	w8, [x19, #26]
  406cfc:	cmp	w8, #0x0
  406d00:	cset	w0, eq  // eq = none
  406d04:	b	406d0c <__fxstatat@plt+0x3b6c>
  406d08:	mov	w0, wzr
  406d0c:	ldr	x19, [sp, #16]
  406d10:	ldp	x29, x30, [sp], #32
  406d14:	ret
  406d18:	stp	x29, x30, [sp, #-32]!
  406d1c:	str	x19, [sp, #16]
  406d20:	adrp	x19, 427000 <__fxstatat@plt+0x23e60>
  406d24:	ldr	w8, [x19, #1072]
  406d28:	mov	x29, sp
  406d2c:	cmn	w8, #0x1
  406d30:	b.ne	406d44 <__fxstatat@plt+0x3ba4>  // b.any
  406d34:	mov	w0, wzr
  406d38:	bl	4030c0 <umask@plt>
  406d3c:	str	w0, [x19, #1072]
  406d40:	bl	4030c0 <umask@plt>
  406d44:	ldr	w0, [x19, #1072]
  406d48:	ldr	x19, [sp, #16]
  406d4c:	ldp	x29, x30, [sp], #32
  406d50:	ret
  406d54:	ldr	w8, [x0, #4]
  406d58:	cmp	w8, #0x4
  406d5c:	b.ne	406d68 <__fxstatat@plt+0x3bc8>  // b.any
  406d60:	mov	w0, #0x1                   	// #1
  406d64:	ret
  406d68:	cmp	w8, #0x3
  406d6c:	cset	w8, eq  // eq = none
  406d70:	and	w0, w8, w1
  406d74:	ret
  406d78:	sub	sp, sp, #0x160
  406d7c:	stp	x29, x30, [sp, #256]
  406d80:	stp	x26, x25, [sp, #288]
  406d84:	stp	x24, x23, [sp, #304]
  406d88:	stp	x22, x21, [sp, #320]
  406d8c:	stp	x20, x19, [sp, #336]
  406d90:	ldr	x8, [x1, #8]
  406d94:	ldr	x9, [x3, #8]
  406d98:	mov	x19, x5
  406d9c:	mov	x20, x4
  406da0:	mov	x22, x3
  406da4:	mov	x21, x2
  406da8:	mov	x24, x1
  406dac:	cmp	x8, x9
  406db0:	mov	x23, x0
  406db4:	str	x28, [sp, #272]
  406db8:	add	x29, sp, #0x100
  406dbc:	b.ne	406ddc <__fxstatat@plt+0x3c3c>  // b.any
  406dc0:	ldr	x8, [x24]
  406dc4:	ldr	x9, [x22]
  406dc8:	cmp	x8, x9
  406dcc:	cset	w26, eq  // eq = none
  406dd0:	strb	wzr, [x19]
  406dd4:	cbnz	w26, 406de8 <__fxstatat@plt+0x3c48>
  406dd8:	b	406dfc <__fxstatat@plt+0x3c5c>
  406ddc:	mov	w26, wzr
  406de0:	strb	wzr, [x19]
  406de4:	cbz	w26, 406dfc <__fxstatat@plt+0x3c5c>
  406de8:	ldrb	w8, [x20, #23]
  406dec:	cbz	w8, 406dfc <__fxstatat@plt+0x3c5c>
  406df0:	mov	w26, #0x1                   	// #1
  406df4:	strb	w26, [x19]
  406df8:	b	407108 <__fxstatat@plt+0x3f68>
  406dfc:	ldr	w8, [x20, #4]
  406e00:	cmp	w8, #0x2
  406e04:	b.ne	406e40 <__fxstatat@plt+0x3ca0>  // b.any
  406e08:	ldr	w8, [x24, #16]
  406e0c:	and	w8, w8, #0xf000
  406e10:	cmp	w8, #0xa, lsl #12
  406e14:	b.ne	406f68 <__fxstatat@plt+0x3dc8>  // b.any
  406e18:	ldr	w8, [x22, #16]
  406e1c:	and	w8, w8, #0xf000
  406e20:	cmp	w8, #0xa, lsl #12
  406e24:	b.ne	406f68 <__fxstatat@plt+0x3dc8>  // b.any
  406e28:	mov	x0, x23
  406e2c:	mov	x1, x21
  406e30:	bl	40de04 <__fxstatat@plt+0xac64>
  406e34:	tbz	w0, #0, 406fc4 <__fxstatat@plt+0x3e24>
  406e38:	eor	w26, w0, #0x1
  406e3c:	b	407108 <__fxstatat@plt+0x3f68>
  406e40:	cbz	w26, 407104 <__fxstatat@plt+0x3f64>
  406e44:	add	x1, sp, #0x80
  406e48:	mov	x0, x21
  406e4c:	bl	414360 <__fxstatat@plt+0x111c0>
  406e50:	cbnz	w0, 407104 <__fxstatat@plt+0x3f64>
  406e54:	mov	x1, sp
  406e58:	mov	x0, x23
  406e5c:	bl	414360 <__fxstatat@plt+0x111c0>
  406e60:	cbnz	w0, 407104 <__fxstatat@plt+0x3f64>
  406e64:	ldp	x12, x8, [sp, #128]
  406e68:	ldp	x11, x9, [sp]
  406e6c:	ldr	w10, [sp, #16]
  406e70:	cmp	x9, x8
  406e74:	cset	w9, eq  // eq = none
  406e78:	cmp	x11, x12
  406e7c:	and	w8, w10, #0xf000
  406e80:	cset	w10, eq  // eq = none
  406e84:	cmp	w8, #0xa, lsl #12
  406e88:	and	w26, w9, w10
  406e8c:	b.ne	406ea8 <__fxstatat@plt+0x3d08>  // b.any
  406e90:	ldr	w8, [sp, #144]
  406e94:	and	w8, w8, #0xf000
  406e98:	cmp	w8, #0xa, lsl #12
  406e9c:	b.ne	406ea8 <__fxstatat@plt+0x3d08>  // b.any
  406ea0:	ldrb	w8, [x20, #21]
  406ea4:	cbnz	w8, 407104 <__fxstatat@plt+0x3f64>
  406ea8:	mov	x25, sp
  406eac:	add	x22, sp, #0x80
  406eb0:	ldr	w8, [x20]
  406eb4:	cbnz	w8, 406f74 <__fxstatat@plt+0x3dd4>
  406eb8:	ldrb	w8, [x20, #24]
  406ebc:	cbnz	w8, 406ec8 <__fxstatat@plt+0x3d28>
  406ec0:	ldrb	w8, [x20, #21]
  406ec4:	cbz	w8, 406ef8 <__fxstatat@plt+0x3d58>
  406ec8:	ldr	w8, [x22, #16]
  406ecc:	and	w8, w8, #0xf000
  406ed0:	cmp	w8, #0xa, lsl #12
  406ed4:	b.eq	407104 <__fxstatat@plt+0x3f64>  // b.none
  406ed8:	cbz	w26, 406ef8 <__fxstatat@plt+0x3d58>
  406edc:	ldr	w8, [x22, #20]
  406ee0:	cmp	w8, #0x2
  406ee4:	b.cc	406ef8 <__fxstatat@plt+0x3d58>  // b.lo, b.ul, b.last
  406ee8:	mov	x0, x23
  406eec:	mov	x1, x21
  406ef0:	bl	40de04 <__fxstatat@plt+0xac64>
  406ef4:	tbz	w0, #0, 406fd8 <__fxstatat@plt+0x3e38>
  406ef8:	ldr	w8, [x25, #16]
  406efc:	and	w8, w8, #0xf000
  406f00:	cmp	w8, #0xa, lsl #12
  406f04:	b.eq	406f18 <__fxstatat@plt+0x3d78>  // b.none
  406f08:	ldr	w8, [x22, #16]
  406f0c:	and	w8, w8, #0xf000
  406f10:	cmp	w8, #0xa, lsl #12
  406f14:	b.ne	406fe8 <__fxstatat@plt+0x3e48>  // b.any
  406f18:	ldrb	w8, [x20, #24]
  406f1c:	cbz	w8, 40701c <__fxstatat@plt+0x3e7c>
  406f20:	ldr	w8, [x24, #16]
  406f24:	and	w8, w8, #0xf000
  406f28:	cmp	w8, #0xa, lsl #12
  406f2c:	b.ne	40701c <__fxstatat@plt+0x3e7c>  // b.any
  406f30:	ldr	w8, [x22, #20]
  406f34:	cmp	w8, #0x2
  406f38:	b.cc	40701c <__fxstatat@plt+0x3e7c>  // b.lo, b.ul, b.last
  406f3c:	mov	x0, x23
  406f40:	bl	402e00 <canonicalize_file_name@plt>
  406f44:	cbz	x0, 407014 <__fxstatat@plt+0x3e74>
  406f48:	mov	x1, x21
  406f4c:	mov	x24, x0
  406f50:	bl	40de04 <__fxstatat@plt+0xac64>
  406f54:	eor	w26, w0, #0x1
  406f58:	mov	x0, x24
  406f5c:	bl	402ed0 <free@plt>
  406f60:	mov	w8, wzr
  406f64:	b	407018 <__fxstatat@plt+0x3e78>
  406f68:	mov	x25, x24
  406f6c:	ldr	w8, [x20]
  406f70:	cbz	w8, 406eb8 <__fxstatat@plt+0x3d18>
  406f74:	tbz	w26, #0, 406f8c <__fxstatat@plt+0x3dec>
  406f78:	mov	x0, x23
  406f7c:	mov	x1, x21
  406f80:	bl	40de04 <__fxstatat@plt+0xac64>
  406f84:	eor	w26, w0, #0x1
  406f88:	b	407108 <__fxstatat@plt+0x3f68>
  406f8c:	ldrb	w8, [x20, #24]
  406f90:	cbnz	w8, 407104 <__fxstatat@plt+0x3f64>
  406f94:	ldr	w8, [x20, #4]
  406f98:	cmp	w8, #0x2
  406f9c:	b.eq	407104 <__fxstatat@plt+0x3f64>  // b.none
  406fa0:	ldr	w8, [x25, #16]
  406fa4:	and	w8, w8, #0xf000
  406fa8:	cmp	w8, #0xa, lsl #12
  406fac:	b.ne	407104 <__fxstatat@plt+0x3f64>  // b.any
  406fb0:	ldr	w8, [x22, #16]
  406fb4:	and	w8, w8, #0xf000
  406fb8:	cmp	w8, #0xa, lsl #12
  406fbc:	b.eq	407104 <__fxstatat@plt+0x3f64>  // b.none
  406fc0:	b	40712c <__fxstatat@plt+0x3f8c>
  406fc4:	ldr	w8, [x20]
  406fc8:	cbnz	w8, 407104 <__fxstatat@plt+0x3f64>
  406fcc:	cbz	w26, 406e38 <__fxstatat@plt+0x3c98>
  406fd0:	mov	w8, #0x1                   	// #1
  406fd4:	strb	w8, [x19]
  406fd8:	ldrb	w8, [x20, #24]
  406fdc:	cmp	w8, #0x0
  406fe0:	cset	w26, eq  // eq = none
  406fe4:	b	407108 <__fxstatat@plt+0x3f68>
  406fe8:	ldr	x8, [x25, #8]
  406fec:	ldr	x9, [x22, #8]
  406ff0:	cmp	x8, x9
  406ff4:	b.ne	407104 <__fxstatat@plt+0x3f64>  // b.any
  406ff8:	ldr	x8, [x25]
  406ffc:	ldr	x9, [x22]
  407000:	cmp	x8, x9
  407004:	b.ne	407104 <__fxstatat@plt+0x3f64>  // b.any
  407008:	ldrb	w8, [x20, #23]
  40700c:	cbnz	w8, 406df0 <__fxstatat@plt+0x3c50>
  407010:	b	406f18 <__fxstatat@plt+0x3d78>
  407014:	mov	w8, #0x1                   	// #1
  407018:	cbz	w8, 407108 <__fxstatat@plt+0x3f68>
  40701c:	ldrb	w8, [x20, #44]
  407020:	cbz	w8, 407034 <__fxstatat@plt+0x3e94>
  407024:	ldr	w8, [x22, #16]
  407028:	and	w8, w8, #0xf000
  40702c:	cmp	w8, #0xa, lsl #12
  407030:	b.eq	407104 <__fxstatat@plt+0x3f64>  // b.none
  407034:	ldr	w8, [x20, #4]
  407038:	cmp	w8, #0x2
  40703c:	b.ne	40712c <__fxstatat@plt+0x3f8c>  // b.any
  407040:	ldr	w8, [x25, #16]
  407044:	and	w8, w8, #0xf000
  407048:	cmp	w8, #0xa, lsl #12
  40704c:	b.ne	407064 <__fxstatat@plt+0x3ec4>  // b.any
  407050:	mov	x1, sp
  407054:	mov	x0, x23
  407058:	bl	414340 <__fxstatat@plt+0x111a0>
  40705c:	cbnz	w0, 407104 <__fxstatat@plt+0x3f64>
  407060:	b	407084 <__fxstatat@plt+0x3ee4>
  407064:	ldp	q1, q0, [x25, #32]
  407068:	ldp	q3, q2, [x25]
  40706c:	stp	q1, q0, [sp, #32]
  407070:	stp	q3, q2, [sp]
  407074:	ldp	q1, q0, [x25, #96]
  407078:	ldp	q3, q2, [x25, #64]
  40707c:	stp	q1, q0, [sp, #96]
  407080:	stp	q3, q2, [sp, #64]
  407084:	ldr	w8, [x22, #16]
  407088:	and	w8, w8, #0xf000
  40708c:	cmp	w8, #0xa, lsl #12
  407090:	b.ne	4070a8 <__fxstatat@plt+0x3f08>  // b.any
  407094:	add	x1, sp, #0x80
  407098:	mov	x0, x21
  40709c:	bl	414340 <__fxstatat@plt+0x111a0>
  4070a0:	cbnz	w0, 407104 <__fxstatat@plt+0x3f64>
  4070a4:	b	4070c8 <__fxstatat@plt+0x3f28>
  4070a8:	ldp	q1, q0, [x22, #32]
  4070ac:	ldp	q3, q2, [x22]
  4070b0:	stp	q1, q0, [sp, #160]
  4070b4:	stp	q3, q2, [sp, #128]
  4070b8:	ldp	q1, q0, [x22, #96]
  4070bc:	ldp	q3, q2, [x22, #64]
  4070c0:	stp	q1, q0, [sp, #224]
  4070c4:	stp	q3, q2, [sp, #192]
  4070c8:	ldr	x8, [sp, #8]
  4070cc:	ldr	x9, [sp, #136]
  4070d0:	cmp	x8, x9
  4070d4:	b.ne	407104 <__fxstatat@plt+0x3f64>  // b.any
  4070d8:	ldr	x8, [sp]
  4070dc:	ldr	x9, [sp, #128]
  4070e0:	cmp	x8, x9
  4070e4:	b.ne	407104 <__fxstatat@plt+0x3f64>  // b.any
  4070e8:	ldrb	w8, [x20, #23]
  4070ec:	cbz	w8, 40712c <__fxstatat@plt+0x3f8c>
  4070f0:	ldr	w8, [x22, #16]
  4070f4:	and	w8, w8, #0xf000
  4070f8:	cmp	w8, #0xa, lsl #12
  4070fc:	cset	w8, ne  // ne = any
  407100:	strb	w8, [x19]
  407104:	mov	w26, #0x1                   	// #1
  407108:	and	w0, w26, #0x1
  40710c:	ldp	x20, x19, [sp, #336]
  407110:	ldp	x22, x21, [sp, #320]
  407114:	ldp	x24, x23, [sp, #304]
  407118:	ldp	x26, x25, [sp, #288]
  40711c:	ldr	x28, [sp, #272]
  407120:	ldp	x29, x30, [sp, #256]
  407124:	add	sp, sp, #0x160
  407128:	ret
  40712c:	mov	w26, wzr
  407130:	b	407108 <__fxstatat@plt+0x3f68>
  407134:	stp	x29, x30, [sp, #-48]!
  407138:	stp	x20, x19, [sp, #32]
  40713c:	mov	x19, x1
  407140:	mov	x20, x0
  407144:	tst	w4, #0x1
  407148:	mov	w8, #0x400                 	// #1024
  40714c:	stp	x22, x21, [sp, #16]
  407150:	mov	w22, w3
  407154:	csel	w4, w8, wzr, ne  // ne = any
  407158:	and	w5, w2, #0x1
  40715c:	mov	w0, #0xffffff9c            	// #-100
  407160:	mov	w2, #0xffffff9c            	// #-100
  407164:	mov	w6, #0xffffffff            	// #-1
  407168:	mov	x1, x20
  40716c:	mov	x3, x19
  407170:	mov	x29, sp
  407174:	bl	409978 <__fxstatat@plt+0x67d8>
  407178:	mov	w21, w0
  40717c:	cmp	w0, #0x1
  407180:	b.lt	4071e0 <__fxstatat@plt+0x4040>  // b.tstop
  407184:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407188:	add	x1, x1, #0xc0d
  40718c:	mov	w2, #0x5                   	// #5
  407190:	mov	x0, xzr
  407194:	bl	403050 <dcgettext@plt>
  407198:	mov	x22, x0
  40719c:	mov	w1, #0x4                   	// #4
  4071a0:	mov	w0, wzr
  4071a4:	mov	x2, x19
  4071a8:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4071ac:	mov	x19, x0
  4071b0:	mov	w0, #0x1                   	// #1
  4071b4:	mov	w1, #0x4                   	// #4
  4071b8:	mov	x2, x20
  4071bc:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4071c0:	mov	x4, x0
  4071c4:	mov	w0, wzr
  4071c8:	mov	w1, w21
  4071cc:	mov	x2, x22
  4071d0:	mov	x3, x19
  4071d4:	bl	4029e0 <error@plt>
  4071d8:	mov	w20, wzr
  4071dc:	b	407224 <__fxstatat@plt+0x4084>
  4071e0:	mov	w20, #0x1                   	// #1
  4071e4:	cbz	w21, 407224 <__fxstatat@plt+0x4084>
  4071e8:	tbz	w22, #0, 407224 <__fxstatat@plt+0x4084>
  4071ec:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4071f0:	add	x1, x1, #0x63b
  4071f4:	mov	w2, #0x5                   	// #5
  4071f8:	mov	x0, xzr
  4071fc:	bl	403050 <dcgettext@plt>
  407200:	mov	x21, x0
  407204:	mov	w0, #0x4                   	// #4
  407208:	mov	x1, x19
  40720c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407210:	mov	x2, x0
  407214:	mov	w0, #0x1                   	// #1
  407218:	mov	x1, x21
  40721c:	mov	w20, #0x1                   	// #1
  407220:	bl	402c50 <__printf_chk@plt>
  407224:	mov	w0, w20
  407228:	ldp	x20, x19, [sp, #32]
  40722c:	ldp	x22, x21, [sp, #16]
  407230:	ldp	x29, x30, [sp], #48
  407234:	ret
  407238:	stp	x29, x30, [sp, #-48]!
  40723c:	stp	x20, x19, [sp, #32]
  407240:	ldrb	w8, [x0, #24]
  407244:	str	x21, [sp, #16]
  407248:	mov	x29, sp
  40724c:	cbz	w8, 4072c8 <__fxstatat@plt+0x4128>
  407250:	ldr	w8, [x0, #8]
  407254:	mov	x20, x0
  407258:	cmp	w8, #0x2
  40725c:	b.eq	4072b0 <__fxstatat@plt+0x4110>  // b.none
  407260:	mov	x19, x2
  407264:	mov	x21, x1
  407268:	cmp	w8, #0x3
  40726c:	b.eq	407298 <__fxstatat@plt+0x40f8>  // b.none
  407270:	cmp	w8, #0x4
  407274:	b.ne	407290 <__fxstatat@plt+0x40f0>  // b.any
  407278:	ldrb	w8, [x20, #47]
  40727c:	cbz	w8, 4072b4 <__fxstatat@plt+0x4114>
  407280:	ldr	w1, [x19, #16]
  407284:	mov	x0, x21
  407288:	bl	4087f0 <__fxstatat@plt+0x5650>
  40728c:	tbz	w0, #0, 407298 <__fxstatat@plt+0x40f8>
  407290:	mov	w8, wzr
  407294:	b	4072b4 <__fxstatat@plt+0x4114>
  407298:	mov	x0, x20
  40729c:	mov	x1, x21
  4072a0:	mov	x2, x19
  4072a4:	bl	4072e8 <__fxstatat@plt+0x4148>
  4072a8:	eor	w8, w0, #0x1
  4072ac:	b	4072b4 <__fxstatat@plt+0x4114>
  4072b0:	mov	w8, #0x1                   	// #1
  4072b4:	ldp	x20, x19, [sp, #32]
  4072b8:	ldr	x21, [sp, #16]
  4072bc:	and	w0, w8, #0x1
  4072c0:	ldp	x29, x30, [sp], #48
  4072c4:	ret
  4072c8:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  4072cc:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4072d0:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  4072d4:	add	x0, x0, #0xc2e
  4072d8:	add	x1, x1, #0x713
  4072dc:	add	x3, x3, #0xc3b
  4072e0:	mov	w2, #0x6d2                 	// #1746
  4072e4:	bl	4030f0 <__assert_fail@plt>
  4072e8:	sub	sp, sp, #0x50
  4072ec:	stp	x29, x30, [sp, #16]
  4072f0:	stp	x24, x23, [sp, #32]
  4072f4:	stp	x22, x21, [sp, #48]
  4072f8:	stp	x20, x19, [sp, #64]
  4072fc:	mov	x19, x1
  407300:	ldr	w1, [x2, #16]
  407304:	mov	x22, x0
  407308:	mov	x0, x19
  40730c:	add	x29, sp, #0x10
  407310:	mov	x20, x2
  407314:	bl	4087f0 <__fxstatat@plt+0x5650>
  407318:	tbz	w0, #0, 40736c <__fxstatat@plt+0x41cc>
  40731c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  407320:	ldr	x20, [x8, #1200]
  407324:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407328:	add	x1, x1, #0xcea
  40732c:	mov	w2, #0x5                   	// #5
  407330:	mov	x0, xzr
  407334:	bl	403050 <dcgettext@plt>
  407338:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40733c:	ldr	x21, [x8, #2376]
  407340:	mov	x22, x0
  407344:	mov	w0, #0x4                   	// #4
  407348:	mov	x1, x19
  40734c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407350:	mov	x4, x0
  407354:	mov	w1, #0x1                   	// #1
  407358:	mov	x0, x20
  40735c:	mov	x2, x22
  407360:	mov	x3, x21
  407364:	bl	402e40 <__fprintf_chk@plt>
  407368:	b	407408 <__fxstatat@plt+0x4268>
  40736c:	ldr	w0, [x20, #16]
  407370:	add	x1, sp, #0x4
  407374:	add	x24, sp, #0x4
  407378:	bl	40aca0 <__fxstatat@plt+0x7b00>
  40737c:	strb	wzr, [sp, #14]
  407380:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  407384:	ldrb	w9, [x22, #24]
  407388:	ldr	x21, [x8, #1200]
  40738c:	cbz	w9, 40739c <__fxstatat@plt+0x41fc>
  407390:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407394:	add	x1, x1, #0xc8c
  407398:	b	4073c0 <__fxstatat@plt+0x4220>
  40739c:	ldrb	w8, [x22, #21]
  4073a0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4073a4:	add	x1, x1, #0xc8c
  4073a8:	cbnz	w8, 4073c0 <__fxstatat@plt+0x4220>
  4073ac:	ldrb	w8, [x22, #22]
  4073b0:	adrp	x9, 415000 <__fxstatat@plt+0x11e60>
  4073b4:	add	x9, x9, #0xcb9
  4073b8:	cmp	w8, #0x0
  4073bc:	csel	x1, x9, x1, eq  // eq = none
  4073c0:	mov	w2, #0x5                   	// #5
  4073c4:	mov	x0, xzr
  4073c8:	bl	403050 <dcgettext@plt>
  4073cc:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4073d0:	ldr	x22, [x8, #2376]
  4073d4:	mov	x23, x0
  4073d8:	mov	w0, #0x4                   	// #4
  4073dc:	mov	x1, x19
  4073e0:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4073e4:	ldr	w8, [x20, #16]
  4073e8:	mov	x4, x0
  4073ec:	orr	x6, x24, #0x1
  4073f0:	mov	w1, #0x1                   	// #1
  4073f4:	and	x5, x8, #0xfff
  4073f8:	mov	x0, x21
  4073fc:	mov	x2, x23
  407400:	mov	x3, x22
  407404:	bl	402e40 <__fprintf_chk@plt>
  407408:	bl	410008 <__fxstatat@plt+0xce68>
  40740c:	ldp	x20, x19, [sp, #64]
  407410:	ldp	x22, x21, [sp, #48]
  407414:	ldp	x24, x23, [sp, #32]
  407418:	ldp	x29, x30, [sp, #16]
  40741c:	and	w0, w0, #0x1
  407420:	add	sp, sp, #0x50
  407424:	ret
  407428:	ldrb	w8, [x0]
  40742c:	cmp	w8, #0x2e
  407430:	b.ne	407460 <__fxstatat@plt+0x42c0>  // b.any
  407434:	ldrb	w8, [x0, #1]
  407438:	mov	w9, #0x1                   	// #1
  40743c:	cmp	w8, #0x2e
  407440:	cinc	x8, x9, eq  // eq = none
  407444:	ldrb	w8, [x0, x8]
  407448:	cmp	w8, #0x0
  40744c:	cset	w9, eq  // eq = none
  407450:	cmp	w8, #0x2f
  407454:	cset	w8, eq  // eq = none
  407458:	orr	w0, w9, w8
  40745c:	ret
  407460:	mov	w0, wzr
  407464:	ret
  407468:	sub	sp, sp, #0xe0
  40746c:	stp	x29, x30, [sp, #128]
  407470:	str	x27, [sp, #144]
  407474:	stp	x26, x25, [sp, #160]
  407478:	stp	x24, x23, [sp, #176]
  40747c:	stp	x22, x21, [sp, #192]
  407480:	stp	x20, x19, [sp, #208]
  407484:	add	x29, sp, #0x80
  407488:	mov	x20, x2
  40748c:	mov	x19, x1
  407490:	mov	x21, x0
  407494:	bl	4029b0 <strlen@plt>
  407498:	mov	x26, x0
  40749c:	mov	x0, x20
  4074a0:	bl	40a974 <__fxstatat@plt+0x77d4>
  4074a4:	mov	x25, x0
  4074a8:	bl	4029b0 <strlen@plt>
  4074ac:	adrp	x27, 427000 <__fxstatat@plt+0x23e60>
  4074b0:	ldr	x23, [x27, #2344]
  4074b4:	mov	x24, x0
  4074b8:	mov	x0, x23
  4074bc:	bl	4029b0 <strlen@plt>
  4074c0:	add	x8, x0, x24
  4074c4:	cmp	x26, x8
  4074c8:	b.ne	407568 <__fxstatat@plt+0x43c8>  // b.any
  4074cc:	mov	x22, x0
  4074d0:	mov	x0, x21
  4074d4:	mov	x1, x25
  4074d8:	mov	x2, x24
  4074dc:	bl	402ce0 <bcmp@plt>
  4074e0:	cbnz	w0, 407568 <__fxstatat@plt+0x43c8>
  4074e4:	add	x0, x21, x24
  4074e8:	mov	x1, x23
  4074ec:	bl	402e50 <strcmp@plt>
  4074f0:	cbnz	w0, 407568 <__fxstatat@plt+0x43c8>
  4074f4:	mov	x0, x20
  4074f8:	bl	4029b0 <strlen@plt>
  4074fc:	add	x8, x22, x0
  407500:	mov	x21, x0
  407504:	add	x0, x8, #0x1
  407508:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40750c:	mov	x3, #0xffffffffffffffff    	// #-1
  407510:	mov	x1, x20
  407514:	mov	x2, x21
  407518:	mov	x22, x0
  40751c:	bl	403020 <__mempcpy_chk@plt>
  407520:	ldr	x1, [x27, #2344]
  407524:	bl	402fc0 <strcpy@plt>
  407528:	mov	x1, sp
  40752c:	mov	x0, x22
  407530:	bl	414340 <__fxstatat@plt+0x111a0>
  407534:	mov	w20, w0
  407538:	mov	x0, x22
  40753c:	bl	402ed0 <free@plt>
  407540:	cbnz	w20, 407568 <__fxstatat@plt+0x43c8>
  407544:	ldr	x8, [x19, #8]
  407548:	ldr	x9, [sp, #8]
  40754c:	cmp	x8, x9
  407550:	b.ne	407568 <__fxstatat@plt+0x43c8>  // b.any
  407554:	ldr	x8, [x19]
  407558:	ldr	x9, [sp]
  40755c:	cmp	x8, x9
  407560:	cset	w0, eq  // eq = none
  407564:	b	40756c <__fxstatat@plt+0x43cc>
  407568:	mov	w0, wzr
  40756c:	ldp	x20, x19, [sp, #208]
  407570:	ldp	x22, x21, [sp, #192]
  407574:	ldp	x24, x23, [sp, #176]
  407578:	ldp	x26, x25, [sp, #160]
  40757c:	ldr	x27, [sp, #144]
  407580:	ldp	x29, x30, [sp, #128]
  407584:	add	sp, sp, #0xe0
  407588:	ret
  40758c:	stp	x29, x30, [sp, #-48]!
  407590:	stp	x20, x19, [sp, #32]
  407594:	mov	x19, x2
  407598:	mov	x20, x1
  40759c:	mov	x2, x0
  4075a0:	mov	w1, #0x4                   	// #4
  4075a4:	mov	w0, wzr
  4075a8:	str	x21, [sp, #16]
  4075ac:	mov	x29, sp
  4075b0:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4075b4:	mov	x21, x0
  4075b8:	mov	w0, #0x1                   	// #1
  4075bc:	mov	w1, #0x4                   	// #4
  4075c0:	mov	x2, x20
  4075c4:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4075c8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4075cc:	mov	x3, x0
  4075d0:	add	x1, x1, #0x85c
  4075d4:	mov	w0, #0x1                   	// #1
  4075d8:	mov	x2, x21
  4075dc:	bl	402c50 <__printf_chk@plt>
  4075e0:	cbz	x19, 407618 <__fxstatat@plt+0x4478>
  4075e4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4075e8:	add	x1, x1, #0xcfd
  4075ec:	mov	w2, #0x5                   	// #5
  4075f0:	mov	x0, xzr
  4075f4:	bl	403050 <dcgettext@plt>
  4075f8:	mov	x20, x0
  4075fc:	mov	w0, #0x4                   	// #4
  407600:	mov	x1, x19
  407604:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407608:	mov	x2, x0
  40760c:	mov	w0, #0x1                   	// #1
  407610:	mov	x1, x20
  407614:	bl	402c50 <__printf_chk@plt>
  407618:	mov	w0, #0xa                   	// #10
  40761c:	bl	402cc0 <putchar_unlocked@plt>
  407620:	ldp	x20, x19, [sp, #32]
  407624:	ldr	x21, [sp, #16]
  407628:	ldp	x29, x30, [sp], #48
  40762c:	ret
  407630:	cbz	x1, 407668 <__fxstatat@plt+0x44c8>
  407634:	ldr	x8, [x0, #8]
  407638:	b	407644 <__fxstatat@plt+0x44a4>
  40763c:	ldr	x1, [x1]
  407640:	cbz	x1, 407668 <__fxstatat@plt+0x44c8>
  407644:	ldr	x9, [x1, #8]
  407648:	cmp	x9, x8
  40764c:	b.ne	40763c <__fxstatat@plt+0x449c>  // b.any
  407650:	ldr	x9, [x1, #16]
  407654:	ldr	x10, [x0]
  407658:	cmp	x9, x10
  40765c:	b.ne	40763c <__fxstatat@plt+0x449c>  // b.any
  407660:	mov	w0, #0x1                   	// #1
  407664:	ret
  407668:	mov	w0, wzr
  40766c:	ret
  407670:	sub	sp, sp, #0xf0
  407674:	stp	x29, x30, [sp, #144]
  407678:	stp	x28, x27, [sp, #160]
  40767c:	stp	x26, x25, [sp, #176]
  407680:	stp	x24, x23, [sp, #192]
  407684:	stp	x22, x21, [sp, #208]
  407688:	stp	x20, x19, [sp, #224]
  40768c:	stp	x4, x6, [sp, #40]
  407690:	ldp	q0, q3, [x5]
  407694:	mov	x24, x1
  407698:	mov	w1, #0x2                   	// #2
  40769c:	add	x29, sp, #0x90
  4076a0:	stp	q0, q3, [sp, #64]
  4076a4:	ldp	q1, q0, [x5, #48]
  4076a8:	ldr	q2, [x5, #32]
  4076ac:	mov	x21, x7
  4076b0:	mov	x27, x5
  4076b4:	mov	x23, x3
  4076b8:	mov	w26, w2
  4076bc:	mov	x19, x0
  4076c0:	stp	q1, q0, [sp, #112]
  4076c4:	str	q2, [sp, #96]
  4076c8:	bl	40e1dc <__fxstatat@plt+0xb03c>
  4076cc:	str	x0, [sp, #24]
  4076d0:	cbz	x0, 4077e0 <__fxstatat@plt+0x4640>
  4076d4:	ldr	w8, [x27, #4]
  4076d8:	cmp	w8, #0x3
  4076dc:	b.ne	4076e8 <__fxstatat@plt+0x4548>  // b.any
  4076e0:	mov	w8, #0x2                   	// #2
  4076e4:	str	w8, [sp, #68]
  4076e8:	ldr	x27, [sp, #24]
  4076ec:	mov	w20, #0x1                   	// #1
  4076f0:	and	w26, w26, #0x1
  4076f4:	str	wzr, [sp, #36]
  4076f8:	b	407704 <__fxstatat@plt+0x4564>
  4076fc:	mov	w8, wzr
  407700:	tbz	w8, #0, 4077c4 <__fxstatat@plt+0x4624>
  407704:	ldrb	w8, [x27]
  407708:	cbz	w8, 4077c4 <__fxstatat@plt+0x4624>
  40770c:	mov	x0, x19
  407710:	mov	x1, x27
  407714:	mov	x2, xzr
  407718:	bl	40ae00 <__fxstatat@plt+0x7c60>
  40771c:	mov	x28, x0
  407720:	mov	x0, x24
  407724:	mov	x1, x27
  407728:	mov	x2, xzr
  40772c:	bl	40ae00 <__fxstatat@plt+0x7c60>
  407730:	ldp	x4, x8, [sp, #40]
  407734:	mov	x25, x0
  407738:	add	x5, sp, #0x40
  40773c:	add	x7, sp, #0x38
  407740:	ldrb	w8, [x8]
  407744:	mov	x0, x28
  407748:	mov	x1, x25
  40774c:	mov	w2, w26
  407750:	strb	w8, [sp, #56]
  407754:	add	x8, sp, #0x3c
  407758:	mov	x3, x23
  40775c:	mov	w6, wzr
  407760:	stp	x8, xzr, [sp]
  407764:	bl	4050bc <__fxstatat@plt+0x1f1c>
  407768:	ldrb	w22, [sp, #60]
  40776c:	ldrb	w8, [x21]
  407770:	and	w20, w20, w0
  407774:	mov	x0, x25
  407778:	orr	w8, w8, w22
  40777c:	strb	w8, [x21]
  407780:	bl	402ed0 <free@plt>
  407784:	mov	x0, x28
  407788:	bl	402ed0 <free@plt>
  40778c:	cbnz	w22, 4076fc <__fxstatat@plt+0x455c>
  407790:	ldr	w9, [sp, #36]
  407794:	ldrb	w8, [sp, #56]
  407798:	mov	x0, x27
  40779c:	and	w9, w9, #0x1
  4077a0:	orr	w8, w8, w9
  4077a4:	cmp	w8, #0x0
  4077a8:	cset	w8, ne  // ne = any
  4077ac:	str	w8, [sp, #36]
  4077b0:	bl	4029b0 <strlen@plt>
  4077b4:	add	x8, x0, x27
  4077b8:	add	x27, x8, #0x1
  4077bc:	mov	w8, #0x1                   	// #1
  4077c0:	tbnz	w8, #0, 407704 <__fxstatat@plt+0x4564>
  4077c4:	ldr	x0, [sp, #24]
  4077c8:	bl	402ed0 <free@plt>
  4077cc:	ldr	w8, [sp, #36]
  4077d0:	ldr	x9, [sp, #48]
  4077d4:	and	w8, w8, #0x1
  4077d8:	strb	w8, [x9]
  4077dc:	b	407824 <__fxstatat@plt+0x4684>
  4077e0:	bl	403100 <__errno_location@plt>
  4077e4:	ldr	w20, [x0]
  4077e8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4077ec:	add	x1, x1, #0xd0b
  4077f0:	mov	w2, #0x5                   	// #5
  4077f4:	mov	x0, xzr
  4077f8:	bl	403050 <dcgettext@plt>
  4077fc:	mov	x21, x0
  407800:	mov	w0, #0x4                   	// #4
  407804:	mov	x1, x19
  407808:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40780c:	mov	x3, x0
  407810:	mov	w0, wzr
  407814:	mov	w1, w20
  407818:	mov	x2, x21
  40781c:	bl	4029e0 <error@plt>
  407820:	mov	w20, wzr
  407824:	and	w0, w20, #0x1
  407828:	ldp	x20, x19, [sp, #224]
  40782c:	ldp	x22, x21, [sp, #208]
  407830:	ldp	x24, x23, [sp, #192]
  407834:	ldp	x26, x25, [sp, #176]
  407838:	ldp	x28, x27, [sp, #160]
  40783c:	ldp	x29, x30, [sp, #144]
  407840:	add	sp, sp, #0xf0
  407844:	ret
  407848:	stp	x29, x30, [sp, #-96]!
  40784c:	stp	x28, x27, [sp, #16]
  407850:	stp	x26, x25, [sp, #32]
  407854:	stp	x24, x23, [sp, #48]
  407858:	stp	x22, x21, [sp, #64]
  40785c:	stp	x20, x19, [sp, #80]
  407860:	mov	x29, sp
  407864:	sub	sp, sp, #0x1f0
  407868:	ldr	w8, [x2, #4]
  40786c:	ldr	w24, [x6, #16]
  407870:	ldrb	w27, [x2, #35]
  407874:	mov	x26, x1
  407878:	cmp	w8, #0x2
  40787c:	cset	w8, eq  // eq = none
  407880:	lsl	w1, w8, #15
  407884:	mov	x28, x6
  407888:	mov	x22, x5
  40788c:	mov	w21, w4
  407890:	mov	w25, w3
  407894:	mov	x23, x2
  407898:	mov	x19, x0
  40789c:	bl	40aa90 <__fxstatat@plt+0x78f0>
  4078a0:	tbnz	w0, #31, 4078f4 <__fxstatat@plt+0x4754>
  4078a4:	add	x1, sp, #0xe0
  4078a8:	mov	w20, w0
  4078ac:	bl	414350 <__fxstatat@plt+0x111b0>
  4078b0:	cbz	w0, 40793c <__fxstatat@plt+0x479c>
  4078b4:	bl	403100 <__errno_location@plt>
  4078b8:	ldr	w21, [x0]
  4078bc:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4078c0:	add	x1, x1, #0xd37
  4078c4:	mov	w2, #0x5                   	// #5
  4078c8:	mov	x0, xzr
  4078cc:	bl	403050 <dcgettext@plt>
  4078d0:	mov	x22, x0
  4078d4:	mov	w0, #0x4                   	// #4
  4078d8:	mov	x1, x19
  4078dc:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4078e0:	mov	x3, x0
  4078e4:	mov	w0, wzr
  4078e8:	mov	w1, w21
  4078ec:	mov	x2, x22
  4078f0:	b	4079cc <__fxstatat@plt+0x482c>
  4078f4:	bl	403100 <__errno_location@plt>
  4078f8:	ldr	w20, [x0]
  4078fc:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407900:	add	x1, x1, #0xd1c
  407904:	mov	w2, #0x5                   	// #5
  407908:	mov	x0, xzr
  40790c:	bl	403050 <dcgettext@plt>
  407910:	mov	x21, x0
  407914:	mov	w0, #0x4                   	// #4
  407918:	mov	x1, x19
  40791c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407920:	mov	x3, x0
  407924:	mov	w0, wzr
  407928:	mov	w1, w20
  40792c:	mov	x2, x21
  407930:	bl	4029e0 <error@plt>
  407934:	mov	w24, wzr
  407938:	b	407a30 <__fxstatat@plt+0x4890>
  40793c:	add	x10, sp, #0xe0
  407940:	ldr	x8, [x28, #8]
  407944:	ldr	x9, [x10, #8]
  407948:	cmp	x8, x9
  40794c:	b.ne	407998 <__fxstatat@plt+0x47f8>  // b.any
  407950:	ldr	x8, [x28]
  407954:	ldr	x9, [x10]
  407958:	cmp	x8, x9
  40795c:	b.ne	407998 <__fxstatat@plt+0x47f8>  // b.any
  407960:	stp	w24, w27, [sp, #52]
  407964:	ldrb	w8, [x22]
  407968:	str	w21, [sp, #76]
  40796c:	str	x22, [sp, #80]
  407970:	cbz	w8, 407a54 <__fxstatat@plt+0x48b4>
  407974:	mov	w8, #0x1                   	// #1
  407978:	str	w8, [sp, #60]
  40797c:	ldr	x27, [sp, #80]
  407980:	str	x19, [sp, #64]
  407984:	ldrb	w8, [x27]
  407988:	cbnz	w8, 407bc4 <__fxstatat@plt+0x4a24>
  40798c:	str	wzr, [sp, #76]
  407990:	mov	w24, w21
  407994:	b	407c60 <__fxstatat@plt+0x4ac0>
  407998:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40799c:	add	x1, x1, #0xd47
  4079a0:	mov	w2, #0x5                   	// #5
  4079a4:	mov	x0, xzr
  4079a8:	bl	403050 <dcgettext@plt>
  4079ac:	mov	x21, x0
  4079b0:	mov	w0, #0x4                   	// #4
  4079b4:	mov	x1, x19
  4079b8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4079bc:	mov	x3, x0
  4079c0:	mov	w0, wzr
  4079c4:	mov	w1, wzr
  4079c8:	mov	x2, x21
  4079cc:	bl	4029e0 <error@plt>
  4079d0:	mov	w24, wzr
  4079d4:	mov	x27, xzr
  4079d8:	mov	w0, w20
  4079dc:	bl	402d60 <close@plt>
  4079e0:	tbz	w0, #31, 407a28 <__fxstatat@plt+0x4888>
  4079e4:	bl	403100 <__errno_location@plt>
  4079e8:	ldr	w20, [x0]
  4079ec:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4079f0:	add	x1, x1, #0xdf4
  4079f4:	mov	w2, #0x5                   	// #5
  4079f8:	mov	x0, xzr
  4079fc:	bl	403050 <dcgettext@plt>
  407a00:	mov	x21, x0
  407a04:	mov	w0, #0x4                   	// #4
  407a08:	mov	x1, x19
  407a0c:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407a10:	mov	x3, x0
  407a14:	mov	w0, wzr
  407a18:	mov	w1, w20
  407a1c:	mov	x2, x21
  407a20:	bl	4029e0 <error@plt>
  407a24:	mov	w24, wzr
  407a28:	mov	x0, x27
  407a2c:	bl	402ed0 <free@plt>
  407a30:	and	w0, w24, #0x1
  407a34:	add	sp, sp, #0x1f0
  407a38:	ldp	x20, x19, [sp, #80]
  407a3c:	ldp	x22, x21, [sp, #64]
  407a40:	ldp	x24, x23, [sp, #48]
  407a44:	ldp	x26, x25, [sp, #32]
  407a48:	ldp	x28, x27, [sp, #16]
  407a4c:	ldp	x29, x30, [sp], #96
  407a50:	ret
  407a54:	ldrb	w8, [x23, #35]
  407a58:	mov	x0, x26
  407a5c:	cmp	w8, #0x0
  407a60:	mov	w8, #0x201                 	// #513
  407a64:	csinc	w1, w8, wzr, ne  // ne = any
  407a68:	bl	40aa90 <__fxstatat@plt+0x78f0>
  407a6c:	mov	w21, w0
  407a70:	bl	403100 <__errno_location@plt>
  407a74:	ldrb	w8, [x23, #33]
  407a78:	ldr	w22, [x0]
  407a7c:	mov	x27, x0
  407a80:	cbz	w8, 407a8c <__fxstatat@plt+0x48ec>
  407a84:	tbz	w21, #31, 407a98 <__fxstatat@plt+0x48f8>
  407a88:	b	407ac0 <__fxstatat@plt+0x4920>
  407a8c:	tbnz	w21, #31, 407ac0 <__fxstatat@plt+0x4920>
  407a90:	ldrb	w8, [x23, #37]
  407a94:	cbz	w8, 407ac0 <__fxstatat@plt+0x4920>
  407a98:	ldrb	w1, [x23, #37]
  407a9c:	mov	x0, x26
  407aa0:	mov	w2, wzr
  407aa4:	mov	x3, x23
  407aa8:	bl	404f00 <__fxstatat@plt+0x1d60>
  407aac:	ldrb	w8, [x23, #38]
  407ab0:	cbz	w8, 407ac0 <__fxstatat@plt+0x4920>
  407ab4:	mov	w9, wzr
  407ab8:	mov	w8, #0x3                   	// #3
  407abc:	b	407acc <__fxstatat@plt+0x492c>
  407ac0:	tbnz	w21, #31, 407afc <__fxstatat@plt+0x495c>
  407ac4:	mov	w8, wzr
  407ac8:	mov	w9, #0x1                   	// #1
  407acc:	cmp	w9, #0x0
  407ad0:	cset	w24, ne  // ne = any
  407ad4:	cmp	w8, #0x3
  407ad8:	mov	x27, xzr
  407adc:	str	w9, [sp, #60]
  407ae0:	b.eq	407af4 <__fxstatat@plt+0x4954>  // b.none
  407ae4:	cmp	w8, #0x2
  407ae8:	b.eq	4079d8 <__fxstatat@plt+0x4838>  // b.none
  407aec:	cbz	w8, 40797c <__fxstatat@plt+0x47dc>
  407af0:	b	407a30 <__fxstatat@plt+0x4890>
  407af4:	mov	w24, w21
  407af8:	b	407d84 <__fxstatat@plt+0x4be4>
  407afc:	ldrb	w8, [x23, #22]
  407b00:	cbz	w8, 407ac4 <__fxstatat@plt+0x4924>
  407b04:	mov	x0, x26
  407b08:	bl	403130 <unlink@plt>
  407b0c:	cbz	w0, 407b58 <__fxstatat@plt+0x49b8>
  407b10:	ldr	w24, [x27]
  407b14:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407b18:	add	x1, x1, #0x331
  407b1c:	mov	w2, #0x5                   	// #5
  407b20:	mov	x0, xzr
  407b24:	bl	403050 <dcgettext@plt>
  407b28:	mov	x27, x0
  407b2c:	mov	w0, #0x4                   	// #4
  407b30:	mov	x1, x26
  407b34:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407b38:	mov	x3, x0
  407b3c:	mov	w0, wzr
  407b40:	mov	w1, w24
  407b44:	mov	x2, x27
  407b48:	bl	4029e0 <error@plt>
  407b4c:	mov	w9, wzr
  407b50:	mov	w8, #0x2                   	// #2
  407b54:	b	407acc <__fxstatat@plt+0x492c>
  407b58:	ldrb	w8, [x23, #46]
  407b5c:	cbz	w8, 407b94 <__fxstatat@plt+0x49f4>
  407b60:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407b64:	add	x1, x1, #0x63b
  407b68:	mov	w2, #0x5                   	// #5
  407b6c:	mov	x0, xzr
  407b70:	bl	403050 <dcgettext@plt>
  407b74:	mov	x24, x0
  407b78:	mov	w0, #0x4                   	// #4
  407b7c:	mov	x1, x26
  407b80:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407b84:	mov	x2, x0
  407b88:	mov	w0, #0x1                   	// #1
  407b8c:	mov	x1, x24
  407b90:	bl	402c50 <__printf_chk@plt>
  407b94:	ldr	x9, [sp, #80]
  407b98:	mov	w8, #0x1                   	// #1
  407b9c:	strb	w8, [x9]
  407ba0:	ldrb	w8, [x23, #33]
  407ba4:	cbz	w8, 407ac4 <__fxstatat@plt+0x4924>
  407ba8:	mov	w3, #0x1                   	// #1
  407bac:	mov	x0, x19
  407bb0:	mov	x1, x26
  407bb4:	mov	x4, x23
  407bb8:	bl	404cd8 <__fxstatat@plt+0x1b38>
  407bbc:	tbnz	w0, #0, 407ac4 <__fxstatat@plt+0x4924>
  407bc0:	b	407b4c <__fxstatat@plt+0x49ac>
  407bc4:	ldr	w8, [sp, #76]
  407bc8:	mov	w1, #0xc1                  	// #193
  407bcc:	mov	x0, x26
  407bd0:	mov	w19, w25
  407bd4:	bic	w27, w25, w8
  407bd8:	mov	w2, w27
  407bdc:	mov	x25, x26
  407be0:	bl	40aa90 <__fxstatat@plt+0x78f0>
  407be4:	mov	w21, w0
  407be8:	bl	403100 <__errno_location@plt>
  407bec:	ldr	w22, [x0]
  407bf0:	mov	w26, w21
  407bf4:	tbz	w21, #31, 407c0c <__fxstatat@plt+0x4a6c>
  407bf8:	cmp	w22, #0x11
  407bfc:	b.ne	407c0c <__fxstatat@plt+0x4a6c>  // b.any
  407c00:	ldrb	w8, [x23, #24]
  407c04:	cbz	w8, 407c88 <__fxstatat@plt+0x4ae8>
  407c08:	mov	w22, #0x11                  	// #17
  407c0c:	ldr	x27, [sp, #80]
  407c10:	cmp	w22, #0x15
  407c14:	mov	w24, w26
  407c18:	mov	x26, x25
  407c1c:	b.ne	407c38 <__fxstatat@plt+0x4a98>  // b.any
  407c20:	tbz	w24, #31, 407c38 <__fxstatat@plt+0x4a98>
  407c24:	ldrb	w8, [x26]
  407c28:	mov	w25, w19
  407c2c:	cbnz	w8, 407c40 <__fxstatat@plt+0x4aa0>
  407c30:	mov	w22, #0x15                  	// #21
  407c34:	b	407c5c <__fxstatat@plt+0x4abc>
  407c38:	mov	w25, w19
  407c3c:	b	407c5c <__fxstatat@plt+0x4abc>
  407c40:	mov	x0, x26
  407c44:	bl	4029b0 <strlen@plt>
  407c48:	add	x8, x0, x26
  407c4c:	ldurb	w8, [x8, #-1]
  407c50:	cmp	w8, #0x2f
  407c54:	mov	w8, #0x14                  	// #20
  407c58:	cinc	w22, w8, ne  // ne = any
  407c5c:	ldr	x19, [sp, #64]
  407c60:	tbz	w24, #31, 407d2c <__fxstatat@plt+0x4b8c>
  407c64:	cmp	w22, #0x2
  407c68:	b.ne	407cf4 <__fxstatat@plt+0x4b54>  // b.any
  407c6c:	ldrb	w8, [x27]
  407c70:	cbnz	w8, 407cf4 <__fxstatat@plt+0x4b54>
  407c74:	ldrb	w8, [x23, #24]
  407c78:	cbnz	w8, 407cf4 <__fxstatat@plt+0x4b54>
  407c7c:	mov	w8, #0x1                   	// #1
  407c80:	strb	w8, [x27]
  407c84:	b	407bc4 <__fxstatat@plt+0x4a24>
  407c88:	mov	x24, x0
  407c8c:	sub	x1, x29, #0x90
  407c90:	mov	x0, x25
  407c94:	bl	414360 <__fxstatat@plt+0x111c0>
  407c98:	cbnz	w0, 407cd0 <__fxstatat@plt+0x4b30>
  407c9c:	ldur	w8, [x29, #-128]
  407ca0:	and	w8, w8, #0xf000
  407ca4:	cmp	w8, #0xa, lsl #12
  407ca8:	b.ne	407cd0 <__fxstatat@plt+0x4b30>  // b.any
  407cac:	ldrb	w8, [x23, #48]
  407cb0:	cbz	w8, 407de4 <__fxstatat@plt+0x4c44>
  407cb4:	mov	w1, #0x41                  	// #65
  407cb8:	mov	x0, x25
  407cbc:	mov	w2, w27
  407cc0:	bl	40aa90 <__fxstatat@plt+0x78f0>
  407cc4:	ldr	w22, [x24]
  407cc8:	mov	w26, w0
  407ccc:	b	407cd4 <__fxstatat@plt+0x4b34>
  407cd0:	mov	w22, #0x11                  	// #17
  407cd4:	mov	w8, #0x1                   	// #1
  407cd8:	ldr	x27, [sp, #80]
  407cdc:	cbnz	w8, 407c10 <__fxstatat@plt+0x4a70>
  407ce0:	ldr	w8, [sp, #60]
  407ce4:	ldr	x19, [sp, #64]
  407ce8:	mov	x27, xzr
  407cec:	and	w24, w8, #0x1
  407cf0:	b	4079d8 <__fxstatat@plt+0x4838>
  407cf4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407cf8:	add	x1, x1, #0xda7
  407cfc:	mov	w2, #0x5                   	// #5
  407d00:	mov	x0, xzr
  407d04:	bl	403050 <dcgettext@plt>
  407d08:	mov	x23, x0
  407d0c:	mov	w0, #0x4                   	// #4
  407d10:	mov	x1, x26
  407d14:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407d18:	mov	x3, x0
  407d1c:	mov	w0, wzr
  407d20:	mov	w1, w22
  407d24:	mov	x2, x23
  407d28:	b	4079cc <__fxstatat@plt+0x482c>
  407d2c:	sub	x1, x29, #0x90
  407d30:	mov	w0, w24
  407d34:	bl	414350 <__fxstatat@plt+0x111b0>
  407d38:	cbz	w0, 407e34 <__fxstatat@plt+0x4c94>
  407d3c:	bl	403100 <__errno_location@plt>
  407d40:	ldr	w22, [x0]
  407d44:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407d48:	add	x1, x1, #0xd37
  407d4c:	mov	w2, #0x5                   	// #5
  407d50:	mov	x0, xzr
  407d54:	bl	403050 <dcgettext@plt>
  407d58:	mov	x23, x0
  407d5c:	mov	w0, #0x4                   	// #4
  407d60:	mov	x1, x26
  407d64:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407d68:	mov	x3, x0
  407d6c:	mov	w0, wzr
  407d70:	mov	w1, w22
  407d74:	mov	x2, x23
  407d78:	bl	4029e0 <error@plt>
  407d7c:	str	wzr, [sp, #60]
  407d80:	mov	x27, xzr
  407d84:	mov	w0, w24
  407d88:	bl	402d60 <close@plt>
  407d8c:	tbnz	w0, #31, 407d9c <__fxstatat@plt+0x4bfc>
  407d90:	ldr	w8, [sp, #60]
  407d94:	and	w24, w8, #0x1
  407d98:	b	4079d8 <__fxstatat@plt+0x4838>
  407d9c:	bl	403100 <__errno_location@plt>
  407da0:	ldr	w22, [x0]
  407da4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407da8:	add	x1, x1, #0xdf4
  407dac:	mov	w2, #0x5                   	// #5
  407db0:	mov	x0, xzr
  407db4:	bl	403050 <dcgettext@plt>
  407db8:	mov	x23, x0
  407dbc:	mov	w0, #0x4                   	// #4
  407dc0:	mov	x1, x26
  407dc4:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407dc8:	mov	x3, x0
  407dcc:	mov	w0, wzr
  407dd0:	mov	w1, w22
  407dd4:	mov	x2, x23
  407dd8:	bl	4029e0 <error@plt>
  407ddc:	mov	w24, wzr
  407de0:	b	4079d8 <__fxstatat@plt+0x4838>
  407de4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407de8:	add	x1, x1, #0xd7f
  407dec:	mov	w2, #0x5                   	// #5
  407df0:	mov	x0, xzr
  407df4:	bl	403050 <dcgettext@plt>
  407df8:	mov	x22, x0
  407dfc:	mov	w0, #0x4                   	// #4
  407e00:	mov	x1, x25
  407e04:	bl	40d3a8 <__fxstatat@plt+0xa208>
  407e08:	mov	x3, x0
  407e0c:	mov	w0, wzr
  407e10:	mov	w1, wzr
  407e14:	mov	x2, x22
  407e18:	bl	4029e0 <error@plt>
  407e1c:	mov	w8, wzr
  407e20:	mov	w22, #0x11                  	// #17
  407e24:	str	wzr, [sp, #60]
  407e28:	ldr	x27, [sp, #80]
  407e2c:	cbnz	w8, 407c10 <__fxstatat@plt+0x4a70>
  407e30:	b	407ce0 <__fxstatat@plt+0x4b40>
  407e34:	ldr	w21, [sp, #56]
  407e38:	str	w24, [sp, #48]
  407e3c:	cmp	w21, #0x0
  407e40:	cset	w8, ne  // ne = any
  407e44:	cbz	w21, 407f20 <__fxstatat@plt+0x4d80>
  407e48:	ldr	w8, [x23, #56]
  407e4c:	add	x22, sp, #0xe0
  407e50:	cbz	w8, 407e84 <__fxstatat@plt+0x4ce4>
  407e54:	mov	w0, w24
  407e58:	mov	w1, w20
  407e5c:	bl	40883c <__fxstatat@plt+0x569c>
  407e60:	cbz	w0, 407e8c <__fxstatat@plt+0x4cec>
  407e64:	ldr	w8, [x23, #56]
  407e68:	ldr	w10, [sp, #60]
  407e6c:	cmp	w8, #0x2
  407e70:	csel	w9, w21, wzr, ne  // ne = any
  407e74:	b.eq	407e9c <__fxstatat@plt+0x4cfc>  // b.none
  407e78:	mov	w8, wzr
  407e7c:	mov	w21, w9
  407e80:	b	407f08 <__fxstatat@plt+0x4d68>
  407e84:	mov	w8, #0x1                   	// #1
  407e88:	b	407f24 <__fxstatat@plt+0x4d84>
  407e8c:	ldr	w10, [sp, #60]
  407e90:	mov	w8, wzr
  407e94:	mov	w21, wzr
  407e98:	b	407f08 <__fxstatat@plt+0x4d68>
  407e9c:	bl	403100 <__errno_location@plt>
  407ea0:	ldr	w22, [x0]
  407ea4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  407ea8:	add	x1, x1, #0xdc5
  407eac:	mov	w2, #0x5                   	// #5
  407eb0:	mov	x0, xzr
  407eb4:	bl	403050 <dcgettext@plt>
  407eb8:	mov	x24, x0
  407ebc:	mov	w1, #0x4                   	// #4
  407ec0:	mov	w0, wzr
  407ec4:	mov	x2, x26
  407ec8:	bl	40d2dc <__fxstatat@plt+0xa13c>
  407ecc:	mov	x27, x0
  407ed0:	mov	w0, #0x1                   	// #1
  407ed4:	mov	w1, #0x4                   	// #4
  407ed8:	mov	x2, x19
  407edc:	bl	40d2dc <__fxstatat@plt+0xa13c>
  407ee0:	mov	x2, x24
  407ee4:	ldr	w24, [sp, #48]
  407ee8:	ldr	w21, [sp, #56]
  407eec:	mov	x4, x0
  407ef0:	mov	w0, wzr
  407ef4:	mov	w1, w22
  407ef8:	mov	x3, x27
  407efc:	bl	4029e0 <error@plt>
  407f00:	mov	w10, wzr
  407f04:	mov	w8, #0x3                   	// #3
  407f08:	cmp	w8, #0x3
  407f0c:	str	w10, [sp, #60]
  407f10:	b.eq	407d80 <__fxstatat@plt+0x4be0>  // b.none
  407f14:	cbnz	w8, 407a30 <__fxstatat@plt+0x4890>
  407f18:	ldr	w24, [sp, #48]
  407f1c:	and	w8, w21, #0x1
  407f20:	add	x22, sp, #0xe0
  407f24:	cbz	w8, 407fc4 <__fxstatat@plt+0x4e24>
  407f28:	str	w25, [sp, #44]
  407f2c:	bl	402d20 <getpagesize@plt>
  407f30:	ldp	q0, q1, [x22, #192]
  407f34:	ldp	q2, q3, [x22, #224]
  407f38:	sxtw	x27, w0
  407f3c:	add	x0, sp, #0x60
  407f40:	stp	q0, q1, [sp, #160]
  407f44:	ldp	q0, q1, [x22, #128]
  407f48:	stp	q2, q3, [sp, #192]
  407f4c:	str	q0, [sp, #96]
  407f50:	ldp	q2, q0, [x22, #160]
  407f54:	stp	q1, q2, [sp, #112]
  407f58:	str	q0, [sp, #144]
  407f5c:	bl	40885c <__fxstatat@plt+0x56bc>
  407f60:	ldur	w8, [x29, #-88]
  407f64:	mov	x22, x0
  407f68:	mov	w9, #0x200                 	// #512
  407f6c:	mov	w3, #0x2                   	// #2
  407f70:	cmp	w8, #0x0
  407f74:	mov	w0, w20
  407f78:	mov	x1, xzr
  407f7c:	mov	x2, xzr
  407f80:	csel	w21, w8, w9, gt
  407f84:	bl	40aa48 <__fxstatat@plt+0x78a8>
  407f88:	add	x0, sp, #0xe0
  407f8c:	bl	408874 <__fxstatat@plt+0x56d4>
  407f90:	ldur	w8, [x29, #-128]
  407f94:	str	w0, [sp, #40]
  407f98:	and	w8, w8, #0xf000
  407f9c:	cmp	w8, #0x8, lsl #12
  407fa0:	b.ne	4080d4 <__fxstatat@plt+0x4f34>  // b.any
  407fa4:	ldr	w8, [x23, #12]
  407fa8:	cmp	w8, #0x3
  407fac:	cset	w9, eq  // eq = none
  407fb0:	cmp	w8, #0x2
  407fb4:	cset	w8, eq  // eq = none
  407fb8:	and	w8, w0, w8
  407fbc:	orr	w8, w9, w8
  407fc0:	b	4080d8 <__fxstatat@plt+0x4f38>
  407fc4:	mov	x27, xzr
  407fc8:	ldrb	w8, [x23, #31]
  407fcc:	cbz	w8, 408068 <__fxstatat@plt+0x4ec8>
  407fd0:	mov	x0, x28
  407fd4:	bl	40e4e0 <__fxstatat@plt+0xb340>
  407fd8:	stp	x0, x1, [sp, #96]
  407fdc:	mov	x0, x28
  407fe0:	bl	40e4f8 <__fxstatat@plt+0xb358>
  407fe4:	ldr	w24, [sp, #48]
  407fe8:	stp	x0, x1, [sp, #112]
  407fec:	add	x2, sp, #0x60
  407ff0:	mov	x1, x26
  407ff4:	mov	w0, w24
  407ff8:	bl	40ee44 <__fxstatat@plt+0xbca4>
  407ffc:	cbz	w0, 408058 <__fxstatat@plt+0x4eb8>
  408000:	bl	403100 <__errno_location@plt>
  408004:	ldr	w22, [x0]
  408008:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40800c:	add	x1, x1, #0xbae
  408010:	mov	w2, #0x5                   	// #5
  408014:	mov	x0, xzr
  408018:	bl	403050 <dcgettext@plt>
  40801c:	mov	x24, x0
  408020:	mov	w0, #0x4                   	// #4
  408024:	mov	x1, x26
  408028:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40802c:	mov	x2, x24
  408030:	ldr	w24, [sp, #48]
  408034:	mov	x3, x0
  408038:	mov	w0, wzr
  40803c:	mov	w1, w22
  408040:	bl	4029e0 <error@plt>
  408044:	ldrb	w8, [x23, #36]
  408048:	cbz	w8, 408058 <__fxstatat@plt+0x4eb8>
  40804c:	str	wzr, [sp, #60]
  408050:	mov	w8, #0x3                   	// #3
  408054:	b	40805c <__fxstatat@plt+0x4ebc>
  408058:	mov	w8, wzr
  40805c:	cmp	w8, #0x3
  408060:	b.eq	407d84 <__fxstatat@plt+0x4be4>  // b.none
  408064:	cbnz	w8, 407a30 <__fxstatat@plt+0x4890>
  408068:	ldrb	w8, [x23, #29]
  40806c:	cbz	w8, 4081ac <__fxstatat@plt+0x500c>
  408070:	ldr	w8, [x28, #24]
  408074:	ldur	w9, [x29, #-120]
  408078:	ldr	w24, [sp, #48]
  40807c:	ldr	w21, [sp, #76]
  408080:	cmp	w8, w9
  408084:	b.ne	408098 <__fxstatat@plt+0x4ef8>  // b.any
  408088:	ldr	w8, [x28, #28]
  40808c:	ldur	w9, [x29, #-116]
  408090:	cmp	w8, w9
  408094:	b.eq	4081b4 <__fxstatat@plt+0x5014>  // b.none
  408098:	ldr	x8, [sp, #80]
  40809c:	sub	x5, x29, #0x90
  4080a0:	mov	x0, x23
  4080a4:	mov	x1, x26
  4080a8:	ldrb	w4, [x8]
  4080ac:	mov	w2, w24
  4080b0:	mov	x3, x28
  4080b4:	bl	408524 <__fxstatat@plt+0x5384>
  4080b8:	cmn	w0, #0x1
  4080bc:	b.eq	408338 <__fxstatat@plt+0x5198>  // b.none
  4080c0:	cbnz	w0, 4081b4 <__fxstatat@plt+0x5014>
  4080c4:	ldr	w8, [sp, #52]
  4080c8:	and	w8, w8, #0xfffff1ff
  4080cc:	str	w8, [sp, #52]
  4080d0:	b	4081b4 <__fxstatat@plt+0x5014>
  4080d4:	mov	w8, wzr
  4080d8:	str	w8, [sp, #56]
  4080dc:	tbnz	w8, #0, 408170 <__fxstatat@plt+0x4fd0>
  4080e0:	str	x21, [sp, #32]
  4080e4:	mov	x21, x27
  4080e8:	add	x27, sp, #0xe0
  4080ec:	ldp	q0, q1, [x27, #64]
  4080f0:	ldp	q2, q3, [x27, #96]
  4080f4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4080f8:	add	x0, sp, #0x60
  4080fc:	stp	q0, q1, [sp, #160]
  408100:	ldp	q0, q1, [x27]
  408104:	stp	q2, q3, [sp, #192]
  408108:	sub	x24, x8, x21
  40810c:	str	q0, [sp, #96]
  408110:	ldp	q2, q0, [x27, #32]
  408114:	stp	q1, q2, [sp, #112]
  408118:	str	q0, [sp, #144]
  40811c:	bl	40885c <__fxstatat@plt+0x56bc>
  408120:	mov	x1, x22
  408124:	mov	x2, x24
  408128:	bl	40a640 <__fxstatat@plt+0x74a0>
  40812c:	ldr	w8, [sp, #240]
  408130:	ldr	x9, [x27, #48]
  408134:	mov	w10, #0x8000                	// #32768
  408138:	mov	x27, x21
  40813c:	and	w8, w8, #0xf000
  408140:	cmp	x9, x22
  408144:	ccmp	w8, w10, #0x0, cc  // cc = lo, ul, last
  408148:	csinc	x8, x22, x9, ne  // ne = any
  40814c:	add	x8, x0, x8
  408150:	sub	x8, x8, #0x1
  408154:	udiv	x8, x8, x0
  408158:	mul	x8, x8, x0
  40815c:	sub	x9, x8, #0x1
  408160:	ldr	x21, [sp, #32]
  408164:	cmp	x9, x24
  408168:	ldr	w24, [sp, #48]
  40816c:	csel	x22, x8, x0, cc  // cc = lo, ul, last
  408170:	add	x0, x22, x27
  408174:	sxtw	x25, w21
  408178:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40817c:	mov	x1, x27
  408180:	mov	x27, x0
  408184:	bl	4088ac <__fxstatat@plt+0x570c>
  408188:	ldr	w8, [sp, #40]
  40818c:	mov	x21, x0
  408190:	tbz	w8, #0, 4082cc <__fxstatat@plt+0x512c>
  408194:	add	x8, sp, #0xe0
  408198:	ldr	x5, [x8, #48]
  40819c:	ldr	w8, [sp, #56]
  4081a0:	cbz	w8, 408274 <__fxstatat@plt+0x50d4>
  4081a4:	ldr	w6, [x23, #12]
  4081a8:	b	408278 <__fxstatat@plt+0x50d8>
  4081ac:	ldr	w24, [sp, #48]
  4081b0:	ldr	w21, [sp, #76]
  4081b4:	ldrb	w8, [x23, #39]
  4081b8:	cbz	w8, 408230 <__fxstatat@plt+0x5090>
  4081bc:	ldurb	w8, [x29, #-128]
  4081c0:	tbnz	w8, #7, 4081e8 <__fxstatat@plt+0x5048>
  4081c4:	bl	402a20 <geteuid@plt>
  4081c8:	cbz	w0, 4081e8 <__fxstatat@plt+0x5048>
  4081cc:	mov	w2, #0x180                 	// #384
  4081d0:	mov	w0, w24
  4081d4:	mov	x1, x26
  4081d8:	bl	409020 <__fxstatat@plt+0x5e80>
  4081dc:	cmp	w0, #0x0
  4081e0:	cset	w22, eq  // eq = none
  4081e4:	b	4081ec <__fxstatat@plt+0x504c>
  4081e8:	mov	w22, wzr
  4081ec:	mov	x0, x19
  4081f0:	mov	w1, w20
  4081f4:	mov	x2, x26
  4081f8:	mov	w3, w24
  4081fc:	mov	x4, x23
  408200:	bl	40871c <__fxstatat@plt+0x557c>
  408204:	tbnz	w0, #0, 40821c <__fxstatat@plt+0x507c>
  408208:	ldrb	w8, [x23, #40]
  40820c:	cmp	w8, #0x0
  408210:	ldr	w8, [sp, #60]
  408214:	csel	w8, w8, wzr, eq  // eq = none
  408218:	str	w8, [sp, #60]
  40821c:	cbz	w22, 408230 <__fxstatat@plt+0x5090>
  408220:	bic	w2, w25, w21
  408224:	mov	w0, w24
  408228:	mov	x1, x26
  40822c:	bl	409020 <__fxstatat@plt+0x5e80>
  408230:	ldrb	w8, [x23, #30]
  408234:	cbnz	w8, 408240 <__fxstatat@plt+0x50a0>
  408238:	ldrb	w8, [x23, #24]
  40823c:	cbz	w8, 408340 <__fxstatat@plt+0x51a0>
  408240:	ldr	w4, [sp, #52]
  408244:	mov	x0, x19
  408248:	mov	w1, w20
  40824c:	mov	x2, x26
  408250:	mov	w3, w24
  408254:	bl	409c98 <__fxstatat@plt+0x6af8>
  408258:	cbz	w0, 407d84 <__fxstatat@plt+0x4be4>
  40825c:	ldrb	w8, [x23, #36]
  408260:	cmp	w8, #0x0
  408264:	ldr	w8, [sp, #60]
  408268:	csel	w8, w8, wzr, eq  // eq = none
  40826c:	str	w8, [sp, #60]
  408270:	b	407d84 <__fxstatat@plt+0x4be4>
  408274:	mov	w6, #0x1                   	// #1
  408278:	add	x8, sp, #0x60
  40827c:	mov	w0, w20
  408280:	mov	w1, w24
  408284:	mov	x2, x21
  408288:	mov	x3, x22
  40828c:	mov	x4, x25
  408290:	mov	x7, x19
  408294:	stp	x26, x8, [sp]
  408298:	bl	4088c0 <__fxstatat@plt+0x5720>
  40829c:	ldrb	w8, [sp, #96]
  4082a0:	ldr	w11, [sp, #60]
  4082a4:	mov	w9, #0x3                   	// #3
  4082a8:	mov	w10, #0x5                   	// #5
  4082ac:	cmp	w8, #0x0
  4082b0:	csel	w8, w9, wzr, eq  // eq = none
  4082b4:	csel	w9, wzr, w11, eq  // eq = none
  4082b8:	tst	w0, #0x1
  4082bc:	csel	w8, w10, w8, ne  // ne = any
  4082c0:	csel	w11, w11, w9, ne  // ne = any
  4082c4:	str	w11, [sp, #60]
  4082c8:	cbnz	w8, 4083ac <__fxstatat@plt+0x520c>
  4082cc:	ldr	w9, [sp, #56]
  4082d0:	ldr	w8, [x23, #12]
  4082d4:	mov	x10, #0xffffffffffffffff    	// #-1
  4082d8:	mov	w0, w20
  4082dc:	cmp	w9, #0x0
  4082e0:	csel	x4, x25, xzr, ne  // ne = any
  4082e4:	cmp	w8, #0x3
  4082e8:	cset	w5, eq  // eq = none
  4082ec:	add	x8, sp, #0x5c
  4082f0:	add	x9, sp, #0x60
  4082f4:	mov	w1, w24
  4082f8:	mov	x2, x21
  4082fc:	mov	x3, x22
  408300:	mov	x6, x19
  408304:	mov	x7, x26
  408308:	stp	x9, x8, [sp, #8]
  40830c:	str	x10, [sp]
  408310:	bl	408cec <__fxstatat@plt+0x5b4c>
  408314:	tbz	w0, #0, 4083a4 <__fxstatat@plt+0x5204>
  408318:	ldrb	w8, [sp, #92]
  40831c:	cbz	w8, 4083ac <__fxstatat@plt+0x520c>
  408320:	ldr	x1, [sp, #96]
  408324:	mov	w0, w24
  408328:	bl	403080 <ftruncate@plt>
  40832c:	tbnz	w0, #31, 408360 <__fxstatat@plt+0x51c0>
  408330:	mov	w8, wzr
  408334:	b	4083ac <__fxstatat@plt+0x520c>
  408338:	str	wzr, [sp, #60]
  40833c:	b	407d84 <__fxstatat@plt+0x4be4>
  408340:	ldrb	w8, [x23, #43]
  408344:	cbz	w8, 4083d0 <__fxstatat@plt+0x5230>
  408348:	ldr	w2, [x23, #16]
  40834c:	mov	x0, x26
  408350:	mov	w1, w24
  408354:	bl	409d40 <__fxstatat@plt+0x6ba0>
  408358:	cmp	w0, #0x0
  40835c:	b	408264 <__fxstatat@plt+0x50c4>
  408360:	bl	403100 <__errno_location@plt>
  408364:	ldr	w22, [x0]
  408368:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40836c:	add	x1, x1, #0xde0
  408370:	mov	w2, #0x5                   	// #5
  408374:	mov	x0, xzr
  408378:	bl	403050 <dcgettext@plt>
  40837c:	mov	x24, x0
  408380:	mov	w0, #0x4                   	// #4
  408384:	mov	x1, x26
  408388:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40838c:	mov	x2, x24
  408390:	ldr	w24, [sp, #48]
  408394:	mov	x3, x0
  408398:	mov	w0, wzr
  40839c:	mov	w1, w22
  4083a0:	bl	4029e0 <error@plt>
  4083a4:	mov	w8, #0x3                   	// #3
  4083a8:	str	wzr, [sp, #60]
  4083ac:	cmp	w8, #0x5
  4083b0:	b.eq	4083c8 <__fxstatat@plt+0x5228>  // b.none
  4083b4:	ldr	w25, [sp, #44]
  4083b8:	cmp	w8, #0x3
  4083bc:	b.eq	407d84 <__fxstatat@plt+0x4be4>  // b.none
  4083c0:	cbnz	w8, 407a30 <__fxstatat@plt+0x4890>
  4083c4:	b	407fc8 <__fxstatat@plt+0x4e28>
  4083c8:	ldr	w25, [sp, #44]
  4083cc:	b	407fc8 <__fxstatat@plt+0x4e28>
  4083d0:	ldrb	w8, [x23, #32]
  4083d4:	cbz	w8, 408414 <__fxstatat@plt+0x5274>
  4083d8:	ldr	x8, [sp, #80]
  4083dc:	ldrb	w8, [x8]
  4083e0:	cbz	w8, 408414 <__fxstatat@plt+0x5274>
  4083e4:	bl	406d18 <__fxstatat@plt+0x3b78>
  4083e8:	ldr	w24, [sp, #48]
  4083ec:	mov	w8, #0x1b6                 	// #438
  4083f0:	bic	w2, w8, w0
  4083f4:	mov	x0, x26
  4083f8:	mov	w1, w24
  4083fc:	bl	409d40 <__fxstatat@plt+0x6ba0>
  408400:	ldr	w8, [sp, #60]
  408404:	cmp	w0, #0x0
  408408:	csel	w8, w8, wzr, eq  // eq = none
  40840c:	str	w8, [sp, #60]
  408410:	b	408498 <__fxstatat@plt+0x52f8>
  408414:	ldr	w8, [sp, #76]
  408418:	cbz	w8, 408494 <__fxstatat@plt+0x52f4>
  40841c:	bl	406d18 <__fxstatat@plt+0x3b78>
  408420:	ldr	w8, [sp, #76]
  408424:	bics	wzr, w8, w0
  408428:	b.eq	408494 <__fxstatat@plt+0x52f4>  // b.none
  40842c:	ldr	w0, [sp, #48]
  408430:	mov	x1, x26
  408434:	mov	w2, w25
  408438:	bl	409020 <__fxstatat@plt+0x5e80>
  40843c:	cbz	w0, 408494 <__fxstatat@plt+0x52f4>
  408440:	bl	403100 <__errno_location@plt>
  408444:	ldr	w22, [x0]
  408448:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40844c:	add	x1, x1, #0xbc6
  408450:	mov	w2, #0x5                   	// #5
  408454:	mov	x0, xzr
  408458:	bl	403050 <dcgettext@plt>
  40845c:	mov	x24, x0
  408460:	mov	w0, #0x4                   	// #4
  408464:	mov	x1, x26
  408468:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40846c:	mov	x3, x0
  408470:	mov	w0, wzr
  408474:	mov	w1, w22
  408478:	mov	x2, x24
  40847c:	bl	4029e0 <error@plt>
  408480:	ldrb	w8, [x23, #36]
  408484:	cmp	w8, #0x0
  408488:	ldr	w8, [sp, #60]
  40848c:	csel	w8, w8, wzr, eq  // eq = none
  408490:	str	w8, [sp, #60]
  408494:	ldr	w24, [sp, #48]
  408498:	ldr	x19, [sp, #64]
  40849c:	b	407d84 <__fxstatat@plt+0x4be4>
  4084a0:	stp	x29, x30, [sp, #-32]!
  4084a4:	mov	x0, xzr
  4084a8:	str	x19, [sp, #16]
  4084ac:	mov	x29, sp
  4084b0:	bl	40e2cc <__fxstatat@plt+0xb12c>
  4084b4:	cbnz	w0, 4084c4 <__fxstatat@plt+0x5324>
  4084b8:	ldr	x19, [sp, #16]
  4084bc:	ldp	x29, x30, [sp], #32
  4084c0:	ret
  4084c4:	bl	403100 <__errno_location@plt>
  4084c8:	ldr	w19, [x0]
  4084cc:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4084d0:	add	x1, x1, #0xe93
  4084d4:	mov	w2, #0x5                   	// #5
  4084d8:	mov	x0, xzr
  4084dc:	bl	403050 <dcgettext@plt>
  4084e0:	mov	x2, x0
  4084e4:	mov	w0, #0x1                   	// #1
  4084e8:	mov	w1, w19
  4084ec:	bl	4029e0 <error@plt>
  4084f0:	stp	x29, x30, [sp, #-32]!
  4084f4:	str	x19, [sp, #16]
  4084f8:	mov	x29, sp
  4084fc:	bl	40f3ac <__fxstatat@plt+0xc20c>
  408500:	cbz	w0, 408518 <__fxstatat@plt+0x5378>
  408504:	mov	w19, w0
  408508:	bl	403100 <__errno_location@plt>
  40850c:	ldr	w8, [x0]
  408510:	cmp	w8, #0x26
  408514:	csel	w0, wzr, w19, eq  // eq = none
  408518:	ldr	x19, [sp, #16]
  40851c:	ldp	x29, x30, [sp], #32
  408520:	ret
  408524:	stp	x29, x30, [sp, #-80]!
  408528:	str	x25, [sp, #16]
  40852c:	stp	x24, x23, [sp, #32]
  408530:	stp	x22, x21, [sp, #48]
  408534:	stp	x20, x19, [sp, #64]
  408538:	ldp	w23, w21, [x3, #24]
  40853c:	mov	w22, w2
  408540:	mov	x20, x1
  408544:	mov	x19, x0
  408548:	mov	x29, sp
  40854c:	tbnz	w4, #0, 408600 <__fxstatat@plt+0x5460>
  408550:	ldrb	w9, [x19, #30]
  408554:	cbnz	w9, 408568 <__fxstatat@plt+0x53c8>
  408558:	ldrb	w8, [x19, #24]
  40855c:	cbnz	w8, 408568 <__fxstatat@plt+0x53c8>
  408560:	ldrb	w8, [x19, #43]
  408564:	cbz	w8, 408600 <__fxstatat@plt+0x5460>
  408568:	ldr	w8, [x5, #16]
  40856c:	cbnz	w9, 408578 <__fxstatat@plt+0x53d8>
  408570:	ldrb	w9, [x19, #24]
  408574:	cbz	w9, 408714 <__fxstatat@plt+0x5574>
  408578:	add	x9, x3, #0x10
  40857c:	ldr	w9, [x9]
  408580:	mov	x0, x20
  408584:	mov	w1, w22
  408588:	and	w8, w8, w9
  40858c:	and	w2, w8, #0x1c0
  408590:	bl	40c0ec <__fxstatat@plt+0x8f4c>
  408594:	cbz	w0, 4085f8 <__fxstatat@plt+0x5458>
  408598:	mov	x0, x19
  40859c:	bl	4092e8 <__fxstatat@plt+0x6148>
  4085a0:	tbnz	w0, #0, 4085e4 <__fxstatat@plt+0x5444>
  4085a4:	bl	403100 <__errno_location@plt>
  4085a8:	ldr	w24, [x0]
  4085ac:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4085b0:	add	x1, x1, #0xec7
  4085b4:	mov	w2, #0x5                   	// #5
  4085b8:	mov	x0, xzr
  4085bc:	bl	403050 <dcgettext@plt>
  4085c0:	mov	x25, x0
  4085c4:	mov	w0, #0x4                   	// #4
  4085c8:	mov	x1, x20
  4085cc:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4085d0:	mov	x3, x0
  4085d4:	mov	w0, wzr
  4085d8:	mov	w1, w24
  4085dc:	mov	x2, x25
  4085e0:	bl	4029e0 <error@plt>
  4085e4:	ldrb	w9, [x19, #36]
  4085e8:	mov	w8, wzr
  4085ec:	neg	w0, w9
  4085f0:	cbnz	w8, 408600 <__fxstatat@plt+0x5460>
  4085f4:	b	4086fc <__fxstatat@plt+0x555c>
  4085f8:	mov	w8, #0x1                   	// #1
  4085fc:	cbz	w8, 4086fc <__fxstatat@plt+0x555c>
  408600:	cmn	w22, #0x1
  408604:	b.eq	408650 <__fxstatat@plt+0x54b0>  // b.none
  408608:	mov	w0, w22
  40860c:	mov	w1, w23
  408610:	mov	w2, w21
  408614:	bl	403140 <fchown@plt>
  408618:	cbz	w0, 4086f8 <__fxstatat@plt+0x5558>
  40861c:	bl	403100 <__errno_location@plt>
  408620:	ldr	w24, [x0]
  408624:	mov	x23, x0
  408628:	cmp	w24, #0x16
  40862c:	b.eq	408638 <__fxstatat@plt+0x5498>  // b.none
  408630:	cmp	w24, #0x1
  408634:	b.ne	408694 <__fxstatat@plt+0x54f4>  // b.any
  408638:	mov	w1, #0xffffffff            	// #-1
  40863c:	mov	w0, w22
  408640:	mov	w2, w21
  408644:	bl	403140 <fchown@plt>
  408648:	str	w24, [x23]
  40864c:	b	408694 <__fxstatat@plt+0x54f4>
  408650:	mov	x0, x20
  408654:	mov	w1, w23
  408658:	mov	w2, w21
  40865c:	bl	402e90 <lchown@plt>
  408660:	cbz	w0, 4086f8 <__fxstatat@plt+0x5558>
  408664:	bl	403100 <__errno_location@plt>
  408668:	ldr	w23, [x0]
  40866c:	mov	x22, x0
  408670:	cmp	w23, #0x16
  408674:	b.eq	408680 <__fxstatat@plt+0x54e0>  // b.none
  408678:	cmp	w23, #0x1
  40867c:	b.ne	408694 <__fxstatat@plt+0x54f4>  // b.any
  408680:	mov	w1, #0xffffffff            	// #-1
  408684:	mov	x0, x20
  408688:	mov	w2, w21
  40868c:	bl	402e90 <lchown@plt>
  408690:	str	w23, [x22]
  408694:	mov	x0, x19
  408698:	bl	406cd0 <__fxstatat@plt+0x3b30>
  40869c:	tbnz	w0, #0, 4086f0 <__fxstatat@plt+0x5550>
  4086a0:	bl	403100 <__errno_location@plt>
  4086a4:	ldr	w21, [x0]
  4086a8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4086ac:	add	x1, x1, #0xb71
  4086b0:	mov	w2, #0x5                   	// #5
  4086b4:	mov	x0, xzr
  4086b8:	bl	403050 <dcgettext@plt>
  4086bc:	mov	x22, x0
  4086c0:	mov	w0, #0x4                   	// #4
  4086c4:	mov	x1, x20
  4086c8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4086cc:	mov	x3, x0
  4086d0:	mov	w0, wzr
  4086d4:	mov	w1, w21
  4086d8:	mov	x2, x22
  4086dc:	bl	4029e0 <error@plt>
  4086e0:	ldrb	w8, [x19, #36]
  4086e4:	cbz	w8, 4086f0 <__fxstatat@plt+0x5550>
  4086e8:	mov	w0, #0xffffffff            	// #-1
  4086ec:	b	4086fc <__fxstatat@plt+0x555c>
  4086f0:	mov	w0, wzr
  4086f4:	b	4086fc <__fxstatat@plt+0x555c>
  4086f8:	mov	w0, #0x1                   	// #1
  4086fc:	ldp	x20, x19, [sp, #64]
  408700:	ldp	x22, x21, [sp, #48]
  408704:	ldp	x24, x23, [sp, #32]
  408708:	ldr	x25, [sp, #16]
  40870c:	ldp	x29, x30, [sp], #80
  408710:	ret
  408714:	add	x9, x19, #0x10
  408718:	b	40857c <__fxstatat@plt+0x53dc>
  40871c:	sub	sp, sp, #0x30
  408720:	stp	x29, x30, [sp, #32]
  408724:	ldrb	w9, [x4, #35]
  408728:	mov	x8, x4
  40872c:	add	x29, sp, #0x20
  408730:	cbz	w9, 40874c <__fxstatat@plt+0x55ac>
  408734:	ldrb	w9, [x8, #40]
  408738:	cmp	w9, #0x0
  40873c:	cset	w9, ne  // ne = any
  408740:	tbz	w9, #0, 408754 <__fxstatat@plt+0x55b4>
  408744:	mov	w10, wzr
  408748:	b	408760 <__fxstatat@plt+0x55c0>
  40874c:	mov	w9, #0x1                   	// #1
  408750:	tbnz	w9, #0, 408744 <__fxstatat@plt+0x55a4>
  408754:	ldrb	w10, [x8, #41]
  408758:	cmp	w10, #0x0
  40875c:	cset	w10, eq  // eq = none
  408760:	ldrb	w11, [x8, #37]
  408764:	adrp	x4, 409000 <__fxstatat@plt+0x5e60>
  408768:	add	x4, x4, #0x474
  40876c:	cbnz	w11, 40877c <__fxstatat@plt+0x55dc>
  408770:	ldrb	w8, [x8, #33]
  408774:	cmp	w8, #0x0
  408778:	csel	x4, xzr, x4, eq  // eq = none
  40877c:	adrp	x8, 409000 <__fxstatat@plt+0x5e60>
  408780:	adrp	x11, 409000 <__fxstatat@plt+0x5e60>
  408784:	add	x8, x8, #0x3b8
  408788:	add	x11, x11, #0x330
  40878c:	cmp	w9, #0x0
  408790:	orr	w9, w9, w10
  408794:	adrp	x12, 409000 <__fxstatat@plt+0x5e60>
  408798:	adrp	x13, 409000 <__fxstatat@plt+0x5e60>
  40879c:	add	x10, sp, #0x8
  4087a0:	csel	x8, x11, x8, ne  // ne = any
  4087a4:	cmp	w9, #0x0
  4087a8:	add	x12, x12, #0x458
  4087ac:	add	x13, x13, #0x470
  4087b0:	orr	w14, w3, w1
  4087b4:	csel	x5, x10, xzr, ne  // ne = any
  4087b8:	stp	x12, x13, [sp, #16]
  4087bc:	str	x8, [sp, #8]
  4087c0:	tbnz	w14, #31, 4087cc <__fxstatat@plt+0x562c>
  4087c4:	bl	402f10 <attr_copy_fd@plt>
  4087c8:	b	4087dc <__fxstatat@plt+0x563c>
  4087cc:	mov	x1, x2
  4087d0:	mov	x2, x4
  4087d4:	mov	x3, x5
  4087d8:	bl	402f90 <attr_copy_file@plt>
  4087dc:	ldp	x29, x30, [sp, #32]
  4087e0:	cmp	w0, #0x0
  4087e4:	cset	w0, eq  // eq = none
  4087e8:	add	sp, sp, #0x30
  4087ec:	ret
  4087f0:	stp	x29, x30, [sp, #-32]!
  4087f4:	and	w8, w1, #0xf000
  4087f8:	cmp	w8, #0xa, lsl #12
  4087fc:	str	x19, [sp, #16]
  408800:	mov	x29, sp
  408804:	b.eq	408814 <__fxstatat@plt+0x5674>  // b.none
  408808:	mov	x19, x0
  40880c:	bl	40facc <__fxstatat@plt+0xc92c>
  408810:	tbz	w0, #0, 40881c <__fxstatat@plt+0x567c>
  408814:	mov	w0, #0x1                   	// #1
  408818:	b	408830 <__fxstatat@plt+0x5690>
  40881c:	mov	w1, #0x2                   	// #2
  408820:	mov	x0, x19
  408824:	bl	402af0 <euidaccess@plt>
  408828:	cmp	w0, #0x0
  40882c:	cset	w0, eq  // eq = none
  408830:	ldr	x19, [sp, #16]
  408834:	ldp	x29, x30, [sp], #32
  408838:	ret
  40883c:	stp	x29, x30, [sp, #-16]!
  408840:	mov	w2, w1
  408844:	mov	w1, #0x9409                	// #37897
  408848:	movk	w1, #0x4004, lsl #16
  40884c:	mov	x29, sp
  408850:	bl	403170 <ioctl@plt>
  408854:	ldp	x29, x30, [sp], #16
  408858:	ret
  40885c:	ldrsw	x0, [x0, #56]
  408860:	cmp	w0, #0x20, lsl #12
  408864:	b.ge	408870 <__fxstatat@plt+0x56d0>  // b.tcont
  408868:	mov	w0, #0x20000               	// #131072
  40886c:	ret
  408870:	ret
  408874:	ldr	w8, [x0, #16]
  408878:	and	w8, w8, #0xf000
  40887c:	cmp	w8, #0x8, lsl #12
  408880:	b.ne	4088a4 <__fxstatat@plt+0x5704>  // b.any
  408884:	ldr	x8, [x0, #48]
  408888:	ldr	x9, [x0, #64]
  40888c:	add	x10, x8, #0x1ff
  408890:	cmp	x8, #0x0
  408894:	csel	x8, x10, x8, lt  // lt = tstop
  408898:	cmp	x9, x8, asr #9
  40889c:	cset	w0, lt  // lt = tstop
  4088a0:	ret
  4088a4:	mov	w0, wzr
  4088a8:	ret
  4088ac:	add	x8, x0, x1
  4088b0:	sub	x8, x8, #0x1
  4088b4:	udiv	x8, x8, x1
  4088b8:	mul	x0, x8, x1
  4088bc:	ret
  4088c0:	sub	sp, sp, #0xf0
  4088c4:	stp	x29, x30, [sp, #144]
  4088c8:	add	x29, sp, #0x90
  4088cc:	stp	x26, x25, [sp, #176]
  4088d0:	ldp	x8, x25, [x29, #96]
  4088d4:	stur	w1, [x29, #-64]
  4088d8:	sub	x1, x29, #0x30
  4088dc:	stp	x28, x27, [sp, #160]
  4088e0:	stp	x24, x23, [sp, #192]
  4088e4:	stp	x22, x21, [sp, #208]
  4088e8:	stp	x20, x19, [sp, #224]
  4088ec:	stp	x3, x7, [sp, #56]
  4088f0:	mov	w19, w6
  4088f4:	mov	x20, x5
  4088f8:	mov	x22, x4
  4088fc:	str	x2, [sp, #48]
  408900:	str	x8, [sp, #72]
  408904:	mov	w27, w0
  408908:	bl	40967c <__fxstatat@plt+0x64dc>
  40890c:	cmp	w19, #0x3
  408910:	mov	x24, xzr
  408914:	mov	x21, xzr
  408918:	mov	x23, xzr
  40891c:	csel	x8, x22, xzr, eq  // eq = none
  408920:	mov	w26, #0x1                   	// #1
  408924:	str	x25, [sp, #24]
  408928:	strb	wzr, [x25]
  40892c:	str	w19, [sp, #36]
  408930:	str	x8, [sp, #40]
  408934:	sub	x0, x29, #0x30
  408938:	bl	40969c <__fxstatat@plt+0x64fc>
  40893c:	tbz	w0, #0, 408b54 <__fxstatat@plt+0x59b4>
  408940:	ldur	x8, [x29, #-24]
  408944:	cbz	x8, 408b68 <__fxstatat@plt+0x59c8>
  408948:	mov	x8, xzr
  40894c:	mov	w19, #0x1                   	// #1
  408950:	ldur	x9, [x29, #-8]
  408954:	mov	w10, #0x18                  	// #24
  408958:	madd	x8, x8, x10, x9
  40895c:	ldp	x9, x8, [x8]
  408960:	add	x10, x8, x9
  408964:	cmp	x9, x20
  408968:	csel	x11, x20, x9, gt
  40896c:	cmp	x10, x20
  408970:	sub	x10, x20, x11
  408974:	csel	x22, x11, x9, gt
  408978:	csel	x28, x10, x8, gt
  40897c:	sub	x8, x22, x23
  408980:	subs	x25, x8, x24
  408984:	b.eq	408a90 <__fxstatat@plt+0x58f0>  // b.none
  408988:	mov	w0, w27
  40898c:	mov	x1, x22
  408990:	mov	w2, wzr
  408994:	bl	402b00 <lseek@plt>
  408998:	tbnz	x0, #63, 4089d0 <__fxstatat@plt+0x5830>
  40899c:	ldr	w8, [sp, #36]
  4089a0:	cmp	w8, #0x1
  4089a4:	b.ne	408a14 <__fxstatat@plt+0x5874>  // b.any
  4089a8:	ldur	w0, [x29, #-64]
  4089ac:	mov	x1, x25
  4089b0:	bl	409134 <__fxstatat@plt+0x5f94>
  4089b4:	tbz	w0, #0, 408a40 <__fxstatat@plt+0x58a0>
  4089b8:	cmp	x22, x20
  4089bc:	csel	x21, x20, x22, gt
  4089c0:	mov	w8, #0x1                   	// #1
  4089c4:	mov	w25, wzr
  4089c8:	cbnz	w8, 408a90 <__fxstatat@plt+0x58f0>
  4089cc:	b	408ae4 <__fxstatat@plt+0x5944>
  4089d0:	bl	403100 <__errno_location@plt>
  4089d4:	ldr	w22, [x0]
  4089d8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4089dc:	mov	w2, #0x5                   	// #5
  4089e0:	mov	x0, xzr
  4089e4:	add	x1, x1, #0xe26
  4089e8:	bl	403050 <dcgettext@plt>
  4089ec:	ldr	x1, [sp, #64]
  4089f0:	mov	x25, x0
  4089f4:	mov	w0, #0x4                   	// #4
  4089f8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  4089fc:	mov	x3, x0
  408a00:	mov	w0, wzr
  408a04:	mov	w1, w22
  408a08:	mov	x2, x25
  408a0c:	bl	4029e0 <error@plt>
  408a10:	b	408a38 <__fxstatat@plt+0x5898>
  408a14:	ldur	w0, [x29, #-64]
  408a18:	ldr	x1, [sp, #72]
  408a1c:	cmp	w8, #0x3
  408a20:	cset	w2, eq  // eq = none
  408a24:	mov	x3, x25
  408a28:	bl	40907c <__fxstatat@plt+0x5edc>
  408a2c:	tbz	w0, #0, 408a38 <__fxstatat@plt+0x5898>
  408a30:	mov	w25, #0x1                   	// #1
  408a34:	b	408a90 <__fxstatat@plt+0x58f0>
  408a38:	mov	w25, wzr
  408a3c:	b	408ae4 <__fxstatat@plt+0x5944>
  408a40:	bl	403100 <__errno_location@plt>
  408a44:	ldr	w25, [x0]
  408a48:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  408a4c:	mov	w2, #0x5                   	// #5
  408a50:	mov	x0, xzr
  408a54:	add	x1, x1, #0xe36
  408a58:	bl	403050 <dcgettext@plt>
  408a5c:	ldr	x2, [sp, #72]
  408a60:	mov	x26, x0
  408a64:	mov	w1, #0x3                   	// #3
  408a68:	mov	w0, wzr
  408a6c:	bl	40d4a8 <__fxstatat@plt+0xa308>
  408a70:	mov	x3, x0
  408a74:	mov	w0, wzr
  408a78:	mov	w1, w25
  408a7c:	mov	x2, x26
  408a80:	bl	4029e0 <error@plt>
  408a84:	mov	w8, wzr
  408a88:	mov	w25, wzr
  408a8c:	cbz	w8, 408ae4 <__fxstatat@plt+0x5944>
  408a90:	ldur	w1, [x29, #-64]
  408a94:	ldp	x2, x3, [sp, #48]
  408a98:	ldr	x4, [sp, #40]
  408a9c:	ldp	x6, x7, [sp, #64]
  408aa0:	sub	x8, x29, #0x3c
  408aa4:	str	x8, [sp, #16]
  408aa8:	sub	x8, x29, #0x38
  408aac:	mov	w5, #0x1                   	// #1
  408ab0:	mov	w0, w27
  408ab4:	stp	x28, x8, [sp]
  408ab8:	bl	408cec <__fxstatat@plt+0x5b4c>
  408abc:	tbz	w0, #0, 408afc <__fxstatat@plt+0x595c>
  408ac0:	ldur	x8, [x29, #-56]
  408ac4:	ldurb	w9, [x29, #-60]
  408ac8:	cmp	x8, #0x0
  408acc:	add	x21, x8, x22
  408ad0:	csel	w25, w25, w9, eq  // eq = none
  408ad4:	mov	w8, #0x1                   	// #1
  408ad8:	cbnz	w8, 408b04 <__fxstatat@plt+0x5964>
  408adc:	mov	x24, x28
  408ae0:	mov	x23, x22
  408ae4:	sub	x0, x29, #0x30
  408ae8:	bl	409050 <__fxstatat@plt+0x5eb0>
  408aec:	mov	w8, #0x1                   	// #1
  408af0:	and	w26, w25, #0x1
  408af4:	cbz	w8, 408b30 <__fxstatat@plt+0x5990>
  408af8:	b	408b48 <__fxstatat@plt+0x59a8>
  408afc:	mov	w8, wzr
  408b00:	cbz	w8, 408adc <__fxstatat@plt+0x593c>
  408b04:	cmp	x21, x20
  408b08:	b.ne	408b1c <__fxstatat@plt+0x597c>  // b.any
  408b0c:	mov	w8, #0x1                   	// #1
  408b10:	sturb	w8, [x29, #-15]
  408b14:	mov	w8, #0x4                   	// #4
  408b18:	b	408b20 <__fxstatat@plt+0x5980>
  408b1c:	mov	w8, wzr
  408b20:	mov	x24, x28
  408b24:	mov	x23, x22
  408b28:	and	w26, w25, #0x1
  408b2c:	cbnz	w8, 408b48 <__fxstatat@plt+0x59a8>
  408b30:	ldur	x9, [x29, #-24]
  408b34:	mov	w8, w19
  408b38:	add	w19, w19, #0x1
  408b3c:	cmp	x9, x8
  408b40:	b.hi	408950 <__fxstatat@plt+0x57b0>  // b.pmore
  408b44:	mov	w8, #0x4                   	// #4
  408b48:	cmp	w8, #0x4
  408b4c:	b.eq	408b74 <__fxstatat@plt+0x59d4>  // b.none
  408b50:	b	408b9c <__fxstatat@plt+0x59fc>
  408b54:	ldurb	w8, [x29, #-15]
  408b58:	cbz	w8, 408b88 <__fxstatat@plt+0x59e8>
  408b5c:	mov	w8, #0x2                   	// #2
  408b60:	cbz	w8, 408ba0 <__fxstatat@plt+0x5a00>
  408b64:	b	408bf8 <__fxstatat@plt+0x5a58>
  408b68:	mov	w8, #0x4                   	// #4
  408b6c:	cmp	w8, #0x4
  408b70:	b.ne	408b9c <__fxstatat@plt+0x59fc>  // b.any
  408b74:	sub	x0, x29, #0x30
  408b78:	bl	409050 <__fxstatat@plt+0x5eb0>
  408b7c:	mov	w8, wzr
  408b80:	cbz	w8, 408ba0 <__fxstatat@plt+0x5a00>
  408b84:	b	408bf8 <__fxstatat@plt+0x5a58>
  408b88:	ldurb	w8, [x29, #-16]
  408b8c:	cbz	w8, 408bac <__fxstatat@plt+0x5a0c>
  408b90:	ldr	x9, [sp, #24]
  408b94:	mov	w8, #0x1                   	// #1
  408b98:	strb	w8, [x9]
  408b9c:	cbnz	w8, 408bf8 <__fxstatat@plt+0x5a58>
  408ba0:	ldurb	w8, [x29, #-15]
  408ba4:	cbz	w8, 408934 <__fxstatat@plt+0x5794>
  408ba8:	b	408c00 <__fxstatat@plt+0x5a60>
  408bac:	bl	403100 <__errno_location@plt>
  408bb0:	ldr	w22, [x0]
  408bb4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  408bb8:	mov	w2, #0x5                   	// #5
  408bbc:	mov	x0, xzr
  408bc0:	add	x1, x1, #0xe07
  408bc4:	bl	403050 <dcgettext@plt>
  408bc8:	ldr	x2, [sp, #64]
  408bcc:	mov	x25, x0
  408bd0:	mov	w1, #0x3                   	// #3
  408bd4:	mov	w0, wzr
  408bd8:	bl	40d4a8 <__fxstatat@plt+0xa308>
  408bdc:	mov	x3, x0
  408be0:	mov	w0, wzr
  408be4:	mov	w1, w22
  408be8:	mov	x2, x25
  408bec:	bl	4029e0 <error@plt>
  408bf0:	mov	w8, #0x1                   	// #1
  408bf4:	cbz	w8, 408ba0 <__fxstatat@plt+0x5a00>
  408bf8:	cmp	w8, #0x2
  408bfc:	b.ne	408cc8 <__fxstatat@plt+0x5b28>  // b.any
  408c00:	cmp	x21, x20
  408c04:	cset	w8, ge  // ge = tcont
  408c08:	eor	w9, w26, #0x1
  408c0c:	and	w8, w8, w9
  408c10:	tbnz	w8, #0, 408c30 <__fxstatat@plt+0x5a90>
  408c14:	ldr	w8, [sp, #36]
  408c18:	cmp	w8, #0x1
  408c1c:	b.ne	408c64 <__fxstatat@plt+0x5ac4>  // b.any
  408c20:	ldur	w0, [x29, #-64]
  408c24:	sub	x1, x20, x21
  408c28:	bl	409134 <__fxstatat@plt+0x5f94>
  408c2c:	tbz	w0, #0, 408c74 <__fxstatat@plt+0x5ad4>
  408c30:	ldr	w8, [sp, #36]
  408c34:	mov	w0, #0x1                   	// #1
  408c38:	cmp	w8, #0x3
  408c3c:	b.ne	408ccc <__fxstatat@plt+0x5b2c>  // b.any
  408c40:	cmp	x21, x20
  408c44:	b.ge	408ccc <__fxstatat@plt+0x5b2c>  // b.tcont
  408c48:	ldur	w0, [x29, #-64]
  408c4c:	sub	x2, x20, x21
  408c50:	mov	x1, x21
  408c54:	bl	409204 <__fxstatat@plt+0x6064>
  408c58:	tbnz	w0, #31, 408c88 <__fxstatat@plt+0x5ae8>
  408c5c:	mov	w0, #0x1                   	// #1
  408c60:	b	408ccc <__fxstatat@plt+0x5b2c>
  408c64:	ldur	w0, [x29, #-64]
  408c68:	mov	x1, x20
  408c6c:	bl	403080 <ftruncate@plt>
  408c70:	cbz	w0, 408c30 <__fxstatat@plt+0x5a90>
  408c74:	bl	403100 <__errno_location@plt>
  408c78:	ldr	w20, [x0]
  408c7c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  408c80:	add	x1, x1, #0xde0
  408c84:	b	408c98 <__fxstatat@plt+0x5af8>
  408c88:	bl	403100 <__errno_location@plt>
  408c8c:	ldr	w20, [x0]
  408c90:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  408c94:	add	x1, x1, #0xe47
  408c98:	mov	w2, #0x5                   	// #5
  408c9c:	mov	x0, xzr
  408ca0:	bl	403050 <dcgettext@plt>
  408ca4:	ldr	x1, [sp, #72]
  408ca8:	mov	x21, x0
  408cac:	mov	w0, #0x4                   	// #4
  408cb0:	bl	40d3a8 <__fxstatat@plt+0xa208>
  408cb4:	mov	x3, x0
  408cb8:	mov	w0, wzr
  408cbc:	mov	w1, w20
  408cc0:	mov	x2, x21
  408cc4:	bl	4029e0 <error@plt>
  408cc8:	mov	w0, wzr
  408ccc:	ldp	x20, x19, [sp, #224]
  408cd0:	ldp	x22, x21, [sp, #208]
  408cd4:	ldp	x24, x23, [sp, #192]
  408cd8:	ldp	x26, x25, [sp, #176]
  408cdc:	ldp	x28, x27, [sp, #160]
  408ce0:	ldp	x29, x30, [sp, #144]
  408ce4:	add	sp, sp, #0xf0
  408ce8:	ret
  408cec:	sub	sp, sp, #0xc0
  408cf0:	stp	x29, x30, [sp, #96]
  408cf4:	add	x29, sp, #0x60
  408cf8:	stp	x24, x23, [sp, #144]
  408cfc:	ldp	x9, x8, [x29, #104]
  408d00:	ldr	x24, [x29, #96]
  408d04:	stp	x28, x27, [sp, #112]
  408d08:	stp	x26, x25, [sp, #128]
  408d0c:	stp	x22, x21, [sp, #160]
  408d10:	stp	x20, x19, [sp, #176]
  408d14:	stp	x6, x7, [x29, #-24]
  408d18:	stur	w5, [x29, #-28]
  408d1c:	stur	x2, [x29, #-40]
  408d20:	stur	w1, [x29, #-4]
  408d24:	str	x8, [sp, #8]
  408d28:	strb	wzr, [x8]
  408d2c:	str	x9, [sp, #40]
  408d30:	str	xzr, [x9]
  408d34:	cbz	x24, 408fcc <__fxstatat@plt+0x5e2c>
  408d38:	cmp	x4, #0x0
  408d3c:	mov	x23, x4
  408d40:	mov	x19, x3
  408d44:	mov	w21, w0
  408d48:	mov	w28, wzr
  408d4c:	mov	x22, xzr
  408d50:	csel	x8, x4, x3, ne  // ne = any
  408d54:	stp	x3, x8, [sp, #24]
  408d58:	str	w0, [sp, #20]
  408d5c:	b	408d64 <__fxstatat@plt+0x5bc4>
  408d60:	cbz	x24, 408fc4 <__fxstatat@plt+0x5e24>
  408d64:	ldur	x1, [x29, #-40]
  408d68:	cmp	x24, x19
  408d6c:	csel	x2, x24, x19, cc  // cc = lo, ul, last
  408d70:	mov	w0, w21
  408d74:	bl	403000 <read@plt>
  408d78:	tbnz	x0, #63, 408f24 <__fxstatat@plt+0x5d84>
  408d7c:	mov	x27, x0
  408d80:	cbz	x0, 408f40 <__fxstatat@plt+0x5da0>
  408d84:	ldr	x9, [sp, #40]
  408d88:	sub	x24, x24, x27
  408d8c:	ldur	x20, [x29, #-40]
  408d90:	str	x24, [sp, #48]
  408d94:	ldr	x8, [x9]
  408d98:	ldr	x24, [sp, #32]
  408d9c:	mov	x25, x20
  408da0:	add	x8, x8, x27
  408da4:	str	x8, [x9]
  408da8:	b	408dc4 <__fxstatat@plt+0x5c24>
  408dac:	add	x22, x26, x22
  408db0:	mov	w8, wzr
  408db4:	sub	x27, x27, x26
  408db8:	add	x25, x25, x26
  408dbc:	mov	x24, x26
  408dc0:	cbnz	w8, 408f60 <__fxstatat@plt+0x5dc0>
  408dc4:	mov	w19, w28
  408dc8:	cbz	x27, 408f4c <__fxstatat@plt+0x5dac>
  408dcc:	cmp	x24, x27
  408dd0:	csel	x26, x24, x27, cc  // cc = lo, ul, last
  408dd4:	mov	w28, w19
  408dd8:	cbz	x23, 408df4 <__fxstatat@plt+0x5c54>
  408ddc:	mov	w28, w19
  408de0:	cbz	x26, 408df4 <__fxstatat@plt+0x5c54>
  408de4:	mov	x0, x25
  408de8:	mov	x1, x26
  408dec:	bl	40926c <__fxstatat@plt+0x60cc>
  408df0:	mov	w28, w0
  408df4:	cmp	x26, #0x0
  408df8:	cset	w9, ne  // ne = any
  408dfc:	cmp	x24, x27
  408e00:	cset	w10, cc  // cc = lo, ul, last
  408e04:	cmp	x22, #0x0
  408e08:	eor	w8, w19, w28
  408e0c:	cset	w11, ne  // ne = any
  408e10:	and	w24, w11, w8
  408e14:	orr	w8, w10, w28
  408e18:	and	w21, w9, w8
  408e1c:	tbnz	w24, #0, 408e68 <__fxstatat@plt+0x5cc8>
  408e20:	cbz	w21, 408e68 <__fxstatat@plt+0x5cc8>
  408e24:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  408e28:	sub	x8, x8, x26
  408e2c:	cmp	x22, x8
  408e30:	b.ls	408dac <__fxstatat@plt+0x5c0c>  // b.plast
  408e34:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  408e38:	mov	w2, #0x5                   	// #5
  408e3c:	mov	x0, xzr
  408e40:	add	x1, x1, #0xe7f
  408e44:	bl	403050 <dcgettext@plt>
  408e48:	ldur	x1, [x29, #-24]
  408e4c:	mov	x19, x0
  408e50:	mov	w0, #0x4                   	// #4
  408e54:	bl	40d3a8 <__fxstatat@plt+0xa208>
  408e58:	mov	x3, x0
  408e5c:	mov	w0, wzr
  408e60:	mov	w1, wzr
  408e64:	b	408ef8 <__fxstatat@plt+0x5d58>
  408e68:	cmp	w24, #0x0
  408e6c:	csel	x8, xzr, x26, ne  // ne = any
  408e70:	add	x22, x8, x22
  408e74:	tbz	w19, #0, 408e9c <__fxstatat@plt+0x5cfc>
  408e78:	ldur	w8, [x29, #-28]
  408e7c:	ldur	w0, [x29, #-4]
  408e80:	ldur	x1, [x29, #-16]
  408e84:	mov	x3, x22
  408e88:	and	w2, w8, #0x1
  408e8c:	bl	40907c <__fxstatat@plt+0x5edc>
  408e90:	tbnz	w0, #0, 408eb4 <__fxstatat@plt+0x5d14>
  408e94:	mov	w8, #0x1                   	// #1
  408e98:	b	408dbc <__fxstatat@plt+0x5c1c>
  408e9c:	ldur	w0, [x29, #-4]
  408ea0:	mov	x1, x20
  408ea4:	mov	x2, x22
  408ea8:	bl	40af18 <__fxstatat@plt+0x7d78>
  408eac:	cmp	x0, x22
  408eb0:	b.ne	408ec0 <__fxstatat@plt+0x5d20>  // b.any
  408eb4:	tbz	w21, #0, 408f08 <__fxstatat@plt+0x5d68>
  408eb8:	mov	x22, x26
  408ebc:	b	408f1c <__fxstatat@plt+0x5d7c>
  408ec0:	bl	403100 <__errno_location@plt>
  408ec4:	ldr	w24, [x0]
  408ec8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  408ecc:	mov	w2, #0x5                   	// #5
  408ed0:	mov	x0, xzr
  408ed4:	add	x1, x1, #0xe6e
  408ed8:	bl	403050 <dcgettext@plt>
  408edc:	ldur	x1, [x29, #-16]
  408ee0:	mov	x19, x0
  408ee4:	mov	w0, #0x4                   	// #4
  408ee8:	bl	40d3a8 <__fxstatat@plt+0xa208>
  408eec:	mov	x3, x0
  408ef0:	mov	w0, wzr
  408ef4:	mov	w1, w24
  408ef8:	mov	x2, x19
  408efc:	bl	4029e0 <error@plt>
  408f00:	mov	w8, #0x1                   	// #1
  408f04:	b	408dbc <__fxstatat@plt+0x5c1c>
  408f08:	cmp	x26, #0x0
  408f0c:	csel	x27, x27, xzr, ne  // ne = any
  408f10:	cmp	w24, #0x0
  408f14:	csel	x22, x26, xzr, ne  // ne = any
  408f18:	csel	x26, xzr, x26, ne  // ne = any
  408f1c:	mov	x20, x25
  408f20:	b	408db0 <__fxstatat@plt+0x5c10>
  408f24:	bl	403100 <__errno_location@plt>
  408f28:	ldr	w20, [x0]
  408f2c:	cmp	w20, #0x4
  408f30:	b.ne	408f74 <__fxstatat@plt+0x5dd4>  // b.any
  408f34:	mov	w8, #0x2                   	// #2
  408f38:	cbnz	w8, 408fb4 <__fxstatat@plt+0x5e14>
  408f3c:	b	408d60 <__fxstatat@plt+0x5bc0>
  408f40:	mov	w8, #0x3                   	// #3
  408f44:	cbnz	w8, 408fb4 <__fxstatat@plt+0x5e14>
  408f48:	b	408d60 <__fxstatat@plt+0x5bc0>
  408f4c:	ldr	x10, [sp, #8]
  408f50:	mov	w8, wzr
  408f54:	and	w9, w19, #0x1
  408f58:	mov	w28, w19
  408f5c:	strb	w9, [x10]
  408f60:	ldr	x19, [sp, #24]
  408f64:	ldr	w21, [sp, #20]
  408f68:	ldr	x24, [sp, #48]
  408f6c:	cbnz	w8, 408fb4 <__fxstatat@plt+0x5e14>
  408f70:	b	408d60 <__fxstatat@plt+0x5bc0>
  408f74:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  408f78:	mov	w2, #0x5                   	// #5
  408f7c:	mov	x0, xzr
  408f80:	add	x1, x1, #0xe5d
  408f84:	bl	403050 <dcgettext@plt>
  408f88:	ldur	x1, [x29, #-24]
  408f8c:	mov	x25, x0
  408f90:	mov	w0, #0x4                   	// #4
  408f94:	bl	40d3a8 <__fxstatat@plt+0xa208>
  408f98:	mov	x3, x0
  408f9c:	mov	w0, wzr
  408fa0:	mov	w1, w20
  408fa4:	mov	x2, x25
  408fa8:	bl	4029e0 <error@plt>
  408fac:	mov	w8, #0x1                   	// #1
  408fb0:	cbz	w8, 408d60 <__fxstatat@plt+0x5bc0>
  408fb4:	cmp	w8, #0x2
  408fb8:	b.eq	408d60 <__fxstatat@plt+0x5bc0>  // b.none
  408fbc:	cmp	w8, #0x3
  408fc0:	b.ne	408ffc <__fxstatat@plt+0x5e5c>  // b.any
  408fc4:	tbnz	w28, #0, 408fd8 <__fxstatat@plt+0x5e38>
  408fc8:	b	408ff4 <__fxstatat@plt+0x5e54>
  408fcc:	mov	x22, xzr
  408fd0:	mov	w28, wzr
  408fd4:	tbz	w28, #0, 408ff4 <__fxstatat@plt+0x5e54>
  408fd8:	ldur	w8, [x29, #-28]
  408fdc:	ldur	w0, [x29, #-4]
  408fe0:	ldur	x1, [x29, #-16]
  408fe4:	mov	x3, x22
  408fe8:	and	w2, w8, #0x1
  408fec:	bl	40907c <__fxstatat@plt+0x5edc>
  408ff0:	tbz	w0, #0, 408ffc <__fxstatat@plt+0x5e5c>
  408ff4:	mov	w0, #0x1                   	// #1
  408ff8:	b	409000 <__fxstatat@plt+0x5e60>
  408ffc:	mov	w0, wzr
  409000:	ldp	x20, x19, [sp, #176]
  409004:	ldp	x22, x21, [sp, #160]
  409008:	ldp	x24, x23, [sp, #144]
  40900c:	ldp	x26, x25, [sp, #128]
  409010:	ldp	x28, x27, [sp, #112]
  409014:	ldp	x29, x30, [sp, #96]
  409018:	add	sp, sp, #0xc0
  40901c:	ret
  409020:	stp	x29, x30, [sp, #-16]!
  409024:	mov	x29, sp
  409028:	tbnz	w0, #31, 40903c <__fxstatat@plt+0x5e9c>
  40902c:	mov	w1, w2
  409030:	bl	402cb0 <fchmod@plt>
  409034:	ldp	x29, x30, [sp], #16
  409038:	ret
  40903c:	mov	x0, x1
  409040:	mov	w1, w2
  409044:	bl	402bd0 <chmod@plt>
  409048:	ldp	x29, x30, [sp], #16
  40904c:	ret
  409050:	stp	x29, x30, [sp, #-32]!
  409054:	str	x19, [sp, #16]
  409058:	mov	x19, x0
  40905c:	ldr	x0, [x0, #40]
  409060:	mov	x29, sp
  409064:	bl	402ed0 <free@plt>
  409068:	str	xzr, [x19, #40]
  40906c:	str	xzr, [x19, #24]
  409070:	ldr	x19, [sp, #16]
  409074:	ldp	x29, x30, [sp], #32
  409078:	ret
  40907c:	stp	x29, x30, [sp, #-48]!
  409080:	stp	x22, x21, [sp, #16]
  409084:	stp	x20, x19, [sp, #32]
  409088:	mov	w22, w2
  40908c:	mov	x19, x1
  409090:	mov	w2, #0x1                   	// #1
  409094:	mov	x1, x3
  409098:	mov	x29, sp
  40909c:	mov	x20, x3
  4090a0:	mov	w21, w0
  4090a4:	bl	402b00 <lseek@plt>
  4090a8:	tbnz	x0, #63, 4090cc <__fxstatat@plt+0x5f2c>
  4090ac:	tbz	w22, #0, 4090c4 <__fxstatat@plt+0x5f24>
  4090b0:	sub	x1, x0, x20
  4090b4:	mov	w0, w21
  4090b8:	mov	x2, x20
  4090bc:	bl	409204 <__fxstatat@plt+0x6064>
  4090c0:	tbnz	w0, #31, 4090e0 <__fxstatat@plt+0x5f40>
  4090c4:	mov	w0, #0x1                   	// #1
  4090c8:	b	409124 <__fxstatat@plt+0x5f84>
  4090cc:	bl	403100 <__errno_location@plt>
  4090d0:	ldr	w20, [x0]
  4090d4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4090d8:	add	x1, x1, #0xe26
  4090dc:	b	4090f0 <__fxstatat@plt+0x5f50>
  4090e0:	bl	403100 <__errno_location@plt>
  4090e4:	ldr	w20, [x0]
  4090e8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4090ec:	add	x1, x1, #0xe47
  4090f0:	mov	w2, #0x5                   	// #5
  4090f4:	mov	x0, xzr
  4090f8:	bl	403050 <dcgettext@plt>
  4090fc:	mov	x21, x0
  409100:	mov	w0, #0x4                   	// #4
  409104:	mov	x1, x19
  409108:	bl	40d3a8 <__fxstatat@plt+0xa208>
  40910c:	mov	x3, x0
  409110:	mov	w0, wzr
  409114:	mov	w1, w20
  409118:	mov	x2, x21
  40911c:	bl	4029e0 <error@plt>
  409120:	mov	w0, wzr
  409124:	ldp	x20, x19, [sp, #32]
  409128:	ldp	x22, x21, [sp, #16]
  40912c:	ldp	x29, x30, [sp], #48
  409130:	ret
  409134:	stp	x29, x30, [sp, #-80]!
  409138:	stp	x22, x21, [sp, #48]
  40913c:	adrp	x22, 427000 <__fxstatat@plt+0x23e60>
  409140:	ldr	x8, [x22, #1296]
  409144:	stp	x24, x23, [sp, #32]
  409148:	stp	x20, x19, [sp, #64]
  40914c:	mov	x19, x1
  409150:	mov	w20, w0
  409154:	adrp	x23, 427000 <__fxstatat@plt+0x23e60>
  409158:	str	x25, [sp, #16]
  40915c:	mov	x29, sp
  409160:	cbnz	x8, 40919c <__fxstatat@plt+0x5ffc>
  409164:	ldrb	w8, [x23, #1304]
  409168:	mov	w9, #0x20000               	// #131072
  40916c:	mov	w1, #0x1                   	// #1
  409170:	mov	w21, #0x1                   	// #1
  409174:	cmp	w8, #0x0
  409178:	mov	w8, #0x400                 	// #1024
  40917c:	csel	x0, x8, x9, ne  // ne = any
  409180:	bl	410084 <__fxstatat@plt+0xcee4>
  409184:	str	x0, [x22, #1296]
  409188:	cbnz	x0, 40919c <__fxstatat@plt+0x5ffc>
  40918c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  409190:	add	x8, x8, #0x519
  409194:	str	x8, [x22, #1296]
  409198:	strb	w21, [x23, #1304]
  40919c:	mov	w24, #0x20000               	// #131072
  4091a0:	mov	w25, #0x400                 	// #1024
  4091a4:	cbz	x19, 4091e8 <__fxstatat@plt+0x6048>
  4091a8:	ldrb	w8, [x23, #1304]
  4091ac:	ldr	x1, [x22, #1296]
  4091b0:	mov	w0, w20
  4091b4:	cmp	w8, #0x0
  4091b8:	csel	x8, x25, x24, ne  // ne = any
  4091bc:	cmp	x8, x19
  4091c0:	csel	x21, x8, x19, cc  // cc = lo, ul, last
  4091c4:	mov	x2, x21
  4091c8:	bl	40af18 <__fxstatat@plt+0x7d78>
  4091cc:	cmp	x0, x21
  4091d0:	csel	x8, x21, xzr, eq  // eq = none
  4091d4:	cmp	x0, x21
  4091d8:	sub	x19, x19, x8
  4091dc:	b.eq	4091a4 <__fxstatat@plt+0x6004>  // b.none
  4091e0:	mov	w0, wzr
  4091e4:	b	4091ec <__fxstatat@plt+0x604c>
  4091e8:	mov	w0, #0x1                   	// #1
  4091ec:	ldp	x20, x19, [sp, #64]
  4091f0:	ldp	x22, x21, [sp, #48]
  4091f4:	ldp	x24, x23, [sp, #32]
  4091f8:	ldr	x25, [sp, #16]
  4091fc:	ldp	x29, x30, [sp], #80
  409200:	ret
  409204:	stp	x29, x30, [sp, #-32]!
  409208:	mov	x3, x2
  40920c:	mov	x2, x1
  409210:	mov	w1, #0x3                   	// #3
  409214:	stp	x20, x19, [sp, #16]
  409218:	mov	x29, sp
  40921c:	bl	4030a0 <fallocate@plt>
  409220:	mov	w19, w0
  409224:	tbnz	w0, #31, 409230 <__fxstatat@plt+0x6090>
  409228:	mov	w0, w19
  40922c:	b	409254 <__fxstatat@plt+0x60b4>
  409230:	bl	403100 <__errno_location@plt>
  409234:	ldr	w20, [x0]
  409238:	mov	w0, w20
  40923c:	bl	409260 <__fxstatat@plt+0x60c0>
  409240:	cmp	w20, #0x26
  409244:	cset	w8, eq  // eq = none
  409248:	orr	w8, w0, w8
  40924c:	tst	w8, #0x1
  409250:	csel	w0, wzr, w19, ne  // ne = any
  409254:	ldp	x20, x19, [sp, #16]
  409258:	ldp	x29, x30, [sp], #32
  40925c:	ret
  409260:	cmp	w0, #0x5f
  409264:	cset	w0, eq  // eq = none
  409268:	ret
  40926c:	stp	x29, x30, [sp, #-16]!
  409270:	mov	x29, sp
  409274:	cbz	x1, 4092d0 <__fxstatat@plt+0x6130>
  409278:	add	x9, x1, #0xf
  40927c:	and	x10, x9, #0xf
  409280:	orr	x9, x9, #0xfffffffffffffff0
  409284:	mov	x8, x1
  409288:	add	x10, x10, x0
  40928c:	eor	x9, x9, #0xf
  409290:	add	x1, x10, #0x1
  409294:	add	x2, x9, x8
  409298:	sub	x8, x8, #0x1
  40929c:	mov	x9, x0
  4092a0:	ldrb	w10, [x9]
  4092a4:	cbnz	w10, 4092dc <__fxstatat@plt+0x613c>
  4092a8:	cbz	x8, 4092d0 <__fxstatat@plt+0x6130>
  4092ac:	add	x9, x9, #0x1
  4092b0:	and	x10, x8, #0xf
  4092b4:	sub	x8, x8, #0x1
  4092b8:	cbnz	x10, 4092a0 <__fxstatat@plt+0x6100>
  4092bc:	bl	402ce0 <bcmp@plt>
  4092c0:	cmp	w0, #0x0
  4092c4:	cset	w0, eq  // eq = none
  4092c8:	ldp	x29, x30, [sp], #16
  4092cc:	ret
  4092d0:	mov	w0, #0x1                   	// #1
  4092d4:	ldp	x29, x30, [sp], #16
  4092d8:	ret
  4092dc:	mov	w0, wzr
  4092e0:	ldp	x29, x30, [sp], #16
  4092e4:	ret
  4092e8:	stp	x29, x30, [sp, #-32]!
  4092ec:	str	x19, [sp, #16]
  4092f0:	mov	x29, sp
  4092f4:	mov	x19, x0
  4092f8:	bl	403100 <__errno_location@plt>
  4092fc:	ldr	w8, [x0]
  409300:	cmp	w8, #0x16
  409304:	b.eq	409310 <__fxstatat@plt+0x6170>  // b.none
  409308:	cmp	w8, #0x1
  40930c:	b.ne	409320 <__fxstatat@plt+0x6180>  // b.any
  409310:	ldrb	w8, [x19, #27]
  409314:	cmp	w8, #0x0
  409318:	cset	w0, eq  // eq = none
  40931c:	b	409324 <__fxstatat@plt+0x6184>
  409320:	mov	w0, wzr
  409324:	ldr	x19, [sp, #16]
  409328:	ldp	x29, x30, [sp], #32
  40932c:	ret
  409330:	sub	sp, sp, #0x110
  409334:	stp	x29, x30, [sp, #240]
  409338:	add	x29, sp, #0xf0
  40933c:	stp	x28, x19, [sp, #256]
  409340:	mov	x19, x1
  409344:	stp	x2, x3, [x29, #-112]
  409348:	stp	x4, x5, [x29, #-96]
  40934c:	stp	x6, x7, [x29, #-80]
  409350:	stp	q1, q2, [sp, #16]
  409354:	stp	q3, q4, [sp, #48]
  409358:	str	q0, [sp]
  40935c:	stp	q5, q6, [sp, #80]
  409360:	str	q7, [sp, #112]
  409364:	bl	403100 <__errno_location@plt>
  409368:	mov	x8, #0xffffffffffffffd0    	// #-48
  40936c:	mov	x9, sp
  409370:	movk	x8, #0xff80, lsl #32
  409374:	sub	x10, x29, #0x70
  409378:	add	x9, x9, #0x80
  40937c:	ldr	w1, [x0]
  409380:	stp	x9, x8, [x29, #-16]
  409384:	add	x8, x29, #0x20
  409388:	add	x9, x10, #0x30
  40938c:	stp	x8, x9, [x29, #-32]
  409390:	ldp	q0, q1, [x29, #-32]
  409394:	sub	x3, x29, #0x40
  409398:	mov	w0, wzr
  40939c:	mov	x2, x19
  4093a0:	stp	q0, q1, [x29, #-64]
  4093a4:	bl	40f594 <__fxstatat@plt+0xc3f4>
  4093a8:	ldp	x28, x19, [sp, #256]
  4093ac:	ldp	x29, x30, [sp, #240]
  4093b0:	add	sp, sp, #0x110
  4093b4:	ret
  4093b8:	sub	sp, sp, #0x120
  4093bc:	stp	x29, x30, [sp, #240]
  4093c0:	add	x29, sp, #0xf0
  4093c4:	str	x28, [sp, #256]
  4093c8:	stp	x20, x19, [sp, #272]
  4093cc:	mov	x19, x1
  4093d0:	stp	x2, x3, [x29, #-112]
  4093d4:	stp	x4, x5, [x29, #-96]
  4093d8:	stp	x6, x7, [x29, #-80]
  4093dc:	stp	q1, q2, [sp, #16]
  4093e0:	stp	q3, q4, [sp, #48]
  4093e4:	str	q0, [sp]
  4093e8:	stp	q5, q6, [sp, #80]
  4093ec:	str	q7, [sp, #112]
  4093f0:	bl	403100 <__errno_location@plt>
  4093f4:	ldr	w20, [x0]
  4093f8:	mov	w0, w20
  4093fc:	bl	404eb4 <__fxstatat@plt+0x1d14>
  409400:	tbnz	w0, #0, 409444 <__fxstatat@plt+0x62a4>
  409404:	mov	x8, #0xffffffffffffffd0    	// #-48
  409408:	mov	x10, sp
  40940c:	sub	x11, x29, #0x70
  409410:	movk	x8, #0xff80, lsl #32
  409414:	add	x9, x29, #0x30
  409418:	add	x10, x10, #0x80
  40941c:	add	x11, x11, #0x30
  409420:	stp	x10, x8, [x29, #-16]
  409424:	stp	x9, x11, [x29, #-32]
  409428:	ldp	q0, q1, [x29, #-32]
  40942c:	sub	x3, x29, #0x40
  409430:	mov	w0, wzr
  409434:	mov	w1, w20
  409438:	mov	x2, x19
  40943c:	stp	q0, q1, [x29, #-64]
  409440:	bl	40f594 <__fxstatat@plt+0xc3f4>
  409444:	ldp	x20, x19, [sp, #272]
  409448:	ldr	x28, [sp, #256]
  40944c:	ldp	x29, x30, [sp, #240]
  409450:	add	sp, sp, #0x120
  409454:	ret
  409458:	stp	x29, x30, [sp, #-16]!
  40945c:	mov	w0, #0x4                   	// #4
  409460:	mov	x29, sp
  409464:	bl	40d3a8 <__fxstatat@plt+0xa208>
  409468:	ldp	x29, x30, [sp], #16
  40946c:	ret
  409470:	ret
  409474:	stp	x29, x30, [sp, #-32]!
  409478:	stp	x20, x19, [sp, #16]
  40947c:	mov	x19, x1
  409480:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  409484:	add	x1, x1, #0xee3
  409488:	mov	w2, #0x10                  	// #16
  40948c:	mov	x29, sp
  409490:	mov	x20, x0
  409494:	bl	402c20 <strncmp@plt>
  409498:	cbz	w0, 4094b0 <__fxstatat@plt+0x6310>
  40949c:	mov	x0, x20
  4094a0:	mov	x1, x19
  4094a4:	bl	402fb0 <attr_copy_check_permissions@plt>
  4094a8:	cmp	w0, #0x0
  4094ac:	cset	w0, ne  // ne = any
  4094b0:	ldp	x20, x19, [sp, #16]
  4094b4:	ldp	x29, x30, [sp], #32
  4094b8:	ret
  4094bc:	sub	sp, sp, #0x30
  4094c0:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4094c4:	ldr	x8, [x8, #2336]
  4094c8:	stp	x0, x1, [sp, #8]
  4094cc:	add	x1, sp, #0x8
  4094d0:	stp	x29, x30, [sp, #32]
  4094d4:	mov	x0, x8
  4094d8:	add	x29, sp, #0x20
  4094dc:	str	xzr, [sp, #24]
  4094e0:	bl	40bcc0 <__fxstatat@plt+0x8b20>
  4094e4:	cbz	x0, 4094ec <__fxstatat@plt+0x634c>
  4094e8:	bl	4094f8 <__fxstatat@plt+0x6358>
  4094ec:	ldp	x29, x30, [sp, #32]
  4094f0:	add	sp, sp, #0x30
  4094f4:	ret
  4094f8:	stp	x29, x30, [sp, #-32]!
  4094fc:	str	x19, [sp, #16]
  409500:	mov	x19, x0
  409504:	ldr	x0, [x0, #16]
  409508:	mov	x29, sp
  40950c:	bl	402ed0 <free@plt>
  409510:	mov	x0, x19
  409514:	bl	402ed0 <free@plt>
  409518:	ldr	x19, [sp, #16]
  40951c:	ldp	x29, x30, [sp], #32
  409520:	ret
  409524:	sub	sp, sp, #0x30
  409528:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40952c:	ldr	x8, [x8, #2336]
  409530:	stp	x0, x1, [sp, #8]
  409534:	add	x1, sp, #0x8
  409538:	stp	x29, x30, [sp, #32]
  40953c:	mov	x0, x8
  409540:	add	x29, sp, #0x20
  409544:	bl	40b160 <__fxstatat@plt+0x7fc0>
  409548:	cbz	x0, 409550 <__fxstatat@plt+0x63b0>
  40954c:	ldr	x0, [x0, #16]
  409550:	ldp	x29, x30, [sp, #32]
  409554:	add	sp, sp, #0x30
  409558:	ret
  40955c:	stp	x29, x30, [sp, #-48]!
  409560:	stp	x22, x21, [sp, #16]
  409564:	mov	x22, x0
  409568:	mov	w0, #0x18                  	// #24
  40956c:	stp	x20, x19, [sp, #32]
  409570:	mov	x29, sp
  409574:	mov	x20, x2
  409578:	mov	x21, x1
  40957c:	bl	40fb3c <__fxstatat@plt+0xc99c>
  409580:	mov	x19, x0
  409584:	mov	x0, x22
  409588:	bl	40fd14 <__fxstatat@plt+0xcb74>
  40958c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  409590:	ldr	x8, [x8, #2336]
  409594:	stp	x20, x0, [x19, #8]
  409598:	mov	x1, x19
  40959c:	str	x21, [x19]
  4095a0:	mov	x0, x8
  4095a4:	bl	40bc88 <__fxstatat@plt+0x8ae8>
  4095a8:	cbz	x0, 4095dc <__fxstatat@plt+0x643c>
  4095ac:	mov	x20, x0
  4095b0:	cmp	x0, x19
  4095b4:	b.eq	4095c8 <__fxstatat@plt+0x6428>  // b.none
  4095b8:	mov	x0, x19
  4095bc:	bl	4094f8 <__fxstatat@plt+0x6358>
  4095c0:	ldr	x0, [x20, #16]
  4095c4:	b	4095cc <__fxstatat@plt+0x642c>
  4095c8:	mov	x0, xzr
  4095cc:	ldp	x20, x19, [sp, #32]
  4095d0:	ldp	x22, x21, [sp, #16]
  4095d4:	ldp	x29, x30, [sp], #48
  4095d8:	ret
  4095dc:	bl	40fd40 <__fxstatat@plt+0xcba0>
  4095e0:	stp	x29, x30, [sp, #-16]!
  4095e4:	adrp	x2, 409000 <__fxstatat@plt+0x5e60>
  4095e8:	adrp	x3, 409000 <__fxstatat@plt+0x5e60>
  4095ec:	adrp	x4, 409000 <__fxstatat@plt+0x5e60>
  4095f0:	add	x2, x2, #0x624
  4095f4:	add	x3, x3, #0x634
  4095f8:	add	x4, x4, #0x4f8
  4095fc:	mov	w0, #0x67                  	// #103
  409600:	mov	x1, xzr
  409604:	mov	x29, sp
  409608:	bl	40b41c <__fxstatat@plt+0x827c>
  40960c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  409610:	str	x0, [x8, #2336]
  409614:	cbz	x0, 409620 <__fxstatat@plt+0x6480>
  409618:	ldp	x29, x30, [sp], #16
  40961c:	ret
  409620:	bl	40fd40 <__fxstatat@plt+0xcba0>
  409624:	ldr	x8, [x0]
  409628:	udiv	x9, x8, x1
  40962c:	msub	x0, x9, x1, x8
  409630:	ret
  409634:	ldr	x8, [x0]
  409638:	ldr	x9, [x1]
  40963c:	cmp	x8, x9
  409640:	b.ne	409658 <__fxstatat@plt+0x64b8>  // b.any
  409644:	ldr	x8, [x0, #8]
  409648:	ldr	x9, [x1, #8]
  40964c:	cmp	x8, x9
  409650:	cset	w0, eq  // eq = none
  409654:	ret
  409658:	mov	w0, wzr
  40965c:	ret
  409660:	stp	x29, x30, [sp, #-16]!
  409664:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  409668:	ldr	x0, [x8, #2336]
  40966c:	mov	x29, sp
  409670:	bl	40b6d0 <__fxstatat@plt+0x8530>
  409674:	ldp	x29, x30, [sp], #16
  409678:	ret
  40967c:	mov	w8, #0x1                   	// #1
  409680:	str	w0, [x1]
  409684:	str	xzr, [x1, #24]
  409688:	str	xzr, [x1, #40]
  40968c:	str	xzr, [x1, #8]
  409690:	strh	wzr, [x1, #32]
  409694:	str	w8, [x1, #16]
  409698:	ret
  40969c:	stp	x29, x30, [sp, #-96]!
  4096a0:	stp	x28, x27, [sp, #16]
  4096a4:	stp	x26, x25, [sp, #32]
  4096a8:	stp	x24, x23, [sp, #48]
  4096ac:	stp	x22, x21, [sp, #64]
  4096b0:	stp	x20, x19, [sp, #80]
  4096b4:	mov	x29, sp
  4096b8:	sub	sp, sp, #0x1, lsl #12
  4096bc:	sub	sp, sp, #0x10
  4096c0:	ldr	x28, [x0, #40]
  4096c4:	mov	x19, x0
  4096c8:	mov	w20, wzr
  4096cc:	add	x21, sp, #0x8
  4096d0:	mov	w22, #0x48                  	// #72
  4096d4:	mov	w23, #0x18                  	// #24
  4096d8:	mov	w25, #0x1                   	// #1
  4096dc:	mov	w26, #0x38                  	// #56
  4096e0:	mov	x27, #0x7fffffffffffffff    	// #9223372036854775807
  4096e4:	b	409700 <__fxstatat@plt+0x6560>
  4096e8:	ldr	x8, [x19, #8]
  4096ec:	mov	w10, #0x1                   	// #1
  4096f0:	strb	w10, [x19, #33]
  4096f4:	cmp	x8, #0x0
  4096f8:	cset	w24, ne  // ne = any
  4096fc:	cbnz	w10, 409904 <__fxstatat@plt+0x6764>
  409700:	add	x0, sp, #0x8
  409704:	mov	w2, #0x1000                	// #4096
  409708:	mov	w1, wzr
  40970c:	bl	402c80 <memset@plt>
  409710:	ldr	x8, [x19, #8]
  409714:	mov	w1, #0x660b                	// #26123
  409718:	add	x2, sp, #0x8
  40971c:	movk	w1, #0xc020, lsl #16
  409720:	str	x8, [sp, #8]
  409724:	ldr	w9, [x19, #16]
  409728:	mvn	x8, x8
  40972c:	str	w22, [sp, #32]
  409730:	str	x8, [sp, #16]
  409734:	str	w9, [sp, #24]
  409738:	ldr	w0, [x19]
  40973c:	bl	403170 <ioctl@plt>
  409740:	tbnz	w0, #31, 40988c <__fxstatat@plt+0x66ec>
  409744:	ldr	w8, [sp, #28]
  409748:	cbz	w8, 4096e8 <__fxstatat@plt+0x6548>
  40974c:	ldr	x9, [x19, #24]
  409750:	mvn	x10, x8
  409754:	cmp	x9, x10
  409758:	b.hi	409958 <__fxstatat@plt+0x67b8>  // b.pmore
  40975c:	ldr	x0, [x19, #40]
  409760:	add	x1, x9, x8
  409764:	mov	w2, #0x18                  	// #24
  409768:	str	x1, [x19, #24]
  40976c:	sub	x28, x28, x0
  409770:	bl	40fb68 <__fxstatat@plt+0xc9c8>
  409774:	str	x0, [x19, #40]
  409778:	ldr	w8, [sp, #28]
  40977c:	add	x28, x0, x28
  409780:	cbz	w8, 4098a4 <__fxstatat@plt+0x6704>
  409784:	ldr	w8, [sp, #28]
  409788:	mov	w9, wzr
  40978c:	b	4097b8 <__fxstatat@plt+0x6618>
  409790:	ldr	x12, [x19, #40]
  409794:	madd	x13, x14, x26, x21
  409798:	umaddl	x28, w20, w23, x12
  40979c:	stp	x11, x10, [x28]
  4097a0:	ldr	w10, [x13, #72]
  4097a4:	add	w20, w20, #0x1
  4097a8:	str	w10, [x28, #16]
  4097ac:	add	w9, w9, #0x1
  4097b0:	cmp	w9, w8
  4097b4:	b.cs	4098a4 <__fxstatat@plt+0x6704>  // b.hs, b.nlast
  4097b8:	umaddl	x12, w9, w26, x21
  4097bc:	ldr	x11, [x12, #32]!
  4097c0:	mov	x13, x12
  4097c4:	ldr	x10, [x13, #16]!
  4097c8:	sub	x14, x27, x10
  4097cc:	cmp	x11, x14
  4097d0:	b.hi	409938 <__fxstatat@plt+0x6798>  // b.pmore
  4097d4:	mov	w14, w9
  4097d8:	cbz	w20, 409814 <__fxstatat@plt+0x6674>
  4097dc:	madd	x15, x14, x26, x21
  4097e0:	ldr	w15, [x15, #72]
  4097e4:	ldr	w16, [x28, #16]
  4097e8:	and	w17, w15, #0xfffffffe
  4097ec:	cmp	w16, w17
  4097f0:	b.ne	409814 <__fxstatat@plt+0x6674>  // b.any
  4097f4:	ldp	x17, x16, [x28]
  4097f8:	add	x17, x16, x17
  4097fc:	cmp	x17, x11
  409800:	b.ne	409814 <__fxstatat@plt+0x6674>  // b.any
  409804:	add	x10, x16, x10
  409808:	str	x10, [x28, #8]
  40980c:	str	w15, [x28, #16]
  409810:	b	4097ac <__fxstatat@plt+0x660c>
  409814:	cbnz	w20, 409824 <__fxstatat@plt+0x6684>
  409818:	ldr	x15, [x19, #8]
  40981c:	cmp	x15, x11
  409820:	b.hi	409838 <__fxstatat@plt+0x6698>  // b.pmore
  409824:	cbz	w20, 409790 <__fxstatat@plt+0x65f0>
  409828:	ldp	x15, x16, [x28]
  40982c:	add	x15, x16, x15
  409830:	cmp	x15, x11
  409834:	b.ls	409790 <__fxstatat@plt+0x65f0>  // b.plast
  409838:	cbz	w20, 409848 <__fxstatat@plt+0x66a8>
  40983c:	ldp	x14, x15, [x28]
  409840:	add	x14, x15, x14
  409844:	b	40984c <__fxstatat@plt+0x66ac>
  409848:	ldr	x14, [x19, #8]
  40984c:	sub	x11, x14, x11
  409850:	subs	x10, x10, x11
  409854:	b.ls	409870 <__fxstatat@plt+0x66d0>  // b.plast
  409858:	ldr	x11, [x19, #8]
  40985c:	mov	w10, #0x1                   	// #1
  409860:	mov	w24, wzr
  409864:	cbnz	x11, 409880 <__fxstatat@plt+0x66e0>
  409868:	strb	w10, [x19, #32]
  40986c:	b	409880 <__fxstatat@plt+0x66e0>
  409870:	str	x14, [x12]
  409874:	str	x10, [x13]
  409878:	sub	w9, w9, #0x1
  40987c:	mov	w10, #0x6                   	// #6
  409880:	cmp	w10, #0x6
  409884:	b.eq	4097ac <__fxstatat@plt+0x660c>  // b.none
  409888:	b	4096fc <__fxstatat@plt+0x655c>
  40988c:	ldr	x8, [x19, #8]
  409890:	mov	w10, #0x1                   	// #1
  409894:	mov	w24, wzr
  409898:	cbnz	x8, 4096fc <__fxstatat@plt+0x655c>
  40989c:	strb	w10, [x19, #32]
  4098a0:	b	4096fc <__fxstatat@plt+0x655c>
  4098a4:	ldrb	w8, [x28, #16]
  4098a8:	tbz	w8, #0, 4098b0 <__fxstatat@plt+0x6710>
  4098ac:	strb	w25, [x19, #33]
  4098b0:	cmp	w20, #0x49
  4098b4:	b.cc	4098d0 <__fxstatat@plt+0x6730>  // b.lo, b.ul, b.last
  4098b8:	ldrb	w8, [x19, #33]
  4098bc:	cbnz	w8, 4098d0 <__fxstatat@plt+0x6730>
  4098c0:	ldr	x8, [x19, #40]
  4098c4:	sub	w20, w20, #0x1
  4098c8:	umaddl	x8, w20, w23, x8
  4098cc:	sub	x28, x8, #0x18
  4098d0:	ldrb	w8, [x19, #33]
  4098d4:	mov	w9, w20
  4098d8:	str	x9, [x19, #24]
  4098dc:	cbz	w8, 4098e8 <__fxstatat@plt+0x6748>
  4098e0:	mov	w10, #0x3                   	// #3
  4098e4:	b	4096fc <__fxstatat@plt+0x655c>
  4098e8:	ldp	x8, x9, [x28]
  4098ec:	cmp	w20, #0x47
  4098f0:	add	x8, x9, x8
  4098f4:	str	x8, [x19, #8]
  4098f8:	mov	w8, #0x3                   	// #3
  4098fc:	csel	w10, w8, wzr, hi  // hi = pmore
  409900:	b	4096fc <__fxstatat@plt+0x655c>
  409904:	cmp	w10, #0x3
  409908:	b.ne	409910 <__fxstatat@plt+0x6770>  // b.any
  40990c:	mov	w24, #0x1                   	// #1
  409910:	and	w0, w24, #0x1
  409914:	add	sp, sp, #0x1, lsl #12
  409918:	add	sp, sp, #0x10
  40991c:	ldp	x20, x19, [sp, #80]
  409920:	ldp	x22, x21, [sp, #64]
  409924:	ldp	x24, x23, [sp, #48]
  409928:	ldp	x26, x25, [sp, #32]
  40992c:	ldp	x28, x27, [sp, #16]
  409930:	ldp	x29, x30, [sp], #96
  409934:	ret
  409938:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  40993c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  409940:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  409944:	add	x0, x0, #0xf6a
  409948:	add	x1, x1, #0xf2b
  40994c:	add	x3, x3, #0xf3d
  409950:	mov	w2, #0x8d                  	// #141
  409954:	bl	4030f0 <__assert_fail@plt>
  409958:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  40995c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  409960:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  409964:	add	x0, x0, #0xef4
  409968:	add	x1, x1, #0xf2b
  40996c:	add	x3, x3, #0xf3d
  409970:	mov	w2, #0x7e                  	// #126
  409974:	bl	4030f0 <__assert_fail@plt>
  409978:	sub	sp, sp, #0x170
  40997c:	stp	x28, x25, [sp, #304]
  409980:	stp	x24, x23, [sp, #320]
  409984:	stp	x22, x21, [sp, #336]
  409988:	stp	x20, x19, [sp, #352]
  40998c:	mov	w22, w6
  409990:	mov	w21, w5
  409994:	mov	w23, w4
  409998:	mov	x20, x3
  40999c:	mov	w19, w2
  4099a0:	mov	x24, x1
  4099a4:	mov	w25, w0
  4099a8:	stp	x29, x30, [sp, #288]
  4099ac:	add	x29, sp, #0x120
  4099b0:	tbz	w6, #31, 4099d8 <__fxstatat@plt+0x6838>
  4099b4:	mov	w0, w25
  4099b8:	mov	x1, x24
  4099bc:	mov	w2, w19
  4099c0:	mov	x3, x20
  4099c4:	mov	w4, w23
  4099c8:	bl	402a40 <linkat@plt>
  4099cc:	cbz	w0, 409a38 <__fxstatat@plt+0x6898>
  4099d0:	bl	403100 <__errno_location@plt>
  4099d4:	ldr	w22, [x0]
  4099d8:	cmp	w22, #0x11
  4099dc:	b.ne	409a94 <__fxstatat@plt+0x68f4>  // b.any
  4099e0:	tbz	w21, #0, 409a94 <__fxstatat@plt+0x68f4>
  4099e4:	add	x1, sp, #0x20
  4099e8:	mov	x0, x20
  4099ec:	bl	409ab4 <__fxstatat@plt+0x6914>
  4099f0:	cbz	x0, 409a2c <__fxstatat@plt+0x688c>
  4099f4:	adrp	x3, 409000 <__fxstatat@plt+0x5e60>
  4099f8:	add	x3, x3, #0xb28
  4099fc:	add	x2, sp, #0x8
  409a00:	mov	w4, #0x6                   	// #6
  409a04:	mov	w1, wzr
  409a08:	mov	x21, x0
  409a0c:	str	w25, [sp, #8]
  409a10:	str	x24, [sp, #16]
  409a14:	stp	w19, w23, [sp, #24]
  409a18:	bl	40e544 <__fxstatat@plt+0xb3a4>
  409a1c:	cbz	w0, 409a48 <__fxstatat@plt+0x68a8>
  409a20:	bl	403100 <__errno_location@plt>
  409a24:	ldr	w22, [x0]
  409a28:	b	409a80 <__fxstatat@plt+0x68e0>
  409a2c:	bl	403100 <__errno_location@plt>
  409a30:	ldr	w22, [x0]
  409a34:	b	409a94 <__fxstatat@plt+0x68f4>
  409a38:	mov	w22, wzr
  409a3c:	cmp	w22, #0x11
  409a40:	b.eq	4099e0 <__fxstatat@plt+0x6840>  // b.none
  409a44:	b	409a94 <__fxstatat@plt+0x68f4>
  409a48:	mov	w0, w19
  409a4c:	mov	x1, x21
  409a50:	mov	w2, w19
  409a54:	mov	x3, x20
  409a58:	bl	402f20 <renameat@plt>
  409a5c:	cbz	w0, 409a6c <__fxstatat@plt+0x68cc>
  409a60:	bl	403100 <__errno_location@plt>
  409a64:	ldr	w22, [x0]
  409a68:	b	409a70 <__fxstatat@plt+0x68d0>
  409a6c:	mov	w22, #0xffffffff            	// #-1
  409a70:	mov	w0, w19
  409a74:	mov	x1, x21
  409a78:	mov	w2, wzr
  409a7c:	bl	402aa0 <unlinkat@plt>
  409a80:	add	x8, sp, #0x20
  409a84:	cmp	x21, x8
  409a88:	b.eq	409a94 <__fxstatat@plt+0x68f4>  // b.none
  409a8c:	mov	x0, x21
  409a90:	bl	402ed0 <free@plt>
  409a94:	mov	w0, w22
  409a98:	ldp	x20, x19, [sp, #352]
  409a9c:	ldp	x22, x21, [sp, #336]
  409aa0:	ldp	x24, x23, [sp, #320]
  409aa4:	ldp	x28, x25, [sp, #304]
  409aa8:	ldp	x29, x30, [sp, #288]
  409aac:	add	sp, sp, #0x170
  409ab0:	ret
  409ab4:	stp	x29, x30, [sp, #-48]!
  409ab8:	str	x21, [sp, #16]
  409abc:	stp	x20, x19, [sp, #32]
  409ac0:	mov	x29, sp
  409ac4:	mov	x19, x1
  409ac8:	mov	x20, x0
  409acc:	bl	40a974 <__fxstatat@plt+0x77d4>
  409ad0:	sub	x21, x0, x20
  409ad4:	add	x0, x21, #0x9
  409ad8:	cmp	x0, #0x101
  409adc:	b.cc	409aec <__fxstatat@plt+0x694c>  // b.lo, b.ul, b.last
  409ae0:	bl	402bb0 <malloc@plt>
  409ae4:	mov	x19, x0
  409ae8:	cbz	x0, 409b14 <__fxstatat@plt+0x6974>
  409aec:	mov	x3, #0xffffffffffffffff    	// #-1
  409af0:	mov	x0, x19
  409af4:	mov	x1, x20
  409af8:	mov	x2, x21
  409afc:	bl	403020 <__mempcpy_chk@plt>
  409b00:	adrp	x8, 415000 <__fxstatat@plt+0x11e60>
  409b04:	add	x8, x8, #0xfaa
  409b08:	ldr	x8, [x8]
  409b0c:	strb	wzr, [x0, #8]
  409b10:	str	x8, [x0]
  409b14:	mov	x0, x19
  409b18:	ldp	x20, x19, [sp, #32]
  409b1c:	ldr	x21, [sp, #16]
  409b20:	ldp	x29, x30, [sp], #48
  409b24:	ret
  409b28:	stp	x29, x30, [sp, #-16]!
  409b2c:	ldr	w8, [x1]
  409b30:	ldr	x9, [x1, #8]
  409b34:	ldp	w2, w4, [x1, #16]
  409b38:	mov	x3, x0
  409b3c:	mov	w0, w8
  409b40:	mov	x1, x9
  409b44:	mov	x29, sp
  409b48:	bl	402a40 <linkat@plt>
  409b4c:	ldp	x29, x30, [sp], #16
  409b50:	ret
  409b54:	sub	sp, sp, #0x150
  409b58:	stp	x28, x23, [sp, #288]
  409b5c:	stp	x22, x21, [sp, #304]
  409b60:	stp	x20, x19, [sp, #320]
  409b64:	mov	w22, w4
  409b68:	mov	w21, w3
  409b6c:	mov	x20, x2
  409b70:	mov	w19, w1
  409b74:	mov	x23, x0
  409b78:	stp	x29, x30, [sp, #272]
  409b7c:	add	x29, sp, #0x110
  409b80:	tbz	w4, #31, 409ba0 <__fxstatat@plt+0x6a00>
  409b84:	mov	x0, x23
  409b88:	mov	w1, w19
  409b8c:	mov	x2, x20
  409b90:	bl	403090 <symlinkat@plt>
  409b94:	cbz	w0, 409bfc <__fxstatat@plt+0x6a5c>
  409b98:	bl	403100 <__errno_location@plt>
  409b9c:	ldr	w22, [x0]
  409ba0:	cmp	w22, #0x11
  409ba4:	b.ne	409c58 <__fxstatat@plt+0x6ab8>  // b.any
  409ba8:	tbz	w21, #0, 409c58 <__fxstatat@plt+0x6ab8>
  409bac:	add	x1, sp, #0x10
  409bb0:	mov	x0, x20
  409bb4:	bl	409ab4 <__fxstatat@plt+0x6914>
  409bb8:	cbz	x0, 409bf0 <__fxstatat@plt+0x6a50>
  409bbc:	adrp	x3, 409000 <__fxstatat@plt+0x5e60>
  409bc0:	add	x3, x3, #0xc74
  409bc4:	mov	x2, sp
  409bc8:	mov	w4, #0x6                   	// #6
  409bcc:	mov	w1, wzr
  409bd0:	mov	x21, x0
  409bd4:	str	x23, [sp]
  409bd8:	str	w19, [sp, #8]
  409bdc:	bl	40e544 <__fxstatat@plt+0xb3a4>
  409be0:	cbz	w0, 409c0c <__fxstatat@plt+0x6a6c>
  409be4:	bl	403100 <__errno_location@plt>
  409be8:	ldr	w22, [x0]
  409bec:	b	409c44 <__fxstatat@plt+0x6aa4>
  409bf0:	bl	403100 <__errno_location@plt>
  409bf4:	ldr	w22, [x0]
  409bf8:	b	409c58 <__fxstatat@plt+0x6ab8>
  409bfc:	mov	w22, wzr
  409c00:	cmp	w22, #0x11
  409c04:	b.eq	409ba8 <__fxstatat@plt+0x6a08>  // b.none
  409c08:	b	409c58 <__fxstatat@plt+0x6ab8>
  409c0c:	mov	w0, w19
  409c10:	mov	x1, x21
  409c14:	mov	w2, w19
  409c18:	mov	x3, x20
  409c1c:	bl	402f20 <renameat@plt>
  409c20:	cbz	w0, 409c40 <__fxstatat@plt+0x6aa0>
  409c24:	bl	403100 <__errno_location@plt>
  409c28:	ldr	w22, [x0]
  409c2c:	mov	w0, w19
  409c30:	mov	x1, x21
  409c34:	mov	w2, wzr
  409c38:	bl	402aa0 <unlinkat@plt>
  409c3c:	b	409c44 <__fxstatat@plt+0x6aa4>
  409c40:	mov	w22, #0xffffffff            	// #-1
  409c44:	add	x8, sp, #0x10
  409c48:	cmp	x21, x8
  409c4c:	b.eq	409c58 <__fxstatat@plt+0x6ab8>  // b.none
  409c50:	mov	x0, x21
  409c54:	bl	402ed0 <free@plt>
  409c58:	mov	w0, w22
  409c5c:	ldp	x20, x19, [sp, #320]
  409c60:	ldp	x22, x21, [sp, #304]
  409c64:	ldp	x28, x23, [sp, #288]
  409c68:	ldp	x29, x30, [sp, #272]
  409c6c:	add	sp, sp, #0x150
  409c70:	ret
  409c74:	stp	x29, x30, [sp, #-16]!
  409c78:	ldr	x8, [x1]
  409c7c:	ldr	w1, [x1, #8]
  409c80:	mov	x2, x0
  409c84:	mov	x29, sp
  409c88:	mov	x0, x8
  409c8c:	bl	403090 <symlinkat@plt>
  409c90:	ldp	x29, x30, [sp], #16
  409c94:	ret
  409c98:	stp	x29, x30, [sp, #-48]!
  409c9c:	stp	x22, x21, [sp, #16]
  409ca0:	stp	x20, x19, [sp, #32]
  409ca4:	mov	x29, sp
  409ca8:	mov	x20, x2
  409cac:	mov	x21, x0
  409cb0:	bl	40c08c <__fxstatat@plt+0x8eec>
  409cb4:	mov	w19, w0
  409cb8:	cmn	w0, #0x1
  409cbc:	b.eq	409cf0 <__fxstatat@plt+0x6b50>  // b.none
  409cc0:	cmn	w19, #0x2
  409cc4:	b.ne	409d2c <__fxstatat@plt+0x6b8c>  // b.any
  409cc8:	bl	403100 <__errno_location@plt>
  409ccc:	ldr	w20, [x0]
  409cd0:	mov	x0, x21
  409cd4:	bl	40d628 <__fxstatat@plt+0xa488>
  409cd8:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  409cdc:	mov	x3, x0
  409ce0:	add	x2, x2, #0x9d1
  409ce4:	mov	w0, wzr
  409ce8:	mov	w1, w20
  409cec:	b	409d28 <__fxstatat@plt+0x6b88>
  409cf0:	bl	403100 <__errno_location@plt>
  409cf4:	ldr	w21, [x0]
  409cf8:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  409cfc:	add	x1, x1, #0xbc6
  409d00:	mov	w2, #0x5                   	// #5
  409d04:	mov	x0, xzr
  409d08:	bl	403050 <dcgettext@plt>
  409d0c:	mov	x22, x0
  409d10:	mov	x0, x20
  409d14:	bl	40d628 <__fxstatat@plt+0xa488>
  409d18:	mov	x3, x0
  409d1c:	mov	w0, wzr
  409d20:	mov	w1, w21
  409d24:	mov	x2, x22
  409d28:	bl	4029e0 <error@plt>
  409d2c:	mov	w0, w19
  409d30:	ldp	x20, x19, [sp, #32]
  409d34:	ldp	x22, x21, [sp, #16]
  409d38:	ldp	x29, x30, [sp], #48
  409d3c:	ret
  409d40:	stp	x29, x30, [sp, #-48]!
  409d44:	stp	x22, x21, [sp, #16]
  409d48:	stp	x20, x19, [sp, #32]
  409d4c:	mov	x29, sp
  409d50:	mov	x20, x0
  409d54:	bl	40c0ec <__fxstatat@plt+0x8f4c>
  409d58:	mov	w19, w0
  409d5c:	cbz	w0, 409d9c <__fxstatat@plt+0x6bfc>
  409d60:	bl	403100 <__errno_location@plt>
  409d64:	ldr	w21, [x0]
  409d68:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  409d6c:	add	x1, x1, #0xa6c
  409d70:	mov	w2, #0x5                   	// #5
  409d74:	mov	x0, xzr
  409d78:	bl	403050 <dcgettext@plt>
  409d7c:	mov	x22, x0
  409d80:	mov	x0, x20
  409d84:	bl	40d628 <__fxstatat@plt+0xa488>
  409d88:	mov	x3, x0
  409d8c:	mov	w0, wzr
  409d90:	mov	w1, w21
  409d94:	mov	x2, x22
  409d98:	bl	4029e0 <error@plt>
  409d9c:	mov	w0, w19
  409da0:	ldp	x20, x19, [sp, #32]
  409da4:	ldp	x22, x21, [sp, #16]
  409da8:	ldp	x29, x30, [sp], #48
  409dac:	ret
  409db0:	stp	x29, x30, [sp, #-80]!
  409db4:	cmp	x1, #0x401
  409db8:	mov	w8, #0x401                 	// #1025
  409dbc:	stp	x26, x25, [sp, #16]
  409dc0:	stp	x20, x19, [sp, #64]
  409dc4:	mov	x19, x0
  409dc8:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  409dcc:	mov	w25, #0xc                   	// #12
  409dd0:	stp	x24, x23, [sp, #32]
  409dd4:	stp	x22, x21, [sp, #48]
  409dd8:	mov	x29, sp
  409ddc:	b	409dec <__fxstatat@plt+0x6c4c>
  409de0:	mov	w8, wzr
  409de4:	mov	x21, xzr
  409de8:	tbz	w8, #0, 409ea0 <__fxstatat@plt+0x6d00>
  409dec:	mov	x0, x20
  409df0:	bl	402bb0 <malloc@plt>
  409df4:	cbz	x0, 409de0 <__fxstatat@plt+0x6c40>
  409df8:	mov	x22, x0
  409dfc:	mov	x0, x19
  409e00:	mov	x1, x22
  409e04:	mov	x2, x20
  409e08:	bl	402a50 <readlink@plt>
  409e0c:	mov	x23, x0
  409e10:	tbz	x0, #63, 409e24 <__fxstatat@plt+0x6c84>
  409e14:	bl	403100 <__errno_location@plt>
  409e18:	ldr	w26, [x0]
  409e1c:	cmp	w26, #0x22
  409e20:	b.ne	409e70 <__fxstatat@plt+0x6cd0>  // b.any
  409e24:	cmp	x23, x20
  409e28:	b.cs	409e3c <__fxstatat@plt+0x6c9c>  // b.hs, b.nlast
  409e2c:	mov	w8, wzr
  409e30:	strb	wzr, [x22, x23]
  409e34:	mov	x21, x22
  409e38:	b	409de8 <__fxstatat@plt+0x6c48>
  409e3c:	mov	x0, x22
  409e40:	bl	402ed0 <free@plt>
  409e44:	lsr	x8, x20, #62
  409e48:	cbnz	x8, 409e58 <__fxstatat@plt+0x6cb8>
  409e4c:	lsl	x20, x20, #1
  409e50:	mov	w8, #0x1                   	// #1
  409e54:	b	409de8 <__fxstatat@plt+0x6c48>
  409e58:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409e5c:	cmp	x20, x8
  409e60:	b.cs	409e8c <__fxstatat@plt+0x6cec>  // b.hs, b.nlast
  409e64:	mov	w8, #0x1                   	// #1
  409e68:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  409e6c:	b	409de8 <__fxstatat@plt+0x6c48>
  409e70:	mov	x24, x0
  409e74:	mov	x0, x22
  409e78:	bl	402ed0 <free@plt>
  409e7c:	mov	w8, wzr
  409e80:	mov	x21, xzr
  409e84:	str	w26, [x24]
  409e88:	b	409de8 <__fxstatat@plt+0x6c48>
  409e8c:	bl	403100 <__errno_location@plt>
  409e90:	mov	w8, wzr
  409e94:	mov	x21, xzr
  409e98:	str	w25, [x0]
  409e9c:	b	409de8 <__fxstatat@plt+0x6c48>
  409ea0:	mov	x0, x21
  409ea4:	ldp	x20, x19, [sp, #64]
  409ea8:	ldp	x22, x21, [sp, #48]
  409eac:	ldp	x24, x23, [sp, #32]
  409eb0:	ldp	x26, x25, [sp, #16]
  409eb4:	ldp	x29, x30, [sp], #80
  409eb8:	ret
  409ebc:	stp	x29, x30, [sp, #-32]!
  409ec0:	stp	x20, x19, [sp, #16]
  409ec4:	mov	x19, x0
  409ec8:	mov	x29, sp
  409ecc:	cbz	x0, 409ef8 <__fxstatat@plt+0x6d58>
  409ed0:	cbz	x19, 409f0c <__fxstatat@plt+0x6d6c>
  409ed4:	ldrb	w8, [x19]
  409ed8:	adrp	x20, 415000 <__fxstatat@plt+0x11e60>
  409edc:	add	x20, x20, #0xfd0
  409ee0:	cbz	w8, 409f14 <__fxstatat@plt+0x6d74>
  409ee4:	mov	x0, x19
  409ee8:	bl	40a974 <__fxstatat@plt+0x77d4>
  409eec:	cmp	x19, x0
  409ef0:	csel	x20, x19, x20, eq  // eq = none
  409ef4:	b	409f14 <__fxstatat@plt+0x6d74>
  409ef8:	adrp	x0, 415000 <__fxstatat@plt+0x11e60>
  409efc:	add	x0, x0, #0xfb8
  409f00:	bl	403110 <getenv@plt>
  409f04:	mov	x19, x0
  409f08:	cbnz	x19, 409ed4 <__fxstatat@plt+0x6d34>
  409f0c:	adrp	x20, 415000 <__fxstatat@plt+0x11e60>
  409f10:	add	x20, x20, #0xfd0
  409f14:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  409f18:	str	x20, [x8, #2344]
  409f1c:	ldp	x20, x19, [sp, #16]
  409f20:	ldp	x29, x30, [sp], #32
  409f24:	ret
  409f28:	sub	sp, sp, #0x90
  409f2c:	str	w0, [sp, #12]
  409f30:	mov	x0, x1
  409f34:	stp	x29, x30, [sp, #48]
  409f38:	stp	x28, x27, [sp, #64]
  409f3c:	stp	x26, x25, [sp, #80]
  409f40:	stp	x24, x23, [sp, #96]
  409f44:	stp	x22, x21, [sp, #112]
  409f48:	stp	x20, x19, [sp, #128]
  409f4c:	add	x29, sp, #0x30
  409f50:	mov	w19, w3
  409f54:	mov	w24, w2
  409f58:	mov	x20, x1
  409f5c:	bl	40a974 <__fxstatat@plt+0x77d4>
  409f60:	sub	x22, x0, x20
  409f64:	bl	4029b0 <strlen@plt>
  409f68:	adrp	x21, 427000 <__fxstatat@plt+0x23e60>
  409f6c:	ldr	x8, [x21, #2344]
  409f70:	add	x23, x22, x0
  409f74:	cbnz	x8, 409f80 <__fxstatat@plt+0x6de0>
  409f78:	mov	x0, xzr
  409f7c:	bl	409ebc <__fxstatat@plt+0x6d1c>
  409f80:	ldr	x0, [x21, #2344]
  409f84:	bl	4029b0 <strlen@plt>
  409f88:	add	x25, x0, #0x1
  409f8c:	cmp	x25, #0x9
  409f90:	mov	w8, #0x9                   	// #9
  409f94:	csinc	x8, x8, x0, ls  // ls = plast
  409f98:	add	x8, x23, x8
  409f9c:	add	x0, x8, #0x1
  409fa0:	str	x0, [sp]
  409fa4:	bl	402bb0 <malloc@plt>
  409fa8:	stur	x0, [x29, #-8]
  409fac:	cbz	x0, 40a130 <__fxstatat@plt+0x6f90>
  409fb0:	mov	w8, #0xffffffff            	// #-1
  409fb4:	add	x27, x23, #0x1
  409fb8:	stur	xzr, [x29, #-16]
  409fbc:	str	xzr, [sp, #16]
  409fc0:	stur	w8, [x29, #-20]
  409fc4:	b	409fd0 <__fxstatat@plt+0x6e30>
  409fc8:	mov	w8, #0x3                   	// #3
  409fcc:	cbnz	w8, 40a0f0 <__fxstatat@plt+0x6f50>
  409fd0:	ldur	x21, [x29, #-8]
  409fd4:	mov	x1, x20
  409fd8:	mov	x2, x27
  409fdc:	mov	x0, x21
  409fe0:	bl	402980 <memcpy@plt>
  409fe4:	cmp	w24, #0x1
  409fe8:	b.ne	40a004 <__fxstatat@plt+0x6e64>  // b.any
  409fec:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  409ff0:	ldr	x1, [x8, #2344]
  409ff4:	add	x0, x21, x23
  409ff8:	mov	x2, x25
  409ffc:	bl	402980 <memcpy@plt>
  40a000:	b	40a078 <__fxstatat@plt+0x6ed8>
  40a004:	ldr	w0, [sp, #12]
  40a008:	ldr	x2, [sp]
  40a00c:	sub	x1, x29, #0x8
  40a010:	sub	x5, x29, #0x10
  40a014:	sub	x6, x29, #0x14
  40a018:	mov	x3, x23
  40a01c:	mov	x4, x22
  40a020:	bl	40a150 <__fxstatat@plt+0x6fb0>
  40a024:	cmp	w0, #0x1
  40a028:	b.eq	40a064 <__fxstatat@plt+0x6ec4>  // b.none
  40a02c:	cmp	w0, #0x2
  40a030:	b.eq	40a040 <__fxstatat@plt+0x6ea0>  // b.none
  40a034:	cmp	w0, #0x3
  40a038:	b.ne	40a078 <__fxstatat@plt+0x6ed8>  // b.any
  40a03c:	b	40a10c <__fxstatat@plt+0x6f6c>
  40a040:	cmp	w24, #0x2
  40a044:	b.ne	40a064 <__fxstatat@plt+0x6ec4>  // b.any
  40a048:	ldur	x8, [x29, #-8]
  40a04c:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  40a050:	ldr	x1, [x9, #2344]
  40a054:	mov	x2, x25
  40a058:	add	x0, x8, x23
  40a05c:	bl	402980 <memcpy@plt>
  40a060:	mov	w24, #0x1                   	// #1
  40a064:	ldur	x0, [x29, #-8]
  40a068:	ldur	w2, [x29, #-20]
  40a06c:	add	x3, sp, #0x10
  40a070:	mov	x1, x23
  40a074:	bl	40a45c <__fxstatat@plt+0x72bc>
  40a078:	tbz	w19, #0, 40a0f8 <__fxstatat@plt+0x6f58>
  40a07c:	ldur	w8, [x29, #-20]
  40a080:	tbz	w8, #31, 40a090 <__fxstatat@plt+0x6ef0>
  40a084:	mov	x22, xzr
  40a088:	mov	w8, #0xffffff9c            	// #-100
  40a08c:	stur	w8, [x29, #-20]
  40a090:	ldur	x28, [x29, #-8]
  40a094:	ldur	w2, [x29, #-20]
  40a098:	cmp	w24, #0x1
  40a09c:	cset	w4, ne  // ne = any
  40a0a0:	add	x3, x28, x22
  40a0a4:	mov	w0, #0xffffff9c            	// #-100
  40a0a8:	mov	x1, x20
  40a0ac:	bl	40db30 <__fxstatat@plt+0xa990>
  40a0b0:	cbz	w0, 409fc8 <__fxstatat@plt+0x6e28>
  40a0b4:	bl	403100 <__errno_location@plt>
  40a0b8:	ldr	w26, [x0]
  40a0bc:	cmp	w26, #0x11
  40a0c0:	b.ne	40a0cc <__fxstatat@plt+0x6f2c>  // b.any
  40a0c4:	mov	w8, wzr
  40a0c8:	b	409fcc <__fxstatat@plt+0x6e2c>
  40a0cc:	mov	x21, x0
  40a0d0:	ldur	x0, [x29, #-16]
  40a0d4:	cbz	x0, 40a0dc <__fxstatat@plt+0x6f3c>
  40a0d8:	bl	402d50 <closedir@plt>
  40a0dc:	mov	x0, x28
  40a0e0:	bl	402ed0 <free@plt>
  40a0e4:	mov	w8, #0x1                   	// #1
  40a0e8:	str	w26, [x21]
  40a0ec:	b	409fcc <__fxstatat@plt+0x6e2c>
  40a0f0:	cmp	w8, #0x3
  40a0f4:	b.ne	40a12c <__fxstatat@plt+0x6f8c>  // b.any
  40a0f8:	ldur	x0, [x29, #-16]
  40a0fc:	cbz	x0, 40a104 <__fxstatat@plt+0x6f64>
  40a100:	bl	402d50 <closedir@plt>
  40a104:	ldur	x0, [x29, #-8]
  40a108:	b	40a130 <__fxstatat@plt+0x6f90>
  40a10c:	ldur	x0, [x29, #-8]
  40a110:	bl	402ed0 <free@plt>
  40a114:	bl	403100 <__errno_location@plt>
  40a118:	mov	x8, x0
  40a11c:	mov	w9, #0xc                   	// #12
  40a120:	mov	x0, xzr
  40a124:	str	w9, [x8]
  40a128:	b	40a130 <__fxstatat@plt+0x6f90>
  40a12c:	mov	x0, xzr
  40a130:	ldp	x20, x19, [sp, #128]
  40a134:	ldp	x22, x21, [sp, #112]
  40a138:	ldp	x24, x23, [sp, #96]
  40a13c:	ldp	x26, x25, [sp, #80]
  40a140:	ldp	x28, x27, [sp, #64]
  40a144:	ldp	x29, x30, [sp, #48]
  40a148:	add	sp, sp, #0x90
  40a14c:	ret
  40a150:	sub	sp, sp, #0xa0
  40a154:	stp	x29, x30, [sp, #64]
  40a158:	stp	x28, x27, [sp, #80]
  40a15c:	stp	x26, x25, [sp, #96]
  40a160:	stp	x24, x23, [sp, #112]
  40a164:	stp	x22, x21, [sp, #128]
  40a168:	stp	x20, x19, [sp, #144]
  40a16c:	ldr	x22, [x1]
  40a170:	ldr	x25, [x5]
  40a174:	add	x29, sp, #0x40
  40a178:	mov	w28, w0
  40a17c:	add	x27, x22, x4
  40a180:	mov	x0, x27
  40a184:	mov	x26, x6
  40a188:	mov	x23, x5
  40a18c:	mov	x20, x4
  40a190:	mov	x21, x3
  40a194:	stur	x2, [x29, #-24]
  40a198:	mov	x19, x1
  40a19c:	bl	40a9c0 <__fxstatat@plt+0x7820>
  40a1a0:	mov	x24, x0
  40a1a4:	cbz	x25, 40a1b8 <__fxstatat@plt+0x7018>
  40a1a8:	mov	x0, x25
  40a1ac:	bl	402e70 <rewinddir@plt>
  40a1b0:	mov	w26, #0x2                   	// #2
  40a1b4:	b	40a21c <__fxstatat@plt+0x707c>
  40a1b8:	ldrh	w8, [x27]
  40a1bc:	mov	w9, #0x2e                  	// #46
  40a1c0:	mov	w0, w28
  40a1c4:	mov	x1, x22
  40a1c8:	mov	w2, wzr
  40a1cc:	mov	x3, x26
  40a1d0:	sturh	w8, [x29, #-4]
  40a1d4:	strh	w9, [x27]
  40a1d8:	bl	40bf5c <__fxstatat@plt+0x8dbc>
  40a1dc:	mov	x25, x0
  40a1e0:	mov	w26, #0x2                   	// #2
  40a1e4:	cbnz	x0, 40a1f8 <__fxstatat@plt+0x7058>
  40a1e8:	bl	403100 <__errno_location@plt>
  40a1ec:	ldr	w8, [x0]
  40a1f0:	cmp	w8, #0xc
  40a1f4:	cinc	w26, w26, eq  // eq = none
  40a1f8:	ldurh	w8, [x29, #-4]
  40a1fc:	mov	w10, #0x7e2e                	// #32302
  40a200:	add	x9, x27, x24
  40a204:	movk	w10, #0x7e31, lsl #16
  40a208:	strh	w8, [x27]
  40a20c:	strb	wzr, [x9, #4]
  40a210:	str	w10, [x9]
  40a214:	cbz	x25, 40a438 <__fxstatat@plt+0x7298>
  40a218:	str	x25, [x23]
  40a21c:	mov	x0, x25
  40a220:	bl	402cf0 <readdir@plt>
  40a224:	stur	x19, [x29, #-16]
  40a228:	cbz	x0, 40a41c <__fxstatat@plt+0x727c>
  40a22c:	add	x8, x21, #0x4
  40a230:	mov	x23, x0
  40a234:	add	x19, x24, #0x4
  40a238:	add	x27, x24, #0x2
  40a23c:	stp	x8, x21, [sp, #8]
  40a240:	mov	w8, #0x1                   	// #1
  40a244:	str	x8, [sp, #24]
  40a248:	stur	w26, [x29, #-28]
  40a24c:	add	x28, x23, #0x13
  40a250:	mov	x0, x28
  40a254:	bl	4029b0 <strlen@plt>
  40a258:	cmp	x0, x19
  40a25c:	b.cc	40a2f8 <__fxstatat@plt+0x7158>  // b.lo, b.ul, b.last
  40a260:	add	x0, x22, x20
  40a264:	mov	x1, x28
  40a268:	mov	x2, x27
  40a26c:	bl	402ce0 <bcmp@plt>
  40a270:	cbnz	w0, 40a2f8 <__fxstatat@plt+0x7158>
  40a274:	add	x28, x23, x24
  40a278:	ldrb	w9, [x28, #21]!
  40a27c:	sub	w8, w9, #0x31
  40a280:	cmp	w8, #0x8
  40a284:	b.hi	40a2f8 <__fxstatat@plt+0x7158>  // b.pmore
  40a288:	sub	x8, x28, #0x2
  40a28c:	ldrb	w8, [x8, #3]
  40a290:	cmp	w9, #0x39
  40a294:	cset	w21, eq  // eq = none
  40a298:	sub	w9, w8, #0x30
  40a29c:	cmp	w9, #0x9
  40a2a0:	b.hi	40a2e0 <__fxstatat@plt+0x7140>  // b.pmore
  40a2a4:	add	x9, x23, x24
  40a2a8:	mov	w10, #0x17                  	// #23
  40a2ac:	and	w11, w8, #0xff
  40a2b0:	ldrb	w8, [x9, x10]
  40a2b4:	cmp	w11, #0x39
  40a2b8:	cset	w11, eq  // eq = none
  40a2bc:	and	w21, w21, w11
  40a2c0:	sub	w11, w8, #0x30
  40a2c4:	cmp	w11, #0xa
  40a2c8:	add	x10, x10, #0x1
  40a2cc:	b.cc	40a2ac <__fxstatat@plt+0x710c>  // b.lo, b.ul, b.last
  40a2d0:	sub	x23, x10, #0x16
  40a2d4:	cmp	w8, #0x7e
  40a2d8:	b.eq	40a2ec <__fxstatat@plt+0x714c>  // b.none
  40a2dc:	b	40a2f8 <__fxstatat@plt+0x7158>
  40a2e0:	mov	w23, #0x1                   	// #1
  40a2e4:	cmp	w8, #0x7e
  40a2e8:	b.ne	40a2f8 <__fxstatat@plt+0x7158>  // b.any
  40a2ec:	add	x8, x23, x28
  40a2f0:	ldrb	w8, [x8, #1]
  40a2f4:	cbz	w8, 40a324 <__fxstatat@plt+0x7184>
  40a2f8:	mov	w8, #0x2                   	// #2
  40a2fc:	mov	w21, w26
  40a300:	orr	w8, w8, #0x2
  40a304:	cmp	w8, #0x2
  40a308:	b.ne	40a430 <__fxstatat@plt+0x7290>  // b.any
  40a30c:	mov	x0, x25
  40a310:	bl	402cf0 <readdir@plt>
  40a314:	mov	x23, x0
  40a318:	mov	w26, w21
  40a31c:	cbnz	x0, 40a24c <__fxstatat@plt+0x70ac>
  40a320:	b	40a420 <__fxstatat@plt+0x7280>
  40a324:	ldr	x8, [sp, #24]
  40a328:	cmp	x8, x23
  40a32c:	b.cc	40a354 <__fxstatat@plt+0x71b4>  // b.lo, b.ul, b.last
  40a330:	b.ne	40a2f8 <__fxstatat@plt+0x7158>  // b.any
  40a334:	ldr	x8, [sp, #16]
  40a338:	mov	x1, x28
  40a33c:	mov	x2, x23
  40a340:	add	x8, x22, x8
  40a344:	add	x0, x8, #0x2
  40a348:	bl	402e10 <memcmp@plt>
  40a34c:	cmp	w0, #0x0
  40a350:	b.gt	40a2f8 <__fxstatat@plt+0x7158>
  40a354:	ldr	x8, [sp, #8]
  40a358:	add	x9, x23, x21
  40a35c:	str	x9, [sp, #24]
  40a360:	add	x8, x8, x9
  40a364:	ldur	x9, [x29, #-24]
  40a368:	cmp	x9, x8
  40a36c:	b.cs	40a3bc <__fxstatat@plt+0x721c>  // b.hs, b.nlast
  40a370:	lsr	x9, x8, #62
  40a374:	cmp	x9, #0x0
  40a378:	cset	w9, eq  // eq = none
  40a37c:	lsl	x26, x8, x9
  40a380:	mov	x0, x22
  40a384:	mov	x1, x26
  40a388:	bl	402d00 <realloc@plt>
  40a38c:	cbz	x0, 40a3a4 <__fxstatat@plt+0x7204>
  40a390:	mov	w8, wzr
  40a394:	mov	x22, x0
  40a398:	stur	x26, [x29, #-24]
  40a39c:	cbnz	w8, 40a300 <__fxstatat@plt+0x7160>
  40a3a0:	b	40a3bc <__fxstatat@plt+0x721c>
  40a3a4:	ldur	x8, [x29, #-16]
  40a3a8:	str	x22, [x8]
  40a3ac:	mov	w8, #0x3                   	// #3
  40a3b0:	stur	w8, [x29, #-28]
  40a3b4:	mov	w8, #0x1                   	// #1
  40a3b8:	cbnz	w8, 40a300 <__fxstatat@plt+0x7160>
  40a3bc:	ldr	x9, [sp, #16]
  40a3c0:	mov	w10, #0x7e2e                	// #32302
  40a3c4:	add	x2, x23, #0x2
  40a3c8:	mov	x1, x28
  40a3cc:	add	x8, x22, x9
  40a3d0:	strh	w10, [x22, x9]
  40a3d4:	mov	w9, #0x30                  	// #48
  40a3d8:	strb	w9, [x8, #2]!
  40a3dc:	add	x26, x8, x21
  40a3e0:	mov	x0, x26
  40a3e4:	bl	402980 <memcpy@plt>
  40a3e8:	add	x9, x26, x23
  40a3ec:	ldrb	w10, [x9, #-1]!
  40a3f0:	cmp	w10, #0x39
  40a3f4:	b.ne	40a40c <__fxstatat@plt+0x726c>  // b.any
  40a3f8:	mov	w8, #0x30                  	// #48
  40a3fc:	strb	w8, [x9]
  40a400:	ldrb	w10, [x9, #-1]!
  40a404:	cmp	w10, #0x39
  40a408:	b.eq	40a3fc <__fxstatat@plt+0x725c>  // b.none
  40a40c:	mov	w8, wzr
  40a410:	add	w10, w10, #0x1
  40a414:	strb	w10, [x9]
  40a418:	b	40a300 <__fxstatat@plt+0x7160>
  40a41c:	mov	w21, w26
  40a420:	ldur	x8, [x29, #-16]
  40a424:	mov	w0, w21
  40a428:	str	x22, [x8]
  40a42c:	b	40a43c <__fxstatat@plt+0x729c>
  40a430:	ldur	w0, [x29, #-28]
  40a434:	b	40a43c <__fxstatat@plt+0x729c>
  40a438:	mov	w0, w26
  40a43c:	ldp	x20, x19, [sp, #144]
  40a440:	ldp	x22, x21, [sp, #128]
  40a444:	ldp	x24, x23, [sp, #112]
  40a448:	ldp	x26, x25, [sp, #96]
  40a44c:	ldp	x28, x27, [sp, #80]
  40a450:	ldp	x29, x30, [sp, #64]
  40a454:	add	sp, sp, #0xa0
  40a458:	ret
  40a45c:	stp	x29, x30, [sp, #-80]!
  40a460:	str	x25, [sp, #16]
  40a464:	stp	x24, x23, [sp, #32]
  40a468:	stp	x22, x21, [sp, #48]
  40a46c:	stp	x20, x19, [sp, #64]
  40a470:	mov	x29, sp
  40a474:	mov	x22, x3
  40a478:	mov	w24, w2
  40a47c:	mov	x20, x1
  40a480:	mov	x21, x0
  40a484:	bl	40a974 <__fxstatat@plt+0x77d4>
  40a488:	mov	x19, x0
  40a48c:	bl	40a9c0 <__fxstatat@plt+0x7820>
  40a490:	mov	x23, x0
  40a494:	cmp	x0, #0xf
  40a498:	b.cc	40a4d4 <__fxstatat@plt+0x7334>  // b.lo, b.ul, b.last
  40a49c:	ldr	x8, [x22]
  40a4a0:	cbnz	x8, 40a53c <__fxstatat@plt+0x739c>
  40a4a4:	tbnz	w24, #31, 40a4e4 <__fxstatat@plt+0x7344>
  40a4a8:	bl	403100 <__errno_location@plt>
  40a4ac:	mov	x25, x0
  40a4b0:	str	wzr, [x0]
  40a4b4:	mov	w1, #0x3                   	// #3
  40a4b8:	mov	w0, w24
  40a4bc:	bl	402de0 <fpathconf@plt>
  40a4c0:	ldr	w8, [x25]
  40a4c4:	cmp	w8, #0x0
  40a4c8:	cset	w8, eq  // eq = none
  40a4cc:	sub	x8, x0, x8
  40a4d0:	b	40a524 <__fxstatat@plt+0x7384>
  40a4d4:	mov	w8, #0xff                  	// #255
  40a4d8:	cmp	x8, x23
  40a4dc:	b.cc	40a548 <__fxstatat@plt+0x73a8>  // b.lo, b.ul, b.last
  40a4e0:	b	40a564 <__fxstatat@plt+0x73c4>
  40a4e4:	ldrh	w8, [x19]
  40a4e8:	mov	w9, #0x2e                  	// #46
  40a4ec:	strh	w8, [x29, #28]
  40a4f0:	strh	w9, [x19]
  40a4f4:	bl	403100 <__errno_location@plt>
  40a4f8:	mov	x24, x0
  40a4fc:	str	wzr, [x0]
  40a500:	mov	w1, #0x3                   	// #3
  40a504:	mov	x0, x21
  40a508:	bl	402ae0 <pathconf@plt>
  40a50c:	ldr	w8, [x24]
  40a510:	ldrh	w9, [x29, #28]
  40a514:	cmp	w8, #0x0
  40a518:	cset	w8, eq  // eq = none
  40a51c:	sub	x8, x0, x8
  40a520:	strh	w9, [x19]
  40a524:	cmn	x8, #0x1
  40a528:	mov	w9, #0xe                   	// #14
  40a52c:	csinv	x9, x9, xzr, ne  // ne = any
  40a530:	cmp	x8, #0x0
  40a534:	csel	x8, x8, x9, ge  // ge = tcont
  40a538:	str	x8, [x22]
  40a53c:	ldr	x8, [x22]
  40a540:	cmp	x8, x23
  40a544:	b.cs	40a564 <__fxstatat@plt+0x73c4>  // b.hs, b.nlast
  40a548:	add	x9, x21, x20
  40a54c:	sub	x9, x9, x19
  40a550:	sub	x10, x8, #0x1
  40a554:	cmp	x8, x9
  40a558:	csel	x8, x9, x10, hi  // hi = pmore
  40a55c:	mov	w9, #0x7e                  	// #126
  40a560:	strh	w9, [x19, x8]
  40a564:	ldp	x20, x19, [sp, #64]
  40a568:	ldp	x22, x21, [sp, #48]
  40a56c:	ldp	x24, x23, [sp, #32]
  40a570:	ldr	x25, [sp, #16]
  40a574:	ldp	x29, x30, [sp], #80
  40a578:	ret
  40a57c:	stp	x29, x30, [sp, #-16]!
  40a580:	mov	w3, #0x1                   	// #1
  40a584:	mov	x29, sp
  40a588:	bl	409f28 <__fxstatat@plt+0x6d88>
  40a58c:	ldp	x29, x30, [sp], #16
  40a590:	ret
  40a594:	stp	x29, x30, [sp, #-16]!
  40a598:	mov	w3, wzr
  40a59c:	mov	x29, sp
  40a5a0:	bl	409f28 <__fxstatat@plt+0x6d88>
  40a5a4:	cbz	x0, 40a5b0 <__fxstatat@plt+0x7410>
  40a5a8:	ldp	x29, x30, [sp], #16
  40a5ac:	ret
  40a5b0:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40a5b4:	stp	x29, x30, [sp, #-32]!
  40a5b8:	str	x19, [sp, #16]
  40a5bc:	mov	x29, sp
  40a5c0:	cbz	x1, 40a5f8 <__fxstatat@plt+0x7458>
  40a5c4:	ldrb	w8, [x1]
  40a5c8:	cbz	w8, 40a5f8 <__fxstatat@plt+0x7458>
  40a5cc:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a5d0:	ldr	x5, [x8, #1184]
  40a5d4:	adrp	x19, 415000 <__fxstatat@plt+0x11e60>
  40a5d8:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40a5dc:	add	x19, x19, #0xfd8
  40a5e0:	add	x2, x2, #0xff8
  40a5e4:	mov	w4, #0x4                   	// #4
  40a5e8:	mov	x3, x19
  40a5ec:	bl	41290c <__fxstatat@plt+0xf76c>
  40a5f0:	ldr	w0, [x19, x0, lsl #2]
  40a5f4:	b	40a5fc <__fxstatat@plt+0x745c>
  40a5f8:	mov	w0, #0x2                   	// #2
  40a5fc:	ldr	x19, [sp, #16]
  40a600:	ldp	x29, x30, [sp], #32
  40a604:	ret
  40a608:	stp	x29, x30, [sp, #-16]!
  40a60c:	mov	x29, sp
  40a610:	cbz	x1, 40a61c <__fxstatat@plt+0x747c>
  40a614:	ldrb	w8, [x1]
  40a618:	cbnz	w8, 40a634 <__fxstatat@plt+0x7494>
  40a61c:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40a620:	add	x0, x0, #0x41
  40a624:	bl	403110 <getenv@plt>
  40a628:	mov	x1, x0
  40a62c:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40a630:	add	x0, x0, #0x40
  40a634:	bl	40a5b4 <__fxstatat@plt+0x7414>
  40a638:	ldp	x29, x30, [sp], #16
  40a63c:	ret
  40a640:	cbz	x0, 40a68c <__fxstatat@plt+0x74ec>
  40a644:	cbz	x1, 40a698 <__fxstatat@plt+0x74f8>
  40a648:	mov	x9, x0
  40a64c:	mov	x10, x1
  40a650:	mov	x8, x10
  40a654:	udiv	x10, x9, x10
  40a658:	msub	x10, x10, x8, x9
  40a65c:	mov	x9, x8
  40a660:	cbnz	x10, 40a650 <__fxstatat@plt+0x74b0>
  40a664:	udiv	x8, x0, x8
  40a668:	umulh	x9, x1, x8
  40a66c:	mul	x8, x1, x8
  40a670:	cmp	xzr, x9
  40a674:	cset	w9, ne  // ne = any
  40a678:	cmp	x8, x2
  40a67c:	b.hi	40a698 <__fxstatat@plt+0x74f8>  // b.pmore
  40a680:	cbnz	w9, 40a698 <__fxstatat@plt+0x74f8>
  40a684:	mov	x0, x8
  40a688:	ret
  40a68c:	cmp	x1, #0x0
  40a690:	mov	w8, #0x2000                	// #8192
  40a694:	csel	x0, x1, x8, ne  // ne = any
  40a698:	cmp	x0, x2
  40a69c:	csel	x8, x2, x0, hi  // hi = pmore
  40a6a0:	mov	x0, x8
  40a6a4:	ret
  40a6a8:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a6ac:	str	x0, [x8, #2352]
  40a6b0:	ret
  40a6b4:	stp	x29, x30, [sp, #-48]!
  40a6b8:	stp	x20, x19, [sp, #32]
  40a6bc:	adrp	x20, 427000 <__fxstatat@plt+0x23e60>
  40a6c0:	ldr	x19, [x20, #1232]
  40a6c4:	str	x21, [sp, #16]
  40a6c8:	mov	x29, sp
  40a6cc:	mov	x0, x19
  40a6d0:	bl	41013c <__fxstatat@plt+0xcf9c>
  40a6d4:	cbz	x0, 40a6ec <__fxstatat@plt+0x754c>
  40a6d8:	mov	w2, #0x1                   	// #1
  40a6dc:	mov	x0, x19
  40a6e0:	mov	x1, xzr
  40a6e4:	bl	41017c <__fxstatat@plt+0xcfdc>
  40a6e8:	cbz	w0, 40a6f4 <__fxstatat@plt+0x7554>
  40a6ec:	mov	w19, wzr
  40a6f0:	b	40a704 <__fxstatat@plt+0x7564>
  40a6f4:	ldr	x0, [x20, #1232]
  40a6f8:	bl	4100dc <__fxstatat@plt+0xcf3c>
  40a6fc:	cmp	w0, #0x0
  40a700:	cset	w19, ne  // ne = any
  40a704:	ldr	x0, [x20, #1232]
  40a708:	bl	412c8c <__fxstatat@plt+0xfaec>
  40a70c:	tbnz	w19, #0, 40a728 <__fxstatat@plt+0x7588>
  40a710:	cbnz	w0, 40a728 <__fxstatat@plt+0x7588>
  40a714:	bl	40a7c0 <__fxstatat@plt+0x7620>
  40a718:	ldp	x20, x19, [sp, #32]
  40a71c:	ldr	x21, [sp, #16]
  40a720:	ldp	x29, x30, [sp], #48
  40a724:	ret
  40a728:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40a72c:	add	x1, x1, #0x7d
  40a730:	mov	w2, #0x5                   	// #5
  40a734:	mov	x0, xzr
  40a738:	bl	403050 <dcgettext@plt>
  40a73c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a740:	ldr	x21, [x8, #2352]
  40a744:	mov	x19, x0
  40a748:	bl	403100 <__errno_location@plt>
  40a74c:	ldr	w20, [x0]
  40a750:	cbnz	x21, 40a770 <__fxstatat@plt+0x75d0>
  40a754:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40a758:	add	x2, x2, #0x9d1
  40a75c:	mov	w0, wzr
  40a760:	mov	w1, w20
  40a764:	mov	x3, x19
  40a768:	bl	4029e0 <error@plt>
  40a76c:	b	40a794 <__fxstatat@plt+0x75f4>
  40a770:	mov	x0, x21
  40a774:	bl	40d478 <__fxstatat@plt+0xa2d8>
  40a778:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40a77c:	mov	x3, x0
  40a780:	add	x2, x2, #0x90
  40a784:	mov	w0, wzr
  40a788:	mov	w1, w20
  40a78c:	mov	x4, x19
  40a790:	bl	4029e0 <error@plt>
  40a794:	bl	40a7c0 <__fxstatat@plt+0x7620>
  40a798:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a79c:	ldr	w0, [x8, #1088]
  40a7a0:	bl	4029a0 <_exit@plt>
  40a7a4:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a7a8:	str	x0, [x8, #2360]
  40a7ac:	ret
  40a7b0:	and	w8, w0, #0x1
  40a7b4:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  40a7b8:	strb	w8, [x9, #2368]
  40a7bc:	ret
  40a7c0:	stp	x29, x30, [sp, #-48]!
  40a7c4:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a7c8:	ldr	x0, [x8, #1224]
  40a7cc:	str	x21, [sp, #16]
  40a7d0:	stp	x20, x19, [sp, #32]
  40a7d4:	mov	x29, sp
  40a7d8:	bl	412c8c <__fxstatat@plt+0xfaec>
  40a7dc:	cbz	w0, 40a7fc <__fxstatat@plt+0x765c>
  40a7e0:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a7e4:	ldrb	w8, [x8, #2368]
  40a7e8:	cbz	w8, 40a81c <__fxstatat@plt+0x767c>
  40a7ec:	bl	403100 <__errno_location@plt>
  40a7f0:	ldr	w8, [x0]
  40a7f4:	cmp	w8, #0x20
  40a7f8:	b.ne	40a81c <__fxstatat@plt+0x767c>  // b.any
  40a7fc:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a800:	ldr	x0, [x8, #1200]
  40a804:	bl	412c8c <__fxstatat@plt+0xfaec>
  40a808:	cbnz	w0, 40a888 <__fxstatat@plt+0x76e8>
  40a80c:	ldp	x20, x19, [sp, #32]
  40a810:	ldr	x21, [sp, #16]
  40a814:	ldp	x29, x30, [sp], #48
  40a818:	ret
  40a81c:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40a820:	add	x1, x1, #0x97
  40a824:	mov	w2, #0x5                   	// #5
  40a828:	mov	x0, xzr
  40a82c:	bl	403050 <dcgettext@plt>
  40a830:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a834:	ldr	x21, [x8, #2360]
  40a838:	mov	x19, x0
  40a83c:	bl	403100 <__errno_location@plt>
  40a840:	ldr	w20, [x0]
  40a844:	cbnz	x21, 40a864 <__fxstatat@plt+0x76c4>
  40a848:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40a84c:	add	x2, x2, #0x9d1
  40a850:	mov	w0, wzr
  40a854:	mov	w1, w20
  40a858:	mov	x3, x19
  40a85c:	bl	4029e0 <error@plt>
  40a860:	b	40a888 <__fxstatat@plt+0x76e8>
  40a864:	mov	x0, x21
  40a868:	bl	40d478 <__fxstatat@plt+0xa2d8>
  40a86c:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40a870:	mov	x3, x0
  40a874:	add	x2, x2, #0x90
  40a878:	mov	w0, wzr
  40a87c:	mov	w1, w20
  40a880:	mov	x4, x19
  40a884:	bl	4029e0 <error@plt>
  40a888:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40a88c:	ldr	w0, [x8, #1088]
  40a890:	bl	4029a0 <_exit@plt>
  40a894:	stp	x29, x30, [sp, #-16]!
  40a898:	mov	x29, sp
  40a89c:	bl	40a908 <__fxstatat@plt+0x7768>
  40a8a0:	cbz	x0, 40a8ac <__fxstatat@plt+0x770c>
  40a8a4:	ldp	x29, x30, [sp], #16
  40a8a8:	ret
  40a8ac:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40a8b0:	stp	x29, x30, [sp, #-48]!
  40a8b4:	str	x21, [sp, #16]
  40a8b8:	stp	x20, x19, [sp, #32]
  40a8bc:	mov	x20, x0
  40a8c0:	ldrb	w8, [x20], #-1
  40a8c4:	mov	x29, sp
  40a8c8:	mov	x19, x0
  40a8cc:	cmp	w8, #0x2f
  40a8d0:	cset	w21, eq  // eq = none
  40a8d4:	bl	40a974 <__fxstatat@plt+0x77d4>
  40a8d8:	sub	x8, x0, x19
  40a8dc:	mov	x0, x8
  40a8e0:	cmp	x8, x21
  40a8e4:	b.ls	40a8f8 <__fxstatat@plt+0x7758>  // b.plast
  40a8e8:	ldrb	w8, [x20, x0]
  40a8ec:	cmp	w8, #0x2f
  40a8f0:	sub	x8, x0, #0x1
  40a8f4:	b.eq	40a8dc <__fxstatat@plt+0x773c>  // b.none
  40a8f8:	ldp	x20, x19, [sp, #32]
  40a8fc:	ldr	x21, [sp, #16]
  40a900:	ldp	x29, x30, [sp], #48
  40a904:	ret
  40a908:	stp	x29, x30, [sp, #-48]!
  40a90c:	str	x21, [sp, #16]
  40a910:	stp	x20, x19, [sp, #32]
  40a914:	mov	x29, sp
  40a918:	mov	x21, x0
  40a91c:	bl	40a8b0 <__fxstatat@plt+0x7710>
  40a920:	cmp	x0, #0x0
  40a924:	cinc	x8, x0, eq  // eq = none
  40a928:	mov	x20, x0
  40a92c:	add	x0, x8, #0x1
  40a930:	bl	402bb0 <malloc@plt>
  40a934:	mov	x19, x0
  40a938:	cbz	x0, 40a960 <__fxstatat@plt+0x77c0>
  40a93c:	mov	x0, x19
  40a940:	mov	x1, x21
  40a944:	mov	x2, x20
  40a948:	bl	402980 <memcpy@plt>
  40a94c:	cbnz	x20, 40a95c <__fxstatat@plt+0x77bc>
  40a950:	mov	w8, #0x2e                  	// #46
  40a954:	mov	w20, #0x1                   	// #1
  40a958:	strb	w8, [x19]
  40a95c:	strb	wzr, [x19, x20]
  40a960:	mov	x0, x19
  40a964:	ldp	x20, x19, [sp, #32]
  40a968:	ldr	x21, [sp, #16]
  40a96c:	ldp	x29, x30, [sp], #48
  40a970:	ret
  40a974:	sub	x0, x0, #0x1
  40a978:	ldrb	w8, [x0, #1]!
  40a97c:	cmp	w8, #0x2f
  40a980:	b.eq	40a978 <__fxstatat@plt+0x77d8>  // b.none
  40a984:	mov	w8, wzr
  40a988:	mov	x9, x0
  40a98c:	b	40a998 <__fxstatat@plt+0x77f8>
  40a990:	mov	w8, #0x1                   	// #1
  40a994:	add	x9, x9, #0x1
  40a998:	ldrb	w10, [x9]
  40a99c:	cmp	w10, #0x2f
  40a9a0:	b.eq	40a990 <__fxstatat@plt+0x77f0>  // b.none
  40a9a4:	cbz	w10, 40a9bc <__fxstatat@plt+0x781c>
  40a9a8:	tst	w8, #0x1
  40a9ac:	mov	w8, wzr
  40a9b0:	csel	x0, x9, x0, ne  // ne = any
  40a9b4:	add	x9, x9, #0x1
  40a9b8:	b	40a998 <__fxstatat@plt+0x77f8>
  40a9bc:	ret
  40a9c0:	stp	x29, x30, [sp, #-32]!
  40a9c4:	str	x19, [sp, #16]
  40a9c8:	mov	x29, sp
  40a9cc:	mov	x19, x0
  40a9d0:	bl	4029b0 <strlen@plt>
  40a9d4:	mov	x8, x0
  40a9d8:	sub	x9, x19, #0x1
  40a9dc:	mov	x0, x8
  40a9e0:	cmp	x8, #0x2
  40a9e4:	b.cc	40a9f8 <__fxstatat@plt+0x7858>  // b.lo, b.ul, b.last
  40a9e8:	ldrb	w8, [x9, x0]
  40a9ec:	cmp	w8, #0x2f
  40a9f0:	sub	x8, x0, #0x1
  40a9f4:	b.eq	40a9dc <__fxstatat@plt+0x783c>  // b.none
  40a9f8:	ldr	x19, [sp, #16]
  40a9fc:	ldp	x29, x30, [sp], #32
  40aa00:	ret
  40aa04:	stp	x29, x30, [sp, #-32]!
  40aa08:	str	x19, [sp, #16]
  40aa0c:	mov	x29, sp
  40aa10:	mov	x19, x0
  40aa14:	bl	40a974 <__fxstatat@plt+0x77d4>
  40aa18:	ldrb	w8, [x0]
  40aa1c:	cmp	w8, #0x0
  40aa20:	csel	x19, x19, x0, eq  // eq = none
  40aa24:	mov	x0, x19
  40aa28:	bl	40a9c0 <__fxstatat@plt+0x7820>
  40aa2c:	ldrb	w8, [x19, x0]
  40aa30:	strb	wzr, [x19, x0]
  40aa34:	ldr	x19, [sp, #16]
  40aa38:	cmp	w8, #0x0
  40aa3c:	cset	w0, ne  // ne = any
  40aa40:	ldp	x29, x30, [sp], #32
  40aa44:	ret
  40aa48:	stp	x29, x30, [sp, #-16]!
  40aa4c:	mov	x29, sp
  40aa50:	bl	402dc0 <posix_fadvise@plt>
  40aa54:	ldp	x29, x30, [sp], #16
  40aa58:	ret
  40aa5c:	cbz	x0, 40aa8c <__fxstatat@plt+0x78ec>
  40aa60:	stp	x29, x30, [sp, #-32]!
  40aa64:	str	x19, [sp, #16]
  40aa68:	mov	x29, sp
  40aa6c:	mov	w19, w1
  40aa70:	bl	402b40 <fileno@plt>
  40aa74:	mov	x1, xzr
  40aa78:	mov	x2, xzr
  40aa7c:	mov	w3, w19
  40aa80:	bl	40aa48 <__fxstatat@plt+0x78a8>
  40aa84:	ldr	x19, [sp, #16]
  40aa88:	ldp	x29, x30, [sp], #32
  40aa8c:	ret
  40aa90:	sub	sp, sp, #0xe0
  40aa94:	stp	x29, x30, [sp, #208]
  40aa98:	add	x29, sp, #0xd0
  40aa9c:	stp	x2, x3, [x29, #-80]
  40aaa0:	stp	x4, x5, [x29, #-64]
  40aaa4:	stp	x6, x7, [x29, #-48]
  40aaa8:	stp	q1, q2, [sp, #16]
  40aaac:	stp	q3, q4, [sp, #48]
  40aab0:	str	q0, [sp]
  40aab4:	stp	q5, q6, [sp, #80]
  40aab8:	str	q7, [sp, #112]
  40aabc:	tbnz	w1, #6, 40aac8 <__fxstatat@plt+0x7928>
  40aac0:	mov	w2, wzr
  40aac4:	b	40ab14 <__fxstatat@plt+0x7974>
  40aac8:	mov	x9, #0xffffffffffffffd0    	// #-48
  40aacc:	mov	x11, sp
  40aad0:	sub	x12, x29, #0x50
  40aad4:	movk	x9, #0xff80, lsl #32
  40aad8:	add	x10, x29, #0x10
  40aadc:	mov	x8, #0xffffffffffffffd0    	// #-48
  40aae0:	add	x11, x11, #0x80
  40aae4:	add	x12, x12, #0x30
  40aae8:	stp	x11, x9, [x29, #-16]
  40aaec:	stp	x10, x12, [x29, #-32]
  40aaf0:	tbz	w8, #31, 40ab04 <__fxstatat@plt+0x7964>
  40aaf4:	add	w9, w8, #0x8
  40aaf8:	cmp	w9, #0x0
  40aafc:	stur	w9, [x29, #-8]
  40ab00:	b.le	40ab28 <__fxstatat@plt+0x7988>
  40ab04:	ldur	x8, [x29, #-32]
  40ab08:	add	x9, x8, #0x8
  40ab0c:	stur	x9, [x29, #-32]
  40ab10:	ldr	w2, [x8]
  40ab14:	bl	402be0 <open@plt>
  40ab18:	bl	40e800 <__fxstatat@plt+0xb660>
  40ab1c:	ldp	x29, x30, [sp, #208]
  40ab20:	add	sp, sp, #0xe0
  40ab24:	ret
  40ab28:	ldur	x9, [x29, #-24]
  40ab2c:	add	x8, x9, x8
  40ab30:	b	40ab10 <__fxstatat@plt+0x7970>
  40ab34:	stp	x29, x30, [sp, #-48]!
  40ab38:	stp	x22, x21, [sp, #16]
  40ab3c:	stp	x20, x19, [sp, #32]
  40ab40:	mov	x29, sp
  40ab44:	cbz	x0, 40ab98 <__fxstatat@plt+0x79f8>
  40ab48:	mov	x20, x0
  40ab4c:	mov	w0, #0x18                  	// #24
  40ab50:	mov	x21, x2
  40ab54:	mov	x22, x1
  40ab58:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40ab5c:	mov	x19, x0
  40ab60:	mov	x0, x22
  40ab64:	bl	40fd14 <__fxstatat@plt+0xcb74>
  40ab68:	ldr	x8, [x21, #8]
  40ab6c:	mov	x1, x19
  40ab70:	stp	x0, x8, [x19]
  40ab74:	ldr	x8, [x21]
  40ab78:	mov	x0, x20
  40ab7c:	str	x8, [x19, #16]
  40ab80:	bl	40bc88 <__fxstatat@plt+0x8ae8>
  40ab84:	cbz	x0, 40aba8 <__fxstatat@plt+0x7a08>
  40ab88:	cmp	x0, x19
  40ab8c:	b.eq	40ab98 <__fxstatat@plt+0x79f8>  // b.none
  40ab90:	mov	x0, x19
  40ab94:	bl	40bf30 <__fxstatat@plt+0x8d90>
  40ab98:	ldp	x20, x19, [sp, #32]
  40ab9c:	ldp	x22, x21, [sp, #16]
  40aba0:	ldp	x29, x30, [sp], #48
  40aba4:	ret
  40aba8:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40abac:	cbz	x0, 40abe4 <__fxstatat@plt+0x7a44>
  40abb0:	sub	sp, sp, #0x30
  40abb4:	stp	x29, x30, [sp, #32]
  40abb8:	ldr	x8, [x2, #8]
  40abbc:	add	x29, sp, #0x20
  40abc0:	stp	x1, x8, [sp, #8]
  40abc4:	ldr	x8, [x2]
  40abc8:	add	x1, sp, #0x8
  40abcc:	str	x8, [sp, #24]
  40abd0:	bl	40b160 <__fxstatat@plt+0x7fc0>
  40abd4:	ldp	x29, x30, [sp, #32]
  40abd8:	cmp	x0, #0x0
  40abdc:	cset	w0, ne  // ne = any
  40abe0:	add	sp, sp, #0x30
  40abe4:	ret
  40abe8:	stp	x29, x30, [sp, #-16]!
  40abec:	ldr	w8, [x0, #16]
  40abf0:	mov	x29, sp
  40abf4:	and	w8, w8, #0xf000
  40abf8:	sub	w8, w8, #0x1, lsl #12
  40abfc:	lsr	w8, w8, #12
  40ac00:	cmp	w8, #0xb
  40ac04:	b.hi	40ac40 <__fxstatat@plt+0x7aa0>  // b.pmore
  40ac08:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40ac0c:	add	x9, x9, #0xa3
  40ac10:	adr	x10, 40ac28 <__fxstatat@plt+0x7a88>
  40ac14:	ldrb	w11, [x9, x8]
  40ac18:	add	x10, x10, x11, lsl #2
  40ac1c:	adrp	x1, 414000 <__fxstatat@plt+0x10e60>
  40ac20:	add	x1, x1, #0xd29
  40ac24:	br	x10
  40ac28:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40ac2c:	add	x1, x1, #0x107
  40ac30:	b	40ac8c <__fxstatat@plt+0x7aec>
  40ac34:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40ac38:	add	x1, x1, #0xf0
  40ac3c:	b	40ac8c <__fxstatat@plt+0x7aec>
  40ac40:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40ac44:	add	x1, x1, #0x113
  40ac48:	b	40ac8c <__fxstatat@plt+0x7aec>
  40ac4c:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40ac50:	add	x1, x1, #0xdd
  40ac54:	b	40ac8c <__fxstatat@plt+0x7aec>
  40ac58:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40ac5c:	add	x1, x1, #0xcf
  40ac60:	b	40ac8c <__fxstatat@plt+0x7aec>
  40ac64:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40ac68:	add	x1, x1, #0x10c
  40ac6c:	b	40ac8c <__fxstatat@plt+0x7aec>
  40ac70:	ldr	x8, [x0, #48]
  40ac74:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40ac78:	adrp	x10, 416000 <__fxstatat@plt+0x12e60>
  40ac7c:	add	x9, x9, #0xc2
  40ac80:	add	x10, x10, #0xaf
  40ac84:	cmp	x8, #0x0
  40ac88:	csel	x1, x10, x9, eq  // eq = none
  40ac8c:	mov	w2, #0x5                   	// #5
  40ac90:	mov	x0, xzr
  40ac94:	bl	403050 <dcgettext@plt>
  40ac98:	ldp	x29, x30, [sp], #16
  40ac9c:	ret
  40aca0:	stp	x29, x30, [sp, #-32]!
  40aca4:	stp	x20, x19, [sp, #16]
  40aca8:	mov	x29, sp
  40acac:	mov	x19, x1
  40acb0:	mov	w20, w0
  40acb4:	bl	40ad80 <__fxstatat@plt+0x7be0>
  40acb8:	tst	w20, #0x100
  40acbc:	mov	w8, #0x72                  	// #114
  40acc0:	mov	w9, #0x2d                  	// #45
  40acc4:	mov	w10, #0x77                  	// #119
  40acc8:	csel	w14, w9, w8, eq  // eq = none
  40accc:	tst	w20, #0x80
  40acd0:	mov	w11, #0x53                  	// #83
  40acd4:	mov	w12, #0x73                  	// #115
  40acd8:	mov	w13, #0x78                  	// #120
  40acdc:	strb	w14, [x19, #1]
  40ace0:	csel	w14, w9, w10, eq  // eq = none
  40ace4:	tst	w20, #0x40
  40ace8:	strb	w14, [x19, #2]
  40acec:	csel	w14, w12, w11, ne  // ne = any
  40acf0:	csel	w15, w13, w9, ne  // ne = any
  40acf4:	tst	w20, #0x800
  40acf8:	csel	w14, w15, w14, eq  // eq = none
  40acfc:	tst	w20, #0x20
  40ad00:	strb	w14, [x19, #3]
  40ad04:	csel	w14, w9, w8, eq  // eq = none
  40ad08:	tst	w20, #0x10
  40ad0c:	strb	w14, [x19, #4]
  40ad10:	csel	w14, w9, w10, eq  // eq = none
  40ad14:	tst	w20, #0x8
  40ad18:	csel	w11, w12, w11, ne  // ne = any
  40ad1c:	csel	w12, w13, w9, ne  // ne = any
  40ad20:	tst	w20, #0x400
  40ad24:	csel	w11, w12, w11, eq  // eq = none
  40ad28:	tst	w20, #0x4
  40ad2c:	csel	w8, w9, w8, eq  // eq = none
  40ad30:	tst	w20, #0x2
  40ad34:	mov	w15, #0x54                  	// #84
  40ad38:	strb	w14, [x19, #5]
  40ad3c:	mov	w14, #0x74                  	// #116
  40ad40:	strb	w8, [x19, #7]
  40ad44:	csel	w8, w9, w10, eq  // eq = none
  40ad48:	tst	w20, #0x1
  40ad4c:	strb	w8, [x19, #8]
  40ad50:	csel	w8, w14, w15, ne  // ne = any
  40ad54:	csel	w9, w13, w9, ne  // ne = any
  40ad58:	tst	w20, #0x200
  40ad5c:	mov	w12, #0x20                  	// #32
  40ad60:	csel	w8, w9, w8, eq  // eq = none
  40ad64:	strb	w0, [x19]
  40ad68:	strb	w11, [x19, #6]
  40ad6c:	strb	w8, [x19, #9]
  40ad70:	strh	w12, [x19, #10]
  40ad74:	ldp	x20, x19, [sp, #16]
  40ad78:	ldp	x29, x30, [sp], #32
  40ad7c:	ret
  40ad80:	and	w8, w0, #0xf000
  40ad84:	sub	w8, w8, #0x1, lsl #12
  40ad88:	lsr	w8, w8, #12
  40ad8c:	cmp	w8, #0xb
  40ad90:	b.hi	40adc0 <__fxstatat@plt+0x7c20>  // b.pmore
  40ad94:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40ad98:	add	x9, x9, #0x11e
  40ad9c:	adr	x10, 40adb0 <__fxstatat@plt+0x7c10>
  40ada0:	ldrb	w11, [x9, x8]
  40ada4:	add	x10, x10, x11, lsl #2
  40ada8:	mov	w0, #0x2d                  	// #45
  40adac:	br	x10
  40adb0:	mov	w0, #0x70                  	// #112
  40adb4:	ret
  40adb8:	mov	w0, #0x63                  	// #99
  40adbc:	ret
  40adc0:	mov	w0, #0x3f                  	// #63
  40adc4:	ret
  40adc8:	mov	w0, #0x64                  	// #100
  40adcc:	ret
  40add0:	mov	w0, #0x6c                  	// #108
  40add4:	ret
  40add8:	mov	w0, #0x73                  	// #115
  40addc:	ret
  40ade0:	mov	w0, #0x62                  	// #98
  40ade4:	ret
  40ade8:	stp	x29, x30, [sp, #-16]!
  40adec:	ldr	w0, [x0, #16]
  40adf0:	mov	x29, sp
  40adf4:	bl	40aca0 <__fxstatat@plt+0x7b00>
  40adf8:	ldp	x29, x30, [sp], #16
  40adfc:	ret
  40ae00:	stp	x29, x30, [sp, #-16]!
  40ae04:	mov	x29, sp
  40ae08:	bl	40ae1c <__fxstatat@plt+0x7c7c>
  40ae0c:	cbz	x0, 40ae18 <__fxstatat@plt+0x7c78>
  40ae10:	ldp	x29, x30, [sp], #16
  40ae14:	ret
  40ae18:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40ae1c:	stp	x29, x30, [sp, #-80]!
  40ae20:	stp	x26, x25, [sp, #16]
  40ae24:	stp	x24, x23, [sp, #32]
  40ae28:	stp	x22, x21, [sp, #48]
  40ae2c:	stp	x20, x19, [sp, #64]
  40ae30:	mov	x29, sp
  40ae34:	mov	x20, x2
  40ae38:	mov	x19, x1
  40ae3c:	mov	x21, x0
  40ae40:	bl	40a974 <__fxstatat@plt+0x77d4>
  40ae44:	mov	x22, x0
  40ae48:	bl	40a9c0 <__fxstatat@plt+0x7820>
  40ae4c:	sub	x8, x22, x21
  40ae50:	mov	x24, x0
  40ae54:	add	x23, x8, x0
  40ae58:	mov	x0, x19
  40ae5c:	bl	4029b0 <strlen@plt>
  40ae60:	mov	x22, x0
  40ae64:	cbz	x24, 40ae80 <__fxstatat@plt+0x7ce0>
  40ae68:	add	x8, x23, x21
  40ae6c:	ldurb	w8, [x8, #-1]
  40ae70:	cmp	w8, #0x2f
  40ae74:	b.ne	40ae94 <__fxstatat@plt+0x7cf4>  // b.any
  40ae78:	mov	w25, wzr
  40ae7c:	b	40aea4 <__fxstatat@plt+0x7d04>
  40ae80:	ldrb	w8, [x19]
  40ae84:	cmp	w8, #0x2f
  40ae88:	mov	w8, #0x2e                  	// #46
  40ae8c:	csel	w25, w8, wzr, eq  // eq = none
  40ae90:	b	40aea4 <__fxstatat@plt+0x7d04>
  40ae94:	ldrb	w8, [x19]
  40ae98:	cmp	w8, #0x2f
  40ae9c:	mov	w8, #0x2f                  	// #47
  40aea0:	csel	w25, wzr, w8, eq  // eq = none
  40aea4:	cmp	w25, #0x0
  40aea8:	add	x8, x22, x23
  40aeac:	cinc	x8, x8, ne  // ne = any
  40aeb0:	add	x0, x8, #0x1
  40aeb4:	cset	w26, ne  // ne = any
  40aeb8:	bl	402bb0 <malloc@plt>
  40aebc:	mov	x24, x0
  40aec0:	cbz	x0, 40aefc <__fxstatat@plt+0x7d5c>
  40aec4:	mov	x3, #0xffffffffffffffff    	// #-1
  40aec8:	mov	x0, x24
  40aecc:	mov	x1, x21
  40aed0:	mov	x2, x23
  40aed4:	bl	403020 <__mempcpy_chk@plt>
  40aed8:	strb	w25, [x0]
  40aedc:	add	x0, x0, x26
  40aee0:	cbz	x20, 40aee8 <__fxstatat@plt+0x7d48>
  40aee4:	str	x0, [x20]
  40aee8:	mov	x3, #0xffffffffffffffff    	// #-1
  40aeec:	mov	x1, x19
  40aef0:	mov	x2, x22
  40aef4:	bl	403020 <__mempcpy_chk@plt>
  40aef8:	strb	wzr, [x0]
  40aefc:	mov	x0, x24
  40af00:	ldp	x20, x19, [sp, #64]
  40af04:	ldp	x22, x21, [sp, #48]
  40af08:	ldp	x24, x23, [sp, #32]
  40af0c:	ldp	x26, x25, [sp, #16]
  40af10:	ldp	x29, x30, [sp], #80
  40af14:	ret
  40af18:	stp	x29, x30, [sp, #-64]!
  40af1c:	str	x23, [sp, #16]
  40af20:	stp	x22, x21, [sp, #32]
  40af24:	stp	x20, x19, [sp, #48]
  40af28:	mov	x20, x2
  40af2c:	mov	x21, x1
  40af30:	mov	w22, w0
  40af34:	mov	x19, xzr
  40af38:	mov	w23, #0x1c                  	// #28
  40af3c:	mov	x29, sp
  40af40:	b	40af58 <__fxstatat@plt+0x7db8>
  40af44:	add	x19, x0, x19
  40af48:	add	x21, x21, x0
  40af4c:	sub	x20, x20, x0
  40af50:	mov	w8, #0x1                   	// #1
  40af54:	tbz	w8, #0, 40af90 <__fxstatat@plt+0x7df0>
  40af58:	cbz	x20, 40af90 <__fxstatat@plt+0x7df0>
  40af5c:	mov	w0, w22
  40af60:	mov	x1, x21
  40af64:	mov	x2, x20
  40af68:	bl	40dd60 <__fxstatat@plt+0xabc0>
  40af6c:	cmn	x0, #0x1
  40af70:	b.eq	40af88 <__fxstatat@plt+0x7de8>  // b.none
  40af74:	cbnz	x0, 40af44 <__fxstatat@plt+0x7da4>
  40af78:	bl	403100 <__errno_location@plt>
  40af7c:	mov	w8, wzr
  40af80:	str	w23, [x0]
  40af84:	b	40af54 <__fxstatat@plt+0x7db4>
  40af88:	mov	w8, wzr
  40af8c:	b	40af54 <__fxstatat@plt+0x7db4>
  40af90:	mov	x0, x19
  40af94:	ldp	x20, x19, [sp, #48]
  40af98:	ldp	x22, x21, [sp, #32]
  40af9c:	ldr	x23, [sp, #16]
  40afa0:	ldp	x29, x30, [sp], #64
  40afa4:	ret
  40afa8:	ldr	x0, [x0, #16]
  40afac:	ret
  40afb0:	ldr	x0, [x0, #24]
  40afb4:	ret
  40afb8:	ldr	x0, [x0, #32]
  40afbc:	ret
  40afc0:	ldp	x8, x9, [x0]
  40afc4:	cmp	x8, x9
  40afc8:	b.cs	40b00c <__fxstatat@plt+0x7e6c>  // b.hs, b.nlast
  40afcc:	ldr	x9, [x0, #8]
  40afd0:	mov	x0, xzr
  40afd4:	b	40afe4 <__fxstatat@plt+0x7e44>
  40afd8:	add	x8, x8, #0x10
  40afdc:	cmp	x8, x9
  40afe0:	b.cs	40b010 <__fxstatat@plt+0x7e70>  // b.hs, b.nlast
  40afe4:	ldr	x10, [x8]
  40afe8:	cbz	x10, 40afd8 <__fxstatat@plt+0x7e38>
  40afec:	mov	x10, xzr
  40aff0:	mov	x11, x8
  40aff4:	ldr	x11, [x11, #8]
  40aff8:	add	x10, x10, #0x1
  40affc:	cbnz	x11, 40aff4 <__fxstatat@plt+0x7e54>
  40b000:	cmp	x10, x0
  40b004:	csel	x0, x10, x0, hi  // hi = pmore
  40b008:	b	40afd8 <__fxstatat@plt+0x7e38>
  40b00c:	mov	x0, xzr
  40b010:	ret
  40b014:	ldp	x9, x8, [x0]
  40b018:	cmp	x9, x8
  40b01c:	b.cs	40b05c <__fxstatat@plt+0x7ebc>  // b.hs, b.nlast
  40b020:	ldr	x11, [x0, #8]
  40b024:	mov	x8, xzr
  40b028:	mov	x10, xzr
  40b02c:	b	40b03c <__fxstatat@plt+0x7e9c>
  40b030:	add	x9, x9, #0x10
  40b034:	cmp	x9, x11
  40b038:	b.cs	40b064 <__fxstatat@plt+0x7ec4>  // b.hs, b.nlast
  40b03c:	ldr	x12, [x9]
  40b040:	cbz	x12, 40b030 <__fxstatat@plt+0x7e90>
  40b044:	mov	x12, x9
  40b048:	ldr	x12, [x12, #8]
  40b04c:	add	x8, x8, #0x1
  40b050:	cbnz	x12, 40b048 <__fxstatat@plt+0x7ea8>
  40b054:	add	x10, x10, #0x1
  40b058:	b	40b030 <__fxstatat@plt+0x7e90>
  40b05c:	mov	x10, xzr
  40b060:	mov	x8, xzr
  40b064:	ldr	x9, [x0, #24]
  40b068:	cmp	x10, x9
  40b06c:	b.ne	40b084 <__fxstatat@plt+0x7ee4>  // b.any
  40b070:	ldr	x9, [x0, #32]
  40b074:	cmp	x8, x9
  40b078:	b.ne	40b084 <__fxstatat@plt+0x7ee4>  // b.any
  40b07c:	mov	w0, #0x1                   	// #1
  40b080:	ret
  40b084:	mov	w0, wzr
  40b088:	ret
  40b08c:	stp	x29, x30, [sp, #-64]!
  40b090:	str	x23, [sp, #16]
  40b094:	stp	x22, x21, [sp, #32]
  40b098:	stp	x20, x19, [sp, #48]
  40b09c:	mov	x29, sp
  40b0a0:	mov	x19, x1
  40b0a4:	mov	x20, x0
  40b0a8:	bl	40afb8 <__fxstatat@plt+0x7e18>
  40b0ac:	mov	x21, x0
  40b0b0:	mov	x0, x20
  40b0b4:	bl	40afa8 <__fxstatat@plt+0x7e08>
  40b0b8:	mov	x22, x0
  40b0bc:	mov	x0, x20
  40b0c0:	bl	40afb0 <__fxstatat@plt+0x7e10>
  40b0c4:	mov	x23, x0
  40b0c8:	mov	x0, x20
  40b0cc:	bl	40afc0 <__fxstatat@plt+0x7e20>
  40b0d0:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40b0d4:	mov	x20, x0
  40b0d8:	add	x2, x2, #0x12a
  40b0dc:	mov	w1, #0x1                   	// #1
  40b0e0:	mov	x0, x19
  40b0e4:	mov	x3, x21
  40b0e8:	bl	402e40 <__fprintf_chk@plt>
  40b0ec:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40b0f0:	add	x2, x2, #0x142
  40b0f4:	mov	w1, #0x1                   	// #1
  40b0f8:	mov	x0, x19
  40b0fc:	mov	x3, x22
  40b100:	bl	402e40 <__fprintf_chk@plt>
  40b104:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40b108:	ucvtf	d0, x23
  40b10c:	fmov	d1, x8
  40b110:	fmul	d0, d0, d1
  40b114:	ucvtf	d1, x22
  40b118:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40b11c:	fdiv	d0, d0, d1
  40b120:	add	x2, x2, #0x15a
  40b124:	mov	w1, #0x1                   	// #1
  40b128:	mov	x0, x19
  40b12c:	mov	x3, x23
  40b130:	bl	402e40 <__fprintf_chk@plt>
  40b134:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40b138:	add	x2, x2, #0x17b
  40b13c:	mov	w1, #0x1                   	// #1
  40b140:	mov	x0, x19
  40b144:	mov	x3, x20
  40b148:	bl	402e40 <__fprintf_chk@plt>
  40b14c:	ldp	x20, x19, [sp, #48]
  40b150:	ldp	x22, x21, [sp, #32]
  40b154:	ldr	x23, [sp, #16]
  40b158:	ldp	x29, x30, [sp], #64
  40b15c:	ret
  40b160:	stp	x29, x30, [sp, #-48]!
  40b164:	str	x21, [sp, #16]
  40b168:	stp	x20, x19, [sp, #32]
  40b16c:	mov	x29, sp
  40b170:	mov	x19, x1
  40b174:	mov	x20, x0
  40b178:	bl	40b1d0 <__fxstatat@plt+0x8030>
  40b17c:	ldr	x8, [x0]
  40b180:	mov	x21, x0
  40b184:	mov	x0, xzr
  40b188:	cbz	x8, 40b1c0 <__fxstatat@plt+0x8020>
  40b18c:	cbz	x21, 40b1c0 <__fxstatat@plt+0x8020>
  40b190:	ldr	x1, [x21]
  40b194:	cmp	x1, x19
  40b198:	b.eq	40b1bc <__fxstatat@plt+0x801c>  // b.none
  40b19c:	ldr	x8, [x20, #56]
  40b1a0:	mov	x0, x19
  40b1a4:	blr	x8
  40b1a8:	tbnz	w0, #0, 40b1bc <__fxstatat@plt+0x801c>
  40b1ac:	ldr	x21, [x21, #8]
  40b1b0:	cbnz	x21, 40b190 <__fxstatat@plt+0x7ff0>
  40b1b4:	mov	x0, xzr
  40b1b8:	b	40b1c0 <__fxstatat@plt+0x8020>
  40b1bc:	ldr	x0, [x21]
  40b1c0:	ldp	x20, x19, [sp, #32]
  40b1c4:	ldr	x21, [sp, #16]
  40b1c8:	ldp	x29, x30, [sp], #48
  40b1cc:	ret
  40b1d0:	stp	x29, x30, [sp, #-32]!
  40b1d4:	ldr	x8, [x0, #16]
  40b1d8:	ldr	x9, [x0, #48]
  40b1dc:	str	x19, [sp, #16]
  40b1e0:	mov	x19, x0
  40b1e4:	mov	x0, x1
  40b1e8:	mov	x1, x8
  40b1ec:	mov	x29, sp
  40b1f0:	blr	x9
  40b1f4:	ldr	x8, [x19, #16]
  40b1f8:	cmp	x0, x8
  40b1fc:	b.cs	40b214 <__fxstatat@plt+0x8074>  // b.hs, b.nlast
  40b200:	ldr	x8, [x19]
  40b204:	ldr	x19, [sp, #16]
  40b208:	add	x0, x8, x0, lsl #4
  40b20c:	ldp	x29, x30, [sp], #32
  40b210:	ret
  40b214:	bl	402db0 <abort@plt>
  40b218:	stp	x29, x30, [sp, #-16]!
  40b21c:	ldr	x8, [x0, #32]
  40b220:	mov	x29, sp
  40b224:	cbz	x8, 40b240 <__fxstatat@plt+0x80a0>
  40b228:	ldr	x9, [x0]
  40b22c:	ldr	x8, [x0, #8]
  40b230:	cmp	x9, x8
  40b234:	b.cs	40b24c <__fxstatat@plt+0x80ac>  // b.hs, b.nlast
  40b238:	ldr	x8, [x9], #16
  40b23c:	cbz	x8, 40b22c <__fxstatat@plt+0x808c>
  40b240:	mov	x0, x8
  40b244:	ldp	x29, x30, [sp], #16
  40b248:	ret
  40b24c:	bl	402db0 <abort@plt>
  40b250:	stp	x29, x30, [sp, #-32]!
  40b254:	stp	x20, x19, [sp, #16]
  40b258:	mov	x29, sp
  40b25c:	mov	x20, x1
  40b260:	mov	x19, x0
  40b264:	bl	40b1d0 <__fxstatat@plt+0x8030>
  40b268:	mov	x8, x0
  40b26c:	b	40b278 <__fxstatat@plt+0x80d8>
  40b270:	ldr	x8, [x8, #8]
  40b274:	cbz	x8, 40b294 <__fxstatat@plt+0x80f4>
  40b278:	ldr	x9, [x8]
  40b27c:	cmp	x9, x20
  40b280:	b.ne	40b270 <__fxstatat@plt+0x80d0>  // b.any
  40b284:	ldr	x9, [x8, #8]
  40b288:	cbz	x9, 40b270 <__fxstatat@plt+0x80d0>
  40b28c:	ldr	x0, [x9]
  40b290:	b	40b2b4 <__fxstatat@plt+0x8114>
  40b294:	ldr	x8, [x19, #8]
  40b298:	add	x9, x0, #0x10
  40b29c:	cmp	x9, x8
  40b2a0:	b.cs	40b2b0 <__fxstatat@plt+0x8110>  // b.hs, b.nlast
  40b2a4:	ldr	x0, [x9], #16
  40b2a8:	cbz	x0, 40b29c <__fxstatat@plt+0x80fc>
  40b2ac:	b	40b2b4 <__fxstatat@plt+0x8114>
  40b2b0:	mov	x0, xzr
  40b2b4:	ldp	x20, x19, [sp, #16]
  40b2b8:	ldp	x29, x30, [sp], #32
  40b2bc:	ret
  40b2c0:	ldp	x9, x8, [x0]
  40b2c4:	cmp	x9, x8
  40b2c8:	b.cs	40b324 <__fxstatat@plt+0x8184>  // b.hs, b.nlast
  40b2cc:	mov	x10, xzr
  40b2d0:	ldr	x8, [x9]
  40b2d4:	cbz	x8, 40b304 <__fxstatat@plt+0x8164>
  40b2d8:	cbz	x9, 40b304 <__fxstatat@plt+0x8164>
  40b2dc:	mov	x11, x9
  40b2e0:	cmp	x10, x2
  40b2e4:	b.cs	40b32c <__fxstatat@plt+0x818c>  // b.hs, b.nlast
  40b2e8:	ldr	x8, [x11]
  40b2ec:	str	x8, [x1, x10, lsl #3]
  40b2f0:	ldr	x11, [x11, #8]
  40b2f4:	add	x8, x10, #0x1
  40b2f8:	mov	x10, x8
  40b2fc:	cbnz	x11, 40b2e0 <__fxstatat@plt+0x8140>
  40b300:	b	40b308 <__fxstatat@plt+0x8168>
  40b304:	mov	x8, x10
  40b308:	ldr	x10, [x0, #8]
  40b30c:	add	x9, x9, #0x10
  40b310:	cmp	x9, x10
  40b314:	mov	x10, x8
  40b318:	b.cc	40b2d0 <__fxstatat@plt+0x8130>  // b.lo, b.ul, b.last
  40b31c:	mov	x0, x8
  40b320:	ret
  40b324:	mov	x0, xzr
  40b328:	ret
  40b32c:	mov	x0, x10
  40b330:	ret
  40b334:	stp	x29, x30, [sp, #-64]!
  40b338:	stp	x24, x23, [sp, #16]
  40b33c:	stp	x22, x21, [sp, #32]
  40b340:	stp	x20, x19, [sp, #48]
  40b344:	ldp	x23, x8, [x0]
  40b348:	mov	x29, sp
  40b34c:	cmp	x23, x8
  40b350:	b.cs	40b3a8 <__fxstatat@plt+0x8208>  // b.hs, b.nlast
  40b354:	mov	x19, x2
  40b358:	mov	x20, x0
  40b35c:	mov	x22, x1
  40b360:	mov	x21, xzr
  40b364:	b	40b378 <__fxstatat@plt+0x81d8>
  40b368:	ldr	x8, [x20, #8]
  40b36c:	add	x23, x23, #0x10
  40b370:	cmp	x23, x8
  40b374:	b.cs	40b3ac <__fxstatat@plt+0x820c>  // b.hs, b.nlast
  40b378:	ldr	x8, [x23]
  40b37c:	cbz	x8, 40b368 <__fxstatat@plt+0x81c8>
  40b380:	cbz	x23, 40b368 <__fxstatat@plt+0x81c8>
  40b384:	mov	x24, x23
  40b388:	ldr	x0, [x24]
  40b38c:	mov	x1, x19
  40b390:	blr	x22
  40b394:	tbz	w0, #0, 40b3ac <__fxstatat@plt+0x820c>
  40b398:	ldr	x24, [x24, #8]
  40b39c:	add	x21, x21, #0x1
  40b3a0:	cbnz	x24, 40b388 <__fxstatat@plt+0x81e8>
  40b3a4:	b	40b368 <__fxstatat@plt+0x81c8>
  40b3a8:	mov	x21, xzr
  40b3ac:	mov	x0, x21
  40b3b0:	ldp	x20, x19, [sp, #48]
  40b3b4:	ldp	x22, x21, [sp, #32]
  40b3b8:	ldp	x24, x23, [sp, #16]
  40b3bc:	ldp	x29, x30, [sp], #64
  40b3c0:	ret
  40b3c4:	ldrb	w9, [x0]
  40b3c8:	cbz	w9, 40b3f8 <__fxstatat@plt+0x8258>
  40b3cc:	mov	x8, x0
  40b3d0:	mov	x0, xzr
  40b3d4:	add	x8, x8, #0x1
  40b3d8:	lsl	x10, x0, #5
  40b3dc:	sub	x10, x10, x0
  40b3e0:	add	x10, x10, w9, uxtb
  40b3e4:	ldrb	w9, [x8], #1
  40b3e8:	udiv	x11, x10, x1
  40b3ec:	msub	x0, x11, x1, x10
  40b3f0:	cbnz	w9, 40b3d8 <__fxstatat@plt+0x8238>
  40b3f4:	ret
  40b3f8:	mov	x0, xzr
  40b3fc:	ret
  40b400:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40b404:	add	x8, x8, #0x194
  40b408:	ldr	w9, [x8, #16]
  40b40c:	ldr	q0, [x8]
  40b410:	str	w9, [x0, #16]
  40b414:	str	q0, [x0]
  40b418:	ret
  40b41c:	stp	x29, x30, [sp, #-64]!
  40b420:	adrp	x8, 40b000 <__fxstatat@plt+0x7e60>
  40b424:	add	x8, x8, #0x4f0
  40b428:	cmp	x2, #0x0
  40b42c:	adrp	x9, 40b000 <__fxstatat@plt+0x7e60>
  40b430:	stp	x24, x23, [sp, #16]
  40b434:	stp	x22, x21, [sp, #32]
  40b438:	mov	x21, x0
  40b43c:	add	x9, x9, #0x51c
  40b440:	csel	x23, x8, x2, eq  // eq = none
  40b444:	cmp	x3, #0x0
  40b448:	mov	w0, #0x50                  	// #80
  40b44c:	stp	x20, x19, [sp, #48]
  40b450:	mov	x29, sp
  40b454:	mov	x19, x4
  40b458:	mov	x22, x1
  40b45c:	csel	x24, x9, x3, eq  // eq = none
  40b460:	bl	402bb0 <malloc@plt>
  40b464:	mov	x20, x0
  40b468:	cbz	x0, 40b4d8 <__fxstatat@plt+0x8338>
  40b46c:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40b470:	add	x8, x8, #0x194
  40b474:	cmp	x22, #0x0
  40b478:	csel	x22, x8, x22, eq  // eq = none
  40b47c:	mov	x0, x20
  40b480:	str	x22, [x20, #40]
  40b484:	bl	40b528 <__fxstatat@plt+0x8388>
  40b488:	tbz	w0, #0, 40b4cc <__fxstatat@plt+0x832c>
  40b48c:	mov	x0, x21
  40b490:	mov	x1, x22
  40b494:	bl	40b5d0 <__fxstatat@plt+0x8430>
  40b498:	str	x0, [x20, #16]
  40b49c:	cbz	x0, 40b4cc <__fxstatat@plt+0x832c>
  40b4a0:	mov	w1, #0x10                  	// #16
  40b4a4:	mov	x21, x0
  40b4a8:	bl	410084 <__fxstatat@plt+0xcee4>
  40b4ac:	str	x0, [x20]
  40b4b0:	cbz	x0, 40b4cc <__fxstatat@plt+0x832c>
  40b4b4:	add	x8, x0, x21, lsl #4
  40b4b8:	stp	xzr, xzr, [x20, #24]
  40b4bc:	stp	x23, x24, [x20, #48]
  40b4c0:	str	x8, [x20, #8]
  40b4c4:	stp	x19, xzr, [x20, #64]
  40b4c8:	b	40b4d8 <__fxstatat@plt+0x8338>
  40b4cc:	mov	x0, x20
  40b4d0:	bl	402ed0 <free@plt>
  40b4d4:	mov	x20, xzr
  40b4d8:	mov	x0, x20
  40b4dc:	ldp	x20, x19, [sp, #48]
  40b4e0:	ldp	x22, x21, [sp, #32]
  40b4e4:	ldp	x24, x23, [sp, #16]
  40b4e8:	ldp	x29, x30, [sp], #64
  40b4ec:	ret
  40b4f0:	stp	x29, x30, [sp, #-32]!
  40b4f4:	str	x19, [sp, #16]
  40b4f8:	mov	x19, x1
  40b4fc:	mov	w1, #0x3                   	// #3
  40b500:	mov	x29, sp
  40b504:	bl	412a50 <__fxstatat@plt+0xf8b0>
  40b508:	udiv	x8, x0, x19
  40b50c:	msub	x0, x8, x19, x0
  40b510:	ldr	x19, [sp, #16]
  40b514:	ldp	x29, x30, [sp], #32
  40b518:	ret
  40b51c:	cmp	x0, x1
  40b520:	cset	w0, eq  // eq = none
  40b524:	ret
  40b528:	ldr	x8, [x0, #40]
  40b52c:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40b530:	add	x9, x9, #0x194
  40b534:	cmp	x8, x9
  40b538:	b.eq	40b5c8 <__fxstatat@plt+0x8428>  // b.none
  40b53c:	ldr	s0, [x8, #8]
  40b540:	mov	w10, #0xcccd                	// #52429
  40b544:	movk	w10, #0x3dcc, lsl #16
  40b548:	fmov	s1, w10
  40b54c:	fcmp	s0, s1
  40b550:	b.le	40b58c <__fxstatat@plt+0x83ec>
  40b554:	mov	w10, #0x6666                	// #26214
  40b558:	movk	w10, #0x3f66, lsl #16
  40b55c:	fmov	s1, w10
  40b560:	fcmp	s0, s1
  40b564:	b.pl	40b58c <__fxstatat@plt+0x83ec>  // b.nfrst
  40b568:	ldr	s1, [x8, #12]
  40b56c:	mov	w10, #0xcccd                	// #52429
  40b570:	movk	w10, #0x3f8c, lsl #16
  40b574:	fmov	s2, w10
  40b578:	fcmp	s1, s2
  40b57c:	b.le	40b58c <__fxstatat@plt+0x83ec>
  40b580:	ldr	s1, [x8]
  40b584:	fcmp	s1, #0.0
  40b588:	b.ge	40b598 <__fxstatat@plt+0x83f8>  // b.tcont
  40b58c:	str	x9, [x0, #40]
  40b590:	mov	w0, wzr
  40b594:	ret
  40b598:	mov	w10, #0xcccd                	// #52429
  40b59c:	movk	w10, #0x3dcc, lsl #16
  40b5a0:	fmov	s2, w10
  40b5a4:	fadd	s1, s1, s2
  40b5a8:	fcmp	s1, s0
  40b5ac:	b.pl	40b58c <__fxstatat@plt+0x83ec>  // b.nfrst
  40b5b0:	ldr	s0, [x8, #4]
  40b5b4:	fmov	s2, #1.000000000000000000e+00
  40b5b8:	fcmp	s0, s2
  40b5bc:	b.hi	40b58c <__fxstatat@plt+0x83ec>  // b.pmore
  40b5c0:	fcmp	s1, s0
  40b5c4:	b.pl	40b58c <__fxstatat@plt+0x83ec>  // b.nfrst
  40b5c8:	mov	w0, #0x1                   	// #1
  40b5cc:	ret
  40b5d0:	stp	x29, x30, [sp, #-16]!
  40b5d4:	ldrb	w8, [x1, #16]
  40b5d8:	mov	x29, sp
  40b5dc:	cbnz	w8, 40b604 <__fxstatat@plt+0x8464>
  40b5e0:	ldr	s0, [x1, #8]
  40b5e4:	mov	w8, #0x5f800000            	// #1602224128
  40b5e8:	ucvtf	s1, x0
  40b5ec:	fmov	s2, w8
  40b5f0:	fdiv	s0, s1, s0
  40b5f4:	fcvtzu	x8, s0
  40b5f8:	fcmp	s0, s2
  40b5fc:	csel	x0, x8, x0, lt  // lt = tstop
  40b600:	b.ge	40b61c <__fxstatat@plt+0x847c>  // b.tcont
  40b604:	bl	40bda8 <__fxstatat@plt+0x8c08>
  40b608:	lsr	x8, x0, #60
  40b60c:	cmp	x8, #0x0
  40b610:	csel	x0, xzr, x0, ne  // ne = any
  40b614:	ldp	x29, x30, [sp], #16
  40b618:	ret
  40b61c:	mov	x0, xzr
  40b620:	ldp	x29, x30, [sp], #16
  40b624:	ret
  40b628:	stp	x29, x30, [sp, #-48]!
  40b62c:	str	x21, [sp, #16]
  40b630:	stp	x20, x19, [sp, #32]
  40b634:	ldp	x20, x8, [x0]
  40b638:	mov	x19, x0
  40b63c:	mov	x29, sp
  40b640:	b	40b650 <__fxstatat@plt+0x84b0>
  40b644:	stp	xzr, xzr, [x20]
  40b648:	ldr	x8, [x19, #8]
  40b64c:	add	x20, x20, #0x10
  40b650:	cmp	x20, x8
  40b654:	b.cs	40b6bc <__fxstatat@plt+0x851c>  // b.hs, b.nlast
  40b658:	ldr	x8, [x20]
  40b65c:	cbz	x8, 40b648 <__fxstatat@plt+0x84a8>
  40b660:	ldr	x8, [x19, #64]
  40b664:	ldr	x21, [x20, #8]
  40b668:	cmp	x8, #0x0
  40b66c:	cset	w9, ne  // ne = any
  40b670:	cbnz	x21, 40b6ac <__fxstatat@plt+0x850c>
  40b674:	cbz	w9, 40b644 <__fxstatat@plt+0x84a4>
  40b678:	ldr	x0, [x20]
  40b67c:	blr	x8
  40b680:	b	40b644 <__fxstatat@plt+0x84a4>
  40b684:	str	xzr, [x21]
  40b688:	ldr	x8, [x19, #72]
  40b68c:	ldr	x10, [x21, #8]
  40b690:	str	x8, [x21, #8]
  40b694:	ldr	x8, [x19, #64]
  40b698:	str	x21, [x19, #72]
  40b69c:	mov	x21, x10
  40b6a0:	cmp	x8, #0x0
  40b6a4:	cset	w9, ne  // ne = any
  40b6a8:	cbz	x10, 40b674 <__fxstatat@plt+0x84d4>
  40b6ac:	tbz	w9, #0, 40b684 <__fxstatat@plt+0x84e4>
  40b6b0:	ldr	x0, [x21]
  40b6b4:	blr	x8
  40b6b8:	b	40b684 <__fxstatat@plt+0x84e4>
  40b6bc:	stp	xzr, xzr, [x19, #24]
  40b6c0:	ldp	x20, x19, [sp, #32]
  40b6c4:	ldr	x21, [sp, #16]
  40b6c8:	ldp	x29, x30, [sp], #48
  40b6cc:	ret
  40b6d0:	stp	x29, x30, [sp, #-48]!
  40b6d4:	stp	x20, x19, [sp, #32]
  40b6d8:	ldr	x8, [x0, #64]
  40b6dc:	mov	x19, x0
  40b6e0:	str	x21, [sp, #16]
  40b6e4:	mov	x29, sp
  40b6e8:	cbz	x8, 40b734 <__fxstatat@plt+0x8594>
  40b6ec:	ldr	x8, [x19, #32]
  40b6f0:	cbz	x8, 40b734 <__fxstatat@plt+0x8594>
  40b6f4:	ldp	x20, x8, [x19]
  40b6f8:	b	40b704 <__fxstatat@plt+0x8564>
  40b6fc:	ldr	x8, [x19, #8]
  40b700:	add	x20, x20, #0x10
  40b704:	cmp	x20, x8
  40b708:	b.cs	40b734 <__fxstatat@plt+0x8594>  // b.hs, b.nlast
  40b70c:	ldr	x8, [x20]
  40b710:	cbz	x8, 40b6fc <__fxstatat@plt+0x855c>
  40b714:	cbz	x20, 40b6fc <__fxstatat@plt+0x855c>
  40b718:	mov	x21, x20
  40b71c:	ldr	x8, [x19, #64]
  40b720:	ldr	x0, [x21]
  40b724:	blr	x8
  40b728:	ldr	x21, [x21, #8]
  40b72c:	cbnz	x21, 40b71c <__fxstatat@plt+0x857c>
  40b730:	b	40b6fc <__fxstatat@plt+0x855c>
  40b734:	ldp	x20, x8, [x19]
  40b738:	b	40b744 <__fxstatat@plt+0x85a4>
  40b73c:	ldr	x8, [x19, #8]
  40b740:	add	x20, x20, #0x10
  40b744:	cmp	x20, x8
  40b748:	b.cs	40b768 <__fxstatat@plt+0x85c8>  // b.hs, b.nlast
  40b74c:	ldr	x0, [x20, #8]
  40b750:	cbz	x0, 40b73c <__fxstatat@plt+0x859c>
  40b754:	ldr	x21, [x0, #8]
  40b758:	bl	402ed0 <free@plt>
  40b75c:	mov	x0, x21
  40b760:	cbnz	x21, 40b754 <__fxstatat@plt+0x85b4>
  40b764:	b	40b73c <__fxstatat@plt+0x859c>
  40b768:	ldr	x0, [x19, #72]
  40b76c:	cbz	x0, 40b780 <__fxstatat@plt+0x85e0>
  40b770:	ldr	x20, [x0, #8]
  40b774:	bl	402ed0 <free@plt>
  40b778:	mov	x0, x20
  40b77c:	cbnz	x20, 40b770 <__fxstatat@plt+0x85d0>
  40b780:	ldr	x0, [x19]
  40b784:	bl	402ed0 <free@plt>
  40b788:	mov	x0, x19
  40b78c:	bl	402ed0 <free@plt>
  40b790:	ldp	x20, x19, [sp, #32]
  40b794:	ldr	x21, [sp, #16]
  40b798:	ldp	x29, x30, [sp], #48
  40b79c:	ret
  40b7a0:	sub	sp, sp, #0x70
  40b7a4:	stp	x29, x30, [sp, #80]
  40b7a8:	stp	x20, x19, [sp, #96]
  40b7ac:	ldr	x8, [x0, #40]
  40b7b0:	mov	x19, x0
  40b7b4:	mov	x0, x1
  40b7b8:	add	x29, sp, #0x50
  40b7bc:	mov	x1, x8
  40b7c0:	bl	40b5d0 <__fxstatat@plt+0x8430>
  40b7c4:	cbz	x0, 40b8b4 <__fxstatat@plt+0x8714>
  40b7c8:	ldr	x8, [x19, #16]
  40b7cc:	mov	x20, x0
  40b7d0:	cmp	x0, x8
  40b7d4:	b.ne	40b7e0 <__fxstatat@plt+0x8640>  // b.any
  40b7d8:	mov	w0, #0x1                   	// #1
  40b7dc:	b	40b8b4 <__fxstatat@plt+0x8714>
  40b7e0:	mov	w1, #0x10                  	// #16
  40b7e4:	mov	x0, x20
  40b7e8:	bl	410084 <__fxstatat@plt+0xcee4>
  40b7ec:	str	x0, [sp]
  40b7f0:	cbz	x0, 40b8b4 <__fxstatat@plt+0x8714>
  40b7f4:	ldr	x8, [sp]
  40b7f8:	stp	xzr, xzr, [sp, #24]
  40b7fc:	mov	x0, sp
  40b800:	mov	x1, x19
  40b804:	add	x8, x8, x20, lsl #4
  40b808:	stp	x8, x20, [sp, #8]
  40b80c:	ldr	x8, [x19, #40]
  40b810:	mov	w2, wzr
  40b814:	str	x8, [sp, #40]
  40b818:	ldr	x8, [x19, #48]
  40b81c:	str	x8, [sp, #48]
  40b820:	ldr	x8, [x19, #56]
  40b824:	str	x8, [sp, #56]
  40b828:	ldr	x8, [x19, #64]
  40b82c:	str	x8, [sp, #64]
  40b830:	ldr	x8, [x19, #72]
  40b834:	str	x8, [sp, #72]
  40b838:	bl	40b8c8 <__fxstatat@plt+0x8728>
  40b83c:	tbz	w0, #0, 40b878 <__fxstatat@plt+0x86d8>
  40b840:	ldr	x0, [x19]
  40b844:	bl	402ed0 <free@plt>
  40b848:	ldr	x8, [sp]
  40b84c:	mov	w0, #0x1                   	// #1
  40b850:	str	x8, [x19]
  40b854:	ldr	x8, [sp, #8]
  40b858:	str	x8, [x19, #8]
  40b85c:	ldr	x8, [sp, #16]
  40b860:	str	x8, [x19, #16]
  40b864:	ldr	x8, [sp, #24]
  40b868:	str	x8, [x19, #24]
  40b86c:	ldr	x8, [sp, #72]
  40b870:	str	x8, [x19, #72]
  40b874:	b	40b8b4 <__fxstatat@plt+0x8714>
  40b878:	ldr	x8, [sp, #72]
  40b87c:	mov	x1, sp
  40b880:	mov	w2, #0x1                   	// #1
  40b884:	mov	x0, x19
  40b888:	str	x8, [x19, #72]
  40b88c:	bl	40b8c8 <__fxstatat@plt+0x8728>
  40b890:	tbz	w0, #0, 40b8c4 <__fxstatat@plt+0x8724>
  40b894:	mov	x1, sp
  40b898:	mov	x0, x19
  40b89c:	mov	w2, wzr
  40b8a0:	bl	40b8c8 <__fxstatat@plt+0x8728>
  40b8a4:	tbz	w0, #0, 40b8c4 <__fxstatat@plt+0x8724>
  40b8a8:	ldr	x0, [sp]
  40b8ac:	bl	402ed0 <free@plt>
  40b8b0:	mov	w0, wzr
  40b8b4:	ldp	x20, x19, [sp, #96]
  40b8b8:	ldp	x29, x30, [sp, #80]
  40b8bc:	add	sp, sp, #0x70
  40b8c0:	ret
  40b8c4:	bl	402db0 <abort@plt>
  40b8c8:	stp	x29, x30, [sp, #-80]!
  40b8cc:	str	x25, [sp, #16]
  40b8d0:	stp	x24, x23, [sp, #32]
  40b8d4:	stp	x22, x21, [sp, #48]
  40b8d8:	stp	x20, x19, [sp, #64]
  40b8dc:	ldp	x24, x8, [x1]
  40b8e0:	mov	x29, sp
  40b8e4:	cmp	x24, x8
  40b8e8:	b.cs	40ba04 <__fxstatat@plt+0x8864>  // b.hs, b.nlast
  40b8ec:	mov	w19, w2
  40b8f0:	mov	x20, x1
  40b8f4:	mov	x21, x0
  40b8f8:	b	40b91c <__fxstatat@plt+0x877c>
  40b8fc:	mov	w8, #0x4                   	// #4
  40b900:	orr	w8, w8, #0x4
  40b904:	cmp	w8, #0x4
  40b908:	b.ne	40ba0c <__fxstatat@plt+0x886c>  // b.any
  40b90c:	ldr	x8, [x20, #8]
  40b910:	add	x24, x24, #0x10
  40b914:	cmp	x24, x8
  40b918:	b.cs	40ba04 <__fxstatat@plt+0x8864>  // b.hs, b.nlast
  40b91c:	ldr	x8, [x24]
  40b920:	cbz	x8, 40b90c <__fxstatat@plt+0x876c>
  40b924:	ldr	x22, [x24, #8]
  40b928:	cbnz	x22, 40b954 <__fxstatat@plt+0x87b4>
  40b92c:	b	40b984 <__fxstatat@plt+0x87e4>
  40b930:	str	x23, [x0]
  40b934:	ldr	x8, [x21, #24]
  40b938:	mov	x0, x21
  40b93c:	mov	x1, x22
  40b940:	add	x8, x8, #0x1
  40b944:	str	x8, [x21, #24]
  40b948:	bl	40be3c <__fxstatat@plt+0x8c9c>
  40b94c:	mov	x22, x25
  40b950:	cbz	x25, 40b984 <__fxstatat@plt+0x87e4>
  40b954:	ldr	x23, [x22]
  40b958:	mov	x0, x21
  40b95c:	mov	x1, x23
  40b960:	bl	40b1d0 <__fxstatat@plt+0x8030>
  40b964:	ldr	x8, [x0]
  40b968:	ldr	x25, [x22, #8]
  40b96c:	cbz	x8, 40b930 <__fxstatat@plt+0x8790>
  40b970:	ldr	x8, [x0, #8]
  40b974:	str	x8, [x22, #8]
  40b978:	str	x22, [x0, #8]
  40b97c:	mov	x22, x25
  40b980:	cbnz	x25, 40b954 <__fxstatat@plt+0x87b4>
  40b984:	ldr	x22, [x24]
  40b988:	str	xzr, [x24, #8]
  40b98c:	tbnz	w19, #0, 40b8fc <__fxstatat@plt+0x875c>
  40b990:	mov	x0, x21
  40b994:	mov	x1, x22
  40b998:	bl	40b1d0 <__fxstatat@plt+0x8030>
  40b99c:	ldr	x8, [x0]
  40b9a0:	mov	x23, x0
  40b9a4:	cbz	x8, 40b9d0 <__fxstatat@plt+0x8830>
  40b9a8:	mov	x0, x21
  40b9ac:	bl	40bc54 <__fxstatat@plt+0x8ab4>
  40b9b0:	cbz	x0, 40b9f8 <__fxstatat@plt+0x8858>
  40b9b4:	str	x22, [x0]
  40b9b8:	ldr	x9, [x23, #8]
  40b9bc:	mov	w8, wzr
  40b9c0:	str	x9, [x0, #8]
  40b9c4:	str	x0, [x23, #8]
  40b9c8:	cbnz	wzr, 40b900 <__fxstatat@plt+0x8760>
  40b9cc:	b	40b9e0 <__fxstatat@plt+0x8840>
  40b9d0:	str	x22, [x23]
  40b9d4:	ldr	x8, [x21, #24]
  40b9d8:	add	x8, x8, #0x1
  40b9dc:	str	x8, [x21, #24]
  40b9e0:	str	xzr, [x24]
  40b9e4:	ldr	x9, [x20, #24]
  40b9e8:	mov	w8, wzr
  40b9ec:	sub	x9, x9, #0x1
  40b9f0:	str	x9, [x20, #24]
  40b9f4:	b	40b900 <__fxstatat@plt+0x8760>
  40b9f8:	mov	w8, #0x1                   	// #1
  40b9fc:	cbnz	w8, 40b900 <__fxstatat@plt+0x8760>
  40ba00:	b	40b9e0 <__fxstatat@plt+0x8840>
  40ba04:	mov	w0, #0x1                   	// #1
  40ba08:	b	40ba10 <__fxstatat@plt+0x8870>
  40ba0c:	mov	w0, wzr
  40ba10:	ldp	x20, x19, [sp, #64]
  40ba14:	ldp	x22, x21, [sp, #48]
  40ba18:	ldp	x24, x23, [sp, #32]
  40ba1c:	ldr	x25, [sp, #16]
  40ba20:	ldp	x29, x30, [sp], #80
  40ba24:	ret
  40ba28:	stp	x29, x30, [sp, #-48]!
  40ba2c:	str	x21, [sp, #16]
  40ba30:	stp	x20, x19, [sp, #32]
  40ba34:	mov	x29, sp
  40ba38:	cbz	x1, 40bb74 <__fxstatat@plt+0x89d4>
  40ba3c:	mov	x21, x2
  40ba40:	add	x2, x29, #0x18
  40ba44:	mov	w3, wzr
  40ba48:	mov	x20, x1
  40ba4c:	mov	x19, x0
  40ba50:	bl	40bb78 <__fxstatat@plt+0x89d8>
  40ba54:	cbz	x0, 40ba6c <__fxstatat@plt+0x88cc>
  40ba58:	cbz	x21, 40bb3c <__fxstatat@plt+0x899c>
  40ba5c:	mov	x8, x0
  40ba60:	mov	w0, wzr
  40ba64:	str	x8, [x21]
  40ba68:	b	40bb64 <__fxstatat@plt+0x89c4>
  40ba6c:	ldr	x8, [x19, #40]
  40ba70:	ldp	x10, x9, [x19, #16]
  40ba74:	ldr	s0, [x8, #8]
  40ba78:	ucvtf	s2, x10
  40ba7c:	ucvtf	s1, x9
  40ba80:	fmul	s0, s0, s2
  40ba84:	fcmp	s0, s1
  40ba88:	b.pl	40bb04 <__fxstatat@plt+0x8964>  // b.nfrst
  40ba8c:	mov	x0, x19
  40ba90:	bl	40b528 <__fxstatat@plt+0x8388>
  40ba94:	ldr	x8, [x19, #40]
  40ba98:	ldp	x10, x9, [x19, #16]
  40ba9c:	ldr	s0, [x8, #8]
  40baa0:	ucvtf	s1, x10
  40baa4:	ucvtf	s2, x9
  40baa8:	fmul	s3, s0, s1
  40baac:	fcmp	s3, s2
  40bab0:	b.pl	40bb04 <__fxstatat@plt+0x8964>  // b.nfrst
  40bab4:	ldr	s2, [x8, #12]
  40bab8:	ldrb	w8, [x8, #16]
  40babc:	fmul	s1, s2, s1
  40bac0:	cmp	w8, #0x0
  40bac4:	fmul	s0, s0, s1
  40bac8:	mov	w8, #0x5f800000            	// #1602224128
  40bacc:	fcsel	s0, s0, s1, eq  // eq = none
  40bad0:	fmov	s1, w8
  40bad4:	fcmp	s0, s1
  40bad8:	b.ge	40bb44 <__fxstatat@plt+0x89a4>  // b.tcont
  40badc:	fcvtzu	x1, s0
  40bae0:	mov	x0, x19
  40bae4:	bl	40b7a0 <__fxstatat@plt+0x8600>
  40bae8:	tbz	w0, #0, 40bb44 <__fxstatat@plt+0x89a4>
  40baec:	add	x2, x29, #0x18
  40baf0:	mov	x0, x19
  40baf4:	mov	x1, x20
  40baf8:	mov	w3, wzr
  40bafc:	bl	40bb78 <__fxstatat@plt+0x89d8>
  40bb00:	cbnz	x0, 40bb74 <__fxstatat@plt+0x89d4>
  40bb04:	ldr	x21, [x29, #24]
  40bb08:	ldr	x8, [x21]
  40bb0c:	cbz	x8, 40bb4c <__fxstatat@plt+0x89ac>
  40bb10:	mov	x0, x19
  40bb14:	bl	40bc54 <__fxstatat@plt+0x8ab4>
  40bb18:	cbz	x0, 40bb44 <__fxstatat@plt+0x89a4>
  40bb1c:	str	x20, [x0]
  40bb20:	ldr	x8, [x21, #8]
  40bb24:	str	x8, [x0, #8]
  40bb28:	str	x0, [x21, #8]
  40bb2c:	ldr	x8, [x19, #32]
  40bb30:	add	x8, x8, #0x1
  40bb34:	str	x8, [x19, #32]
  40bb38:	b	40bb60 <__fxstatat@plt+0x89c0>
  40bb3c:	mov	w0, wzr
  40bb40:	b	40bb64 <__fxstatat@plt+0x89c4>
  40bb44:	mov	w0, #0xffffffff            	// #-1
  40bb48:	b	40bb64 <__fxstatat@plt+0x89c4>
  40bb4c:	str	x20, [x21]
  40bb50:	ldp	x9, x8, [x19, #24]
  40bb54:	add	x8, x8, #0x1
  40bb58:	add	x9, x9, #0x1
  40bb5c:	stp	x9, x8, [x19, #24]
  40bb60:	mov	w0, #0x1                   	// #1
  40bb64:	ldp	x20, x19, [sp, #32]
  40bb68:	ldr	x21, [sp, #16]
  40bb6c:	ldp	x29, x30, [sp], #48
  40bb70:	ret
  40bb74:	bl	402db0 <abort@plt>
  40bb78:	stp	x29, x30, [sp, #-64]!
  40bb7c:	str	x23, [sp, #16]
  40bb80:	stp	x22, x21, [sp, #32]
  40bb84:	stp	x20, x19, [sp, #48]
  40bb88:	mov	x29, sp
  40bb8c:	mov	w21, w3
  40bb90:	mov	x23, x2
  40bb94:	mov	x22, x1
  40bb98:	mov	x19, x0
  40bb9c:	bl	40b1d0 <__fxstatat@plt+0x8030>
  40bba0:	str	x0, [x23]
  40bba4:	ldr	x1, [x0]
  40bba8:	cbz	x1, 40bc10 <__fxstatat@plt+0x8a70>
  40bbac:	mov	x20, x0
  40bbb0:	cmp	x1, x22
  40bbb4:	b.eq	40bbc8 <__fxstatat@plt+0x8a28>  // b.none
  40bbb8:	ldr	x8, [x19, #56]
  40bbbc:	mov	x0, x22
  40bbc0:	blr	x8
  40bbc4:	tbz	w0, #0, 40bbe4 <__fxstatat@plt+0x8a44>
  40bbc8:	ldr	x22, [x20]
  40bbcc:	tbz	w21, #0, 40bc3c <__fxstatat@plt+0x8a9c>
  40bbd0:	ldr	x1, [x20, #8]
  40bbd4:	cbz	x1, 40bc38 <__fxstatat@plt+0x8a98>
  40bbd8:	ldr	q0, [x1]
  40bbdc:	str	q0, [x20]
  40bbe0:	b	40bc2c <__fxstatat@plt+0x8a8c>
  40bbe4:	ldr	x8, [x20, #8]!
  40bbe8:	cbz	x8, 40bc10 <__fxstatat@plt+0x8a70>
  40bbec:	ldr	x1, [x8]
  40bbf0:	cmp	x1, x22
  40bbf4:	b.eq	40bc18 <__fxstatat@plt+0x8a78>  // b.none
  40bbf8:	ldr	x8, [x19, #56]
  40bbfc:	mov	x0, x22
  40bc00:	blr	x8
  40bc04:	tbnz	w0, #0, 40bc18 <__fxstatat@plt+0x8a78>
  40bc08:	ldr	x20, [x20]
  40bc0c:	b	40bbe4 <__fxstatat@plt+0x8a44>
  40bc10:	mov	x22, xzr
  40bc14:	b	40bc3c <__fxstatat@plt+0x8a9c>
  40bc18:	ldr	x1, [x20]
  40bc1c:	ldr	x22, [x1]
  40bc20:	tbz	w21, #0, 40bc3c <__fxstatat@plt+0x8a9c>
  40bc24:	ldr	x8, [x1, #8]
  40bc28:	str	x8, [x20]
  40bc2c:	mov	x0, x19
  40bc30:	bl	40be3c <__fxstatat@plt+0x8c9c>
  40bc34:	b	40bc3c <__fxstatat@plt+0x8a9c>
  40bc38:	str	xzr, [x20]
  40bc3c:	mov	x0, x22
  40bc40:	ldp	x20, x19, [sp, #48]
  40bc44:	ldp	x22, x21, [sp, #32]
  40bc48:	ldr	x23, [sp, #16]
  40bc4c:	ldp	x29, x30, [sp], #64
  40bc50:	ret
  40bc54:	stp	x29, x30, [sp, #-16]!
  40bc58:	mov	x8, x0
  40bc5c:	ldr	x0, [x0, #72]
  40bc60:	mov	x29, sp
  40bc64:	cbz	x0, 40bc78 <__fxstatat@plt+0x8ad8>
  40bc68:	ldr	x9, [x0, #8]
  40bc6c:	str	x9, [x8, #72]
  40bc70:	ldp	x29, x30, [sp], #16
  40bc74:	ret
  40bc78:	mov	w0, #0x10                  	// #16
  40bc7c:	bl	402bb0 <malloc@plt>
  40bc80:	ldp	x29, x30, [sp], #16
  40bc84:	ret
  40bc88:	stp	x29, x30, [sp, #-32]!
  40bc8c:	mov	x29, sp
  40bc90:	add	x2, x29, #0x18
  40bc94:	str	x19, [sp, #16]
  40bc98:	mov	x19, x1
  40bc9c:	bl	40ba28 <__fxstatat@plt+0x8888>
  40bca0:	ldr	x8, [x29, #24]
  40bca4:	cmp	w0, #0x0
  40bca8:	csel	x8, x8, x19, eq  // eq = none
  40bcac:	ldr	x19, [sp, #16]
  40bcb0:	cmn	w0, #0x1
  40bcb4:	csel	x0, xzr, x8, eq  // eq = none
  40bcb8:	ldp	x29, x30, [sp], #32
  40bcbc:	ret
  40bcc0:	stp	x29, x30, [sp, #-48]!
  40bcc4:	mov	x29, sp
  40bcc8:	add	x2, x29, #0x18
  40bccc:	mov	w3, #0x1                   	// #1
  40bcd0:	str	x21, [sp, #16]
  40bcd4:	stp	x20, x19, [sp, #32]
  40bcd8:	mov	x20, x0
  40bcdc:	bl	40bb78 <__fxstatat@plt+0x89d8>
  40bce0:	mov	x19, x0
  40bce4:	cbz	x0, 40bd94 <__fxstatat@plt+0x8bf4>
  40bce8:	ldr	x8, [x20, #32]
  40bcec:	sub	x8, x8, #0x1
  40bcf0:	str	x8, [x20, #32]
  40bcf4:	ldr	x8, [x29, #24]
  40bcf8:	ldr	x8, [x8]
  40bcfc:	cbnz	x8, 40bd94 <__fxstatat@plt+0x8bf4>
  40bd00:	ldp	x10, x8, [x20, #16]
  40bd04:	ldr	x9, [x20, #40]
  40bd08:	sub	x8, x8, #0x1
  40bd0c:	str	x8, [x20, #24]
  40bd10:	ldr	s0, [x9]
  40bd14:	ucvtf	s2, x10
  40bd18:	ucvtf	s1, x8
  40bd1c:	fmul	s0, s0, s2
  40bd20:	fcmp	s0, s1
  40bd24:	b.le	40bd94 <__fxstatat@plt+0x8bf4>
  40bd28:	mov	x0, x20
  40bd2c:	bl	40b528 <__fxstatat@plt+0x8388>
  40bd30:	ldr	x8, [x20, #40]
  40bd34:	ldp	x10, x9, [x20, #16]
  40bd38:	ldr	s1, [x8]
  40bd3c:	ucvtf	s0, x10
  40bd40:	ucvtf	s2, x9
  40bd44:	fmul	s1, s1, s0
  40bd48:	fcmp	s1, s2
  40bd4c:	b.le	40bd94 <__fxstatat@plt+0x8bf4>
  40bd50:	ldr	s1, [x8, #4]
  40bd54:	ldrb	w9, [x8, #16]
  40bd58:	fmul	s0, s1, s0
  40bd5c:	cbnz	w9, 40bd68 <__fxstatat@plt+0x8bc8>
  40bd60:	ldr	s1, [x8, #8]
  40bd64:	fmul	s0, s0, s1
  40bd68:	fcvtzu	x1, s0
  40bd6c:	mov	x0, x20
  40bd70:	bl	40b7a0 <__fxstatat@plt+0x8600>
  40bd74:	tbnz	w0, #0, 40bd94 <__fxstatat@plt+0x8bf4>
  40bd78:	ldr	x0, [x20, #72]
  40bd7c:	cbz	x0, 40bd90 <__fxstatat@plt+0x8bf0>
  40bd80:	ldr	x21, [x0, #8]
  40bd84:	bl	402ed0 <free@plt>
  40bd88:	mov	x0, x21
  40bd8c:	cbnz	x21, 40bd80 <__fxstatat@plt+0x8be0>
  40bd90:	str	xzr, [x20, #72]
  40bd94:	mov	x0, x19
  40bd98:	ldp	x20, x19, [sp, #32]
  40bd9c:	ldr	x21, [sp, #16]
  40bda0:	ldp	x29, x30, [sp], #48
  40bda4:	ret
  40bda8:	stp	x29, x30, [sp, #-32]!
  40bdac:	cmp	x0, #0xa
  40bdb0:	mov	w8, #0xa                   	// #10
  40bdb4:	csel	x8, x0, x8, hi  // hi = pmore
  40bdb8:	str	x19, [sp, #16]
  40bdbc:	orr	x19, x8, #0x1
  40bdc0:	mov	x29, sp
  40bdc4:	cmn	x19, #0x1
  40bdc8:	b.eq	40bde4 <__fxstatat@plt+0x8c44>  // b.none
  40bdcc:	mov	x0, x19
  40bdd0:	bl	40bdf4 <__fxstatat@plt+0x8c54>
  40bdd4:	tbnz	w0, #0, 40bde4 <__fxstatat@plt+0x8c44>
  40bdd8:	add	x19, x19, #0x2
  40bddc:	cmn	x19, #0x1
  40bde0:	b.ne	40bdcc <__fxstatat@plt+0x8c2c>  // b.any
  40bde4:	mov	x0, x19
  40bde8:	ldr	x19, [sp, #16]
  40bdec:	ldp	x29, x30, [sp], #32
  40bdf0:	ret
  40bdf4:	mov	w8, #0x3                   	// #3
  40bdf8:	cmp	x0, #0xa
  40bdfc:	b.cc	40be28 <__fxstatat@plt+0x8c88>  // b.lo, b.ul, b.last
  40be00:	mov	w9, #0x9                   	// #9
  40be04:	mov	w10, #0x10                  	// #16
  40be08:	udiv	x11, x0, x8
  40be0c:	msub	x11, x11, x8, x0
  40be10:	cbz	x11, 40be28 <__fxstatat@plt+0x8c88>
  40be14:	add	x9, x10, x9
  40be18:	add	x8, x8, #0x2
  40be1c:	cmp	x9, x0
  40be20:	add	x10, x10, #0x8
  40be24:	b.cc	40be08 <__fxstatat@plt+0x8c68>  // b.lo, b.ul, b.last
  40be28:	udiv	x9, x0, x8
  40be2c:	msub	x8, x9, x8, x0
  40be30:	cmp	x8, #0x0
  40be34:	cset	w0, ne  // ne = any
  40be38:	ret
  40be3c:	str	xzr, [x1]
  40be40:	ldr	x8, [x0, #72]
  40be44:	str	x8, [x1, #8]
  40be48:	str	x1, [x0, #72]
  40be4c:	ret
  40be50:	stp	x29, x30, [sp, #-32]!
  40be54:	stp	x20, x19, [sp, #16]
  40be58:	mov	x19, x0
  40be5c:	ldr	x0, [x0]
  40be60:	mov	x29, sp
  40be64:	mov	x20, x1
  40be68:	bl	412f0c <__fxstatat@plt+0xfd6c>
  40be6c:	ldr	x8, [x19, #8]
  40be70:	eor	x8, x8, x0
  40be74:	udiv	x9, x8, x20
  40be78:	msub	x0, x9, x20, x8
  40be7c:	ldp	x20, x19, [sp, #16]
  40be80:	ldp	x29, x30, [sp], #32
  40be84:	ret
  40be88:	ldr	x8, [x0, #8]
  40be8c:	udiv	x9, x8, x1
  40be90:	msub	x0, x9, x1, x8
  40be94:	ret
  40be98:	stp	x29, x30, [sp, #-16]!
  40be9c:	ldr	x8, [x0, #8]
  40bea0:	ldr	x9, [x1, #8]
  40bea4:	mov	x29, sp
  40bea8:	cmp	x8, x9
  40beac:	b.ne	40bed0 <__fxstatat@plt+0x8d30>  // b.any
  40beb0:	ldr	x8, [x0, #16]
  40beb4:	ldr	x9, [x1, #16]
  40beb8:	cmp	x8, x9
  40bebc:	b.ne	40bed0 <__fxstatat@plt+0x8d30>  // b.any
  40bec0:	ldr	x0, [x0]
  40bec4:	ldr	x1, [x1]
  40bec8:	bl	40de04 <__fxstatat@plt+0xac64>
  40becc:	b	40bed4 <__fxstatat@plt+0x8d34>
  40bed0:	mov	w0, wzr
  40bed4:	and	w0, w0, #0x1
  40bed8:	ldp	x29, x30, [sp], #16
  40bedc:	ret
  40bee0:	stp	x29, x30, [sp, #-16]!
  40bee4:	ldr	x8, [x0, #8]
  40bee8:	ldr	x9, [x1, #8]
  40beec:	mov	x29, sp
  40bef0:	cmp	x8, x9
  40bef4:	b.ne	40bf24 <__fxstatat@plt+0x8d84>  // b.any
  40bef8:	ldr	x8, [x0, #16]
  40befc:	ldr	x9, [x1, #16]
  40bf00:	cmp	x8, x9
  40bf04:	b.ne	40bf24 <__fxstatat@plt+0x8d84>  // b.any
  40bf08:	ldr	x0, [x0]
  40bf0c:	ldr	x1, [x1]
  40bf10:	bl	402e50 <strcmp@plt>
  40bf14:	cmp	w0, #0x0
  40bf18:	cset	w0, eq  // eq = none
  40bf1c:	ldp	x29, x30, [sp], #16
  40bf20:	ret
  40bf24:	mov	w0, wzr
  40bf28:	ldp	x29, x30, [sp], #16
  40bf2c:	ret
  40bf30:	stp	x29, x30, [sp, #-32]!
  40bf34:	str	x19, [sp, #16]
  40bf38:	mov	x19, x0
  40bf3c:	ldr	x0, [x0]
  40bf40:	mov	x29, sp
  40bf44:	bl	402ed0 <free@plt>
  40bf48:	mov	x0, x19
  40bf4c:	bl	402ed0 <free@plt>
  40bf50:	ldr	x19, [sp, #16]
  40bf54:	ldp	x29, x30, [sp], #32
  40bf58:	ret
  40bf5c:	stp	x29, x30, [sp, #-48]!
  40bf60:	mov	w8, #0x4900                	// #18688
  40bf64:	movk	w8, #0x8, lsl #16
  40bf68:	orr	w2, w2, w8
  40bf6c:	stp	x22, x21, [sp, #16]
  40bf70:	stp	x20, x19, [sp, #32]
  40bf74:	mov	x29, sp
  40bf78:	mov	x19, x3
  40bf7c:	bl	413050 <__fxstatat@plt+0xfeb0>
  40bf80:	tbnz	w0, #31, 40bf9c <__fxstatat@plt+0x8dfc>
  40bf84:	mov	w21, w0
  40bf88:	bl	402d90 <fdopendir@plt>
  40bf8c:	mov	x20, x0
  40bf90:	cbz	x0, 40bfa4 <__fxstatat@plt+0x8e04>
  40bf94:	str	w21, [x19]
  40bf98:	b	40bfbc <__fxstatat@plt+0x8e1c>
  40bf9c:	mov	x20, xzr
  40bfa0:	b	40bfbc <__fxstatat@plt+0x8e1c>
  40bfa4:	bl	403100 <__errno_location@plt>
  40bfa8:	ldr	w22, [x0]
  40bfac:	mov	x19, x0
  40bfb0:	mov	w0, w21
  40bfb4:	bl	402d60 <close@plt>
  40bfb8:	str	w22, [x19]
  40bfbc:	mov	x0, x20
  40bfc0:	ldp	x20, x19, [sp, #32]
  40bfc4:	ldp	x22, x21, [sp, #16]
  40bfc8:	ldp	x29, x30, [sp], #48
  40bfcc:	ret
  40bfd0:	mov	w0, #0xffffffff            	// #-1
  40bfd4:	ret
  40bfd8:	mov	w0, #0xffffffff            	// #-1
  40bfdc:	ret
  40bfe0:	stp	x29, x30, [sp, #-32]!
  40bfe4:	stp	x20, x19, [sp, #16]
  40bfe8:	mov	x29, sp
  40bfec:	cbz	x0, 40c06c <__fxstatat@plt+0x8ecc>
  40bff0:	mov	w1, #0x2f                  	// #47
  40bff4:	mov	x19, x0
  40bff8:	bl	402d70 <strrchr@plt>
  40bffc:	cmp	x0, #0x0
  40c000:	csinc	x20, x19, x0, eq  // eq = none
  40c004:	sub	x8, x20, x19
  40c008:	cmp	x8, #0x7
  40c00c:	b.lt	40c050 <__fxstatat@plt+0x8eb0>  // b.tstop
  40c010:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40c014:	sub	x0, x20, #0x7
  40c018:	add	x1, x1, #0x1e0
  40c01c:	mov	w2, #0x7                   	// #7
  40c020:	bl	402c20 <strncmp@plt>
  40c024:	cbnz	w0, 40c050 <__fxstatat@plt+0x8eb0>
  40c028:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40c02c:	add	x1, x1, #0x1e8
  40c030:	mov	w2, #0x3                   	// #3
  40c034:	mov	x0, x20
  40c038:	bl	402c20 <strncmp@plt>
  40c03c:	mov	x19, x20
  40c040:	cbnz	w0, 40c050 <__fxstatat@plt+0x8eb0>
  40c044:	add	x19, x20, #0x3
  40c048:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c04c:	str	x19, [x8, #1240]
  40c050:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c054:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  40c058:	str	x19, [x8, #2376]
  40c05c:	str	x19, [x9, #1192]
  40c060:	ldp	x20, x19, [sp, #16]
  40c064:	ldp	x29, x30, [sp], #32
  40c068:	ret
  40c06c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c070:	ldr	x3, [x8, #1200]
  40c074:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40c078:	add	x0, x0, #0x1a8
  40c07c:	mov	w1, #0x37                  	// #55
  40c080:	mov	w2, #0x1                   	// #1
  40c084:	bl	402f70 <fwrite@plt>
  40c088:	bl	402db0 <abort@plt>
  40c08c:	sub	sp, sp, #0x40
  40c090:	stp	x20, x19, [sp, #48]
  40c094:	mov	w19, w3
  40c098:	mov	x20, x2
  40c09c:	mov	x3, sp
  40c0a0:	mov	w2, w4
  40c0a4:	stp	x29, x30, [sp, #32]
  40c0a8:	add	x29, sp, #0x20
  40c0ac:	bl	412368 <__fxstatat@plt+0xf1c8>
  40c0b0:	cbz	w0, 40c0bc <__fxstatat@plt+0x8f1c>
  40c0b4:	mov	w19, #0xfffffffe            	// #-2
  40c0b8:	b	40c0d8 <__fxstatat@plt+0x8f38>
  40c0bc:	mov	x0, sp
  40c0c0:	mov	x1, x20
  40c0c4:	mov	w2, w19
  40c0c8:	bl	412440 <__fxstatat@plt+0xf2a0>
  40c0cc:	mov	w19, w0
  40c0d0:	mov	x0, sp
  40c0d4:	bl	412334 <__fxstatat@plt+0xf194>
  40c0d8:	mov	w0, w19
  40c0dc:	ldp	x20, x19, [sp, #48]
  40c0e0:	ldp	x29, x30, [sp, #32]
  40c0e4:	add	sp, sp, #0x40
  40c0e8:	ret
  40c0ec:	sub	sp, sp, #0x40
  40c0f0:	mov	w8, w1
  40c0f4:	movi	v0.2d, #0x0
  40c0f8:	mov	x1, x0
  40c0fc:	stp	q0, q0, [sp]
  40c100:	str	w2, [sp]
  40c104:	mov	x0, sp
  40c108:	mov	w2, w8
  40c10c:	stp	x29, x30, [sp, #32]
  40c110:	str	x19, [sp, #48]
  40c114:	add	x29, sp, #0x20
  40c118:	bl	412440 <__fxstatat@plt+0xf2a0>
  40c11c:	mov	w19, w0
  40c120:	mov	x0, sp
  40c124:	bl	412334 <__fxstatat@plt+0xf194>
  40c128:	mov	w0, w19
  40c12c:	ldr	x19, [sp, #48]
  40c130:	ldp	x29, x30, [sp, #32]
  40c134:	add	sp, sp, #0x40
  40c138:	ret
  40c13c:	stp	x29, x30, [sp, #-48]!
  40c140:	str	x21, [sp, #16]
  40c144:	stp	x20, x19, [sp, #32]
  40c148:	mov	x29, sp
  40c14c:	mov	x19, x0
  40c150:	bl	403100 <__errno_location@plt>
  40c154:	ldr	w21, [x0]
  40c158:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c15c:	add	x8, x8, #0x950
  40c160:	cmp	x19, #0x0
  40c164:	mov	x20, x0
  40c168:	csel	x0, x8, x19, eq  // eq = none
  40c16c:	mov	w1, #0x38                  	// #56
  40c170:	bl	40fcd0 <__fxstatat@plt+0xcb30>
  40c174:	str	w21, [x20]
  40c178:	ldp	x20, x19, [sp, #32]
  40c17c:	ldr	x21, [sp, #16]
  40c180:	ldp	x29, x30, [sp], #48
  40c184:	ret
  40c188:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c18c:	add	x8, x8, #0x950
  40c190:	cmp	x0, #0x0
  40c194:	csel	x8, x8, x0, eq  // eq = none
  40c198:	ldr	w0, [x8]
  40c19c:	ret
  40c1a0:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c1a4:	add	x8, x8, #0x950
  40c1a8:	cmp	x0, #0x0
  40c1ac:	csel	x8, x8, x0, eq  // eq = none
  40c1b0:	str	w1, [x8]
  40c1b4:	ret
  40c1b8:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c1bc:	add	x8, x8, #0x950
  40c1c0:	cmp	x0, #0x0
  40c1c4:	ubfx	w9, w1, #5, #3
  40c1c8:	csel	x8, x8, x0, eq  // eq = none
  40c1cc:	add	x8, x8, w9, uxtw #2
  40c1d0:	ldr	w9, [x8, #8]
  40c1d4:	lsr	w10, w9, w1
  40c1d8:	and	w0, w10, #0x1
  40c1dc:	and	w10, w2, #0x1
  40c1e0:	eor	w10, w0, w10
  40c1e4:	lsl	w10, w10, w1
  40c1e8:	eor	w9, w10, w9
  40c1ec:	str	w9, [x8, #8]
  40c1f0:	ret
  40c1f4:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c1f8:	add	x8, x8, #0x950
  40c1fc:	cmp	x0, #0x0
  40c200:	csel	x8, x8, x0, eq  // eq = none
  40c204:	ldr	w0, [x8, #4]
  40c208:	str	w1, [x8, #4]
  40c20c:	ret
  40c210:	stp	x29, x30, [sp, #-16]!
  40c214:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c218:	add	x8, x8, #0x950
  40c21c:	cmp	x0, #0x0
  40c220:	csel	x8, x8, x0, eq  // eq = none
  40c224:	mov	w9, #0xa                   	// #10
  40c228:	mov	x29, sp
  40c22c:	str	w9, [x8]
  40c230:	cbz	x1, 40c244 <__fxstatat@plt+0x90a4>
  40c234:	cbz	x2, 40c244 <__fxstatat@plt+0x90a4>
  40c238:	stp	x1, x2, [x8, #40]
  40c23c:	ldp	x29, x30, [sp], #16
  40c240:	ret
  40c244:	bl	402db0 <abort@plt>
  40c248:	sub	sp, sp, #0x60
  40c24c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40c250:	add	x8, x8, #0x950
  40c254:	cmp	x4, #0x0
  40c258:	stp	x29, x30, [sp, #16]
  40c25c:	str	x25, [sp, #32]
  40c260:	stp	x24, x23, [sp, #48]
  40c264:	stp	x22, x21, [sp, #64]
  40c268:	stp	x20, x19, [sp, #80]
  40c26c:	add	x29, sp, #0x10
  40c270:	mov	x19, x3
  40c274:	mov	x20, x2
  40c278:	mov	x21, x1
  40c27c:	mov	x22, x0
  40c280:	csel	x24, x8, x4, eq  // eq = none
  40c284:	bl	403100 <__errno_location@plt>
  40c288:	ldp	w4, w5, [x24]
  40c28c:	ldp	x7, x8, [x24, #40]
  40c290:	ldr	w25, [x0]
  40c294:	mov	x23, x0
  40c298:	add	x6, x24, #0x8
  40c29c:	mov	x0, x22
  40c2a0:	mov	x1, x21
  40c2a4:	mov	x2, x20
  40c2a8:	mov	x3, x19
  40c2ac:	str	x8, [sp]
  40c2b0:	bl	40c2d4 <__fxstatat@plt+0x9134>
  40c2b4:	str	w25, [x23]
  40c2b8:	ldp	x20, x19, [sp, #80]
  40c2bc:	ldp	x22, x21, [sp, #64]
  40c2c0:	ldp	x24, x23, [sp, #48]
  40c2c4:	ldr	x25, [sp, #32]
  40c2c8:	ldp	x29, x30, [sp, #16]
  40c2cc:	add	sp, sp, #0x60
  40c2d0:	ret
  40c2d4:	sub	sp, sp, #0x120
  40c2d8:	stp	x29, x30, [sp, #192]
  40c2dc:	add	x29, sp, #0xc0
  40c2e0:	ldr	x8, [x29, #96]
  40c2e4:	stp	x28, x27, [sp, #208]
  40c2e8:	stp	x26, x25, [sp, #224]
  40c2ec:	stp	x24, x23, [sp, #240]
  40c2f0:	stp	x22, x21, [sp, #256]
  40c2f4:	stp	x20, x19, [sp, #272]
  40c2f8:	str	x7, [sp, #80]
  40c2fc:	stur	x6, [x29, #-48]
  40c300:	mov	w19, w5
  40c304:	mov	w20, w4
  40c308:	mov	x23, x3
  40c30c:	mov	x21, x2
  40c310:	mov	x27, x1
  40c314:	str	x8, [sp, #96]
  40c318:	mov	x24, x0
  40c31c:	bl	402ef0 <__ctype_get_mb_cur_max@plt>
  40c320:	mov	w1, w20
  40c324:	mov	x22, xzr
  40c328:	mov	w8, wzr
  40c32c:	mov	w28, wzr
  40c330:	str	w19, [sp, #64]
  40c334:	ubfx	w19, w19, #1, #1
  40c338:	add	x9, x21, #0x1
  40c33c:	mov	w15, #0x1                   	// #1
  40c340:	str	x0, [sp, #56]
  40c344:	stur	xzr, [x29, #-80]
  40c348:	stur	xzr, [x29, #-56]
  40c34c:	str	wzr, [sp, #88]
  40c350:	stur	x9, [x29, #-72]
  40c354:	cmp	w1, #0xa
  40c358:	b.hi	40cf2c <__fxstatat@plt+0x9d8c>  // b.pmore
  40c35c:	adrp	x12, 416000 <__fxstatat@plt+0x12e60>
  40c360:	mov	w9, w1
  40c364:	add	x12, x12, #0x1f0
  40c368:	adr	x10, 40c38c <__fxstatat@plt+0x91ec>
  40c36c:	ldrb	w11, [x12, x9]
  40c370:	add	x10, x10, x11, lsl #2
  40c374:	mov	x26, x27
  40c378:	mov	x20, xzr
  40c37c:	mov	w16, wzr
  40c380:	mov	w9, #0x1                   	// #1
  40c384:	mov	w27, w28
  40c388:	br	x10
  40c38c:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40c390:	add	x0, x0, #0x34c
  40c394:	mov	w20, w1
  40c398:	mov	w22, w15
  40c39c:	bl	40d644 <__fxstatat@plt+0xa4a4>
  40c3a0:	str	x0, [sp, #80]
  40c3a4:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40c3a8:	add	x0, x0, #0x34e
  40c3ac:	mov	w1, w20
  40c3b0:	bl	40d644 <__fxstatat@plt+0xa4a4>
  40c3b4:	mov	w15, w22
  40c3b8:	mov	w1, w20
  40c3bc:	str	x0, [sp, #96]
  40c3c0:	stur	w1, [x29, #-28]
  40c3c4:	tbnz	w19, #0, 40c404 <__fxstatat@plt+0x9264>
  40c3c8:	ldr	x8, [sp, #80]
  40c3cc:	ldrb	w9, [x8]
  40c3d0:	cbz	w9, 40c404 <__fxstatat@plt+0x9264>
  40c3d4:	mov	w27, w15
  40c3d8:	mov	x10, xzr
  40c3dc:	add	x8, x8, #0x1
  40c3e0:	b	40c3f4 <__fxstatat@plt+0x9254>
  40c3e4:	ldrb	w9, [x8, x10]
  40c3e8:	add	x20, x10, #0x1
  40c3ec:	mov	x10, x20
  40c3f0:	cbz	w9, 40c40c <__fxstatat@plt+0x926c>
  40c3f4:	cmp	x10, x26
  40c3f8:	b.cs	40c3e4 <__fxstatat@plt+0x9244>  // b.hs, b.nlast
  40c3fc:	strb	w9, [x24, x10]
  40c400:	b	40c3e4 <__fxstatat@plt+0x9244>
  40c404:	mov	w27, w15
  40c408:	mov	x20, xzr
  40c40c:	ldr	x25, [sp, #96]
  40c410:	mov	x0, x25
  40c414:	bl	4029b0 <strlen@plt>
  40c418:	ldur	w1, [x29, #-28]
  40c41c:	mov	x22, x0
  40c420:	stur	x25, [x29, #-56]
  40c424:	mov	w9, #0x1                   	// #1
  40c428:	mov	w16, w19
  40c42c:	mov	w15, w27
  40c430:	mov	w27, w28
  40c434:	b	40c4e0 <__fxstatat@plt+0x9340>
  40c438:	mov	w19, #0x1                   	// #1
  40c43c:	mov	w1, #0x5                   	// #5
  40c440:	tbz	w19, #0, 40c46c <__fxstatat@plt+0x92cc>
  40c444:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40c448:	mov	x20, xzr
  40c44c:	mov	w22, #0x1                   	// #1
  40c450:	add	x8, x8, #0x3d8
  40c454:	stur	x8, [x29, #-56]
  40c458:	b	40c48c <__fxstatat@plt+0x92ec>
  40c45c:	mov	x20, xzr
  40c460:	mov	w16, wzr
  40c464:	mov	w9, w8
  40c468:	b	40c4e0 <__fxstatat@plt+0x9340>
  40c46c:	cbz	x26, 40c478 <__fxstatat@plt+0x92d8>
  40c470:	mov	w8, #0x22                  	// #34
  40c474:	strb	w8, [x24]
  40c478:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40c47c:	add	x8, x8, #0x3d8
  40c480:	mov	w20, #0x1                   	// #1
  40c484:	stur	x8, [x29, #-56]
  40c488:	mov	w22, #0x1                   	// #1
  40c48c:	mov	w9, #0x1                   	// #1
  40c490:	b	40c4dc <__fxstatat@plt+0x933c>
  40c494:	mov	w8, #0x1                   	// #1
  40c498:	mov	w19, #0x1                   	// #1
  40c49c:	eor	w9, w19, #0x1
  40c4a0:	orr	w8, w8, w9
  40c4a4:	tbz	w19, #0, 40c4b4 <__fxstatat@plt+0x9314>
  40c4a8:	mov	x20, xzr
  40c4ac:	mov	w1, #0x2                   	// #2
  40c4b0:	b	40c4c8 <__fxstatat@plt+0x9328>
  40c4b4:	cbz	x26, 40c4c0 <__fxstatat@plt+0x9320>
  40c4b8:	mov	w9, #0x27                  	// #39
  40c4bc:	strb	w9, [x24]
  40c4c0:	mov	w1, #0x2                   	// #2
  40c4c4:	mov	w20, #0x1                   	// #1
  40c4c8:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40c4cc:	add	x9, x9, #0x34e
  40c4d0:	stur	x9, [x29, #-56]
  40c4d4:	mov	w22, #0x1                   	// #1
  40c4d8:	mov	w9, w8
  40c4dc:	mov	w16, w19
  40c4e0:	ldur	x8, [x29, #-48]
  40c4e4:	mov	w14, w9
  40c4e8:	eor	w17, w16, #0x1
  40c4ec:	stur	w17, [x29, #-60]
  40c4f0:	cmp	x8, #0x0
  40c4f4:	cset	w8, eq  // eq = none
  40c4f8:	cmp	x22, #0x0
  40c4fc:	cset	w9, ne  // ne = any
  40c500:	cmp	w1, #0x2
  40c504:	cset	w10, ne  // ne = any
  40c508:	and	w13, w10, w14
  40c50c:	and	w11, w9, w16
  40c510:	orr	w10, w10, w17
  40c514:	and	w17, w9, w13
  40c518:	orr	w9, w13, w16
  40c51c:	eor	w9, w9, #0x1
  40c520:	cset	w12, eq  // eq = none
  40c524:	orr	w8, w8, w9
  40c528:	mov	x25, xzr
  40c52c:	and	w11, w14, w11
  40c530:	stur	w10, [x29, #-84]
  40c534:	and	w10, w12, w16
  40c538:	stur	w8, [x29, #-24]
  40c53c:	eor	w8, w14, #0x1
  40c540:	str	w11, [sp, #72]
  40c544:	str	w10, [sp, #92]
  40c548:	stur	w14, [x29, #-64]
  40c54c:	str	w8, [sp, #76]
  40c550:	stp	w16, w1, [x29, #-32]
  40c554:	stur	w17, [x29, #-36]
  40c558:	b	40c560 <__fxstatat@plt+0x93c0>
  40c55c:	add	x25, x25, #0x1
  40c560:	cmn	x23, #0x1
  40c564:	b.eq	40c578 <__fxstatat@plt+0x93d8>  // b.none
  40c568:	cmp	x25, x23
  40c56c:	cset	w8, eq  // eq = none
  40c570:	tbz	w8, #0, 40c588 <__fxstatat@plt+0x93e8>
  40c574:	b	40cddc <__fxstatat@plt+0x9c3c>
  40c578:	ldrb	w8, [x21, x25]
  40c57c:	cmp	w8, #0x0
  40c580:	cset	w8, eq  // eq = none
  40c584:	tbnz	w8, #0, 40cddc <__fxstatat@plt+0x9c3c>
  40c588:	cbz	w17, 40c5c4 <__fxstatat@plt+0x9424>
  40c58c:	cmp	x22, #0x2
  40c590:	add	x19, x25, x22
  40c594:	b.cc	40c5bc <__fxstatat@plt+0x941c>  // b.lo, b.ul, b.last
  40c598:	cmn	x23, #0x1
  40c59c:	b.ne	40c5bc <__fxstatat@plt+0x941c>  // b.any
  40c5a0:	mov	x0, x21
  40c5a4:	mov	w23, w15
  40c5a8:	bl	4029b0 <strlen@plt>
  40c5ac:	ldp	w17, w16, [x29, #-36]
  40c5b0:	ldur	w1, [x29, #-28]
  40c5b4:	mov	w15, w23
  40c5b8:	mov	x23, x0
  40c5bc:	cmp	x19, x23
  40c5c0:	b.ls	40c700 <__fxstatat@plt+0x9560>  // b.plast
  40c5c4:	mov	w28, wzr
  40c5c8:	ldrb	w19, [x21, x25]
  40c5cc:	cmp	w19, #0x7e
  40c5d0:	b.hi	40c834 <__fxstatat@plt+0x9694>  // b.pmore
  40c5d4:	adrp	x14, 416000 <__fxstatat@plt+0x12e60>
  40c5d8:	add	x14, x14, #0x1fb
  40c5dc:	adr	x13, 40c600 <__fxstatat@plt+0x9460>
  40c5e0:	ldrb	w10, [x14, x19]
  40c5e4:	add	x13, x13, x10, lsl #2
  40c5e8:	mov	w11, wzr
  40c5ec:	mov	w9, wzr
  40c5f0:	mov	w8, #0x1                   	// #1
  40c5f4:	mov	w12, #0x6e                  	// #110
  40c5f8:	mov	w10, #0x61                  	// #97
  40c5fc:	br	x13
  40c600:	ldur	w10, [x29, #-24]
  40c604:	tbnz	w10, #0, 40c624 <__fxstatat@plt+0x9484>
  40c608:	ldur	x11, [x29, #-48]
  40c60c:	ubfx	w10, w19, #5, #3
  40c610:	ldr	w10, [x11, w10, uxtw #2]
  40c614:	lsr	w10, w10, w19
  40c618:	tbz	w10, #0, 40c624 <__fxstatat@plt+0x9484>
  40c61c:	mov	w10, w19
  40c620:	b	40c62c <__fxstatat@plt+0x948c>
  40c624:	mov	w10, w19
  40c628:	tbz	w28, #0, 40c6a4 <__fxstatat@plt+0x9504>
  40c62c:	tbz	w16, #0, 40c638 <__fxstatat@plt+0x9498>
  40c630:	mov	w10, #0x10                  	// #16
  40c634:	b	40c6f0 <__fxstatat@plt+0x9550>
  40c638:	cmp	w1, #0x2
  40c63c:	cset	w9, ne  // ne = any
  40c640:	orr	w9, w9, w27
  40c644:	tbnz	w9, #0, 40c688 <__fxstatat@plt+0x94e8>
  40c648:	cmp	x20, x26
  40c64c:	b.cs	40c658 <__fxstatat@plt+0x94b8>  // b.hs, b.nlast
  40c650:	mov	w9, #0x27                  	// #39
  40c654:	strb	w9, [x24, x20]
  40c658:	add	x9, x20, #0x1
  40c65c:	cmp	x9, x26
  40c660:	b.cs	40c66c <__fxstatat@plt+0x94cc>  // b.hs, b.nlast
  40c664:	mov	w11, #0x24                  	// #36
  40c668:	strb	w11, [x24, x9]
  40c66c:	add	x9, x20, #0x2
  40c670:	cmp	x9, x26
  40c674:	b.cs	40c680 <__fxstatat@plt+0x94e0>  // b.hs, b.nlast
  40c678:	mov	w11, #0x27                  	// #39
  40c67c:	strb	w11, [x24, x9]
  40c680:	add	x20, x20, #0x3
  40c684:	mov	w27, #0x1                   	// #1
  40c688:	cmp	x20, x26
  40c68c:	b.cs	40c698 <__fxstatat@plt+0x94f8>  // b.hs, b.nlast
  40c690:	mov	w9, #0x5c                  	// #92
  40c694:	strb	w9, [x24, x20]
  40c698:	add	x20, x20, #0x1
  40c69c:	mov	w9, #0x1                   	// #1
  40c6a0:	mov	w19, w10
  40c6a4:	tbnz	w9, #0, 40c6d8 <__fxstatat@plt+0x9538>
  40c6a8:	tbz	w27, #0, 40c6d8 <__fxstatat@plt+0x9538>
  40c6ac:	cmp	x20, x26
  40c6b0:	b.cs	40c6bc <__fxstatat@plt+0x951c>  // b.hs, b.nlast
  40c6b4:	mov	w9, #0x27                  	// #39
  40c6b8:	strb	w9, [x24, x20]
  40c6bc:	add	x9, x20, #0x1
  40c6c0:	cmp	x9, x26
  40c6c4:	b.cs	40c6d0 <__fxstatat@plt+0x9530>  // b.hs, b.nlast
  40c6c8:	mov	w10, #0x27                  	// #39
  40c6cc:	strb	w10, [x24, x9]
  40c6d0:	mov	w27, wzr
  40c6d4:	add	x20, x20, #0x2
  40c6d8:	cmp	x20, x26
  40c6dc:	b.cs	40c6e4 <__fxstatat@plt+0x9544>  // b.hs, b.nlast
  40c6e0:	strb	w19, [x24, x20]
  40c6e4:	mov	w10, wzr
  40c6e8:	add	x20, x20, #0x1
  40c6ec:	and	w15, w15, w8
  40c6f0:	cbz	w10, 40c55c <__fxstatat@plt+0x93bc>
  40c6f4:	cmp	w10, #0xf
  40c6f8:	b.eq	40c55c <__fxstatat@plt+0x93bc>  // b.none
  40c6fc:	b	40ce60 <__fxstatat@plt+0x9cc0>
  40c700:	ldur	x1, [x29, #-56]
  40c704:	add	x0, x21, x25
  40c708:	mov	x2, x22
  40c70c:	mov	w19, w15
  40c710:	bl	402ce0 <bcmp@plt>
  40c714:	ldur	w9, [x29, #-60]
  40c718:	cmp	w0, #0x0
  40c71c:	cset	w8, ne  // ne = any
  40c720:	cset	w28, eq  // eq = none
  40c724:	orr	w8, w8, w9
  40c728:	tbz	w8, #0, 40c73c <__fxstatat@plt+0x959c>
  40c72c:	ldp	w16, w1, [x29, #-32]
  40c730:	ldur	w17, [x29, #-36]
  40c734:	mov	w15, w19
  40c738:	b	40c5c8 <__fxstatat@plt+0x9428>
  40c73c:	ldp	w16, w1, [x29, #-32]
  40c740:	ldur	w17, [x29, #-36]
  40c744:	mov	w10, #0x10                  	// #16
  40c748:	mov	w15, w19
  40c74c:	b	40c6f0 <__fxstatat@plt+0x9550>
  40c750:	cmp	x23, #0x1
  40c754:	b.eq	40c778 <__fxstatat@plt+0x95d8>  // b.none
  40c758:	cmn	x23, #0x1
  40c75c:	b.ne	40c77c <__fxstatat@plt+0x95dc>  // b.any
  40c760:	ldrb	w8, [x21, #1]
  40c764:	cbz	w8, 40c778 <__fxstatat@plt+0x95d8>
  40c768:	mov	w9, wzr
  40c76c:	mov	w8, wzr
  40c770:	mov	x23, #0xffffffffffffffff    	// #-1
  40c774:	b	40c600 <__fxstatat@plt+0x9460>
  40c778:	cbz	x25, 40c788 <__fxstatat@plt+0x95e8>
  40c77c:	mov	w9, wzr
  40c780:	mov	w8, wzr
  40c784:	b	40c600 <__fxstatat@plt+0x9460>
  40c788:	mov	w11, #0x1                   	// #1
  40c78c:	cmp	w1, #0x2
  40c790:	b.ne	40c798 <__fxstatat@plt+0x95f8>  // b.any
  40c794:	tbnz	w16, #0, 40c630 <__fxstatat@plt+0x9490>
  40c798:	mov	w9, wzr
  40c79c:	mov	w8, w11
  40c7a0:	b	40c600 <__fxstatat@plt+0x9460>
  40c7a4:	cmp	w1, #0x2
  40c7a8:	b.ne	40c864 <__fxstatat@plt+0x96c4>  // b.any
  40c7ac:	tbnz	w16, #0, 40c630 <__fxstatat@plt+0x9490>
  40c7b0:	b	40c870 <__fxstatat@plt+0x96d0>
  40c7b4:	mov	w10, #0x66                  	// #102
  40c7b8:	b	40c888 <__fxstatat@plt+0x96e8>
  40c7bc:	mov	w12, #0x74                  	// #116
  40c7c0:	b	40c87c <__fxstatat@plt+0x96dc>
  40c7c4:	mov	w10, #0x62                  	// #98
  40c7c8:	b	40c888 <__fxstatat@plt+0x96e8>
  40c7cc:	mov	w12, #0x72                  	// #114
  40c7d0:	b	40c87c <__fxstatat@plt+0x96dc>
  40c7d4:	ldur	w8, [x29, #-64]
  40c7d8:	tbz	w8, #0, 40c89c <__fxstatat@plt+0x96fc>
  40c7dc:	tbnz	w16, #0, 40c630 <__fxstatat@plt+0x9490>
  40c7e0:	cmp	w1, #0x2
  40c7e4:	cset	w8, ne  // ne = any
  40c7e8:	orr	w8, w8, w27
  40c7ec:	tbz	w8, #0, 40ccfc <__fxstatat@plt+0x9b5c>
  40c7f0:	mov	x9, x20
  40c7f4:	b	40cd3c <__fxstatat@plt+0x9b9c>
  40c7f8:	cmp	w1, #0x5
  40c7fc:	b.eq	40ca18 <__fxstatat@plt+0x9878>  // b.none
  40c800:	cmp	w1, #0x2
  40c804:	b.ne	40c77c <__fxstatat@plt+0x95dc>  // b.any
  40c808:	tbz	w16, #0, 40c77c <__fxstatat@plt+0x95dc>
  40c80c:	b	40c630 <__fxstatat@plt+0x9490>
  40c810:	mov	w10, #0x76                  	// #118
  40c814:	b	40c888 <__fxstatat@plt+0x96e8>
  40c818:	cmp	w1, #0x2
  40c81c:	b.ne	40c8ac <__fxstatat@plt+0x970c>  // b.any
  40c820:	tbz	w16, #0, 40cafc <__fxstatat@plt+0x995c>
  40c824:	mov	w8, #0x1                   	// #1
  40c828:	mov	w10, #0x10                  	// #16
  40c82c:	str	w8, [sp, #88]
  40c830:	b	40c6f0 <__fxstatat@plt+0x9550>
  40c834:	ldr	x8, [sp, #56]
  40c838:	str	w15, [sp, #52]
  40c83c:	str	x24, [sp, #40]
  40c840:	cmp	x8, #0x1
  40c844:	b.ne	40c8b4 <__fxstatat@plt+0x9714>  // b.any
  40c848:	bl	402e60 <__ctype_b_loc@plt>
  40c84c:	ldr	x8, [x0]
  40c850:	ldur	w1, [x29, #-28]
  40c854:	mov	w24, #0x1                   	// #1
  40c858:	ldrh	w8, [x8, x19, lsl #1]
  40c85c:	ubfx	w10, w8, #14, #1
  40c860:	b	40cb7c <__fxstatat@plt+0x99dc>
  40c864:	ldr	w8, [sp, #72]
  40c868:	mov	w12, w19
  40c86c:	tbz	w8, #0, 40c87c <__fxstatat@plt+0x96dc>
  40c870:	mov	w9, wzr
  40c874:	mov	w8, wzr
  40c878:	b	40c6a4 <__fxstatat@plt+0x9504>
  40c87c:	ldur	w8, [x29, #-84]
  40c880:	mov	w10, w12
  40c884:	tbz	w8, #0, 40c630 <__fxstatat@plt+0x9490>
  40c888:	ldur	w11, [x29, #-64]
  40c88c:	mov	w9, wzr
  40c890:	mov	w8, wzr
  40c894:	tbz	w11, #0, 40c600 <__fxstatat@plt+0x9460>
  40c898:	b	40c62c <__fxstatat@plt+0x948c>
  40c89c:	ldr	w8, [sp, #64]
  40c8a0:	tbz	w8, #0, 40c77c <__fxstatat@plt+0x95dc>
  40c8a4:	mov	w10, #0xf                   	// #15
  40c8a8:	b	40c6f0 <__fxstatat@plt+0x9550>
  40c8ac:	mov	w9, wzr
  40c8b0:	b	40cb68 <__fxstatat@plt+0x99c8>
  40c8b4:	cmn	x23, #0x1
  40c8b8:	str	x22, [sp, #16]
  40c8bc:	stur	xzr, [x29, #-16]
  40c8c0:	b.ne	40c8d0 <__fxstatat@plt+0x9730>  // b.any
  40c8c4:	mov	x0, x21
  40c8c8:	bl	4029b0 <strlen@plt>
  40c8cc:	mov	x23, x0
  40c8d0:	sub	x8, x23, x25
  40c8d4:	str	x8, [sp, #8]
  40c8d8:	add	x8, x21, x25
  40c8dc:	str	x8, [sp, #32]
  40c8e0:	ldur	x8, [x29, #-72]
  40c8e4:	mov	x24, xzr
  40c8e8:	add	x8, x8, x25
  40c8ec:	str	x8, [sp, #24]
  40c8f0:	mov	w8, #0x1                   	// #1
  40c8f4:	str	w8, [sp, #68]
  40c8f8:	add	x8, x24, x25
  40c8fc:	add	x1, x21, x8
  40c900:	sub	x2, x23, x8
  40c904:	sub	x0, x29, #0x14
  40c908:	sub	x3, x29, #0x10
  40c90c:	mov	w22, w27
  40c910:	bl	4121b4 <__fxstatat@plt+0xf014>
  40c914:	cbz	x0, 40c96c <__fxstatat@plt+0x97cc>
  40c918:	mov	x27, x0
  40c91c:	cmn	x0, #0x1
  40c920:	b.eq	40c968 <__fxstatat@plt+0x97c8>  // b.none
  40c924:	cmn	x27, #0x2
  40c928:	b.ne	40c974 <__fxstatat@plt+0x97d4>  // b.any
  40c92c:	add	x8, x24, x25
  40c930:	cmp	x8, x23
  40c934:	mov	w27, w22
  40c938:	b.cs	40c95c <__fxstatat@plt+0x97bc>  // b.hs, b.nlast
  40c93c:	ldr	x9, [sp, #32]
  40c940:	ldrb	w8, [x9, x24]
  40c944:	cbz	w8, 40c95c <__fxstatat@plt+0x97bc>
  40c948:	add	x24, x24, #0x1
  40c94c:	add	x8, x25, x24
  40c950:	cmp	x8, x23
  40c954:	b.cc	40c940 <__fxstatat@plt+0x97a0>  // b.lo, b.ul, b.last
  40c958:	ldr	x24, [sp, #8]
  40c95c:	str	wzr, [sp, #68]
  40c960:	mov	w10, #0x34                  	// #52
  40c964:	b	40ca04 <__fxstatat@plt+0x9864>
  40c968:	str	wzr, [sp, #68]
  40c96c:	mov	w10, #0x34                  	// #52
  40c970:	b	40ca00 <__fxstatat@plt+0x9860>
  40c974:	ldr	w8, [sp, #92]
  40c978:	cbz	w8, 40c9dc <__fxstatat@plt+0x983c>
  40c97c:	cmp	x27, #0x2
  40c980:	b.cc	40c9d4 <__fxstatat@plt+0x9834>  // b.lo, b.ul, b.last
  40c984:	ldr	x9, [sp, #24]
  40c988:	sub	x8, x27, #0x1
  40c98c:	add	x9, x9, x24
  40c990:	b	40c9a0 <__fxstatat@plt+0x9800>
  40c994:	subs	x8, x8, #0x1
  40c998:	add	x9, x9, #0x1
  40c99c:	b.eq	40c9d4 <__fxstatat@plt+0x9834>  // b.none
  40c9a0:	ldrb	w10, [x9]
  40c9a4:	sub	w10, w10, #0x5b
  40c9a8:	cmp	w10, #0x21
  40c9ac:	b.hi	40c994 <__fxstatat@plt+0x97f4>  // b.pmore
  40c9b0:	mov	w11, #0x1                   	// #1
  40c9b4:	lsl	x10, x11, x10
  40c9b8:	mov	x11, #0x2b                  	// #43
  40c9bc:	movk	x11, #0x2, lsl #32
  40c9c0:	tst	x10, x11
  40c9c4:	b.eq	40c994 <__fxstatat@plt+0x97f4>  // b.none
  40c9c8:	mov	w10, #0x10                  	// #16
  40c9cc:	cbnz	w10, 40ca00 <__fxstatat@plt+0x9860>
  40c9d0:	b	40c9dc <__fxstatat@plt+0x983c>
  40c9d4:	mov	w10, wzr
  40c9d8:	cbnz	w10, 40ca00 <__fxstatat@plt+0x9860>
  40c9dc:	ldur	w0, [x29, #-20]
  40c9e0:	bl	4030b0 <iswprint@plt>
  40c9e4:	ldr	w9, [sp, #68]
  40c9e8:	cmp	w0, #0x0
  40c9ec:	cset	w8, ne  // ne = any
  40c9f0:	mov	w10, wzr
  40c9f4:	and	w9, w9, w8
  40c9f8:	add	x24, x27, x24
  40c9fc:	str	w9, [sp, #68]
  40ca00:	mov	w27, w22
  40ca04:	cbnz	w10, 40cacc <__fxstatat@plt+0x992c>
  40ca08:	sub	x0, x29, #0x10
  40ca0c:	bl	402dd0 <mbsinit@plt>
  40ca10:	cbz	w0, 40c8f8 <__fxstatat@plt+0x9758>
  40ca14:	b	40cad4 <__fxstatat@plt+0x9934>
  40ca18:	ldr	w8, [sp, #64]
  40ca1c:	tbz	w8, #2, 40c77c <__fxstatat@plt+0x95dc>
  40ca20:	add	x10, x25, #0x2
  40ca24:	cmp	x10, x23
  40ca28:	b.cs	40c77c <__fxstatat@plt+0x95dc>  // b.hs, b.nlast
  40ca2c:	add	x8, x25, x21
  40ca30:	ldrb	w8, [x8, #1]
  40ca34:	cmp	w8, #0x3f
  40ca38:	b.ne	40c77c <__fxstatat@plt+0x95dc>  // b.any
  40ca3c:	ldrb	w11, [x21, x10]
  40ca40:	mov	w9, wzr
  40ca44:	cmp	w11, #0x3e
  40ca48:	b.hi	40cdd4 <__fxstatat@plt+0x9c34>  // b.pmore
  40ca4c:	mov	w8, #0x1                   	// #1
  40ca50:	mov	x12, #0xa38200000000        	// #179778741075968
  40ca54:	lsl	x8, x8, x11
  40ca58:	movk	x12, #0x7000, lsl #48
  40ca5c:	tst	x8, x12
  40ca60:	b.eq	40cdd4 <__fxstatat@plt+0x9c34>  // b.none
  40ca64:	tbnz	w16, #0, 40c630 <__fxstatat@plt+0x9490>
  40ca68:	cmp	x20, x26
  40ca6c:	b.cs	40ca78 <__fxstatat@plt+0x98d8>  // b.hs, b.nlast
  40ca70:	mov	w8, #0x3f                  	// #63
  40ca74:	strb	w8, [x24, x20]
  40ca78:	add	x8, x20, #0x1
  40ca7c:	cmp	x8, x26
  40ca80:	b.cs	40ca8c <__fxstatat@plt+0x98ec>  // b.hs, b.nlast
  40ca84:	mov	w9, #0x22                  	// #34
  40ca88:	strb	w9, [x24, x8]
  40ca8c:	add	x8, x20, #0x2
  40ca90:	cmp	x8, x26
  40ca94:	b.cs	40caa0 <__fxstatat@plt+0x9900>  // b.hs, b.nlast
  40ca98:	mov	w9, #0x22                  	// #34
  40ca9c:	strb	w9, [x24, x8]
  40caa0:	add	x8, x20, #0x3
  40caa4:	cmp	x8, x26
  40caa8:	b.cs	40cab4 <__fxstatat@plt+0x9914>  // b.hs, b.nlast
  40caac:	mov	w9, #0x3f                  	// #63
  40cab0:	strb	w9, [x24, x8]
  40cab4:	mov	w9, wzr
  40cab8:	mov	w8, wzr
  40cabc:	add	x20, x20, #0x4
  40cac0:	mov	x25, x10
  40cac4:	mov	w19, w11
  40cac8:	b	40c600 <__fxstatat@plt+0x9460>
  40cacc:	cmp	w10, #0x34
  40cad0:	b.ne	40cad8 <__fxstatat@plt+0x9938>  // b.any
  40cad4:	mov	w10, wzr
  40cad8:	ldp	w16, w1, [x29, #-32]
  40cadc:	ldr	w15, [sp, #52]
  40cae0:	ldr	x22, [sp, #16]
  40cae4:	ldur	w17, [x29, #-36]
  40cae8:	cbz	w10, 40cb78 <__fxstatat@plt+0x99d8>
  40caec:	ldr	x24, [sp, #40]
  40caf0:	mov	w11, wzr
  40caf4:	mov	w8, wzr
  40caf8:	b	40cdb8 <__fxstatat@plt+0x9c18>
  40cafc:	ldur	x10, [x29, #-80]
  40cb00:	cmp	x26, #0x0
  40cb04:	cset	w8, eq  // eq = none
  40cb08:	cmp	x10, #0x0
  40cb0c:	cset	w9, ne  // ne = any
  40cb10:	orr	w8, w9, w8
  40cb14:	cmp	w8, #0x0
  40cb18:	csel	x10, x10, x26, ne  // ne = any
  40cb1c:	csel	x26, x26, xzr, ne  // ne = any
  40cb20:	cmp	x20, x26
  40cb24:	stur	x10, [x29, #-80]
  40cb28:	b.cs	40cb34 <__fxstatat@plt+0x9994>  // b.hs, b.nlast
  40cb2c:	mov	w8, #0x27                  	// #39
  40cb30:	strb	w8, [x24, x20]
  40cb34:	add	x8, x20, #0x1
  40cb38:	cmp	x8, x26
  40cb3c:	b.cs	40cb48 <__fxstatat@plt+0x99a8>  // b.hs, b.nlast
  40cb40:	mov	w9, #0x5c                  	// #92
  40cb44:	strb	w9, [x24, x8]
  40cb48:	add	x8, x20, #0x2
  40cb4c:	cmp	x8, x26
  40cb50:	b.cs	40cb5c <__fxstatat@plt+0x99bc>  // b.hs, b.nlast
  40cb54:	mov	w9, #0x27                  	// #39
  40cb58:	strb	w9, [x24, x8]
  40cb5c:	mov	w27, wzr
  40cb60:	mov	w9, wzr
  40cb64:	add	x20, x20, #0x3
  40cb68:	mov	w8, #0x1                   	// #1
  40cb6c:	str	w8, [sp, #88]
  40cb70:	mov	w8, #0x1                   	// #1
  40cb74:	b	40c600 <__fxstatat@plt+0x9460>
  40cb78:	ldr	w10, [sp, #68]
  40cb7c:	ldr	w9, [sp, #76]
  40cb80:	and	w8, w10, #0x1
  40cb84:	cmp	x24, #0x1
  40cb88:	orr	w9, w10, w9
  40cb8c:	b.hi	40cbac <__fxstatat@plt+0x9a0c>  // b.pmore
  40cb90:	tbz	w9, #0, 40cbac <__fxstatat@plt+0x9a0c>
  40cb94:	ldr	x24, [sp, #40]
  40cb98:	ldr	w15, [sp, #52]
  40cb9c:	ldp	w17, w16, [x29, #-36]
  40cba0:	mov	w11, wzr
  40cba4:	mov	w10, wzr
  40cba8:	b	40cdb8 <__fxstatat@plt+0x9c18>
  40cbac:	add	x10, x24, x25
  40cbb0:	ldr	x24, [sp, #40]
  40cbb4:	ldr	w15, [sp, #52]
  40cbb8:	ldp	w17, w16, [x29, #-36]
  40cbbc:	mov	w11, wzr
  40cbc0:	b	40cbd4 <__fxstatat@plt+0x9a34>
  40cbc4:	ldur	x13, [x29, #-72]
  40cbc8:	add	x20, x20, #0x1
  40cbcc:	ldrb	w19, [x13, x25]
  40cbd0:	mov	x25, x12
  40cbd4:	tbz	w9, #0, 40cbf8 <__fxstatat@plt+0x9a58>
  40cbd8:	tbz	w28, #0, 40cca0 <__fxstatat@plt+0x9b00>
  40cbdc:	cmp	x20, x26
  40cbe0:	b.cs	40cbec <__fxstatat@plt+0x9a4c>  // b.hs, b.nlast
  40cbe4:	mov	w12, #0x5c                  	// #92
  40cbe8:	strb	w12, [x24, x20]
  40cbec:	mov	w28, wzr
  40cbf0:	add	x20, x20, #0x1
  40cbf4:	b	40cca0 <__fxstatat@plt+0x9b00>
  40cbf8:	tbnz	w16, #0, 40cdb4 <__fxstatat@plt+0x9c14>
  40cbfc:	cmp	w1, #0x2
  40cc00:	cset	w11, ne  // ne = any
  40cc04:	orr	w11, w11, w27
  40cc08:	tbnz	w11, #0, 40cc4c <__fxstatat@plt+0x9aac>
  40cc0c:	cmp	x20, x26
  40cc10:	b.cs	40cc1c <__fxstatat@plt+0x9a7c>  // b.hs, b.nlast
  40cc14:	mov	w11, #0x27                  	// #39
  40cc18:	strb	w11, [x24, x20]
  40cc1c:	add	x11, x20, #0x1
  40cc20:	cmp	x11, x26
  40cc24:	b.cs	40cc30 <__fxstatat@plt+0x9a90>  // b.hs, b.nlast
  40cc28:	mov	w12, #0x24                  	// #36
  40cc2c:	strb	w12, [x24, x11]
  40cc30:	add	x11, x20, #0x2
  40cc34:	cmp	x11, x26
  40cc38:	b.cs	40cc44 <__fxstatat@plt+0x9aa4>  // b.hs, b.nlast
  40cc3c:	mov	w12, #0x27                  	// #39
  40cc40:	strb	w12, [x24, x11]
  40cc44:	add	x20, x20, #0x3
  40cc48:	mov	w27, #0x1                   	// #1
  40cc4c:	cmp	x20, x26
  40cc50:	b.cs	40cc5c <__fxstatat@plt+0x9abc>  // b.hs, b.nlast
  40cc54:	mov	w11, #0x5c                  	// #92
  40cc58:	strb	w11, [x24, x20]
  40cc5c:	add	x11, x20, #0x1
  40cc60:	cmp	x11, x26
  40cc64:	b.cs	40cc74 <__fxstatat@plt+0x9ad4>  // b.hs, b.nlast
  40cc68:	mov	w12, #0x30                  	// #48
  40cc6c:	bfxil	w12, w19, #6, #2
  40cc70:	strb	w12, [x24, x11]
  40cc74:	add	x11, x20, #0x2
  40cc78:	cmp	x11, x26
  40cc7c:	b.cs	40cc8c <__fxstatat@plt+0x9aec>  // b.hs, b.nlast
  40cc80:	mov	w12, #0x30                  	// #48
  40cc84:	bfxil	w12, w19, #3, #3
  40cc88:	strb	w12, [x24, x11]
  40cc8c:	mov	w12, #0x30                  	// #48
  40cc90:	bfxil	w12, w19, #0, #3
  40cc94:	add	x20, x20, #0x3
  40cc98:	mov	w11, #0x1                   	// #1
  40cc9c:	mov	w19, w12
  40cca0:	add	x12, x25, #0x1
  40cca4:	cmp	x10, x12
  40cca8:	b.ls	40ccf4 <__fxstatat@plt+0x9b54>  // b.plast
  40ccac:	and	w13, w11, #0x1
  40ccb0:	orn	w13, w13, w27
  40ccb4:	tbnz	w13, #0, 40cce4 <__fxstatat@plt+0x9b44>
  40ccb8:	cmp	x20, x26
  40ccbc:	b.cs	40ccc8 <__fxstatat@plt+0x9b28>  // b.hs, b.nlast
  40ccc0:	mov	w13, #0x27                  	// #39
  40ccc4:	strb	w13, [x24, x20]
  40ccc8:	add	x13, x20, #0x1
  40cccc:	cmp	x13, x26
  40ccd0:	b.cs	40ccdc <__fxstatat@plt+0x9b3c>  // b.hs, b.nlast
  40ccd4:	mov	w14, #0x27                  	// #39
  40ccd8:	strb	w14, [x24, x13]
  40ccdc:	mov	w27, wzr
  40cce0:	add	x20, x20, #0x2
  40cce4:	cmp	x20, x26
  40cce8:	b.cs	40cbc4 <__fxstatat@plt+0x9a24>  // b.hs, b.nlast
  40ccec:	strb	w19, [x24, x20]
  40ccf0:	b	40cbc4 <__fxstatat@plt+0x9a24>
  40ccf4:	mov	w10, #0x2c                  	// #44
  40ccf8:	b	40cdb8 <__fxstatat@plt+0x9c18>
  40ccfc:	cmp	x20, x26
  40cd00:	b.cs	40cd0c <__fxstatat@plt+0x9b6c>  // b.hs, b.nlast
  40cd04:	mov	w8, #0x27                  	// #39
  40cd08:	strb	w8, [x24, x20]
  40cd0c:	add	x8, x20, #0x1
  40cd10:	cmp	x8, x26
  40cd14:	b.cs	40cd20 <__fxstatat@plt+0x9b80>  // b.hs, b.nlast
  40cd18:	mov	w9, #0x24                  	// #36
  40cd1c:	strb	w9, [x24, x8]
  40cd20:	add	x8, x20, #0x2
  40cd24:	cmp	x8, x26
  40cd28:	b.cs	40cd34 <__fxstatat@plt+0x9b94>  // b.hs, b.nlast
  40cd2c:	mov	w9, #0x27                  	// #39
  40cd30:	strb	w9, [x24, x8]
  40cd34:	add	x9, x20, #0x3
  40cd38:	mov	w27, #0x1                   	// #1
  40cd3c:	cmp	x9, x26
  40cd40:	b.cs	40cd4c <__fxstatat@plt+0x9bac>  // b.hs, b.nlast
  40cd44:	mov	w8, #0x5c                  	// #92
  40cd48:	strb	w8, [x24, x9]
  40cd4c:	cmp	w1, #0x2
  40cd50:	add	x20, x9, #0x1
  40cd54:	b.eq	40cda4 <__fxstatat@plt+0x9c04>  // b.none
  40cd58:	add	x8, x25, #0x1
  40cd5c:	cmp	x8, x23
  40cd60:	b.cs	40cda4 <__fxstatat@plt+0x9c04>  // b.hs, b.nlast
  40cd64:	ldrb	w8, [x21, x8]
  40cd68:	sub	w8, w8, #0x30
  40cd6c:	cmp	w8, #0x9
  40cd70:	b.hi	40cda4 <__fxstatat@plt+0x9c04>  // b.pmore
  40cd74:	cmp	x20, x26
  40cd78:	b.cs	40cd84 <__fxstatat@plt+0x9be4>  // b.hs, b.nlast
  40cd7c:	mov	w8, #0x30                  	// #48
  40cd80:	strb	w8, [x24, x20]
  40cd84:	add	x8, x9, #0x2
  40cd88:	cmp	x8, x26
  40cd8c:	b.cs	40cd98 <__fxstatat@plt+0x9bf8>  // b.hs, b.nlast
  40cd90:	mov	w10, #0x30                  	// #48
  40cd94:	strb	w10, [x24, x8]
  40cd98:	mov	w8, wzr
  40cd9c:	add	x20, x9, #0x3
  40cda0:	b	40cda8 <__fxstatat@plt+0x9c08>
  40cda4:	mov	w8, wzr
  40cda8:	mov	w9, #0x1                   	// #1
  40cdac:	mov	w19, #0x30                  	// #48
  40cdb0:	b	40c600 <__fxstatat@plt+0x9460>
  40cdb4:	mov	w10, #0x10                  	// #16
  40cdb8:	cmp	w8, #0x0
  40cdbc:	cset	w8, ne  // ne = any
  40cdc0:	cmp	w10, #0x2c
  40cdc4:	and	w9, w11, #0x1
  40cdc8:	b.eq	40c6a4 <__fxstatat@plt+0x9504>  // b.none
  40cdcc:	cbz	w10, 40c600 <__fxstatat@plt+0x9460>
  40cdd0:	b	40c6f0 <__fxstatat@plt+0x9550>
  40cdd4:	mov	w8, w9
  40cdd8:	b	40c600 <__fxstatat@plt+0x9460>
  40cddc:	cmp	x20, #0x0
  40cde0:	cset	w8, eq  // eq = none
  40cde4:	cmp	w1, #0x2
  40cde8:	cset	w9, eq  // eq = none
  40cdec:	and	w8, w9, w8
  40cdf0:	and	w8, w16, w8
  40cdf4:	tbnz	w8, #0, 40ce68 <__fxstatat@plt+0x9cc8>
  40cdf8:	ldur	w9, [x29, #-64]
  40cdfc:	cmp	w1, #0x2
  40ce00:	cset	w8, ne  // ne = any
  40ce04:	orr	w8, w16, w8
  40ce08:	tbnz	w8, #0, 40ce3c <__fxstatat@plt+0x9c9c>
  40ce0c:	ldr	w8, [sp, #88]
  40ce10:	eor	w8, w8, #0x1
  40ce14:	tbnz	w8, #0, 40ce3c <__fxstatat@plt+0x9c9c>
  40ce18:	tbnz	w15, #0, 40cf08 <__fxstatat@plt+0x9d68>
  40ce1c:	ldur	x8, [x29, #-80]
  40ce20:	cbz	x8, 40ce3c <__fxstatat@plt+0x9c9c>
  40ce24:	mov	w28, w27
  40ce28:	ldur	x27, [x29, #-80]
  40ce2c:	mov	w1, #0x2                   	// #2
  40ce30:	mov	w8, w9
  40ce34:	mov	w19, w16
  40ce38:	cbz	x26, 40c354 <__fxstatat@plt+0x91b4>
  40ce3c:	ldur	x10, [x29, #-56]
  40ce40:	cmp	x10, #0x0
  40ce44:	cset	w8, eq  // eq = none
  40ce48:	orr	w8, w8, w16
  40ce4c:	tbnz	w8, #0, 40cef8 <__fxstatat@plt+0x9d58>
  40ce50:	ldrb	w9, [x10]
  40ce54:	cbz	w9, 40cef8 <__fxstatat@plt+0x9d58>
  40ce58:	add	x8, x10, #0x1
  40ce5c:	b	40cec4 <__fxstatat@plt+0x9d24>
  40ce60:	cmp	w10, #0x10
  40ce64:	b.ne	40ced4 <__fxstatat@plt+0x9d34>  // b.any
  40ce68:	ldur	w8, [x29, #-64]
  40ce6c:	mov	w9, #0x4                   	// #4
  40ce70:	mov	x0, x24
  40ce74:	mov	x2, x21
  40ce78:	tst	w8, #0x1
  40ce7c:	mov	w8, #0x2                   	// #2
  40ce80:	csel	w8, w9, w8, ne  // ne = any
  40ce84:	cmp	w1, #0x2
  40ce88:	csel	w4, w8, w1, eq  // eq = none
  40ce8c:	ldr	w8, [sp, #64]
  40ce90:	mov	x1, x26
  40ce94:	mov	x3, x23
  40ce98:	mov	x6, xzr
  40ce9c:	and	w5, w8, #0xfffffffd
  40cea0:	ldr	x8, [sp, #96]
  40cea4:	str	x8, [sp]
  40cea8:	ldr	x7, [sp, #80]
  40ceac:	bl	40c2d4 <__fxstatat@plt+0x9134>
  40ceb0:	mov	x20, x0
  40ceb4:	b	40ced4 <__fxstatat@plt+0x9d34>
  40ceb8:	ldrb	w9, [x8], #1
  40cebc:	add	x20, x20, #0x1
  40cec0:	cbz	w9, 40cef8 <__fxstatat@plt+0x9d58>
  40cec4:	cmp	x20, x26
  40cec8:	b.cs	40ceb8 <__fxstatat@plt+0x9d18>  // b.hs, b.nlast
  40cecc:	strb	w9, [x24, x20]
  40ced0:	b	40ceb8 <__fxstatat@plt+0x9d18>
  40ced4:	mov	x0, x20
  40ced8:	ldp	x20, x19, [sp, #272]
  40cedc:	ldp	x22, x21, [sp, #256]
  40cee0:	ldp	x24, x23, [sp, #240]
  40cee4:	ldp	x26, x25, [sp, #224]
  40cee8:	ldp	x28, x27, [sp, #208]
  40ceec:	ldp	x29, x30, [sp, #192]
  40cef0:	add	sp, sp, #0x120
  40cef4:	ret
  40cef8:	cmp	x20, x26
  40cefc:	b.cs	40ced4 <__fxstatat@plt+0x9d34>  // b.hs, b.nlast
  40cf00:	strb	wzr, [x24, x20]
  40cf04:	b	40ced4 <__fxstatat@plt+0x9d34>
  40cf08:	ldr	x8, [sp, #96]
  40cf0c:	ldur	x1, [x29, #-80]
  40cf10:	ldr	w5, [sp, #64]
  40cf14:	ldur	x6, [x29, #-48]
  40cf18:	mov	w4, #0x5                   	// #5
  40cf1c:	mov	x0, x24
  40cf20:	mov	x2, x21
  40cf24:	mov	x3, x23
  40cf28:	b	40cea4 <__fxstatat@plt+0x9d04>
  40cf2c:	bl	402db0 <abort@plt>
  40cf30:	stp	x29, x30, [sp, #-16]!
  40cf34:	mov	x3, x2
  40cf38:	mov	x2, xzr
  40cf3c:	mov	x29, sp
  40cf40:	bl	40cf4c <__fxstatat@plt+0x9dac>
  40cf44:	ldp	x29, x30, [sp], #16
  40cf48:	ret
  40cf4c:	sub	sp, sp, #0x70
  40cf50:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40cf54:	add	x8, x8, #0x950
  40cf58:	cmp	x3, #0x0
  40cf5c:	stp	x29, x30, [sp, #16]
  40cf60:	stp	x28, x27, [sp, #32]
  40cf64:	stp	x26, x25, [sp, #48]
  40cf68:	stp	x24, x23, [sp, #64]
  40cf6c:	stp	x22, x21, [sp, #80]
  40cf70:	stp	x20, x19, [sp, #96]
  40cf74:	add	x29, sp, #0x10
  40cf78:	mov	x19, x2
  40cf7c:	mov	x22, x1
  40cf80:	mov	x23, x0
  40cf84:	csel	x21, x8, x3, eq  // eq = none
  40cf88:	bl	403100 <__errno_location@plt>
  40cf8c:	ldp	w4, w8, [x21]
  40cf90:	cmp	x19, #0x0
  40cf94:	ldp	x7, x9, [x21, #40]
  40cf98:	ldr	w28, [x0]
  40cf9c:	cset	w10, eq  // eq = none
  40cfa0:	orr	w25, w8, w10
  40cfa4:	add	x26, x21, #0x8
  40cfa8:	mov	x24, x0
  40cfac:	mov	x0, xzr
  40cfb0:	mov	x1, xzr
  40cfb4:	mov	x2, x23
  40cfb8:	mov	x3, x22
  40cfbc:	mov	w5, w25
  40cfc0:	mov	x6, x26
  40cfc4:	str	x9, [sp]
  40cfc8:	bl	40c2d4 <__fxstatat@plt+0x9134>
  40cfcc:	add	x27, x0, #0x1
  40cfd0:	mov	x20, x0
  40cfd4:	mov	x0, x27
  40cfd8:	bl	40fc44 <__fxstatat@plt+0xcaa4>
  40cfdc:	ldr	w4, [x21]
  40cfe0:	ldp	x7, x8, [x21, #40]
  40cfe4:	mov	x1, x27
  40cfe8:	mov	x2, x23
  40cfec:	mov	x3, x22
  40cff0:	mov	w5, w25
  40cff4:	mov	x6, x26
  40cff8:	mov	x21, x0
  40cffc:	str	x8, [sp]
  40d000:	bl	40c2d4 <__fxstatat@plt+0x9134>
  40d004:	str	w28, [x24]
  40d008:	cbz	x19, 40d010 <__fxstatat@plt+0x9e70>
  40d00c:	str	x20, [x19]
  40d010:	mov	x0, x21
  40d014:	ldp	x20, x19, [sp, #96]
  40d018:	ldp	x22, x21, [sp, #80]
  40d01c:	ldp	x24, x23, [sp, #64]
  40d020:	ldp	x26, x25, [sp, #48]
  40d024:	ldp	x28, x27, [sp, #32]
  40d028:	ldp	x29, x30, [sp, #16]
  40d02c:	add	sp, sp, #0x70
  40d030:	ret
  40d034:	stp	x29, x30, [sp, #-64]!
  40d038:	stp	x20, x19, [sp, #48]
  40d03c:	adrp	x20, 427000 <__fxstatat@plt+0x23e60>
  40d040:	stp	x22, x21, [sp, #32]
  40d044:	ldr	w8, [x20, #1104]
  40d048:	adrp	x21, 427000 <__fxstatat@plt+0x23e60>
  40d04c:	ldr	x19, [x21, #1096]
  40d050:	str	x23, [sp, #16]
  40d054:	cmp	w8, #0x2
  40d058:	mov	x29, sp
  40d05c:	b.lt	40d080 <__fxstatat@plt+0x9ee0>  // b.tstop
  40d060:	add	x22, x19, #0x18
  40d064:	mov	w23, #0x1                   	// #1
  40d068:	ldr	x0, [x22], #16
  40d06c:	bl	402ed0 <free@plt>
  40d070:	ldrsw	x8, [x20, #1104]
  40d074:	add	x23, x23, #0x1
  40d078:	cmp	x23, x8
  40d07c:	b.lt	40d068 <__fxstatat@plt+0x9ec8>  // b.tstop
  40d080:	ldr	x0, [x19, #8]
  40d084:	adrp	x23, 427000 <__fxstatat@plt+0x23e60>
  40d088:	add	x23, x23, #0x988
  40d08c:	adrp	x22, 427000 <__fxstatat@plt+0x23e60>
  40d090:	cmp	x0, x23
  40d094:	add	x22, x22, #0x458
  40d098:	b.eq	40d0a8 <__fxstatat@plt+0x9f08>  // b.none
  40d09c:	bl	402ed0 <free@plt>
  40d0a0:	mov	w8, #0x100                 	// #256
  40d0a4:	stp	x8, x23, [x22]
  40d0a8:	cmp	x19, x22
  40d0ac:	b.eq	40d0bc <__fxstatat@plt+0x9f1c>  // b.none
  40d0b0:	mov	x0, x19
  40d0b4:	bl	402ed0 <free@plt>
  40d0b8:	str	x22, [x21, #1096]
  40d0bc:	mov	w8, #0x1                   	// #1
  40d0c0:	str	w8, [x20, #1104]
  40d0c4:	ldp	x20, x19, [sp, #48]
  40d0c8:	ldp	x22, x21, [sp, #32]
  40d0cc:	ldr	x23, [sp, #16]
  40d0d0:	ldp	x29, x30, [sp], #64
  40d0d4:	ret
  40d0d8:	stp	x29, x30, [sp, #-16]!
  40d0dc:	adrp	x3, 427000 <__fxstatat@plt+0x23e60>
  40d0e0:	add	x3, x3, #0x950
  40d0e4:	mov	x2, #0xffffffffffffffff    	// #-1
  40d0e8:	mov	x29, sp
  40d0ec:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d0f0:	ldp	x29, x30, [sp], #16
  40d0f4:	ret
  40d0f8:	sub	sp, sp, #0x80
  40d0fc:	stp	x29, x30, [sp, #32]
  40d100:	add	x29, sp, #0x20
  40d104:	stp	x28, x27, [sp, #48]
  40d108:	stp	x26, x25, [sp, #64]
  40d10c:	stp	x24, x23, [sp, #80]
  40d110:	stp	x22, x21, [sp, #96]
  40d114:	stp	x20, x19, [sp, #112]
  40d118:	mov	x22, x3
  40d11c:	stur	x2, [x29, #-8]
  40d120:	mov	x21, x1
  40d124:	mov	w23, w0
  40d128:	bl	403100 <__errno_location@plt>
  40d12c:	tbnz	w23, #31, 40d27c <__fxstatat@plt+0xa0dc>
  40d130:	adrp	x25, 427000 <__fxstatat@plt+0x23e60>
  40d134:	ldr	w8, [x25, #1104]
  40d138:	adrp	x28, 427000 <__fxstatat@plt+0x23e60>
  40d13c:	ldr	w20, [x0]
  40d140:	ldr	x27, [x28, #1096]
  40d144:	mov	x19, x0
  40d148:	cmp	w8, w23
  40d14c:	b.gt	40d1b8 <__fxstatat@plt+0xa018>
  40d150:	mov	w8, #0x7fffffff            	// #2147483647
  40d154:	cmp	w23, w8
  40d158:	stur	w20, [x29, #-12]
  40d15c:	b.eq	40d280 <__fxstatat@plt+0xa0e0>  // b.none
  40d160:	adrp	x20, 427000 <__fxstatat@plt+0x23e60>
  40d164:	add	x20, x20, #0x458
  40d168:	add	w26, w23, #0x1
  40d16c:	cmp	x27, x20
  40d170:	csel	x0, xzr, x27, eq  // eq = none
  40d174:	sbfiz	x1, x26, #4, #32
  40d178:	bl	40fb94 <__fxstatat@plt+0xc9f4>
  40d17c:	mov	x24, x0
  40d180:	cmp	x27, x20
  40d184:	str	x0, [x28, #1096]
  40d188:	b.ne	40d194 <__fxstatat@plt+0x9ff4>  // b.any
  40d18c:	ldr	q0, [x20]
  40d190:	str	q0, [x24]
  40d194:	ldrsw	x8, [x25, #1104]
  40d198:	mov	w1, wzr
  40d19c:	add	x0, x24, x8, lsl #4
  40d1a0:	sub	w8, w26, w8
  40d1a4:	sbfiz	x2, x8, #4, #32
  40d1a8:	bl	402c80 <memset@plt>
  40d1ac:	ldur	w20, [x29, #-12]
  40d1b0:	mov	x27, x24
  40d1b4:	str	w26, [x25, #1104]
  40d1b8:	add	x28, x27, w23, sxtw #4
  40d1bc:	mov	x27, x28
  40d1c0:	ldr	x26, [x28]
  40d1c4:	ldr	x23, [x27, #8]!
  40d1c8:	ldp	w4, w8, [x22]
  40d1cc:	ldp	x7, x9, [x22, #40]
  40d1d0:	ldur	x3, [x29, #-8]
  40d1d4:	add	x24, x22, #0x8
  40d1d8:	orr	w25, w8, #0x1
  40d1dc:	mov	x0, x23
  40d1e0:	mov	x1, x26
  40d1e4:	mov	x2, x21
  40d1e8:	mov	w5, w25
  40d1ec:	mov	x6, x24
  40d1f0:	str	x9, [sp]
  40d1f4:	bl	40c2d4 <__fxstatat@plt+0x9134>
  40d1f8:	cmp	x26, x0
  40d1fc:	b.hi	40d254 <__fxstatat@plt+0xa0b4>  // b.pmore
  40d200:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40d204:	add	x8, x8, #0x988
  40d208:	add	x26, x0, #0x1
  40d20c:	cmp	x23, x8
  40d210:	str	x26, [x28]
  40d214:	b.eq	40d220 <__fxstatat@plt+0xa080>  // b.none
  40d218:	mov	x0, x23
  40d21c:	bl	402ed0 <free@plt>
  40d220:	mov	x0, x26
  40d224:	bl	40fc44 <__fxstatat@plt+0xcaa4>
  40d228:	str	x0, [x27]
  40d22c:	ldr	w4, [x22]
  40d230:	ldp	x7, x8, [x22, #40]
  40d234:	ldur	x3, [x29, #-8]
  40d238:	mov	x1, x26
  40d23c:	mov	x2, x21
  40d240:	mov	w5, w25
  40d244:	mov	x6, x24
  40d248:	mov	x23, x0
  40d24c:	str	x8, [sp]
  40d250:	bl	40c2d4 <__fxstatat@plt+0x9134>
  40d254:	str	w20, [x19]
  40d258:	mov	x0, x23
  40d25c:	ldp	x20, x19, [sp, #112]
  40d260:	ldp	x22, x21, [sp, #96]
  40d264:	ldp	x24, x23, [sp, #80]
  40d268:	ldp	x26, x25, [sp, #64]
  40d26c:	ldp	x28, x27, [sp, #48]
  40d270:	ldp	x29, x30, [sp, #32]
  40d274:	add	sp, sp, #0x80
  40d278:	ret
  40d27c:	bl	402db0 <abort@plt>
  40d280:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40d284:	stp	x29, x30, [sp, #-16]!
  40d288:	adrp	x3, 427000 <__fxstatat@plt+0x23e60>
  40d28c:	add	x3, x3, #0x950
  40d290:	mov	x29, sp
  40d294:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d298:	ldp	x29, x30, [sp], #16
  40d29c:	ret
  40d2a0:	stp	x29, x30, [sp, #-16]!
  40d2a4:	mov	x1, x0
  40d2a8:	mov	w0, wzr
  40d2ac:	mov	x29, sp
  40d2b0:	bl	40d0d8 <__fxstatat@plt+0x9f38>
  40d2b4:	ldp	x29, x30, [sp], #16
  40d2b8:	ret
  40d2bc:	stp	x29, x30, [sp, #-16]!
  40d2c0:	mov	x2, x1
  40d2c4:	mov	x1, x0
  40d2c8:	mov	w0, wzr
  40d2cc:	mov	x29, sp
  40d2d0:	bl	40d284 <__fxstatat@plt+0xa0e4>
  40d2d4:	ldp	x29, x30, [sp], #16
  40d2d8:	ret
  40d2dc:	sub	sp, sp, #0x60
  40d2e0:	stp	x20, x19, [sp, #80]
  40d2e4:	mov	w20, w0
  40d2e8:	add	x8, sp, #0x8
  40d2ec:	mov	w0, w1
  40d2f0:	stp	x29, x30, [sp, #64]
  40d2f4:	add	x29, sp, #0x40
  40d2f8:	mov	x19, x2
  40d2fc:	bl	40d324 <__fxstatat@plt+0xa184>
  40d300:	add	x3, sp, #0x8
  40d304:	mov	x2, #0xffffffffffffffff    	// #-1
  40d308:	mov	w0, w20
  40d30c:	mov	x1, x19
  40d310:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d314:	ldp	x20, x19, [sp, #80]
  40d318:	ldp	x29, x30, [sp, #64]
  40d31c:	add	sp, sp, #0x60
  40d320:	ret
  40d324:	stp	x29, x30, [sp, #-16]!
  40d328:	movi	v0.2d, #0x0
  40d32c:	cmp	w0, #0xa
  40d330:	mov	x29, sp
  40d334:	str	xzr, [x8, #48]
  40d338:	stp	q0, q0, [x8, #16]
  40d33c:	str	q0, [x8]
  40d340:	b.eq	40d350 <__fxstatat@plt+0xa1b0>  // b.none
  40d344:	str	w0, [x8]
  40d348:	ldp	x29, x30, [sp], #16
  40d34c:	ret
  40d350:	bl	402db0 <abort@plt>
  40d354:	sub	sp, sp, #0x70
  40d358:	str	x21, [sp, #80]
  40d35c:	mov	w21, w0
  40d360:	add	x8, sp, #0x8
  40d364:	mov	w0, w1
  40d368:	stp	x29, x30, [sp, #64]
  40d36c:	stp	x20, x19, [sp, #96]
  40d370:	add	x29, sp, #0x40
  40d374:	mov	x19, x3
  40d378:	mov	x20, x2
  40d37c:	bl	40d324 <__fxstatat@plt+0xa184>
  40d380:	add	x3, sp, #0x8
  40d384:	mov	w0, w21
  40d388:	mov	x1, x20
  40d38c:	mov	x2, x19
  40d390:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d394:	ldp	x20, x19, [sp, #96]
  40d398:	ldr	x21, [sp, #80]
  40d39c:	ldp	x29, x30, [sp, #64]
  40d3a0:	add	sp, sp, #0x70
  40d3a4:	ret
  40d3a8:	stp	x29, x30, [sp, #-16]!
  40d3ac:	mov	x2, x1
  40d3b0:	mov	w1, w0
  40d3b4:	mov	w0, wzr
  40d3b8:	mov	x29, sp
  40d3bc:	bl	40d2dc <__fxstatat@plt+0xa13c>
  40d3c0:	ldp	x29, x30, [sp], #16
  40d3c4:	ret
  40d3c8:	stp	x29, x30, [sp, #-16]!
  40d3cc:	mov	x3, x2
  40d3d0:	mov	x2, x1
  40d3d4:	mov	w1, w0
  40d3d8:	mov	w0, wzr
  40d3dc:	mov	x29, sp
  40d3e0:	bl	40d354 <__fxstatat@plt+0xa1b4>
  40d3e4:	ldp	x29, x30, [sp], #16
  40d3e8:	ret
  40d3ec:	sub	sp, sp, #0x60
  40d3f0:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  40d3f4:	add	x9, x9, #0x950
  40d3f8:	ldp	q0, q1, [x9]
  40d3fc:	ldr	q2, [x9, #32]
  40d400:	ldr	x9, [x9, #48]
  40d404:	mov	w8, w2
  40d408:	stp	x20, x19, [sp, #80]
  40d40c:	mov	x19, x1
  40d410:	mov	x20, x0
  40d414:	mov	x0, sp
  40d418:	mov	w2, #0x1                   	// #1
  40d41c:	mov	w1, w8
  40d420:	stp	x29, x30, [sp, #64]
  40d424:	add	x29, sp, #0x40
  40d428:	stp	q0, q1, [sp]
  40d42c:	str	q2, [sp, #32]
  40d430:	str	x9, [sp, #48]
  40d434:	bl	40c1b8 <__fxstatat@plt+0x9018>
  40d438:	mov	x3, sp
  40d43c:	mov	w0, wzr
  40d440:	mov	x1, x20
  40d444:	mov	x2, x19
  40d448:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d44c:	ldp	x20, x19, [sp, #80]
  40d450:	ldp	x29, x30, [sp, #64]
  40d454:	add	sp, sp, #0x60
  40d458:	ret
  40d45c:	stp	x29, x30, [sp, #-16]!
  40d460:	mov	w2, w1
  40d464:	mov	x1, #0xffffffffffffffff    	// #-1
  40d468:	mov	x29, sp
  40d46c:	bl	40d3ec <__fxstatat@plt+0xa24c>
  40d470:	ldp	x29, x30, [sp], #16
  40d474:	ret
  40d478:	stp	x29, x30, [sp, #-16]!
  40d47c:	mov	w1, #0x3a                  	// #58
  40d480:	mov	x29, sp
  40d484:	bl	40d45c <__fxstatat@plt+0xa2bc>
  40d488:	ldp	x29, x30, [sp], #16
  40d48c:	ret
  40d490:	stp	x29, x30, [sp, #-16]!
  40d494:	mov	w2, #0x3a                  	// #58
  40d498:	mov	x29, sp
  40d49c:	bl	40d3ec <__fxstatat@plt+0xa24c>
  40d4a0:	ldp	x29, x30, [sp], #16
  40d4a4:	ret
  40d4a8:	sub	sp, sp, #0x60
  40d4ac:	stp	x20, x19, [sp, #80]
  40d4b0:	mov	w20, w0
  40d4b4:	add	x8, sp, #0x8
  40d4b8:	mov	w0, w1
  40d4bc:	stp	x29, x30, [sp, #64]
  40d4c0:	add	x29, sp, #0x40
  40d4c4:	mov	x19, x2
  40d4c8:	bl	40d324 <__fxstatat@plt+0xa184>
  40d4cc:	add	x0, sp, #0x8
  40d4d0:	mov	w1, #0x3a                  	// #58
  40d4d4:	mov	w2, #0x1                   	// #1
  40d4d8:	bl	40c1b8 <__fxstatat@plt+0x9018>
  40d4dc:	add	x3, sp, #0x8
  40d4e0:	mov	x2, #0xffffffffffffffff    	// #-1
  40d4e4:	mov	w0, w20
  40d4e8:	mov	x1, x19
  40d4ec:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d4f0:	ldp	x20, x19, [sp, #80]
  40d4f4:	ldp	x29, x30, [sp, #64]
  40d4f8:	add	sp, sp, #0x60
  40d4fc:	ret
  40d500:	stp	x29, x30, [sp, #-16]!
  40d504:	mov	x4, #0xffffffffffffffff    	// #-1
  40d508:	mov	x29, sp
  40d50c:	bl	40d518 <__fxstatat@plt+0xa378>
  40d510:	ldp	x29, x30, [sp], #16
  40d514:	ret
  40d518:	sub	sp, sp, #0x70
  40d51c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40d520:	add	x8, x8, #0x950
  40d524:	ldp	q0, q1, [x8]
  40d528:	ldr	q2, [x8, #32]
  40d52c:	ldr	x8, [x8, #48]
  40d530:	str	x21, [sp, #80]
  40d534:	mov	w21, w0
  40d538:	mov	x0, sp
  40d53c:	stp	x29, x30, [sp, #64]
  40d540:	stp	x20, x19, [sp, #96]
  40d544:	add	x29, sp, #0x40
  40d548:	mov	x19, x4
  40d54c:	mov	x20, x3
  40d550:	stp	q0, q1, [sp]
  40d554:	str	q2, [sp, #32]
  40d558:	str	x8, [sp, #48]
  40d55c:	bl	40c210 <__fxstatat@plt+0x9070>
  40d560:	mov	x3, sp
  40d564:	mov	w0, w21
  40d568:	mov	x1, x20
  40d56c:	mov	x2, x19
  40d570:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d574:	ldp	x20, x19, [sp, #96]
  40d578:	ldr	x21, [sp, #80]
  40d57c:	ldp	x29, x30, [sp, #64]
  40d580:	add	sp, sp, #0x70
  40d584:	ret
  40d588:	stp	x29, x30, [sp, #-16]!
  40d58c:	mov	x3, x2
  40d590:	mov	x2, x1
  40d594:	mov	x1, x0
  40d598:	mov	w0, wzr
  40d59c:	mov	x29, sp
  40d5a0:	bl	40d500 <__fxstatat@plt+0xa360>
  40d5a4:	ldp	x29, x30, [sp], #16
  40d5a8:	ret
  40d5ac:	stp	x29, x30, [sp, #-16]!
  40d5b0:	mov	x4, x3
  40d5b4:	mov	x3, x2
  40d5b8:	mov	x2, x1
  40d5bc:	mov	x1, x0
  40d5c0:	mov	w0, wzr
  40d5c4:	mov	x29, sp
  40d5c8:	bl	40d518 <__fxstatat@plt+0xa378>
  40d5cc:	ldp	x29, x30, [sp], #16
  40d5d0:	ret
  40d5d4:	stp	x29, x30, [sp, #-16]!
  40d5d8:	adrp	x3, 427000 <__fxstatat@plt+0x23e60>
  40d5dc:	add	x3, x3, #0x468
  40d5e0:	mov	x29, sp
  40d5e4:	bl	40d0f8 <__fxstatat@plt+0x9f58>
  40d5e8:	ldp	x29, x30, [sp], #16
  40d5ec:	ret
  40d5f0:	stp	x29, x30, [sp, #-16]!
  40d5f4:	mov	x2, x1
  40d5f8:	mov	x1, x0
  40d5fc:	mov	w0, wzr
  40d600:	mov	x29, sp
  40d604:	bl	40d5d4 <__fxstatat@plt+0xa434>
  40d608:	ldp	x29, x30, [sp], #16
  40d60c:	ret
  40d610:	stp	x29, x30, [sp, #-16]!
  40d614:	mov	x2, #0xffffffffffffffff    	// #-1
  40d618:	mov	x29, sp
  40d61c:	bl	40d5d4 <__fxstatat@plt+0xa434>
  40d620:	ldp	x29, x30, [sp], #16
  40d624:	ret
  40d628:	stp	x29, x30, [sp, #-16]!
  40d62c:	mov	x1, x0
  40d630:	mov	w0, wzr
  40d634:	mov	x29, sp
  40d638:	bl	40d610 <__fxstatat@plt+0xa470>
  40d63c:	ldp	x29, x30, [sp], #16
  40d640:	ret
  40d644:	stp	x29, x30, [sp, #-48]!
  40d648:	stp	x20, x19, [sp, #32]
  40d64c:	mov	x20, x0
  40d650:	mov	w19, w1
  40d654:	mov	w2, #0x5                   	// #5
  40d658:	mov	x0, xzr
  40d65c:	mov	x1, x20
  40d660:	str	x21, [sp, #16]
  40d664:	mov	x29, sp
  40d668:	bl	403050 <dcgettext@plt>
  40d66c:	cmp	x0, x20
  40d670:	b.ne	40d6fc <__fxstatat@plt+0xa55c>  // b.any
  40d674:	bl	413014 <__fxstatat@plt+0xfe74>
  40d678:	mov	w1, #0x55                  	// #85
  40d67c:	mov	w2, #0x54                  	// #84
  40d680:	mov	w3, #0x46                  	// #70
  40d684:	mov	w4, #0x2d                  	// #45
  40d688:	mov	w5, #0x38                  	// #56
  40d68c:	mov	w6, wzr
  40d690:	mov	w7, wzr
  40d694:	mov	x21, x0
  40d698:	bl	40d728 <__fxstatat@plt+0xa588>
  40d69c:	cbz	w0, 40d6b8 <__fxstatat@plt+0xa518>
  40d6a0:	ldrb	w8, [x20]
  40d6a4:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40d6a8:	adrp	x10, 416000 <__fxstatat@plt+0x12e60>
  40d6ac:	add	x9, x9, #0x354
  40d6b0:	add	x10, x10, #0x350
  40d6b4:	b	40d6f4 <__fxstatat@plt+0xa554>
  40d6b8:	mov	w1, #0x47                  	// #71
  40d6bc:	mov	w2, #0x42                  	// #66
  40d6c0:	mov	w3, #0x31                  	// #49
  40d6c4:	mov	w4, #0x38                  	// #56
  40d6c8:	mov	w5, #0x30                  	// #48
  40d6cc:	mov	w6, #0x33                  	// #51
  40d6d0:	mov	w7, #0x30                  	// #48
  40d6d4:	mov	x0, x21
  40d6d8:	bl	40d728 <__fxstatat@plt+0xa588>
  40d6dc:	cbz	w0, 40d70c <__fxstatat@plt+0xa56c>
  40d6e0:	ldrb	w8, [x20]
  40d6e4:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40d6e8:	adrp	x10, 416000 <__fxstatat@plt+0x12e60>
  40d6ec:	add	x9, x9, #0x35c
  40d6f0:	add	x10, x10, #0x358
  40d6f4:	cmp	w8, #0x60
  40d6f8:	csel	x0, x10, x9, eq  // eq = none
  40d6fc:	ldp	x20, x19, [sp, #32]
  40d700:	ldr	x21, [sp, #16]
  40d704:	ldp	x29, x30, [sp], #48
  40d708:	ret
  40d70c:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40d710:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  40d714:	add	x8, x8, #0x34e
  40d718:	add	x9, x9, #0x3d8
  40d71c:	cmp	w19, #0x9
  40d720:	csel	x0, x9, x8, eq  // eq = none
  40d724:	b	40d6fc <__fxstatat@plt+0xa55c>
  40d728:	stp	x29, x30, [sp, #-80]!
  40d72c:	stp	x26, x25, [sp, #16]
  40d730:	mov	x25, x0
  40d734:	and	w0, w1, #0xff
  40d738:	stp	x24, x23, [sp, #32]
  40d73c:	stp	x22, x21, [sp, #48]
  40d740:	stp	x20, x19, [sp, #64]
  40d744:	mov	x29, sp
  40d748:	mov	w19, w7
  40d74c:	mov	w20, w6
  40d750:	mov	w21, w5
  40d754:	mov	w22, w4
  40d758:	mov	w23, w3
  40d75c:	mov	w24, w2
  40d760:	mov	w26, w1
  40d764:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40d768:	ldrb	w8, [x25]
  40d76c:	tbz	w0, #0, 40d784 <__fxstatat@plt+0xa5e4>
  40d770:	and	w8, w8, #0xffffffdf
  40d774:	cmp	w8, w26, uxtb
  40d778:	b.eq	40d78c <__fxstatat@plt+0xa5ec>  // b.none
  40d77c:	mov	w0, wzr
  40d780:	b	40d7bc <__fxstatat@plt+0xa61c>
  40d784:	cmp	w8, w26, uxtb
  40d788:	b.ne	40d77c <__fxstatat@plt+0xa5dc>  // b.any
  40d78c:	tst	w26, #0xff
  40d790:	b.eq	40d7b8 <__fxstatat@plt+0xa618>  // b.none
  40d794:	mov	x0, x25
  40d798:	mov	w1, w24
  40d79c:	mov	w2, w23
  40d7a0:	mov	w3, w22
  40d7a4:	mov	w4, w21
  40d7a8:	mov	w5, w20
  40d7ac:	mov	w6, w19
  40d7b0:	bl	40d7d4 <__fxstatat@plt+0xa634>
  40d7b4:	b	40d7bc <__fxstatat@plt+0xa61c>
  40d7b8:	mov	w0, #0x1                   	// #1
  40d7bc:	ldp	x20, x19, [sp, #64]
  40d7c0:	ldp	x22, x21, [sp, #48]
  40d7c4:	ldp	x24, x23, [sp, #32]
  40d7c8:	ldp	x26, x25, [sp, #16]
  40d7cc:	ldp	x29, x30, [sp], #80
  40d7d0:	ret
  40d7d4:	stp	x29, x30, [sp, #-80]!
  40d7d8:	stp	x24, x23, [sp, #32]
  40d7dc:	mov	x24, x0
  40d7e0:	and	w0, w1, #0xff
  40d7e4:	str	x25, [sp, #16]
  40d7e8:	stp	x22, x21, [sp, #48]
  40d7ec:	stp	x20, x19, [sp, #64]
  40d7f0:	mov	x29, sp
  40d7f4:	mov	w19, w6
  40d7f8:	mov	w20, w5
  40d7fc:	mov	w21, w4
  40d800:	mov	w22, w3
  40d804:	mov	w23, w2
  40d808:	mov	w25, w1
  40d80c:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40d810:	ldrb	w8, [x24, #1]
  40d814:	tbz	w0, #0, 40d82c <__fxstatat@plt+0xa68c>
  40d818:	and	w8, w8, #0xffffffdf
  40d81c:	cmp	w8, w25, uxtb
  40d820:	b.eq	40d834 <__fxstatat@plt+0xa694>  // b.none
  40d824:	mov	w0, wzr
  40d828:	b	40d860 <__fxstatat@plt+0xa6c0>
  40d82c:	cmp	w8, w25, uxtb
  40d830:	b.ne	40d824 <__fxstatat@plt+0xa684>  // b.any
  40d834:	tst	w25, #0xff
  40d838:	b.eq	40d85c <__fxstatat@plt+0xa6bc>  // b.none
  40d83c:	mov	x0, x24
  40d840:	mov	w1, w23
  40d844:	mov	w2, w22
  40d848:	mov	w3, w21
  40d84c:	mov	w4, w20
  40d850:	mov	w5, w19
  40d854:	bl	40d878 <__fxstatat@plt+0xa6d8>
  40d858:	b	40d860 <__fxstatat@plt+0xa6c0>
  40d85c:	mov	w0, #0x1                   	// #1
  40d860:	ldp	x20, x19, [sp, #64]
  40d864:	ldp	x22, x21, [sp, #48]
  40d868:	ldp	x24, x23, [sp, #32]
  40d86c:	ldr	x25, [sp, #16]
  40d870:	ldp	x29, x30, [sp], #80
  40d874:	ret
  40d878:	stp	x29, x30, [sp, #-64]!
  40d87c:	stp	x24, x23, [sp, #16]
  40d880:	mov	x23, x0
  40d884:	and	w0, w1, #0xff
  40d888:	stp	x22, x21, [sp, #32]
  40d88c:	stp	x20, x19, [sp, #48]
  40d890:	mov	x29, sp
  40d894:	mov	w19, w5
  40d898:	mov	w20, w4
  40d89c:	mov	w21, w3
  40d8a0:	mov	w22, w2
  40d8a4:	mov	w24, w1
  40d8a8:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40d8ac:	ldrb	w8, [x23, #2]
  40d8b0:	tbz	w0, #0, 40d8c8 <__fxstatat@plt+0xa728>
  40d8b4:	and	w8, w8, #0xffffffdf
  40d8b8:	cmp	w8, w24, uxtb
  40d8bc:	b.eq	40d8d0 <__fxstatat@plt+0xa730>  // b.none
  40d8c0:	mov	w0, wzr
  40d8c4:	b	40d8f8 <__fxstatat@plt+0xa758>
  40d8c8:	cmp	w8, w24, uxtb
  40d8cc:	b.ne	40d8c0 <__fxstatat@plt+0xa720>  // b.any
  40d8d0:	tst	w24, #0xff
  40d8d4:	b.eq	40d8f4 <__fxstatat@plt+0xa754>  // b.none
  40d8d8:	mov	x0, x23
  40d8dc:	mov	w1, w22
  40d8e0:	mov	w2, w21
  40d8e4:	mov	w3, w20
  40d8e8:	mov	w4, w19
  40d8ec:	bl	40d90c <__fxstatat@plt+0xa76c>
  40d8f0:	b	40d8f8 <__fxstatat@plt+0xa758>
  40d8f4:	mov	w0, #0x1                   	// #1
  40d8f8:	ldp	x20, x19, [sp, #48]
  40d8fc:	ldp	x22, x21, [sp, #32]
  40d900:	ldp	x24, x23, [sp, #16]
  40d904:	ldp	x29, x30, [sp], #64
  40d908:	ret
  40d90c:	stp	x29, x30, [sp, #-64]!
  40d910:	stp	x22, x21, [sp, #32]
  40d914:	mov	x22, x0
  40d918:	and	w0, w1, #0xff
  40d91c:	str	x23, [sp, #16]
  40d920:	stp	x20, x19, [sp, #48]
  40d924:	mov	x29, sp
  40d928:	mov	w19, w4
  40d92c:	mov	w20, w3
  40d930:	mov	w21, w2
  40d934:	mov	w23, w1
  40d938:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40d93c:	ldrb	w8, [x22, #3]
  40d940:	tbz	w0, #0, 40d958 <__fxstatat@plt+0xa7b8>
  40d944:	and	w8, w8, #0xffffffdf
  40d948:	cmp	w8, w23, uxtb
  40d94c:	b.eq	40d960 <__fxstatat@plt+0xa7c0>  // b.none
  40d950:	mov	w0, wzr
  40d954:	b	40d984 <__fxstatat@plt+0xa7e4>
  40d958:	cmp	w8, w23, uxtb
  40d95c:	b.ne	40d950 <__fxstatat@plt+0xa7b0>  // b.any
  40d960:	tst	w23, #0xff
  40d964:	b.eq	40d980 <__fxstatat@plt+0xa7e0>  // b.none
  40d968:	mov	x0, x22
  40d96c:	mov	w1, w21
  40d970:	mov	w2, w20
  40d974:	mov	w3, w19
  40d978:	bl	40d998 <__fxstatat@plt+0xa7f8>
  40d97c:	b	40d984 <__fxstatat@plt+0xa7e4>
  40d980:	mov	w0, #0x1                   	// #1
  40d984:	ldp	x20, x19, [sp, #48]
  40d988:	ldp	x22, x21, [sp, #32]
  40d98c:	ldr	x23, [sp, #16]
  40d990:	ldp	x29, x30, [sp], #64
  40d994:	ret
  40d998:	stp	x29, x30, [sp, #-48]!
  40d99c:	stp	x22, x21, [sp, #16]
  40d9a0:	mov	x21, x0
  40d9a4:	and	w0, w1, #0xff
  40d9a8:	stp	x20, x19, [sp, #32]
  40d9ac:	mov	x29, sp
  40d9b0:	mov	w19, w3
  40d9b4:	mov	w20, w2
  40d9b8:	mov	w22, w1
  40d9bc:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40d9c0:	ldrb	w8, [x21, #4]
  40d9c4:	tbz	w0, #0, 40d9dc <__fxstatat@plt+0xa83c>
  40d9c8:	and	w8, w8, #0xffffffdf
  40d9cc:	cmp	w8, w22, uxtb
  40d9d0:	b.eq	40d9e4 <__fxstatat@plt+0xa844>  // b.none
  40d9d4:	mov	w0, wzr
  40d9d8:	b	40da04 <__fxstatat@plt+0xa864>
  40d9dc:	cmp	w8, w22, uxtb
  40d9e0:	b.ne	40d9d4 <__fxstatat@plt+0xa834>  // b.any
  40d9e4:	tst	w22, #0xff
  40d9e8:	b.eq	40da00 <__fxstatat@plt+0xa860>  // b.none
  40d9ec:	mov	x0, x21
  40d9f0:	mov	w1, w20
  40d9f4:	mov	w2, w19
  40d9f8:	bl	40da14 <__fxstatat@plt+0xa874>
  40d9fc:	b	40da04 <__fxstatat@plt+0xa864>
  40da00:	mov	w0, #0x1                   	// #1
  40da04:	ldp	x20, x19, [sp, #32]
  40da08:	ldp	x22, x21, [sp, #16]
  40da0c:	ldp	x29, x30, [sp], #48
  40da10:	ret
  40da14:	stp	x29, x30, [sp, #-48]!
  40da18:	stp	x20, x19, [sp, #32]
  40da1c:	mov	x20, x0
  40da20:	and	w0, w1, #0xff
  40da24:	str	x21, [sp, #16]
  40da28:	mov	x29, sp
  40da2c:	mov	w19, w2
  40da30:	mov	w21, w1
  40da34:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40da38:	ldrb	w8, [x20, #5]
  40da3c:	tbz	w0, #0, 40da54 <__fxstatat@plt+0xa8b4>
  40da40:	and	w8, w8, #0xffffffdf
  40da44:	cmp	w8, w21, uxtb
  40da48:	b.eq	40da5c <__fxstatat@plt+0xa8bc>  // b.none
  40da4c:	mov	w0, wzr
  40da50:	b	40da78 <__fxstatat@plt+0xa8d8>
  40da54:	cmp	w8, w21, uxtb
  40da58:	b.ne	40da4c <__fxstatat@plt+0xa8ac>  // b.any
  40da5c:	tst	w21, #0xff
  40da60:	b.eq	40da74 <__fxstatat@plt+0xa8d4>  // b.none
  40da64:	mov	x0, x20
  40da68:	mov	w1, w19
  40da6c:	bl	40da88 <__fxstatat@plt+0xa8e8>
  40da70:	b	40da78 <__fxstatat@plt+0xa8d8>
  40da74:	mov	w0, #0x1                   	// #1
  40da78:	ldp	x20, x19, [sp, #32]
  40da7c:	ldr	x21, [sp, #16]
  40da80:	ldp	x29, x30, [sp], #48
  40da84:	ret
  40da88:	stp	x29, x30, [sp, #-32]!
  40da8c:	stp	x20, x19, [sp, #16]
  40da90:	mov	x19, x0
  40da94:	and	w0, w1, #0xff
  40da98:	mov	x29, sp
  40da9c:	mov	w20, w1
  40daa0:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40daa4:	ldrb	w8, [x19, #6]
  40daa8:	tbz	w0, #0, 40dac0 <__fxstatat@plt+0xa920>
  40daac:	and	w8, w8, #0xffffffdf
  40dab0:	cmp	w8, w20, uxtb
  40dab4:	b.eq	40dac8 <__fxstatat@plt+0xa928>  // b.none
  40dab8:	mov	w0, wzr
  40dabc:	b	40dae0 <__fxstatat@plt+0xa940>
  40dac0:	cmp	w8, w20, uxtb
  40dac4:	b.ne	40dab8 <__fxstatat@plt+0xa918>  // b.any
  40dac8:	tst	w20, #0xff
  40dacc:	b.eq	40dadc <__fxstatat@plt+0xa93c>  // b.none
  40dad0:	mov	x0, x19
  40dad4:	bl	40daec <__fxstatat@plt+0xa94c>
  40dad8:	b	40dae0 <__fxstatat@plt+0xa940>
  40dadc:	mov	w0, #0x1                   	// #1
  40dae0:	ldp	x20, x19, [sp, #16]
  40dae4:	ldp	x29, x30, [sp], #32
  40dae8:	ret
  40daec:	stp	x29, x30, [sp, #-32]!
  40daf0:	str	x19, [sp, #16]
  40daf4:	mov	x19, x0
  40daf8:	mov	w0, wzr
  40dafc:	mov	x29, sp
  40db00:	bl	412c2c <__fxstatat@plt+0xfa8c>
  40db04:	ldrb	w8, [x19, #7]
  40db08:	tbz	w0, #0, 40db1c <__fxstatat@plt+0xa97c>
  40db0c:	tst	w8, #0xffffffdf
  40db10:	b.eq	40db20 <__fxstatat@plt+0xa980>  // b.none
  40db14:	mov	w0, wzr
  40db18:	b	40db24 <__fxstatat@plt+0xa984>
  40db1c:	cbnz	w8, 40db14 <__fxstatat@plt+0xa974>
  40db20:	mov	w0, #0x1                   	// #1
  40db24:	ldr	x19, [sp, #16]
  40db28:	ldp	x29, x30, [sp], #32
  40db2c:	ret
  40db30:	sub	sp, sp, #0x150
  40db34:	stp	x29, x30, [sp, #256]
  40db38:	stp	x28, x25, [sp, #272]
  40db3c:	stp	x24, x23, [sp, #288]
  40db40:	stp	x22, x21, [sp, #304]
  40db44:	stp	x20, x19, [sp, #320]
  40db48:	add	x29, sp, #0x100
  40db4c:	mov	w25, w4
  40db50:	mov	x19, x3
  40db54:	mov	w20, w2
  40db58:	mov	x21, x1
  40db5c:	mov	w22, w0
  40db60:	bl	402ee0 <renameat2@plt>
  40db64:	mov	w24, w0
  40db68:	bl	403100 <__errno_location@plt>
  40db6c:	tbz	w24, #31, 40dcb8 <__fxstatat@plt+0xab18>
  40db70:	ldr	w8, [x0]
  40db74:	mov	x23, x0
  40db78:	cmp	w8, #0x16
  40db7c:	b.eq	40db90 <__fxstatat@plt+0xa9f0>  // b.none
  40db80:	cmp	w8, #0x5f
  40db84:	b.eq	40db90 <__fxstatat@plt+0xa9f0>  // b.none
  40db88:	cmp	w8, #0x26
  40db8c:	b.ne	40dcb8 <__fxstatat@plt+0xab18>  // b.any
  40db90:	cbz	w25, 40dbe0 <__fxstatat@plt+0xaa40>
  40db94:	cmp	w25, #0x1
  40db98:	b.ne	40dbcc <__fxstatat@plt+0xaa2c>  // b.any
  40db9c:	mov	x2, sp
  40dba0:	mov	w0, w20
  40dba4:	mov	x1, x19
  40dba8:	bl	40e52c <__fxstatat@plt+0xb38c>
  40dbac:	cbz	w0, 40dbc4 <__fxstatat@plt+0xaa24>
  40dbb0:	ldr	w8, [x23]
  40dbb4:	cmp	w8, #0x2
  40dbb8:	b.eq	40dbdc <__fxstatat@plt+0xaa3c>  // b.none
  40dbbc:	cmp	w8, #0x4b
  40dbc0:	b.ne	40dbd4 <__fxstatat@plt+0xaa34>  // b.any
  40dbc4:	mov	w0, #0x11                  	// #17
  40dbc8:	b	40dbd0 <__fxstatat@plt+0xaa30>
  40dbcc:	mov	w0, #0x5f                  	// #95
  40dbd0:	bl	40dce8 <__fxstatat@plt+0xab48>
  40dbd4:	mov	w24, #0xffffffff            	// #-1
  40dbd8:	b	40dcb8 <__fxstatat@plt+0xab18>
  40dbdc:	mov	w25, #0x1                   	// #1
  40dbe0:	mov	x0, x21
  40dbe4:	bl	4029b0 <strlen@plt>
  40dbe8:	mov	x24, x0
  40dbec:	mov	x0, x19
  40dbf0:	bl	4029b0 <strlen@plt>
  40dbf4:	cbz	x24, 40dca0 <__fxstatat@plt+0xab00>
  40dbf8:	cbz	x0, 40dca0 <__fxstatat@plt+0xab00>
  40dbfc:	add	x8, x24, x21
  40dc00:	ldurb	w8, [x8, #-1]
  40dc04:	cmp	w8, #0x2f
  40dc08:	b.eq	40dc1c <__fxstatat@plt+0xaa7c>  // b.none
  40dc0c:	add	x8, x0, x19
  40dc10:	ldurb	w8, [x8, #-1]
  40dc14:	cmp	w8, #0x2f
  40dc18:	b.ne	40dca0 <__fxstatat@plt+0xab00>  // b.any
  40dc1c:	add	x2, sp, #0x80
  40dc20:	mov	w0, w22
  40dc24:	mov	x1, x21
  40dc28:	bl	40e52c <__fxstatat@plt+0xb38c>
  40dc2c:	cbnz	w0, 40dbd4 <__fxstatat@plt+0xaa34>
  40dc30:	cbz	w25, 40dc4c <__fxstatat@plt+0xaaac>
  40dc34:	ldr	w8, [sp, #144]
  40dc38:	and	w8, w8, #0xf000
  40dc3c:	cmp	w8, #0x4, lsl #12
  40dc40:	b.eq	40dca0 <__fxstatat@plt+0xab00>  // b.none
  40dc44:	mov	w0, #0x2                   	// #2
  40dc48:	b	40dbd0 <__fxstatat@plt+0xaa30>
  40dc4c:	mov	x2, sp
  40dc50:	mov	w0, w20
  40dc54:	mov	x1, x19
  40dc58:	bl	40e52c <__fxstatat@plt+0xb38c>
  40dc5c:	cbz	w0, 40dc80 <__fxstatat@plt+0xaae0>
  40dc60:	ldr	w8, [x23]
  40dc64:	cmp	w8, #0x2
  40dc68:	b.ne	40dbd4 <__fxstatat@plt+0xaa34>  // b.any
  40dc6c:	ldr	w8, [sp, #144]
  40dc70:	and	w8, w8, #0xf000
  40dc74:	cmp	w8, #0x4, lsl #12
  40dc78:	b.ne	40dbd4 <__fxstatat@plt+0xaa34>  // b.any
  40dc7c:	b	40dca0 <__fxstatat@plt+0xab00>
  40dc80:	ldr	w8, [sp, #16]
  40dc84:	and	w8, w8, #0xf000
  40dc88:	cmp	w8, #0x4, lsl #12
  40dc8c:	b.ne	40dcd8 <__fxstatat@plt+0xab38>  // b.any
  40dc90:	ldr	w8, [sp, #144]
  40dc94:	and	w8, w8, #0xf000
  40dc98:	cmp	w8, #0x4, lsl #12
  40dc9c:	b.ne	40dce0 <__fxstatat@plt+0xab40>  // b.any
  40dca0:	mov	w0, w22
  40dca4:	mov	x1, x21
  40dca8:	mov	w2, w20
  40dcac:	mov	x3, x19
  40dcb0:	bl	402f20 <renameat@plt>
  40dcb4:	mov	w24, w0
  40dcb8:	mov	w0, w24
  40dcbc:	ldp	x20, x19, [sp, #320]
  40dcc0:	ldp	x22, x21, [sp, #304]
  40dcc4:	ldp	x24, x23, [sp, #288]
  40dcc8:	ldp	x28, x25, [sp, #272]
  40dccc:	ldp	x29, x30, [sp, #256]
  40dcd0:	add	sp, sp, #0x150
  40dcd4:	ret
  40dcd8:	mov	w0, #0x14                  	// #20
  40dcdc:	b	40dbd0 <__fxstatat@plt+0xaa30>
  40dce0:	mov	w0, #0x15                  	// #21
  40dce4:	b	40dbd0 <__fxstatat@plt+0xaa30>
  40dce8:	stp	x29, x30, [sp, #-32]!
  40dcec:	str	x19, [sp, #16]
  40dcf0:	mov	x29, sp
  40dcf4:	mov	w19, w0
  40dcf8:	bl	403100 <__errno_location@plt>
  40dcfc:	str	w19, [x0]
  40dd00:	ldr	x19, [sp, #16]
  40dd04:	ldp	x29, x30, [sp], #32
  40dd08:	ret
  40dd0c:	sub	sp, sp, #0xa0
  40dd10:	str	x19, [sp, #144]
  40dd14:	mov	x19, x0
  40dd18:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40dd1c:	add	x0, x0, #0x1e6
  40dd20:	mov	x1, sp
  40dd24:	stp	x29, x30, [sp, #128]
  40dd28:	add	x29, sp, #0x80
  40dd2c:	bl	414360 <__fxstatat@plt+0x111c0>
  40dd30:	cbz	w0, 40dd3c <__fxstatat@plt+0xab9c>
  40dd34:	mov	x19, xzr
  40dd38:	b	40dd4c <__fxstatat@plt+0xabac>
  40dd3c:	ldr	x8, [sp, #8]
  40dd40:	str	x8, [x19]
  40dd44:	ldr	x8, [sp]
  40dd48:	str	x8, [x19, #8]
  40dd4c:	mov	x0, x19
  40dd50:	ldr	x19, [sp, #144]
  40dd54:	ldp	x29, x30, [sp, #128]
  40dd58:	add	sp, sp, #0xa0
  40dd5c:	ret
  40dd60:	stp	x29, x30, [sp, #-64]!
  40dd64:	stp	x24, x23, [sp, #16]
  40dd68:	stp	x22, x21, [sp, #32]
  40dd6c:	stp	x20, x19, [sp, #48]
  40dd70:	mov	x19, x2
  40dd74:	mov	x20, x1
  40dd78:	mov	w21, w0
  40dd7c:	mov	w24, #0x7ff00000            	// #2146435072
  40dd80:	mov	x29, sp
  40dd84:	b	40dd94 <__fxstatat@plt+0xabf4>
  40dd88:	mov	w8, #0x1                   	// #1
  40dd8c:	mov	x22, x23
  40dd90:	cbnz	w8, 40ddec <__fxstatat@plt+0xac4c>
  40dd94:	mov	w0, w21
  40dd98:	mov	x1, x20
  40dd9c:	mov	x2, x19
  40dda0:	bl	402da0 <write@plt>
  40dda4:	mov	x23, x0
  40dda8:	tbz	x0, #63, 40dd88 <__fxstatat@plt+0xabe8>
  40ddac:	bl	403100 <__errno_location@plt>
  40ddb0:	ldr	w8, [x0]
  40ddb4:	cmp	w8, #0x4
  40ddb8:	b.ne	40ddc4 <__fxstatat@plt+0xac24>  // b.any
  40ddbc:	mov	w8, wzr
  40ddc0:	b	40dd90 <__fxstatat@plt+0xabf0>
  40ddc4:	cmp	w8, #0x16
  40ddc8:	cset	w8, eq  // eq = none
  40ddcc:	cmp	x19, x24
  40ddd0:	cset	w9, hi  // hi = pmore
  40ddd4:	and	w10, w9, w8
  40ddd8:	tst	w9, w8
  40dddc:	csel	x19, x24, x19, ne  // ne = any
  40dde0:	csel	x22, x22, x23, ne  // ne = any
  40dde4:	eor	w8, w10, #0x1
  40dde8:	b	40dd90 <__fxstatat@plt+0xabf0>
  40ddec:	mov	x0, x22
  40ddf0:	ldp	x20, x19, [sp, #48]
  40ddf4:	ldp	x22, x21, [sp, #32]
  40ddf8:	ldp	x24, x23, [sp, #16]
  40ddfc:	ldp	x29, x30, [sp], #64
  40de00:	ret
  40de04:	stp	x29, x30, [sp, #-16]!
  40de08:	mov	x3, x1
  40de0c:	mov	x1, x0
  40de10:	mov	w0, #0xffffff9c            	// #-100
  40de14:	mov	w2, #0xffffff9c            	// #-100
  40de18:	mov	x29, sp
  40de1c:	bl	40de2c <__fxstatat@plt+0xac8c>
  40de20:	and	w0, w0, #0x1
  40de24:	ldp	x29, x30, [sp], #16
  40de28:	ret
  40de2c:	sub	sp, sp, #0x150
  40de30:	stp	x22, x21, [sp, #304]
  40de34:	mov	w21, w0
  40de38:	mov	x0, x1
  40de3c:	stp	x29, x30, [sp, #256]
  40de40:	stp	x28, x25, [sp, #272]
  40de44:	stp	x24, x23, [sp, #288]
  40de48:	stp	x20, x19, [sp, #320]
  40de4c:	add	x29, sp, #0x100
  40de50:	mov	x20, x3
  40de54:	mov	w19, w2
  40de58:	mov	x22, x1
  40de5c:	bl	40a974 <__fxstatat@plt+0x77d4>
  40de60:	mov	x23, x0
  40de64:	mov	x0, x20
  40de68:	bl	40a974 <__fxstatat@plt+0x77d4>
  40de6c:	mov	x24, x0
  40de70:	mov	x0, x23
  40de74:	bl	40a9c0 <__fxstatat@plt+0x7820>
  40de78:	mov	x25, x0
  40de7c:	mov	x0, x24
  40de80:	bl	40a9c0 <__fxstatat@plt+0x7820>
  40de84:	cmp	x25, x0
  40de88:	b.ne	40dea0 <__fxstatat@plt+0xad00>  // b.any
  40de8c:	mov	x2, x0
  40de90:	mov	x0, x23
  40de94:	mov	x1, x24
  40de98:	bl	402ce0 <bcmp@plt>
  40de9c:	cbz	w0, 40dec4 <__fxstatat@plt+0xad24>
  40dea0:	mov	w19, wzr
  40dea4:	mov	w0, w19
  40dea8:	ldp	x20, x19, [sp, #320]
  40deac:	ldp	x22, x21, [sp, #304]
  40deb0:	ldp	x24, x23, [sp, #288]
  40deb4:	ldp	x28, x25, [sp, #272]
  40deb8:	ldp	x29, x30, [sp, #256]
  40debc:	add	sp, sp, #0x150
  40dec0:	ret
  40dec4:	mov	x0, x22
  40dec8:	bl	40a894 <__fxstatat@plt+0x76f4>
  40decc:	mov	x22, x0
  40ded0:	add	x2, sp, #0x80
  40ded4:	mov	w3, #0x100                 	// #256
  40ded8:	mov	w0, w21
  40dedc:	mov	x1, x22
  40dee0:	bl	414370 <__fxstatat@plt+0x111d0>
  40dee4:	cbz	w0, 40df04 <__fxstatat@plt+0xad64>
  40dee8:	bl	403100 <__errno_location@plt>
  40deec:	ldr	w1, [x0]
  40def0:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40def4:	add	x2, x2, #0x9d1
  40def8:	mov	w0, #0x1                   	// #1
  40defc:	mov	x3, x22
  40df00:	bl	4029e0 <error@plt>
  40df04:	mov	x0, x22
  40df08:	bl	402ed0 <free@plt>
  40df0c:	mov	x0, x20
  40df10:	bl	40a894 <__fxstatat@plt+0x76f4>
  40df14:	mov	x20, x0
  40df18:	mov	x2, sp
  40df1c:	mov	w3, #0x100                 	// #256
  40df20:	mov	w0, w19
  40df24:	mov	x1, x20
  40df28:	bl	414370 <__fxstatat@plt+0x111d0>
  40df2c:	cbz	w0, 40df4c <__fxstatat@plt+0xadac>
  40df30:	bl	403100 <__errno_location@plt>
  40df34:	ldr	w1, [x0]
  40df38:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40df3c:	add	x2, x2, #0x9d1
  40df40:	mov	w0, #0x1                   	// #1
  40df44:	mov	x3, x20
  40df48:	bl	4029e0 <error@plt>
  40df4c:	ldp	x11, x8, [sp]
  40df50:	ldp	x10, x9, [sp, #128]
  40df54:	mov	x0, x20
  40df58:	cmp	x9, x8
  40df5c:	cset	w8, eq  // eq = none
  40df60:	cmp	x10, x11
  40df64:	cset	w9, eq  // eq = none
  40df68:	and	w19, w8, w9
  40df6c:	bl	402ed0 <free@plt>
  40df70:	b	40dea4 <__fxstatat@plt+0xad04>
  40df74:	sub	sp, sp, #0x90
  40df78:	stp	x29, x30, [sp, #48]
  40df7c:	stp	x28, x27, [sp, #64]
  40df80:	stp	x26, x25, [sp, #80]
  40df84:	stp	x24, x23, [sp, #96]
  40df88:	stp	x22, x21, [sp, #112]
  40df8c:	stp	x20, x19, [sp, #128]
  40df90:	add	x29, sp, #0x30
  40df94:	cbz	x0, 40e114 <__fxstatat@plt+0xaf74>
  40df98:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40df9c:	add	x8, x8, #0x360
  40dfa0:	ldr	x8, [x8, w1, uxtw #3]
  40dfa4:	mov	x24, x0
  40dfa8:	mov	w22, w1
  40dfac:	str	x8, [sp, #8]
  40dfb0:	bl	403100 <__errno_location@plt>
  40dfb4:	mov	x23, x0
  40dfb8:	mov	x28, xzr
  40dfbc:	mov	x21, xzr
  40dfc0:	mov	x19, xzr
  40dfc4:	sub	x22, x22, #0x1
  40dfc8:	str	xzr, [sp, #16]
  40dfcc:	stur	xzr, [x29, #-16]
  40dfd0:	str	xzr, [sp, #24]
  40dfd4:	b	40dfe0 <__fxstatat@plt+0xae40>
  40dfd8:	mov	w8, wzr
  40dfdc:	tbz	w8, #0, 40e0f0 <__fxstatat@plt+0xaf50>
  40dfe0:	mov	x0, x24
  40dfe4:	str	wzr, [x23]
  40dfe8:	bl	402cf0 <readdir@plt>
  40dfec:	cbz	x0, 40dfd8 <__fxstatat@plt+0xae38>
  40dff0:	mov	x26, x0
  40dff4:	ldrb	w8, [x26, #19]!
  40dff8:	mov	x27, x0
  40dffc:	cmp	w8, #0x2e
  40e000:	b.ne	40e018 <__fxstatat@plt+0xae78>  // b.any
  40e004:	ldrb	w8, [x27, #20]
  40e008:	cmp	w8, #0x2e
  40e00c:	mov	w8, #0x1                   	// #1
  40e010:	cinc	x8, x8, eq  // eq = none
  40e014:	b	40e01c <__fxstatat@plt+0xae7c>
  40e018:	mov	x8, xzr
  40e01c:	add	x8, x27, x8
  40e020:	ldrb	w8, [x8, #19]
  40e024:	cbz	w8, 40e0e8 <__fxstatat@plt+0xaf48>
  40e028:	mov	x0, x26
  40e02c:	bl	4029b0 <strlen@plt>
  40e030:	cmp	x22, #0x1
  40e034:	add	x25, x0, #0x1
  40e038:	b.hi	40e070 <__fxstatat@plt+0xaed0>  // b.pmore
  40e03c:	ldr	x8, [sp, #16]
  40e040:	mov	x20, x22
  40e044:	cmp	x8, x21
  40e048:	b.ne	40e0bc <__fxstatat@plt+0xaf1c>  // b.any
  40e04c:	ldur	x0, [x29, #-16]
  40e050:	sub	x1, x29, #0x8
  40e054:	mov	w2, #0x10                  	// #16
  40e058:	stur	x8, [x29, #-8]
  40e05c:	bl	40fbd8 <__fxstatat@plt+0xca38>
  40e060:	ldur	x8, [x29, #-8]
  40e064:	mov	x22, x0
  40e068:	str	x8, [sp, #16]
  40e06c:	b	40e0c0 <__fxstatat@plt+0xaf20>
  40e070:	ldr	x8, [sp, #24]
  40e074:	sub	x8, x8, x28
  40e078:	cmp	x8, x25
  40e07c:	b.hi	40e0a8 <__fxstatat@plt+0xaf08>  // b.pmore
  40e080:	adds	x8, x25, x28
  40e084:	stur	x8, [x29, #-8]
  40e088:	b.cs	40e1d8 <__fxstatat@plt+0xb038>  // b.hs, b.nlast
  40e08c:	sub	x1, x29, #0x8
  40e090:	mov	w2, #0x1                   	// #1
  40e094:	mov	x0, x19
  40e098:	bl	40fbd8 <__fxstatat@plt+0xca38>
  40e09c:	ldur	x8, [x29, #-8]
  40e0a0:	mov	x19, x0
  40e0a4:	str	x8, [sp, #24]
  40e0a8:	add	x0, x19, x28
  40e0ac:	mov	x1, x26
  40e0b0:	mov	x2, x25
  40e0b4:	bl	402980 <memcpy@plt>
  40e0b8:	b	40e0e4 <__fxstatat@plt+0xaf44>
  40e0bc:	ldur	x22, [x29, #-16]
  40e0c0:	mov	x0, x26
  40e0c4:	bl	40fd14 <__fxstatat@plt+0xcb74>
  40e0c8:	add	x8, x22, x21, lsl #4
  40e0cc:	str	x0, [x8]
  40e0d0:	ldr	x9, [x27]
  40e0d4:	stur	x22, [x29, #-16]
  40e0d8:	add	x21, x21, #0x1
  40e0dc:	mov	x22, x20
  40e0e0:	str	x9, [x8, #8]
  40e0e4:	add	x28, x25, x28
  40e0e8:	mov	w8, #0x1                   	// #1
  40e0ec:	tbnz	w8, #0, 40dfe0 <__fxstatat@plt+0xae40>
  40e0f0:	ldr	w20, [x23]
  40e0f4:	cbz	w20, 40e11c <__fxstatat@plt+0xaf7c>
  40e0f8:	ldur	x0, [x29, #-16]
  40e0fc:	bl	402ed0 <free@plt>
  40e100:	mov	x0, x19
  40e104:	bl	402ed0 <free@plt>
  40e108:	mov	x19, xzr
  40e10c:	str	w20, [x23]
  40e110:	b	40e1b4 <__fxstatat@plt+0xb014>
  40e114:	mov	x19, xzr
  40e118:	b	40e1b4 <__fxstatat@plt+0xb014>
  40e11c:	cmp	x22, #0x1
  40e120:	b.hi	40e194 <__fxstatat@plt+0xaff4>  // b.pmore
  40e124:	ldur	x23, [x29, #-16]
  40e128:	cbz	x21, 40e140 <__fxstatat@plt+0xafa0>
  40e12c:	ldr	x3, [sp, #8]
  40e130:	mov	w2, #0x10                  	// #16
  40e134:	mov	x0, x23
  40e138:	mov	x1, x21
  40e13c:	bl	402ac0 <qsort@plt>
  40e140:	add	x0, x28, #0x1
  40e144:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40e148:	mov	x19, x0
  40e14c:	mov	x28, xzr
  40e150:	cbz	x21, 40e188 <__fxstatat@plt+0xafe8>
  40e154:	mov	x20, x23
  40e158:	ldr	x1, [x20]
  40e15c:	add	x22, x19, x28
  40e160:	mov	x0, x22
  40e164:	bl	402b30 <stpcpy@plt>
  40e168:	ldr	x8, [x20], #16
  40e16c:	sub	x9, x28, x22
  40e170:	add	x9, x9, x0
  40e174:	add	x28, x9, #0x1
  40e178:	mov	x0, x8
  40e17c:	bl	402ed0 <free@plt>
  40e180:	subs	x21, x21, #0x1
  40e184:	b.ne	40e158 <__fxstatat@plt+0xafb8>  // b.any
  40e188:	mov	x0, x23
  40e18c:	bl	402ed0 <free@plt>
  40e190:	b	40e1b0 <__fxstatat@plt+0xb010>
  40e194:	ldr	x8, [sp, #24]
  40e198:	cmp	x28, x8
  40e19c:	b.ne	40e1b0 <__fxstatat@plt+0xb010>  // b.any
  40e1a0:	add	x1, x28, #0x1
  40e1a4:	mov	x0, x19
  40e1a8:	bl	40fb94 <__fxstatat@plt+0xc9f4>
  40e1ac:	mov	x19, x0
  40e1b0:	strb	wzr, [x19, x28]
  40e1b4:	mov	x0, x19
  40e1b8:	ldp	x20, x19, [sp, #128]
  40e1bc:	ldp	x22, x21, [sp, #112]
  40e1c0:	ldp	x24, x23, [sp, #96]
  40e1c4:	ldp	x26, x25, [sp, #80]
  40e1c8:	ldp	x28, x27, [sp, #64]
  40e1cc:	ldp	x29, x30, [sp, #48]
  40e1d0:	add	sp, sp, #0x90
  40e1d4:	ret
  40e1d8:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40e1dc:	stp	x29, x30, [sp, #-48]!
  40e1e0:	str	x21, [sp, #16]
  40e1e4:	stp	x20, x19, [sp, #32]
  40e1e8:	mov	x29, sp
  40e1ec:	mov	w19, w1
  40e1f0:	bl	412de0 <__fxstatat@plt+0xfc40>
  40e1f4:	cbz	x0, 40e234 <__fxstatat@plt+0xb094>
  40e1f8:	mov	w1, w19
  40e1fc:	mov	x20, x0
  40e200:	bl	40df74 <__fxstatat@plt+0xadd4>
  40e204:	mov	x19, x0
  40e208:	mov	x0, x20
  40e20c:	bl	402d50 <closedir@plt>
  40e210:	cbz	w0, 40e238 <__fxstatat@plt+0xb098>
  40e214:	bl	403100 <__errno_location@plt>
  40e218:	ldr	w21, [x0]
  40e21c:	mov	x20, x0
  40e220:	mov	x0, x19
  40e224:	bl	402ed0 <free@plt>
  40e228:	mov	x19, xzr
  40e22c:	str	w21, [x20]
  40e230:	b	40e238 <__fxstatat@plt+0xb098>
  40e234:	mov	x19, xzr
  40e238:	mov	x0, x19
  40e23c:	ldp	x20, x19, [sp, #32]
  40e240:	ldr	x21, [sp, #16]
  40e244:	ldp	x29, x30, [sp], #48
  40e248:	ret
  40e24c:	stp	x29, x30, [sp, #-16]!
  40e250:	ldr	x0, [x0]
  40e254:	ldr	x1, [x1]
  40e258:	mov	x29, sp
  40e25c:	bl	402e50 <strcmp@plt>
  40e260:	ldp	x29, x30, [sp], #16
  40e264:	ret
  40e268:	ldr	x8, [x0, #8]
  40e26c:	ldr	x9, [x1, #8]
  40e270:	cmp	x8, x9
  40e274:	cset	w8, hi  // hi = pmore
  40e278:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40e27c:	ret
  40e280:	stp	x29, x30, [sp, #-16]!
  40e284:	mov	x29, sp
  40e288:	bl	403100 <__errno_location@plt>
  40e28c:	mov	x8, x0
  40e290:	mov	w9, #0x5f                  	// #95
  40e294:	mov	w0, #0xffffffff            	// #-1
  40e298:	str	w9, [x8]
  40e29c:	ldp	x29, x30, [sp], #16
  40e2a0:	ret
  40e2a4:	ret
  40e2a8:	stp	x29, x30, [sp, #-16]!
  40e2ac:	mov	x29, sp
  40e2b0:	bl	403100 <__errno_location@plt>
  40e2b4:	mov	x8, x0
  40e2b8:	mov	w9, #0x5f                  	// #95
  40e2bc:	mov	w0, #0xffffffff            	// #-1
  40e2c0:	str	w9, [x8]
  40e2c4:	ldp	x29, x30, [sp], #16
  40e2c8:	ret
  40e2cc:	stp	x29, x30, [sp, #-16]!
  40e2d0:	mov	x29, sp
  40e2d4:	bl	403100 <__errno_location@plt>
  40e2d8:	mov	x8, x0
  40e2dc:	mov	w9, #0x5f                  	// #95
  40e2e0:	mov	w0, #0xffffffff            	// #-1
  40e2e4:	str	w9, [x8]
  40e2e8:	ldp	x29, x30, [sp], #16
  40e2ec:	ret
  40e2f0:	stp	x29, x30, [sp, #-16]!
  40e2f4:	mov	x29, sp
  40e2f8:	bl	403100 <__errno_location@plt>
  40e2fc:	mov	x8, x0
  40e300:	mov	w9, #0x5f                  	// #95
  40e304:	mov	w0, #0xffffffff            	// #-1
  40e308:	str	w9, [x8]
  40e30c:	ldp	x29, x30, [sp], #16
  40e310:	ret
  40e314:	stp	x29, x30, [sp, #-16]!
  40e318:	mov	x29, sp
  40e31c:	bl	403100 <__errno_location@plt>
  40e320:	mov	x8, x0
  40e324:	mov	w9, #0x5f                  	// #95
  40e328:	mov	w0, #0xffffffff            	// #-1
  40e32c:	str	w9, [x8]
  40e330:	ldp	x29, x30, [sp], #16
  40e334:	ret
  40e338:	stp	x29, x30, [sp, #-16]!
  40e33c:	mov	x29, sp
  40e340:	bl	403100 <__errno_location@plt>
  40e344:	mov	x8, x0
  40e348:	mov	w9, #0x5f                  	// #95
  40e34c:	mov	w0, #0xffffffff            	// #-1
  40e350:	str	w9, [x8]
  40e354:	ldp	x29, x30, [sp], #16
  40e358:	ret
  40e35c:	stp	x29, x30, [sp, #-16]!
  40e360:	mov	x29, sp
  40e364:	bl	403100 <__errno_location@plt>
  40e368:	mov	x8, x0
  40e36c:	mov	w9, #0x5f                  	// #95
  40e370:	mov	w0, #0xffffffff            	// #-1
  40e374:	str	w9, [x8]
  40e378:	ldp	x29, x30, [sp], #16
  40e37c:	ret
  40e380:	stp	x29, x30, [sp, #-16]!
  40e384:	mov	x29, sp
  40e388:	bl	403100 <__errno_location@plt>
  40e38c:	mov	x8, x0
  40e390:	mov	w9, #0x5f                  	// #95
  40e394:	mov	w0, #0xffffffff            	// #-1
  40e398:	str	w9, [x8]
  40e39c:	ldp	x29, x30, [sp], #16
  40e3a0:	ret
  40e3a4:	stp	x29, x30, [sp, #-16]!
  40e3a8:	mov	x29, sp
  40e3ac:	bl	403100 <__errno_location@plt>
  40e3b0:	mov	x8, x0
  40e3b4:	mov	w9, #0x5f                  	// #95
  40e3b8:	mov	w0, #0xffffffff            	// #-1
  40e3bc:	str	w9, [x8]
  40e3c0:	ldp	x29, x30, [sp], #16
  40e3c4:	ret
  40e3c8:	stp	x29, x30, [sp, #-16]!
  40e3cc:	mov	x29, sp
  40e3d0:	bl	403100 <__errno_location@plt>
  40e3d4:	mov	x8, x0
  40e3d8:	mov	w9, #0x5f                  	// #95
  40e3dc:	mov	w0, #0xffffffff            	// #-1
  40e3e0:	str	w9, [x8]
  40e3e4:	ldp	x29, x30, [sp], #16
  40e3e8:	ret
  40e3ec:	stp	x29, x30, [sp, #-16]!
  40e3f0:	mov	x29, sp
  40e3f4:	bl	403100 <__errno_location@plt>
  40e3f8:	mov	x8, x0
  40e3fc:	mov	w9, #0x5f                  	// #95
  40e400:	mov	w0, #0xffffffff            	// #-1
  40e404:	str	w9, [x8]
  40e408:	ldp	x29, x30, [sp], #16
  40e40c:	ret
  40e410:	stp	x29, x30, [sp, #-16]!
  40e414:	mov	x29, sp
  40e418:	bl	403100 <__errno_location@plt>
  40e41c:	mov	x8, x0
  40e420:	mov	w9, #0x5f                  	// #95
  40e424:	mov	w0, #0xffffffff            	// #-1
  40e428:	str	w9, [x8]
  40e42c:	ldp	x29, x30, [sp], #16
  40e430:	ret
  40e434:	stp	x29, x30, [sp, #-16]!
  40e438:	mov	x29, sp
  40e43c:	bl	403100 <__errno_location@plt>
  40e440:	mov	x8, x0
  40e444:	mov	w9, #0x5f                  	// #95
  40e448:	mov	w0, #0xffffffff            	// #-1
  40e44c:	str	w9, [x8]
  40e450:	ldp	x29, x30, [sp], #16
  40e454:	ret
  40e458:	stp	x29, x30, [sp, #-16]!
  40e45c:	mov	x29, sp
  40e460:	bl	403100 <__errno_location@plt>
  40e464:	mov	x8, x0
  40e468:	mov	w9, #0x5f                  	// #95
  40e46c:	mov	w0, #0xffffffff            	// #-1
  40e470:	str	w9, [x8]
  40e474:	ldp	x29, x30, [sp], #16
  40e478:	ret
  40e47c:	stp	x29, x30, [sp, #-16]!
  40e480:	mov	x29, sp
  40e484:	bl	403100 <__errno_location@plt>
  40e488:	mov	w8, #0x5f                  	// #95
  40e48c:	str	w8, [x0]
  40e490:	mov	w0, wzr
  40e494:	ldp	x29, x30, [sp], #16
  40e498:	ret
  40e49c:	stp	x29, x30, [sp, #-16]!
  40e4a0:	mov	x29, sp
  40e4a4:	bl	403100 <__errno_location@plt>
  40e4a8:	mov	x8, x0
  40e4ac:	mov	w9, #0x5f                  	// #95
  40e4b0:	mov	w0, #0xffffffff            	// #-1
  40e4b4:	str	w9, [x8]
  40e4b8:	ldp	x29, x30, [sp], #16
  40e4bc:	ret
  40e4c0:	ldr	x0, [x0, #80]
  40e4c4:	ret
  40e4c8:	ldr	x0, [x0, #112]
  40e4cc:	ret
  40e4d0:	ldr	x0, [x0, #96]
  40e4d4:	ret
  40e4d8:	mov	x0, xzr
  40e4dc:	ret
  40e4e0:	ldp	x8, x1, [x0, #72]
  40e4e4:	mov	x0, x8
  40e4e8:	ret
  40e4ec:	ldp	x8, x1, [x0, #104]
  40e4f0:	mov	x0, x8
  40e4f4:	ret
  40e4f8:	ldp	x8, x1, [x0, #88]
  40e4fc:	mov	x0, x8
  40e500:	ret
  40e504:	mov	x0, #0xffffffffffffffff    	// #-1
  40e508:	mov	x1, #0xffffffffffffffff    	// #-1
  40e50c:	ret
  40e510:	ret
  40e514:	stp	x29, x30, [sp, #-16]!
  40e518:	mov	w3, wzr
  40e51c:	mov	x29, sp
  40e520:	bl	414370 <__fxstatat@plt+0x111d0>
  40e524:	ldp	x29, x30, [sp], #16
  40e528:	ret
  40e52c:	stp	x29, x30, [sp, #-16]!
  40e530:	mov	w3, #0x100                 	// #256
  40e534:	mov	x29, sp
  40e538:	bl	414370 <__fxstatat@plt+0x111d0>
  40e53c:	ldp	x29, x30, [sp], #16
  40e540:	ret
  40e544:	sub	sp, sp, #0x70
  40e548:	stp	x29, x30, [sp, #16]
  40e54c:	stp	x28, x27, [sp, #32]
  40e550:	stp	x26, x25, [sp, #48]
  40e554:	stp	x24, x23, [sp, #64]
  40e558:	stp	x22, x21, [sp, #80]
  40e55c:	stp	x20, x19, [sp, #96]
  40e560:	add	x29, sp, #0x10
  40e564:	mov	x20, x4
  40e568:	mov	x21, x3
  40e56c:	mov	x22, x2
  40e570:	mov	w24, w1
  40e574:	mov	x23, x0
  40e578:	bl	403100 <__errno_location@plt>
  40e57c:	ldr	w8, [x0]
  40e580:	mov	x19, x0
  40e584:	mov	x0, x23
  40e588:	stur	w8, [x29, #-4]
  40e58c:	bl	4029b0 <strlen@plt>
  40e590:	sxtw	x26, w24
  40e594:	add	x8, x26, x20
  40e598:	subs	x8, x0, x8
  40e59c:	b.cc	40e670 <__fxstatat@plt+0xb4d0>  // b.lo, b.ul, b.last
  40e5a0:	mov	x25, x0
  40e5a4:	add	x0, x23, x8
  40e5a8:	mov	x1, x20
  40e5ac:	bl	40e6b8 <__fxstatat@plt+0xb518>
  40e5b0:	tbz	w0, #0, 40e670 <__fxstatat@plt+0xb4d0>
  40e5b4:	mov	x0, xzr
  40e5b8:	mov	x1, x20
  40e5bc:	bl	413120 <__fxstatat@plt+0xff80>
  40e5c0:	cbz	x0, 40e6a0 <__fxstatat@plt+0xb500>
  40e5c4:	neg	x8, x20
  40e5c8:	str	x8, [sp]
  40e5cc:	sub	x8, x25, x26
  40e5d0:	adrp	x26, 416000 <__fxstatat@plt+0x12e60>
  40e5d4:	mov	x24, x0
  40e5d8:	mov	w27, wzr
  40e5dc:	add	x28, x23, x8
  40e5e0:	add	x26, x26, #0x378
  40e5e4:	cbz	x20, 40e608 <__fxstatat@plt+0xb468>
  40e5e8:	ldr	x25, [sp]
  40e5ec:	mov	w1, #0x3d                  	// #61
  40e5f0:	mov	x0, x24
  40e5f4:	bl	413144 <__fxstatat@plt+0xffa4>
  40e5f8:	ldrb	w8, [x26, x0]
  40e5fc:	strb	w8, [x28, x25]
  40e600:	adds	x25, x25, #0x1
  40e604:	b.cc	40e5ec <__fxstatat@plt+0xb44c>  // b.lo, b.ul, b.last
  40e608:	mov	x0, x23
  40e60c:	mov	x1, x22
  40e610:	blr	x21
  40e614:	mov	w25, w0
  40e618:	tbnz	w0, #31, 40e630 <__fxstatat@plt+0xb490>
  40e61c:	ldur	w8, [x29, #-4]
  40e620:	str	w8, [x19]
  40e624:	mov	w8, #0x8                   	// #8
  40e628:	cbz	w8, 40e648 <__fxstatat@plt+0xb4a8>
  40e62c:	b	40e6a8 <__fxstatat@plt+0xb508>
  40e630:	ldr	w8, [x19]
  40e634:	cmp	w8, #0x11
  40e638:	cset	w8, ne  // ne = any
  40e63c:	csinv	w25, w25, wzr, eq  // eq = none
  40e640:	lsl	w8, w8, #3
  40e644:	cbnz	w8, 40e6a8 <__fxstatat@plt+0xb508>
  40e648:	mov	w8, #0xa2f8                	// #41720
  40e64c:	add	w27, w27, #0x1
  40e650:	movk	w8, #0x3, lsl #16
  40e654:	cmp	w27, w8
  40e658:	b.ne	40e5e4 <__fxstatat@plt+0xb444>  // b.any
  40e65c:	mov	x0, x24
  40e660:	bl	41328c <__fxstatat@plt+0x100ec>
  40e664:	mov	w25, #0xffffffff            	// #-1
  40e668:	mov	w20, #0x11                  	// #17
  40e66c:	b	40e678 <__fxstatat@plt+0xb4d8>
  40e670:	mov	w25, #0xffffffff            	// #-1
  40e674:	mov	w20, #0x16                  	// #22
  40e678:	str	w20, [x19]
  40e67c:	mov	w0, w25
  40e680:	ldp	x20, x19, [sp, #96]
  40e684:	ldp	x22, x21, [sp, #80]
  40e688:	ldp	x24, x23, [sp, #64]
  40e68c:	ldp	x26, x25, [sp, #48]
  40e690:	ldp	x28, x27, [sp, #32]
  40e694:	ldp	x29, x30, [sp, #16]
  40e698:	add	sp, sp, #0x70
  40e69c:	ret
  40e6a0:	mov	w25, #0xffffffff            	// #-1
  40e6a4:	b	40e67c <__fxstatat@plt+0xb4dc>
  40e6a8:	ldr	w20, [x19]
  40e6ac:	mov	x0, x24
  40e6b0:	bl	41328c <__fxstatat@plt+0x100ec>
  40e6b4:	b	40e678 <__fxstatat@plt+0xb4d8>
  40e6b8:	stp	x29, x30, [sp, #-32]!
  40e6bc:	str	x19, [sp, #16]
  40e6c0:	mov	x19, x1
  40e6c4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  40e6c8:	add	x1, x1, #0xfcb
  40e6cc:	mov	x29, sp
  40e6d0:	bl	402f40 <strspn@plt>
  40e6d4:	cmp	x0, x19
  40e6d8:	ldr	x19, [sp, #16]
  40e6dc:	cset	w0, cs  // cs = hs, nlast
  40e6e0:	ldp	x29, x30, [sp], #32
  40e6e4:	ret
  40e6e8:	sub	sp, sp, #0x20
  40e6ec:	stp	x29, x30, [sp, #16]
  40e6f0:	add	x29, sp, #0x10
  40e6f4:	cmp	w3, #0x3
  40e6f8:	stur	w2, [x29, #-4]
  40e6fc:	b.cs	40e720 <__fxstatat@plt+0xb580>  // b.hs, b.nlast
  40e700:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40e704:	add	x8, x8, #0x420
  40e708:	ldr	x3, [x8, w3, sxtw #3]
  40e70c:	sub	x2, x29, #0x4
  40e710:	bl	40e544 <__fxstatat@plt+0xb3a4>
  40e714:	ldp	x29, x30, [sp, #16]
  40e718:	add	sp, sp, #0x20
  40e71c:	ret
  40e720:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40e724:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40e728:	adrp	x3, 416000 <__fxstatat@plt+0x12e60>
  40e72c:	add	x0, x0, #0x3b7
  40e730:	add	x1, x1, #0x3da
  40e734:	add	x3, x3, #0x3e9
  40e738:	mov	w2, #0x147                 	// #327
  40e73c:	bl	4030f0 <__assert_fail@plt>
  40e740:	stp	x29, x30, [sp, #-16]!
  40e744:	ldr	w8, [x1]
  40e748:	mov	w9, #0xc2                  	// #194
  40e74c:	mov	w2, #0x180                 	// #384
  40e750:	mov	x29, sp
  40e754:	and	w8, w8, #0xfffffffc
  40e758:	orr	w1, w8, w9
  40e75c:	bl	402be0 <open@plt>
  40e760:	ldp	x29, x30, [sp], #16
  40e764:	ret
  40e768:	stp	x29, x30, [sp, #-16]!
  40e76c:	mov	w1, #0x1c0                 	// #448
  40e770:	mov	x29, sp
  40e774:	bl	403150 <mkdir@plt>
  40e778:	ldp	x29, x30, [sp], #16
  40e77c:	ret
  40e780:	sub	sp, sp, #0x90
  40e784:	mov	x1, sp
  40e788:	stp	x29, x30, [sp, #128]
  40e78c:	add	x29, sp, #0x80
  40e790:	bl	414360 <__fxstatat@plt+0x111c0>
  40e794:	cbz	w0, 40e7a8 <__fxstatat@plt+0xb608>
  40e798:	bl	403100 <__errno_location@plt>
  40e79c:	ldr	w8, [x0]
  40e7a0:	cmp	w8, #0x4b
  40e7a4:	b.ne	40e7b4 <__fxstatat@plt+0xb614>  // b.any
  40e7a8:	bl	403100 <__errno_location@plt>
  40e7ac:	mov	w8, #0x11                  	// #17
  40e7b0:	str	w8, [x0]
  40e7b4:	bl	403100 <__errno_location@plt>
  40e7b8:	ldr	w8, [x0]
  40e7bc:	ldp	x29, x30, [sp, #128]
  40e7c0:	cmp	w8, #0x2
  40e7c4:	csetm	w0, ne  // ne = any
  40e7c8:	add	sp, sp, #0x90
  40e7cc:	ret
  40e7d0:	stp	x29, x30, [sp, #-16]!
  40e7d4:	mov	w4, #0x6                   	// #6
  40e7d8:	mov	x29, sp
  40e7dc:	bl	40e6e8 <__fxstatat@plt+0xb548>
  40e7e0:	ldp	x29, x30, [sp], #16
  40e7e4:	ret
  40e7e8:	stp	x29, x30, [sp, #-16]!
  40e7ec:	mov	w4, #0x6                   	// #6
  40e7f0:	mov	x29, sp
  40e7f4:	bl	40e544 <__fxstatat@plt+0xb3a4>
  40e7f8:	ldp	x29, x30, [sp], #16
  40e7fc:	ret
  40e800:	stp	x29, x30, [sp, #-48]!
  40e804:	stp	x20, x19, [sp, #32]
  40e808:	mov	w19, w0
  40e80c:	cmp	w0, #0x2
  40e810:	stp	x22, x21, [sp, #16]
  40e814:	mov	x29, sp
  40e818:	b.hi	40e844 <__fxstatat@plt+0xb6a4>  // b.pmore
  40e81c:	mov	w0, w19
  40e820:	bl	413dbc <__fxstatat@plt+0x10c1c>
  40e824:	mov	w20, w0
  40e828:	bl	403100 <__errno_location@plt>
  40e82c:	ldr	w22, [x0]
  40e830:	mov	x21, x0
  40e834:	mov	w0, w19
  40e838:	bl	402d60 <close@plt>
  40e83c:	mov	w19, w20
  40e840:	str	w22, [x21]
  40e844:	mov	w0, w19
  40e848:	ldp	x20, x19, [sp, #32]
  40e84c:	ldp	x22, x21, [sp, #16]
  40e850:	ldp	x29, x30, [sp], #48
  40e854:	ret
  40e858:	stp	x29, x30, [sp, #-16]!
  40e85c:	mov	w4, w3
  40e860:	mov	x3, x2
  40e864:	mov	x2, x1
  40e868:	mov	x1, x0
  40e86c:	mov	w0, #0xffffff9c            	// #-100
  40e870:	mov	x29, sp
  40e874:	bl	40e880 <__fxstatat@plt+0xb6e0>
  40e878:	ldp	x29, x30, [sp], #16
  40e87c:	ret
  40e880:	sub	sp, sp, #0x130
  40e884:	stp	x29, x30, [sp, #208]
  40e888:	stp	x28, x27, [sp, #224]
  40e88c:	stp	x26, x25, [sp, #240]
  40e890:	stp	x24, x23, [sp, #256]
  40e894:	stp	x22, x21, [sp, #272]
  40e898:	stp	x20, x19, [sp, #288]
  40e89c:	ldr	x26, [x2, #88]
  40e8a0:	ldr	x27, [x3, #88]
  40e8a4:	mov	w23, w0
  40e8a8:	mov	x0, x2
  40e8ac:	add	x29, sp, #0xd0
  40e8b0:	mov	w21, w4
  40e8b4:	mov	x20, x3
  40e8b8:	mov	x24, x2
  40e8bc:	mov	x22, x1
  40e8c0:	bl	40e4d0 <__fxstatat@plt+0xb330>
  40e8c4:	mov	x19, x0
  40e8c8:	mov	x0, x20
  40e8cc:	bl	40e4d0 <__fxstatat@plt+0xb330>
  40e8d0:	mov	x20, x0
  40e8d4:	tbz	w21, #0, 40eda4 <__fxstatat@plt+0xbc04>
  40e8d8:	cmp	x26, x27
  40e8dc:	b.ne	40e8f8 <__fxstatat@plt+0xb758>  // b.any
  40e8e0:	cmp	w19, w20
  40e8e4:	b.ne	40e8f8 <__fxstatat@plt+0xb758>  // b.any
  40e8e8:	mov	w24, wzr
  40e8ec:	mov	w8, #0x1                   	// #1
  40e8f0:	cbnz	w8, 40edcc <__fxstatat@plt+0xbc2c>
  40e8f4:	b	40eda4 <__fxstatat@plt+0xbc04>
  40e8f8:	sub	x8, x27, #0x2
  40e8fc:	cmp	x26, x8
  40e900:	b.le	40e9ac <__fxstatat@plt+0xb80c>
  40e904:	sub	x8, x26, #0x2
  40e908:	cmp	x27, x8
  40e90c:	b.le	40e9bc <__fxstatat@plt+0xb81c>
  40e910:	adrp	x25, 427000 <__fxstatat@plt+0x23e60>
  40e914:	ldr	x8, [x25, #2696]
  40e918:	cbnz	x8, 40e944 <__fxstatat@plt+0xb7a4>
  40e91c:	adrp	x2, 40e000 <__fxstatat@plt+0xae60>
  40e920:	adrp	x3, 40e000 <__fxstatat@plt+0xae60>
  40e924:	adrp	x4, 402000 <mbrtowc@plt-0x970>
  40e928:	add	x2, x2, #0xe08
  40e92c:	add	x3, x3, #0xe18
  40e930:	add	x4, x4, #0xed0
  40e934:	mov	w0, #0x10                  	// #16
  40e938:	mov	x1, xzr
  40e93c:	bl	40b41c <__fxstatat@plt+0x827c>
  40e940:	str	x0, [x25, #2696]
  40e944:	ldr	x21, [x25, #2696]
  40e948:	cbz	x21, 40e9cc <__fxstatat@plt+0xb82c>
  40e94c:	adrp	x28, 427000 <__fxstatat@plt+0x23e60>
  40e950:	ldr	x8, [x28, #2704]
  40e954:	cbnz	x8, 40e97c <__fxstatat@plt+0xb7dc>
  40e958:	mov	w0, #0x10                  	// #16
  40e95c:	bl	402bb0 <malloc@plt>
  40e960:	str	x0, [x28, #2704]
  40e964:	cbz	x0, 40e9cc <__fxstatat@plt+0xb82c>
  40e968:	ldr	x8, [x28, #2704]
  40e96c:	mov	w9, #0x9400                	// #37888
  40e970:	movk	w9, #0x7735, lsl #16
  40e974:	str	w9, [x0, #8]
  40e978:	strb	wzr, [x8, #12]
  40e97c:	ldr	x8, [x24]
  40e980:	ldr	x1, [x28, #2704]
  40e984:	mov	x0, x21
  40e988:	str	x8, [x1]
  40e98c:	bl	40bc88 <__fxstatat@plt+0x8ae8>
  40e990:	cbz	x0, 40e9cc <__fxstatat@plt+0xb82c>
  40e994:	ldr	x8, [x28, #2704]
  40e998:	mov	x21, x0
  40e99c:	cmp	x8, x0
  40e9a0:	b.ne	40ea00 <__fxstatat@plt+0xb860>  // b.any
  40e9a4:	str	xzr, [x28, #2704]
  40e9a8:	b	40ea00 <__fxstatat@plt+0xb860>
  40e9ac:	mov	w24, #0xffffffff            	// #-1
  40e9b0:	mov	w8, #0x1                   	// #1
  40e9b4:	cbnz	w8, 40edcc <__fxstatat@plt+0xbc2c>
  40e9b8:	b	40eda4 <__fxstatat@plt+0xbc04>
  40e9bc:	mov	w8, #0x1                   	// #1
  40e9c0:	mov	w24, #0x1                   	// #1
  40e9c4:	cbnz	w8, 40edcc <__fxstatat@plt+0xbc2c>
  40e9c8:	b	40eda4 <__fxstatat@plt+0xbc04>
  40e9cc:	ldr	x0, [x25, #2696]
  40e9d0:	cbz	x0, 40eabc <__fxstatat@plt+0xb91c>
  40e9d4:	ldr	x8, [x24]
  40e9d8:	sub	x1, x29, #0x18
  40e9dc:	stur	x8, [x29, #-24]
  40e9e0:	bl	40b160 <__fxstatat@plt+0x7fc0>
  40e9e4:	mov	x21, x0
  40e9e8:	cbnz	x21, 40ea00 <__fxstatat@plt+0xb860>
  40e9ec:	mov	w8, #0x9400                	// #37888
  40e9f0:	movk	w8, #0x7735, lsl #16
  40e9f4:	sub	x21, x29, #0x18
  40e9f8:	stur	w8, [x29, #-16]
  40e9fc:	sturb	wzr, [x29, #-12]
  40ea00:	ldrb	w8, [x21, #12]
  40ea04:	ldr	w25, [x21, #8]
  40ea08:	cbz	w8, 40ea38 <__fxstatat@plt+0xb898>
  40ea0c:	mov	w28, w25
  40ea10:	mov	w9, #0x9400                	// #37888
  40ea14:	movk	w9, #0x7735, lsl #16
  40ea18:	cmp	w28, w9
  40ea1c:	sdiv	w9, w20, w28
  40ea20:	cset	w10, eq  // eq = none
  40ea24:	mov	w8, wzr
  40ea28:	bic	x27, x27, x10
  40ea2c:	mul	w20, w9, w28
  40ea30:	cbnz	w8, 40edcc <__fxstatat@plt+0xbc2c>
  40ea34:	b	40eda4 <__fxstatat@plt+0xbc04>
  40ea38:	ldr	x8, [x24, #72]
  40ea3c:	mov	x0, x24
  40ea40:	str	x8, [sp, #8]
  40ea44:	ldr	x8, [x24, #104]
  40ea48:	str	x8, [sp, #16]
  40ea4c:	bl	40e4c0 <__fxstatat@plt+0xb320>
  40ea50:	mov	x28, x0
  40ea54:	mov	x0, x24
  40ea58:	bl	40e4c8 <__fxstatat@plt+0xb328>
  40ea5c:	mov	w8, #0x6667                	// #26215
  40ea60:	mov	x18, x28
  40ea64:	movk	w8, #0x6666, lsl #16
  40ea68:	smull	x10, w18, w8
  40ea6c:	smull	x11, w0, w8
  40ea70:	lsr	x12, x10, #63
  40ea74:	asr	x10, x10, #34
  40ea78:	smull	x8, w19, w8
  40ea7c:	add	w10, w10, w12
  40ea80:	lsr	x12, x11, #63
  40ea84:	asr	x11, x11, #34
  40ea88:	add	w11, w11, w12
  40ea8c:	lsr	x12, x8, #63
  40ea90:	asr	x8, x8, #34
  40ea94:	mov	w9, #0xa                   	// #10
  40ea98:	add	w8, w8, w12
  40ea9c:	msub	w10, w10, w9, w18
  40eaa0:	msub	w8, w8, w9, w19
  40eaa4:	msub	w11, w11, w9, w0
  40eaa8:	orr	w8, w10, w8
  40eaac:	orr	w8, w8, w11
  40eab0:	cbz	w8, 40eac8 <__fxstatat@plt+0xb928>
  40eab4:	mov	w28, #0x1                   	// #1
  40eab8:	b	40eba4 <__fxstatat@plt+0xba04>
  40eabc:	mov	x21, xzr
  40eac0:	cbnz	x21, 40ea00 <__fxstatat@plt+0xb860>
  40eac4:	b	40e9ec <__fxstatat@plt+0xb84c>
  40eac8:	ldr	x14, [sp, #16]
  40eacc:	mov	w8, #0xa                   	// #10
  40ead0:	cmp	w25, #0xb
  40ead4:	mov	w28, #0xa                   	// #10
  40ead8:	b.lt	40eba4 <__fxstatat@plt+0xba04>  // b.tstop
  40eadc:	ldr	x9, [sp, #8]
  40eae0:	mov	w10, #0x6667                	// #26215
  40eae4:	movk	w10, #0x6666, lsl #16
  40eae8:	mov	w12, w18
  40eaec:	orr	x11, x9, x26
  40eaf0:	mov	w9, #0xca00                	// #51712
  40eaf4:	movk	w9, #0x3b9a, lsl #16
  40eaf8:	mov	w13, w19
  40eafc:	orr	x11, x11, x14
  40eb00:	mov	w28, #0xa                   	// #10
  40eb04:	smull	x12, w12, w10
  40eb08:	smull	x14, w0, w10
  40eb0c:	lsr	x17, x12, #63
  40eb10:	asr	x12, x12, #34
  40eb14:	smull	x13, w13, w10
  40eb18:	lsr	x16, x14, #63
  40eb1c:	asr	x14, x14, #34
  40eb20:	add	w12, w12, w17
  40eb24:	lsr	x15, x13, #63
  40eb28:	asr	x13, x13, #34
  40eb2c:	add	w0, w14, w16
  40eb30:	smull	x14, w12, w10
  40eb34:	add	w13, w13, w15
  40eb38:	smull	x15, w0, w10
  40eb3c:	lsr	x17, x14, #63
  40eb40:	asr	x14, x14, #34
  40eb44:	smull	x16, w13, w10
  40eb48:	add	w14, w14, w17
  40eb4c:	lsr	x17, x15, #63
  40eb50:	asr	x15, x15, #34
  40eb54:	add	w15, w15, w17
  40eb58:	lsr	x17, x16, #63
  40eb5c:	asr	x16, x16, #34
  40eb60:	add	w16, w16, w17
  40eb64:	msub	w14, w14, w8, w12
  40eb68:	msub	w15, w15, w8, w0
  40eb6c:	orr	w14, w15, w14
  40eb70:	msub	w15, w16, w8, w13
  40eb74:	orr	w14, w14, w15
  40eb78:	cbnz	w14, 40eba4 <__fxstatat@plt+0xba04>
  40eb7c:	cmp	w28, w9
  40eb80:	b.eq	40eb98 <__fxstatat@plt+0xb9f8>  // b.none
  40eb84:	add	w14, w28, w28, lsl #2
  40eb88:	lsl	w28, w14, #1
  40eb8c:	cmp	w28, w25
  40eb90:	b.lt	40eb04 <__fxstatat@plt+0xb964>  // b.tstop
  40eb94:	b	40eba4 <__fxstatat@plt+0xba04>
  40eb98:	mvn	w8, w11
  40eb9c:	and	w8, w8, #0x1
  40eba0:	lsl	w28, w28, w8
  40eba4:	cmp	w28, #0x2
  40eba8:	str	w28, [x21, #8]
  40ebac:	b.lt	40ec3c <__fxstatat@plt+0xba9c>  // b.tstop
  40ebb0:	mov	w8, #0x9400                	// #37888
  40ebb4:	movk	w8, #0x7735, lsl #16
  40ebb8:	cmp	w28, w8
  40ebbc:	cset	w9, eq  // eq = none
  40ebc0:	cmp	x27, x26
  40ebc4:	b.lt	40ebd8 <__fxstatat@plt+0xba38>  // b.tstop
  40ebc8:	cmp	w20, w19
  40ebcc:	b.gt	40ec40 <__fxstatat@plt+0xbaa0>
  40ebd0:	cmp	x26, x27
  40ebd4:	b.ne	40ec40 <__fxstatat@plt+0xbaa0>  // b.any
  40ebd8:	mov	w8, #0x1                   	// #1
  40ebdc:	mov	w24, #0x1                   	// #1
  40ebe0:	cbnz	w8, 40ed98 <__fxstatat@plt+0xbbf8>
  40ebe4:	ldr	x11, [sp, #8]
  40ebe8:	mov	w10, #0x8e39                	// #36409
  40ebec:	sxtw	x8, w18
  40ebf0:	movk	w10, #0x38e3, lsl #16
  40ebf4:	stp	x11, x8, [x29, #-56]
  40ebf8:	smull	x8, w28, w10
  40ebfc:	lsr	x10, x8, #63
  40ec00:	asr	x8, x8, #33
  40ec04:	add	w8, w8, w10
  40ec08:	add	w8, w8, w19
  40ec0c:	orr	x9, x26, x9
  40ec10:	sxtw	x8, w8
  40ec14:	sub	x2, x29, #0x38
  40ec18:	mov	w3, #0x100                 	// #256
  40ec1c:	mov	w0, w23
  40ec20:	mov	x1, x22
  40ec24:	stp	x9, x8, [x29, #-40]
  40ec28:	bl	402f50 <utimensat@plt>
  40ec2c:	cbz	w0, 40ec58 <__fxstatat@plt+0xbab8>
  40ec30:	mov	w24, #0xfffffffe            	// #-2
  40ec34:	mov	w8, #0x1                   	// #1
  40ec38:	b	40ed98 <__fxstatat@plt+0xbbf8>
  40ec3c:	b	40edf0 <__fxstatat@plt+0xbc50>
  40ec40:	bic	x8, x27, x9
  40ec44:	cmp	x26, x8
  40ec48:	b.ge	40ed14 <__fxstatat@plt+0xbb74>  // b.tcont
  40ec4c:	mov	w24, #0xffffffff            	// #-1
  40ec50:	mov	w8, #0x1                   	// #1
  40ec54:	b	40ebe0 <__fxstatat@plt+0xba40>
  40ec58:	add	x2, sp, #0x18
  40ec5c:	mov	w3, #0x100                 	// #256
  40ec60:	mov	w0, w23
  40ec64:	mov	x1, x22
  40ec68:	bl	414370 <__fxstatat@plt+0x111d0>
  40ec6c:	ldr	x8, [sp, #112]
  40ec70:	mov	w25, w0
  40ec74:	sxtw	x9, w25
  40ec78:	add	x0, sp, #0x18
  40ec7c:	eor	x8, x8, x26
  40ec80:	orr	x8, x8, x9
  40ec84:	str	x8, [sp, #16]
  40ec88:	bl	40e4d0 <__fxstatat@plt+0xb330>
  40ec8c:	ldr	x10, [sp, #16]
  40ec90:	sxtw	x8, w19
  40ec94:	eor	x9, x0, x8
  40ec98:	orr	x9, x10, x9
  40ec9c:	cbz	x9, 40ecb8 <__fxstatat@plt+0xbb18>
  40eca0:	sub	x2, x29, #0x38
  40eca4:	mov	w3, #0x100                 	// #256
  40eca8:	mov	w0, w23
  40ecac:	mov	x1, x22
  40ecb0:	stp	x26, x8, [x29, #-40]
  40ecb4:	bl	402f50 <utimensat@plt>
  40ecb8:	cmp	w25, #0x0
  40ecbc:	mov	w9, #0xfffffffe            	// #-2
  40ecc0:	cset	w8, ne  // ne = any
  40ecc4:	csel	w24, w24, w9, eq  // eq = none
  40ecc8:	cbnz	w25, 40ed98 <__fxstatat@plt+0xbbf8>
  40eccc:	ldr	w8, [sp, #112]
  40ecd0:	mov	w23, #0xca00                	// #51712
  40ecd4:	add	x0, sp, #0x18
  40ecd8:	movk	w23, #0x3b9a, lsl #16
  40ecdc:	and	w22, w8, #0x1
  40ece0:	bl	40e4d0 <__fxstatat@plt+0xb330>
  40ece4:	mov	w8, #0xcccd                	// #52429
  40ece8:	mov	w9, #0x9998                	// #39320
  40ecec:	madd	w11, w22, w23, w0
  40ecf0:	movk	w8, #0xcccc, lsl #16
  40ecf4:	movk	w9, #0x1999, lsl #16
  40ecf8:	madd	w10, w11, w8, w9
  40ecfc:	ror	w10, w10, #1
  40ed00:	cmp	w10, w9
  40ed04:	b.ls	40ed30 <__fxstatat@plt+0xbb90>  // b.plast
  40ed08:	mov	w8, wzr
  40ed0c:	mov	w28, #0x1                   	// #1
  40ed10:	b	40ed98 <__fxstatat@plt+0xbbf8>
  40ed14:	b.ne	40ed28 <__fxstatat@plt+0xbb88>  // b.any
  40ed18:	sdiv	w8, w20, w28
  40ed1c:	mul	w8, w8, w28
  40ed20:	cmp	w8, w19
  40ed24:	b.gt	40ec4c <__fxstatat@plt+0xbaac>
  40ed28:	mov	w8, wzr
  40ed2c:	b	40ebe0 <__fxstatat@plt+0xba40>
  40ed30:	mov	w12, #0xca00                	// #51712
  40ed34:	mov	w13, #0x6667                	// #26215
  40ed38:	mov	w14, #0x9999                	// #39321
  40ed3c:	mov	w10, #0x1                   	// #1
  40ed40:	movk	w12, #0x3b9a, lsl #16
  40ed44:	movk	w13, #0x6666, lsl #16
  40ed48:	movk	w14, #0x1999, lsl #16
  40ed4c:	cmp	w10, w12
  40ed50:	b.eq	40ed90 <__fxstatat@plt+0xbbf0>  // b.none
  40ed54:	add	w10, w10, w10, lsl #2
  40ed58:	lsl	w10, w10, #1
  40ed5c:	cmp	w10, w28
  40ed60:	b.eq	40ed84 <__fxstatat@plt+0xbbe4>  // b.none
  40ed64:	smull	x11, w11, w13
  40ed68:	lsr	x15, x11, #63
  40ed6c:	asr	x11, x11, #34
  40ed70:	add	w11, w11, w15
  40ed74:	madd	w15, w11, w8, w9
  40ed78:	ror	w15, w15, #1
  40ed7c:	cmp	w15, w14
  40ed80:	b.cc	40ed4c <__fxstatat@plt+0xbbac>  // b.lo, b.ul, b.last
  40ed84:	mov	w8, wzr
  40ed88:	mov	w28, w10
  40ed8c:	b	40ed98 <__fxstatat@plt+0xbbf8>
  40ed90:	mov	w8, wzr
  40ed94:	lsl	w28, w10, #1
  40ed98:	cbz	w8, 40edf0 <__fxstatat@plt+0xbc50>
  40ed9c:	cbz	w8, 40ea10 <__fxstatat@plt+0xb870>
  40eda0:	cbnz	w8, 40edcc <__fxstatat@plt+0xbc2c>
  40eda4:	cmp	x26, x27
  40eda8:	b.ge	40edb4 <__fxstatat@plt+0xbc14>  // b.tcont
  40edac:	mov	w24, #0xffffffff            	// #-1
  40edb0:	b	40edcc <__fxstatat@plt+0xbc2c>
  40edb4:	b.le	40edc0 <__fxstatat@plt+0xbc20>
  40edb8:	mov	w24, #0x1                   	// #1
  40edbc:	b	40edcc <__fxstatat@plt+0xbc2c>
  40edc0:	cmp	w20, w19
  40edc4:	cset	w8, lt  // lt = tstop
  40edc8:	csinv	w24, w8, wzr, le
  40edcc:	mov	w0, w24
  40edd0:	ldp	x20, x19, [sp, #288]
  40edd4:	ldp	x22, x21, [sp, #272]
  40edd8:	ldp	x24, x23, [sp, #256]
  40eddc:	ldp	x26, x25, [sp, #240]
  40ede0:	ldp	x28, x27, [sp, #224]
  40ede4:	ldp	x29, x30, [sp, #208]
  40ede8:	add	sp, sp, #0x130
  40edec:	ret
  40edf0:	mov	w8, wzr
  40edf4:	mov	w9, #0x1                   	// #1
  40edf8:	str	w28, [x21, #8]
  40edfc:	strb	w9, [x21, #12]
  40ee00:	cbnz	w8, 40eda0 <__fxstatat@plt+0xbc00>
  40ee04:	b	40ea10 <__fxstatat@plt+0xb870>
  40ee08:	ldr	x8, [x0]
  40ee0c:	udiv	x9, x8, x1
  40ee10:	msub	x0, x9, x1, x8
  40ee14:	ret
  40ee18:	ldr	x8, [x0]
  40ee1c:	ldr	x9, [x1]
  40ee20:	cmp	x8, x9
  40ee24:	cset	w0, eq  // eq = none
  40ee28:	ret
  40ee2c:	stp	x29, x30, [sp, #-16]!
  40ee30:	mov	w3, #0x100                 	// #256
  40ee34:	mov	x29, sp
  40ee38:	bl	402f50 <utimensat@plt>
  40ee3c:	ldp	x29, x30, [sp], #16
  40ee40:	ret
  40ee44:	sub	sp, sp, #0x140
  40ee48:	stp	x29, x30, [sp, #240]
  40ee4c:	add	x29, sp, #0xf0
  40ee50:	cmp	x2, #0x0
  40ee54:	sub	x8, x29, #0x20
  40ee58:	stp	x24, x23, [sp, #272]
  40ee5c:	stp	x22, x21, [sp, #288]
  40ee60:	stp	x20, x19, [sp, #304]
  40ee64:	mov	x21, x2
  40ee68:	mov	x20, x1
  40ee6c:	mov	w19, w0
  40ee70:	csel	x23, xzr, x8, eq  // eq = none
  40ee74:	stp	x28, x25, [sp, #256]
  40ee78:	stur	x23, [x29, #-40]
  40ee7c:	cbz	x2, 40eea4 <__fxstatat@plt+0xbd04>
  40ee80:	ldr	q0, [x21]
  40ee84:	mov	x0, x23
  40ee88:	stur	q0, [x29, #-32]
  40ee8c:	ldr	q0, [x21, #16]
  40ee90:	stur	q0, [x29, #-16]
  40ee94:	bl	40f1d8 <__fxstatat@plt+0xc038>
  40ee98:	mov	w22, w0
  40ee9c:	tbz	w22, #31, 40eeac <__fxstatat@plt+0xbd0c>
  40eea0:	b	40f168 <__fxstatat@plt+0xbfc8>
  40eea4:	mov	w22, wzr
  40eea8:	tbnz	w22, #31, 40f168 <__fxstatat@plt+0xbfc8>
  40eeac:	tbz	w19, #31, 40eec8 <__fxstatat@plt+0xbd28>
  40eeb0:	cbnz	x20, 40eec8 <__fxstatat@plt+0xbd28>
  40eeb4:	bl	403100 <__errno_location@plt>
  40eeb8:	mov	w8, #0x9                   	// #9
  40eebc:	str	w8, [x0]
  40eec0:	mov	w24, #0xffffffff            	// #-1
  40eec4:	b	40f16c <__fxstatat@plt+0xbfcc>
  40eec8:	adrp	x25, 427000 <__fxstatat@plt+0x23e60>
  40eecc:	ldr	w8, [x25, #2712]
  40eed0:	tbnz	w8, #31, 40eff4 <__fxstatat@plt+0xbe54>
  40eed4:	cmp	w22, #0x2
  40eed8:	b.ne	40ef5c <__fxstatat@plt+0xbdbc>  // b.any
  40eedc:	add	x1, sp, #0x48
  40eee0:	tbnz	w19, #31, 40eefc <__fxstatat@plt+0xbd5c>
  40eee4:	mov	w0, w19
  40eee8:	bl	414350 <__fxstatat@plt+0x111b0>
  40eeec:	cbz	w0, 40ef08 <__fxstatat@plt+0xbd68>
  40eef0:	mov	w8, wzr
  40eef4:	mov	w24, #0xffffffff            	// #-1
  40eef8:	b	40eff0 <__fxstatat@plt+0xbe50>
  40eefc:	mov	x0, x20
  40ef00:	bl	414340 <__fxstatat@plt+0x111a0>
  40ef04:	cbnz	w0, 40eef0 <__fxstatat@plt+0xbd50>
  40ef08:	mov	x24, x23
  40ef0c:	ldr	x8, [x24, #8]!
  40ef10:	mov	w9, #0x3ffffffe            	// #1073741822
  40ef14:	cmp	x8, x9
  40ef18:	b.ne	40ef2c <__fxstatat@plt+0xbd8c>  // b.any
  40ef1c:	add	x0, sp, #0x48
  40ef20:	bl	40e4e0 <__fxstatat@plt+0xb340>
  40ef24:	mov	x8, xzr
  40ef28:	b	40ef4c <__fxstatat@plt+0xbdac>
  40ef2c:	mov	x24, x23
  40ef30:	ldr	x8, [x24, #24]!
  40ef34:	mov	w9, #0x3ffffffe            	// #1073741822
  40ef38:	cmp	x8, x9
  40ef3c:	b.ne	40ef58 <__fxstatat@plt+0xbdb8>  // b.any
  40ef40:	add	x0, sp, #0x48
  40ef44:	bl	40e4f8 <__fxstatat@plt+0xb358>
  40ef48:	mov	w8, #0x1                   	// #1
  40ef4c:	lsl	x8, x8, #4
  40ef50:	str	x0, [x23, x8]
  40ef54:	str	x1, [x24]
  40ef58:	add	w22, w22, #0x1
  40ef5c:	tbnz	w19, #31, 40efa4 <__fxstatat@plt+0xbe04>
  40ef60:	tbnz	w19, #31, 40ef9c <__fxstatat@plt+0xbdfc>
  40ef64:	mov	w0, w19
  40ef68:	mov	x1, x23
  40ef6c:	bl	402c10 <futimens@plt>
  40ef70:	mov	w24, w0
  40ef74:	cmp	w0, #0x1
  40ef78:	b.lt	40ef88 <__fxstatat@plt+0xbde8>  // b.tstop
  40ef7c:	bl	403100 <__errno_location@plt>
  40ef80:	mov	w8, #0x26                  	// #38
  40ef84:	str	w8, [x0]
  40ef88:	cbz	w24, 40efe4 <__fxstatat@plt+0xbe44>
  40ef8c:	bl	403100 <__errno_location@plt>
  40ef90:	ldr	w8, [x0]
  40ef94:	cmp	w8, #0x26
  40ef98:	b.ne	40efe4 <__fxstatat@plt+0xbe44>  // b.any
  40ef9c:	mov	w8, #0x1                   	// #1
  40efa0:	b	40eff0 <__fxstatat@plt+0xbe50>
  40efa4:	mov	w0, #0xffffff9c            	// #-100
  40efa8:	mov	x1, x20
  40efac:	mov	x2, x23
  40efb0:	mov	w3, wzr
  40efb4:	bl	402f50 <utimensat@plt>
  40efb8:	mov	w24, w0
  40efbc:	cmp	w0, #0x1
  40efc0:	b.lt	40efd0 <__fxstatat@plt+0xbe30>  // b.tstop
  40efc4:	bl	403100 <__errno_location@plt>
  40efc8:	mov	w8, #0x26                  	// #38
  40efcc:	str	w8, [x0]
  40efd0:	cbz	w24, 40efe4 <__fxstatat@plt+0xbe44>
  40efd4:	bl	403100 <__errno_location@plt>
  40efd8:	ldr	w8, [x0]
  40efdc:	cmp	w8, #0x26
  40efe0:	b.eq	40ef60 <__fxstatat@plt+0xbdc0>  // b.none
  40efe4:	mov	w8, wzr
  40efe8:	mov	w9, #0x1                   	// #1
  40efec:	str	w9, [x25, #2712]
  40eff0:	cbz	w8, 40f16c <__fxstatat@plt+0xbfcc>
  40eff4:	mov	w8, #0xffffffff            	// #-1
  40eff8:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  40effc:	str	w8, [x25, #2712]
  40f000:	str	w8, [x9, #2716]
  40f004:	cbz	w22, 40f024 <__fxstatat@plt+0xbe84>
  40f008:	cmp	w22, #0x3
  40f00c:	b.ne	40f0a0 <__fxstatat@plt+0xbf00>  // b.any
  40f010:	cbz	x21, 40f024 <__fxstatat@plt+0xbe84>
  40f014:	add	x0, sp, #0x48
  40f018:	sub	x1, x29, #0x28
  40f01c:	bl	40f294 <__fxstatat@plt+0xc0f4>
  40f020:	tbnz	w0, #0, 40f1d0 <__fxstatat@plt+0xc030>
  40f024:	ldur	x8, [x29, #-40]
  40f028:	cbz	x8, 40f0b8 <__fxstatat@plt+0xbf18>
  40f02c:	ldr	x9, [x8]
  40f030:	mov	x10, #0xf7cf                	// #63439
  40f034:	movk	x10, #0xe353, lsl #16
  40f038:	movk	x10, #0x9ba5, lsl #32
  40f03c:	str	x9, [sp, #40]
  40f040:	ldr	x9, [x8, #8]
  40f044:	movk	x10, #0x20c4, lsl #48
  40f048:	add	x21, sp, #0x28
  40f04c:	smulh	x9, x9, x10
  40f050:	asr	x11, x9, #7
  40f054:	add	x9, x11, x9, lsr #63
  40f058:	str	x9, [sp, #48]
  40f05c:	ldp	x9, x8, [x8, #16]
  40f060:	smulh	x8, x8, x10
  40f064:	str	x9, [sp, #56]
  40f068:	asr	x9, x8, #7
  40f06c:	add	x8, x9, x8, lsr #63
  40f070:	str	x8, [sp, #64]
  40f074:	tbnz	w19, #31, 40f0c0 <__fxstatat@plt+0xbf20>
  40f078:	mov	w0, w19
  40f07c:	mov	x1, xzr
  40f080:	mov	x2, x21
  40f084:	bl	402bc0 <futimesat@plt>
  40f088:	cbz	w0, 40f0d8 <__fxstatat@plt+0xbf38>
  40f08c:	cbz	x20, 40f168 <__fxstatat@plt+0xbfc8>
  40f090:	mov	x0, x20
  40f094:	mov	x1, x21
  40f098:	bl	403030 <utimes@plt>
  40f09c:	b	40f0d0 <__fxstatat@plt+0xbf30>
  40f0a0:	add	x1, sp, #0x48
  40f0a4:	tbnz	w19, #31, 40f15c <__fxstatat@plt+0xbfbc>
  40f0a8:	mov	w0, w19
  40f0ac:	bl	414350 <__fxstatat@plt+0x111b0>
  40f0b0:	cbnz	w0, 40f168 <__fxstatat@plt+0xbfc8>
  40f0b4:	b	40f010 <__fxstatat@plt+0xbe70>
  40f0b8:	mov	x21, xzr
  40f0bc:	tbz	w19, #31, 40f078 <__fxstatat@plt+0xbed8>
  40f0c0:	mov	w0, #0xffffff9c            	// #-100
  40f0c4:	mov	x1, x20
  40f0c8:	mov	x2, x21
  40f0cc:	bl	402bc0 <futimesat@plt>
  40f0d0:	mov	w24, w0
  40f0d4:	b	40f16c <__fxstatat@plt+0xbfcc>
  40f0d8:	cbz	x21, 40f1d0 <__fxstatat@plt+0xc030>
  40f0dc:	ldr	x25, [x21, #8]
  40f0e0:	ldr	x22, [x21, #24]
  40f0e4:	mov	w23, #0xa11f                	// #41247
  40f0e8:	movk	w23, #0x7, lsl #16
  40f0ec:	cmp	x25, x23
  40f0f0:	b.gt	40f0fc <__fxstatat@plt+0xbf5c>
  40f0f4:	cmp	x22, x23
  40f0f8:	b.le	40f1d0 <__fxstatat@plt+0xc030>
  40f0fc:	add	x1, sp, #0x48
  40f100:	mov	w0, w19
  40f104:	bl	414350 <__fxstatat@plt+0x111b0>
  40f108:	cbnz	w0, 40f1d0 <__fxstatat@plt+0xc030>
  40f10c:	ldr	q0, [x21]
  40f110:	add	x9, x21, #0x10
  40f114:	ldr	x8, [x21]
  40f118:	ldr	x21, [x21, #16]
  40f11c:	str	q0, [sp]
  40f120:	ldr	q0, [x9]
  40f124:	ldr	x9, [sp, #144]
  40f128:	ldr	x24, [sp, #160]
  40f12c:	mov	x20, xzr
  40f130:	cmp	x25, x23
  40f134:	str	q0, [sp, #16]
  40f138:	b.le	40f194 <__fxstatat@plt+0xbff4>
  40f13c:	sub	x8, x9, x8
  40f140:	cmp	x8, #0x1
  40f144:	b.ne	40f194 <__fxstatat@plt+0xbff4>  // b.any
  40f148:	add	x0, sp, #0x48
  40f14c:	bl	40e4c0 <__fxstatat@plt+0xb320>
  40f150:	cbz	x0, 40f18c <__fxstatat@plt+0xbfec>
  40f154:	mov	x20, xzr
  40f158:	b	40f194 <__fxstatat@plt+0xbff4>
  40f15c:	mov	x0, x20
  40f160:	bl	414340 <__fxstatat@plt+0x111a0>
  40f164:	cbz	w0, 40f010 <__fxstatat@plt+0xbe70>
  40f168:	mov	w24, #0xffffffff            	// #-1
  40f16c:	mov	w0, w24
  40f170:	ldp	x20, x19, [sp, #304]
  40f174:	ldp	x22, x21, [sp, #288]
  40f178:	ldp	x24, x23, [sp, #272]
  40f17c:	ldp	x28, x25, [sp, #256]
  40f180:	ldp	x29, x30, [sp, #240]
  40f184:	add	sp, sp, #0x140
  40f188:	ret
  40f18c:	mov	x20, sp
  40f190:	str	xzr, [sp, #8]
  40f194:	cmp	x22, x23
  40f198:	b.le	40f1bc <__fxstatat@plt+0xc01c>
  40f19c:	sub	x8, x24, x21
  40f1a0:	cmp	x8, #0x1
  40f1a4:	b.ne	40f1bc <__fxstatat@plt+0xc01c>  // b.any
  40f1a8:	add	x0, sp, #0x48
  40f1ac:	bl	40e4d0 <__fxstatat@plt+0xb330>
  40f1b0:	cbnz	x0, 40f1bc <__fxstatat@plt+0xc01c>
  40f1b4:	mov	x20, sp
  40f1b8:	str	xzr, [sp, #24]
  40f1bc:	cbz	x20, 40f1d0 <__fxstatat@plt+0xc030>
  40f1c0:	mov	w0, w19
  40f1c4:	mov	x1, xzr
  40f1c8:	mov	x2, x20
  40f1cc:	bl	402bc0 <futimesat@plt>
  40f1d0:	mov	w24, wzr
  40f1d4:	b	40f16c <__fxstatat@plt+0xbfcc>
  40f1d8:	stp	x29, x30, [sp, #-16]!
  40f1dc:	ldr	x10, [x0, #8]
  40f1e0:	mov	w9, #0xca00                	// #51712
  40f1e4:	movk	w9, #0x3b9a, lsl #16
  40f1e8:	mov	x29, sp
  40f1ec:	cmp	x10, x9
  40f1f0:	and	x11, x10, #0xfffffffffffffffe
  40f1f4:	b.cc	40f204 <__fxstatat@plt+0xc064>  // b.lo, b.ul, b.last
  40f1f8:	mov	w8, #0x3ffffffe            	// #1073741822
  40f1fc:	cmp	x11, x8
  40f200:	b.ne	40f220 <__fxstatat@plt+0xc080>  // b.any
  40f204:	ldr	x8, [x0, #24]
  40f208:	cmp	x8, x9
  40f20c:	and	x9, x8, #0xfffffffffffffffe
  40f210:	b.cc	40f238 <__fxstatat@plt+0xc098>  // b.lo, b.ul, b.last
  40f214:	mov	w12, #0x3ffffffe            	// #1073741822
  40f218:	cmp	x9, x12
  40f21c:	b.eq	40f238 <__fxstatat@plt+0xc098>  // b.none
  40f220:	bl	403100 <__errno_location@plt>
  40f224:	mov	w8, #0x16                  	// #22
  40f228:	str	w8, [x0]
  40f22c:	mov	w0, #0xffffffff            	// #-1
  40f230:	ldp	x29, x30, [sp], #16
  40f234:	ret
  40f238:	mov	w12, #0x3ffffffe            	// #1073741822
  40f23c:	cmp	x11, x12
  40f240:	b.ne	40f25c <__fxstatat@plt+0xc0bc>  // b.any
  40f244:	mov	w11, #0x3ffffffe            	// #1073741822
  40f248:	cmp	x10, x11
  40f24c:	cset	w10, eq  // eq = none
  40f250:	mov	w11, #0x1                   	// #1
  40f254:	str	xzr, [x0]
  40f258:	b	40f264 <__fxstatat@plt+0xc0c4>
  40f25c:	mov	w11, wzr
  40f260:	mov	w10, wzr
  40f264:	mov	w12, #0x3ffffffe            	// #1073741822
  40f268:	cmp	x9, x12
  40f26c:	b.ne	40f284 <__fxstatat@plt+0xc0e4>  // b.any
  40f270:	mov	w9, #0x3ffffffe            	// #1073741822
  40f274:	cmp	x8, x9
  40f278:	cinc	w10, w10, eq  // eq = none
  40f27c:	mov	w11, #0x1                   	// #1
  40f280:	str	xzr, [x0, #16]
  40f284:	cmp	w10, #0x1
  40f288:	cinc	w0, w11, eq  // eq = none
  40f28c:	ldp	x29, x30, [sp], #16
  40f290:	ret
  40f294:	stp	x29, x30, [sp, #-32]!
  40f298:	stp	x20, x19, [sp, #16]
  40f29c:	ldr	x19, [x1]
  40f2a0:	mov	w9, #0x3fffffff            	// #1073741823
  40f2a4:	mov	x20, x0
  40f2a8:	mov	x29, sp
  40f2ac:	ldr	x8, [x19, #8]
  40f2b0:	cmp	x8, x9
  40f2b4:	b.eq	40f2f4 <__fxstatat@plt+0xc154>  // b.none
  40f2b8:	mov	w9, #0x3ffffffe            	// #1073741822
  40f2bc:	cmp	x8, x9
  40f2c0:	b.ne	40f340 <__fxstatat@plt+0xc1a0>  // b.any
  40f2c4:	ldr	x9, [x19, #24]
  40f2c8:	mov	w10, #0x3ffffffe            	// #1073741822
  40f2cc:	cmp	x9, x10
  40f2d0:	b.ne	40f2dc <__fxstatat@plt+0xc13c>  // b.any
  40f2d4:	mov	w0, #0x1                   	// #1
  40f2d8:	b	40f380 <__fxstatat@plt+0xc1e0>
  40f2dc:	mov	w9, #0x3ffffffe            	// #1073741822
  40f2e0:	cmp	x8, x9
  40f2e4:	b.eq	40f328 <__fxstatat@plt+0xc188>  // b.none
  40f2e8:	mov	w9, #0x3fffffff            	// #1073741823
  40f2ec:	cmp	x8, x9
  40f2f0:	b.ne	40f340 <__fxstatat@plt+0xc1a0>  // b.any
  40f2f4:	ldr	x9, [x19, #24]
  40f2f8:	mov	w10, #0x3fffffff            	// #1073741823
  40f2fc:	cmp	x9, x10
  40f300:	b.ne	40f310 <__fxstatat@plt+0xc170>  // b.any
  40f304:	mov	w0, wzr
  40f308:	str	xzr, [x1]
  40f30c:	b	40f380 <__fxstatat@plt+0xc1e0>
  40f310:	mov	w9, #0x3fffffff            	// #1073741823
  40f314:	cmp	x8, x9
  40f318:	b.eq	40f338 <__fxstatat@plt+0xc198>  // b.none
  40f31c:	mov	w9, #0x3ffffffe            	// #1073741822
  40f320:	cmp	x8, x9
  40f324:	b.ne	40f340 <__fxstatat@plt+0xc1a0>  // b.any
  40f328:	mov	x0, x20
  40f32c:	bl	40e4e0 <__fxstatat@plt+0xb340>
  40f330:	stp	x0, x1, [x19]
  40f334:	b	40f340 <__fxstatat@plt+0xc1a0>
  40f338:	mov	x0, x19
  40f33c:	bl	412e74 <__fxstatat@plt+0xfcd4>
  40f340:	ldr	x8, [x19, #24]
  40f344:	mov	w9, #0x3fffffff            	// #1073741823
  40f348:	cmp	x8, x9
  40f34c:	b.eq	40f374 <__fxstatat@plt+0xc1d4>  // b.none
  40f350:	mov	w9, #0x3ffffffe            	// #1073741822
  40f354:	cmp	x8, x9
  40f358:	b.ne	40f37c <__fxstatat@plt+0xc1dc>  // b.any
  40f35c:	mov	x0, x20
  40f360:	bl	40e4f8 <__fxstatat@plt+0xb358>
  40f364:	mov	x8, x0
  40f368:	mov	w0, wzr
  40f36c:	stp	x8, x1, [x19, #16]
  40f370:	b	40f380 <__fxstatat@plt+0xc1e0>
  40f374:	add	x0, x19, #0x10
  40f378:	bl	412e74 <__fxstatat@plt+0xfcd4>
  40f37c:	mov	w0, wzr
  40f380:	ldp	x20, x19, [sp, #16]
  40f384:	ldp	x29, x30, [sp], #32
  40f388:	ret
  40f38c:	stp	x29, x30, [sp, #-16]!
  40f390:	mov	x2, x1
  40f394:	mov	x1, x0
  40f398:	mov	w0, #0xffffffff            	// #-1
  40f39c:	mov	x29, sp
  40f3a0:	bl	40ee44 <__fxstatat@plt+0xbca4>
  40f3a4:	ldp	x29, x30, [sp], #16
  40f3a8:	ret
  40f3ac:	sub	sp, sp, #0xf0
  40f3b0:	stp	x29, x30, [sp, #176]
  40f3b4:	add	x29, sp, #0xb0
  40f3b8:	sub	x8, x29, #0x20
  40f3bc:	cmp	x1, #0x0
  40f3c0:	stp	x22, x21, [sp, #208]
  40f3c4:	stp	x20, x19, [sp, #224]
  40f3c8:	mov	x20, x1
  40f3cc:	mov	x19, x0
  40f3d0:	csel	x22, xzr, x8, eq  // eq = none
  40f3d4:	stp	x24, x23, [sp, #192]
  40f3d8:	stur	x22, [x29, #-40]
  40f3dc:	cbz	x1, 40f404 <__fxstatat@plt+0xc264>
  40f3e0:	ldr	q0, [x20]
  40f3e4:	mov	x0, x22
  40f3e8:	str	q0, [x8]
  40f3ec:	ldr	q0, [x20, #16]
  40f3f0:	str	q0, [x8, #16]
  40f3f4:	bl	40f1d8 <__fxstatat@plt+0xc038>
  40f3f8:	mov	w21, w0
  40f3fc:	tbz	w21, #31, 40f40c <__fxstatat@plt+0xc26c>
  40f400:	b	40f55c <__fxstatat@plt+0xc3bc>
  40f404:	mov	w21, wzr
  40f408:	tbnz	w21, #31, 40f55c <__fxstatat@plt+0xc3bc>
  40f40c:	adrp	x23, 427000 <__fxstatat@plt+0x23e60>
  40f410:	ldr	w8, [x23, #2716]
  40f414:	tbnz	w8, #31, 40f4f0 <__fxstatat@plt+0xc350>
  40f418:	cmp	w21, #0x2
  40f41c:	b.ne	40f490 <__fxstatat@plt+0xc2f0>  // b.any
  40f420:	add	x1, sp, #0x8
  40f424:	mov	x0, x19
  40f428:	bl	414360 <__fxstatat@plt+0x111c0>
  40f42c:	cbz	w0, 40f43c <__fxstatat@plt+0xc29c>
  40f430:	mov	w8, wzr
  40f434:	mov	w22, #0xffffffff            	// #-1
  40f438:	b	40f4ec <__fxstatat@plt+0xc34c>
  40f43c:	mov	x24, x22
  40f440:	ldr	x8, [x24, #8]!
  40f444:	mov	w9, #0x3ffffffe            	// #1073741822
  40f448:	cmp	x8, x9
  40f44c:	b.ne	40f460 <__fxstatat@plt+0xc2c0>  // b.any
  40f450:	add	x0, sp, #0x8
  40f454:	bl	40e4e0 <__fxstatat@plt+0xb340>
  40f458:	mov	x8, xzr
  40f45c:	b	40f480 <__fxstatat@plt+0xc2e0>
  40f460:	mov	x24, x22
  40f464:	ldr	x8, [x24, #24]!
  40f468:	mov	w9, #0x3ffffffe            	// #1073741822
  40f46c:	cmp	x8, x9
  40f470:	b.ne	40f48c <__fxstatat@plt+0xc2ec>  // b.any
  40f474:	add	x0, sp, #0x8
  40f478:	bl	40e4f8 <__fxstatat@plt+0xb358>
  40f47c:	mov	w8, #0x1                   	// #1
  40f480:	lsl	x8, x8, #4
  40f484:	str	x0, [x22, x8]
  40f488:	str	x1, [x24]
  40f48c:	add	w21, w21, #0x1
  40f490:	mov	w0, #0xffffff9c            	// #-100
  40f494:	mov	w3, #0x100                 	// #256
  40f498:	mov	x1, x19
  40f49c:	mov	x2, x22
  40f4a0:	bl	402f50 <utimensat@plt>
  40f4a4:	mov	w22, w0
  40f4a8:	cmp	w0, #0x1
  40f4ac:	b.lt	40f4bc <__fxstatat@plt+0xc31c>  // b.tstop
  40f4b0:	bl	403100 <__errno_location@plt>
  40f4b4:	mov	w8, #0x26                  	// #38
  40f4b8:	str	w8, [x0]
  40f4bc:	cbz	w22, 40f4d8 <__fxstatat@plt+0xc338>
  40f4c0:	bl	403100 <__errno_location@plt>
  40f4c4:	ldr	w8, [x0]
  40f4c8:	cmp	w8, #0x26
  40f4cc:	b.ne	40f4d8 <__fxstatat@plt+0xc338>  // b.any
  40f4d0:	mov	w8, #0x1                   	// #1
  40f4d4:	b	40f4ec <__fxstatat@plt+0xc34c>
  40f4d8:	mov	w8, wzr
  40f4dc:	adrp	x9, 427000 <__fxstatat@plt+0x23e60>
  40f4e0:	mov	w10, #0x1                   	// #1
  40f4e4:	str	w10, [x9, #2712]
  40f4e8:	str	w10, [x23, #2716]
  40f4ec:	cbz	w8, 40f560 <__fxstatat@plt+0xc3c0>
  40f4f0:	mov	w8, #0xffffffff            	// #-1
  40f4f4:	str	w8, [x23, #2716]
  40f4f8:	cbz	w21, 40f530 <__fxstatat@plt+0xc390>
  40f4fc:	cmp	w21, #0x3
  40f500:	b.eq	40f514 <__fxstatat@plt+0xc374>  // b.none
  40f504:	add	x1, sp, #0x8
  40f508:	mov	x0, x19
  40f50c:	bl	414360 <__fxstatat@plt+0x111c0>
  40f510:	cbnz	w0, 40f55c <__fxstatat@plt+0xc3bc>
  40f514:	cbz	x20, 40f540 <__fxstatat@plt+0xc3a0>
  40f518:	add	x0, sp, #0x8
  40f51c:	sub	x1, x29, #0x28
  40f520:	bl	40f294 <__fxstatat@plt+0xc0f4>
  40f524:	tbz	w0, #0, 40f540 <__fxstatat@plt+0xc3a0>
  40f528:	mov	w22, wzr
  40f52c:	b	40f560 <__fxstatat@plt+0xc3c0>
  40f530:	add	x1, sp, #0x8
  40f534:	mov	x0, x19
  40f538:	bl	414360 <__fxstatat@plt+0x111c0>
  40f53c:	cbnz	w0, 40f55c <__fxstatat@plt+0xc3bc>
  40f540:	ldr	w8, [sp, #24]
  40f544:	and	w8, w8, #0xf000
  40f548:	cmp	w8, #0xa, lsl #12
  40f54c:	b.ne	40f57c <__fxstatat@plt+0xc3dc>  // b.any
  40f550:	bl	403100 <__errno_location@plt>
  40f554:	mov	w8, #0x26                  	// #38
  40f558:	str	w8, [x0]
  40f55c:	mov	w22, #0xffffffff            	// #-1
  40f560:	mov	w0, w22
  40f564:	ldp	x20, x19, [sp, #224]
  40f568:	ldp	x22, x21, [sp, #208]
  40f56c:	ldp	x24, x23, [sp, #192]
  40f570:	ldp	x29, x30, [sp, #176]
  40f574:	add	sp, sp, #0xf0
  40f578:	ret
  40f57c:	ldur	x2, [x29, #-40]
  40f580:	mov	w0, #0xffffffff            	// #-1
  40f584:	mov	x1, x19
  40f588:	bl	40ee44 <__fxstatat@plt+0xbca4>
  40f58c:	mov	w22, w0
  40f590:	b	40f560 <__fxstatat@plt+0xc3c0>
  40f594:	sub	sp, sp, #0x30
  40f598:	stp	x29, x30, [sp, #32]
  40f59c:	ldp	q1, q0, [x3]
  40f5a0:	mov	x4, x2
  40f5a4:	mov	x5, sp
  40f5a8:	mov	x2, xzr
  40f5ac:	mov	w3, wzr
  40f5b0:	add	x29, sp, #0x20
  40f5b4:	stp	q1, q0, [sp]
  40f5b8:	bl	40f5c8 <__fxstatat@plt+0xc428>
  40f5bc:	ldp	x29, x30, [sp, #32]
  40f5c0:	add	sp, sp, #0x30
  40f5c4:	ret
  40f5c8:	sub	sp, sp, #0x60
  40f5cc:	stp	x29, x30, [sp, #32]
  40f5d0:	str	x23, [sp, #48]
  40f5d4:	stp	x22, x21, [sp, #64]
  40f5d8:	stp	x20, x19, [sp, #80]
  40f5dc:	ldp	q1, q0, [x5]
  40f5e0:	mov	w20, w1
  40f5e4:	mov	w23, w0
  40f5e8:	mov	x1, sp
  40f5ec:	mov	x0, x4
  40f5f0:	add	x29, sp, #0x20
  40f5f4:	mov	w21, w3
  40f5f8:	mov	x22, x2
  40f5fc:	stp	q1, q0, [sp]
  40f600:	bl	40fe10 <__fxstatat@plt+0xcc70>
  40f604:	cbz	x0, 40f66c <__fxstatat@plt+0xc4cc>
  40f608:	mov	x19, x0
  40f60c:	cbz	x22, 40f634 <__fxstatat@plt+0xc494>
  40f610:	adrp	x4, 415000 <__fxstatat@plt+0x11e60>
  40f614:	add	x4, x4, #0x9d1
  40f618:	mov	w0, w23
  40f61c:	mov	w1, w20
  40f620:	mov	x2, x22
  40f624:	mov	w3, w21
  40f628:	mov	x5, x19
  40f62c:	bl	403160 <error_at_line@plt>
  40f630:	b	40f64c <__fxstatat@plt+0xc4ac>
  40f634:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40f638:	add	x2, x2, #0x9d1
  40f63c:	mov	w0, w23
  40f640:	mov	w1, w20
  40f644:	mov	x3, x19
  40f648:	bl	4029e0 <error@plt>
  40f64c:	mov	x0, x19
  40f650:	bl	402ed0 <free@plt>
  40f654:	ldp	x20, x19, [sp, #80]
  40f658:	ldp	x22, x21, [sp, #64]
  40f65c:	ldr	x23, [sp, #48]
  40f660:	ldp	x29, x30, [sp, #32]
  40f664:	add	sp, sp, #0x60
  40f668:	ret
  40f66c:	bl	403100 <__errno_location@plt>
  40f670:	ldr	w19, [x0]
  40f674:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f678:	add	x1, x1, #0x438
  40f67c:	mov	w2, #0x5                   	// #5
  40f680:	mov	x0, xzr
  40f684:	bl	403050 <dcgettext@plt>
  40f688:	mov	x2, x0
  40f68c:	mov	w0, wzr
  40f690:	mov	w1, w19
  40f694:	bl	4029e0 <error@plt>
  40f698:	bl	402db0 <abort@plt>
  40f69c:	sub	sp, sp, #0x50
  40f6a0:	str	x21, [sp, #48]
  40f6a4:	stp	x20, x19, [sp, #64]
  40f6a8:	mov	x21, x5
  40f6ac:	mov	x20, x4
  40f6b0:	mov	x5, x3
  40f6b4:	mov	x4, x2
  40f6b8:	mov	x19, x0
  40f6bc:	stp	x29, x30, [sp, #32]
  40f6c0:	add	x29, sp, #0x20
  40f6c4:	cbz	x1, 40f6e4 <__fxstatat@plt+0xc544>
  40f6c8:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40f6cc:	mov	x3, x1
  40f6d0:	add	x2, x2, #0x462
  40f6d4:	mov	w1, #0x1                   	// #1
  40f6d8:	mov	x0, x19
  40f6dc:	bl	402e40 <__fprintf_chk@plt>
  40f6e0:	b	40f700 <__fxstatat@plt+0xc560>
  40f6e4:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40f6e8:	add	x2, x2, #0x46e
  40f6ec:	mov	w1, #0x1                   	// #1
  40f6f0:	mov	x0, x19
  40f6f4:	mov	x3, x4
  40f6f8:	mov	x4, x5
  40f6fc:	bl	402e40 <__fprintf_chk@plt>
  40f700:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f704:	add	x1, x1, #0x475
  40f708:	mov	w2, #0x5                   	// #5
  40f70c:	mov	x0, xzr
  40f710:	bl	403050 <dcgettext@plt>
  40f714:	adrp	x2, 416000 <__fxstatat@plt+0x12e60>
  40f718:	mov	x3, x0
  40f71c:	add	x2, x2, #0x72a
  40f720:	mov	w1, #0x1                   	// #1
  40f724:	mov	w4, #0x7e3                 	// #2019
  40f728:	mov	x0, x19
  40f72c:	bl	402e40 <__fprintf_chk@plt>
  40f730:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f734:	add	x1, x1, #0x479
  40f738:	mov	w2, #0x5                   	// #5
  40f73c:	mov	x0, xzr
  40f740:	bl	403050 <dcgettext@plt>
  40f744:	mov	x1, x19
  40f748:	bl	403060 <fputs_unlocked@plt>
  40f74c:	cmp	x21, #0x9
  40f750:	b.hi	40f798 <__fxstatat@plt+0xc5f8>  // b.pmore
  40f754:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  40f758:	add	x8, x8, #0x458
  40f75c:	adr	x9, 40f76c <__fxstatat@plt+0xc5cc>
  40f760:	ldrb	w10, [x8, x21]
  40f764:	add	x9, x9, x10, lsl #2
  40f768:	br	x9
  40f76c:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f770:	add	x1, x1, #0x545
  40f774:	mov	w2, #0x5                   	// #5
  40f778:	mov	x0, xzr
  40f77c:	bl	403050 <dcgettext@plt>
  40f780:	ldr	x3, [x20]
  40f784:	mov	x2, x0
  40f788:	mov	w1, #0x1                   	// #1
  40f78c:	mov	x0, x19
  40f790:	bl	402e40 <__fprintf_chk@plt>
  40f794:	b	40f930 <__fxstatat@plt+0xc790>
  40f798:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f79c:	add	x1, x1, #0x684
  40f7a0:	b	40f8c4 <__fxstatat@plt+0xc724>
  40f7a4:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f7a8:	add	x1, x1, #0x555
  40f7ac:	mov	w2, #0x5                   	// #5
  40f7b0:	mov	x0, xzr
  40f7b4:	bl	403050 <dcgettext@plt>
  40f7b8:	ldp	x3, x4, [x20]
  40f7bc:	mov	x2, x0
  40f7c0:	mov	w1, #0x1                   	// #1
  40f7c4:	mov	x0, x19
  40f7c8:	bl	402e40 <__fprintf_chk@plt>
  40f7cc:	b	40f930 <__fxstatat@plt+0xc790>
  40f7d0:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f7d4:	add	x1, x1, #0x56c
  40f7d8:	mov	w2, #0x5                   	// #5
  40f7dc:	mov	x0, xzr
  40f7e0:	bl	403050 <dcgettext@plt>
  40f7e4:	ldp	x3, x4, [x20]
  40f7e8:	ldr	x5, [x20, #16]
  40f7ec:	mov	x2, x0
  40f7f0:	mov	w1, #0x1                   	// #1
  40f7f4:	mov	x0, x19
  40f7f8:	bl	402e40 <__fprintf_chk@plt>
  40f7fc:	b	40f930 <__fxstatat@plt+0xc790>
  40f800:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f804:	add	x1, x1, #0x588
  40f808:	mov	w2, #0x5                   	// #5
  40f80c:	mov	x0, xzr
  40f810:	bl	403050 <dcgettext@plt>
  40f814:	ldp	x3, x4, [x20]
  40f818:	ldp	x5, x6, [x20, #16]
  40f81c:	mov	x2, x0
  40f820:	mov	w1, #0x1                   	// #1
  40f824:	mov	x0, x19
  40f828:	bl	402e40 <__fprintf_chk@plt>
  40f82c:	b	40f930 <__fxstatat@plt+0xc790>
  40f830:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f834:	add	x1, x1, #0x5a8
  40f838:	mov	w2, #0x5                   	// #5
  40f83c:	mov	x0, xzr
  40f840:	bl	403050 <dcgettext@plt>
  40f844:	ldp	x3, x4, [x20]
  40f848:	ldp	x5, x6, [x20, #16]
  40f84c:	ldr	x7, [x20, #32]
  40f850:	mov	x2, x0
  40f854:	mov	w1, #0x1                   	// #1
  40f858:	b	40f928 <__fxstatat@plt+0xc788>
  40f85c:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f860:	add	x1, x1, #0x5cc
  40f864:	mov	w2, #0x5                   	// #5
  40f868:	mov	x0, xzr
  40f86c:	bl	403050 <dcgettext@plt>
  40f870:	ldp	x3, x4, [x20]
  40f874:	ldp	x5, x6, [x20, #16]
  40f878:	ldp	x7, x8, [x20, #32]
  40f87c:	mov	x2, x0
  40f880:	b	40f8b0 <__fxstatat@plt+0xc710>
  40f884:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f888:	add	x1, x1, #0x5f4
  40f88c:	mov	w2, #0x5                   	// #5
  40f890:	mov	x0, xzr
  40f894:	bl	403050 <dcgettext@plt>
  40f898:	ldr	x9, [x20, #48]
  40f89c:	ldp	x3, x4, [x20]
  40f8a0:	ldp	x5, x6, [x20, #16]
  40f8a4:	ldp	x7, x8, [x20, #32]
  40f8a8:	mov	x2, x0
  40f8ac:	str	x9, [sp, #8]
  40f8b0:	mov	w1, #0x1                   	// #1
  40f8b4:	str	x8, [sp]
  40f8b8:	b	40f928 <__fxstatat@plt+0xc788>
  40f8bc:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f8c0:	add	x1, x1, #0x650
  40f8c4:	mov	w2, #0x5                   	// #5
  40f8c8:	mov	x0, xzr
  40f8cc:	bl	403050 <dcgettext@plt>
  40f8d0:	ldp	x3, x4, [x20]
  40f8d4:	ldp	x5, x6, [x20, #16]
  40f8d8:	ldr	x7, [x20, #32]
  40f8dc:	ldur	q0, [x20, #40]
  40f8e0:	ldp	x8, x9, [x20, #56]
  40f8e4:	mov	x2, x0
  40f8e8:	str	x9, [sp, #24]
  40f8ec:	b	40f91c <__fxstatat@plt+0xc77c>
  40f8f0:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40f8f4:	add	x1, x1, #0x620
  40f8f8:	mov	w2, #0x5                   	// #5
  40f8fc:	mov	x0, xzr
  40f900:	bl	403050 <dcgettext@plt>
  40f904:	ldp	x3, x4, [x20]
  40f908:	ldp	x5, x6, [x20, #16]
  40f90c:	ldr	x7, [x20, #32]
  40f910:	ldur	q0, [x20, #40]
  40f914:	ldr	x8, [x20, #56]
  40f918:	mov	x2, x0
  40f91c:	mov	w1, #0x1                   	// #1
  40f920:	str	x8, [sp, #16]
  40f924:	str	q0, [sp]
  40f928:	mov	x0, x19
  40f92c:	bl	402e40 <__fprintf_chk@plt>
  40f930:	ldp	x20, x19, [sp, #64]
  40f934:	ldr	x21, [sp, #48]
  40f938:	ldp	x29, x30, [sp, #32]
  40f93c:	add	sp, sp, #0x50
  40f940:	ret
  40f944:	stp	x29, x30, [sp, #-16]!
  40f948:	mov	x8, xzr
  40f94c:	mov	x29, sp
  40f950:	ldr	x9, [x4, x8, lsl #3]
  40f954:	add	x8, x8, #0x1
  40f958:	cbnz	x9, 40f950 <__fxstatat@plt+0xc7b0>
  40f95c:	sub	x5, x8, #0x1
  40f960:	bl	40f69c <__fxstatat@plt+0xc4fc>
  40f964:	ldp	x29, x30, [sp], #16
  40f968:	ret
  40f96c:	sub	sp, sp, #0x60
  40f970:	mov	x5, xzr
  40f974:	mov	x8, sp
  40f978:	stp	x29, x30, [sp, #80]
  40f97c:	add	x29, sp, #0x50
  40f980:	ldrsw	x9, [x4, #24]
  40f984:	tbz	w9, #31, 40f998 <__fxstatat@plt+0xc7f8>
  40f988:	add	w10, w9, #0x8
  40f98c:	cmp	w10, #0x0
  40f990:	str	w10, [x4, #24]
  40f994:	b.le	40f9c0 <__fxstatat@plt+0xc820>
  40f998:	ldr	x9, [x4]
  40f99c:	add	x10, x9, #0x8
  40f9a0:	str	x10, [x4]
  40f9a4:	ldr	x9, [x9]
  40f9a8:	str	x9, [x8, x5, lsl #3]
  40f9ac:	cbz	x9, 40f9cc <__fxstatat@plt+0xc82c>
  40f9b0:	add	x5, x5, #0x1
  40f9b4:	cmp	x5, #0xa
  40f9b8:	b.ne	40f980 <__fxstatat@plt+0xc7e0>  // b.any
  40f9bc:	b	40f9cc <__fxstatat@plt+0xc82c>
  40f9c0:	ldr	x10, [x4, #8]
  40f9c4:	add	x9, x10, x9
  40f9c8:	b	40f9a4 <__fxstatat@plt+0xc804>
  40f9cc:	mov	x4, sp
  40f9d0:	bl	40f69c <__fxstatat@plt+0xc4fc>
  40f9d4:	ldp	x29, x30, [sp, #80]
  40f9d8:	add	sp, sp, #0x60
  40f9dc:	ret
  40f9e0:	sub	sp, sp, #0xf0
  40f9e4:	stp	x29, x30, [sp, #224]
  40f9e8:	add	x29, sp, #0xe0
  40f9ec:	mov	x8, #0xffffffffffffffe0    	// #-32
  40f9f0:	mov	x9, sp
  40f9f4:	sub	x10, x29, #0x60
  40f9f8:	movk	x8, #0xff80, lsl #32
  40f9fc:	add	x11, x29, #0x10
  40fa00:	add	x9, x9, #0x80
  40fa04:	add	x10, x10, #0x20
  40fa08:	stp	x9, x8, [x29, #-16]
  40fa0c:	stp	x11, x10, [x29, #-32]
  40fa10:	stp	x4, x5, [x29, #-96]
  40fa14:	stp	x6, x7, [x29, #-80]
  40fa18:	stp	q0, q1, [sp]
  40fa1c:	ldp	q0, q1, [x29, #-32]
  40fa20:	sub	x4, x29, #0x40
  40fa24:	stp	q2, q3, [sp, #32]
  40fa28:	stp	q4, q5, [sp, #64]
  40fa2c:	stp	q6, q7, [sp, #96]
  40fa30:	stp	q0, q1, [x29, #-64]
  40fa34:	bl	40f96c <__fxstatat@plt+0xc7cc>
  40fa38:	ldp	x29, x30, [sp, #224]
  40fa3c:	add	sp, sp, #0xf0
  40fa40:	ret
  40fa44:	stp	x29, x30, [sp, #-16]!
  40fa48:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40fa4c:	add	x1, x1, #0x6c0
  40fa50:	mov	w2, #0x5                   	// #5
  40fa54:	mov	x0, xzr
  40fa58:	mov	x29, sp
  40fa5c:	bl	403050 <dcgettext@plt>
  40fa60:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40fa64:	mov	x1, x0
  40fa68:	add	x2, x2, #0x589
  40fa6c:	mov	w0, #0x1                   	// #1
  40fa70:	bl	402c50 <__printf_chk@plt>
  40fa74:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40fa78:	add	x1, x1, #0x6d5
  40fa7c:	mov	w2, #0x5                   	// #5
  40fa80:	mov	x0, xzr
  40fa84:	bl	403050 <dcgettext@plt>
  40fa88:	adrp	x2, 414000 <__fxstatat@plt+0x10e60>
  40fa8c:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  40fa90:	mov	x1, x0
  40fa94:	add	x2, x2, #0xd33
  40fa98:	add	x3, x3, #0xee
  40fa9c:	mov	w0, #0x1                   	// #1
  40faa0:	bl	402c50 <__printf_chk@plt>
  40faa4:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40faa8:	add	x1, x1, #0x6e9
  40faac:	mov	w2, #0x5                   	// #5
  40fab0:	mov	x0, xzr
  40fab4:	bl	403050 <dcgettext@plt>
  40fab8:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40fabc:	ldr	x1, [x8, #1224]
  40fac0:	bl	403060 <fputs_unlocked@plt>
  40fac4:	ldp	x29, x30, [sp], #16
  40fac8:	ret
  40facc:	stp	x29, x30, [sp, #-32]!
  40fad0:	stp	x20, x19, [sp, #16]
  40fad4:	adrp	x19, 427000 <__fxstatat@plt+0x23e60>
  40fad8:	ldrb	w8, [x19, #2720]
  40fadc:	adrp	x20, 427000 <__fxstatat@plt+0x23e60>
  40fae0:	mov	x29, sp
  40fae4:	tbnz	w8, #0, 40fb00 <__fxstatat@plt+0xc960>
  40fae8:	bl	402a20 <geteuid@plt>
  40faec:	cmp	w0, #0x0
  40faf0:	mov	w8, #0x1                   	// #1
  40faf4:	cset	w9, eq  // eq = none
  40faf8:	strb	w9, [x20, #2724]
  40fafc:	strb	w8, [x19, #2720]
  40fb00:	ldrb	w0, [x20, #2724]
  40fb04:	ldp	x20, x19, [sp, #16]
  40fb08:	ldp	x29, x30, [sp], #32
  40fb0c:	ret
  40fb10:	stp	x29, x30, [sp, #-16]!
  40fb14:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40fb18:	udiv	x8, x8, x1
  40fb1c:	cmp	x8, x0
  40fb20:	mov	x29, sp
  40fb24:	b.cc	40fb38 <__fxstatat@plt+0xc998>  // b.lo, b.ul, b.last
  40fb28:	mul	x0, x1, x0
  40fb2c:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40fb30:	ldp	x29, x30, [sp], #16
  40fb34:	ret
  40fb38:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fb3c:	stp	x29, x30, [sp, #-32]!
  40fb40:	str	x19, [sp, #16]
  40fb44:	mov	x29, sp
  40fb48:	mov	x19, x0
  40fb4c:	bl	402bb0 <malloc@plt>
  40fb50:	cbz	x19, 40fb58 <__fxstatat@plt+0xc9b8>
  40fb54:	cbz	x0, 40fb64 <__fxstatat@plt+0xc9c4>
  40fb58:	ldr	x19, [sp, #16]
  40fb5c:	ldp	x29, x30, [sp], #32
  40fb60:	ret
  40fb64:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fb68:	stp	x29, x30, [sp, #-16]!
  40fb6c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40fb70:	udiv	x8, x8, x2
  40fb74:	cmp	x8, x1
  40fb78:	mov	x29, sp
  40fb7c:	b.cc	40fb90 <__fxstatat@plt+0xc9f0>  // b.lo, b.ul, b.last
  40fb80:	mul	x1, x2, x1
  40fb84:	bl	40fb94 <__fxstatat@plt+0xc9f4>
  40fb88:	ldp	x29, x30, [sp], #16
  40fb8c:	ret
  40fb90:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fb94:	stp	x29, x30, [sp, #-32]!
  40fb98:	str	x19, [sp, #16]
  40fb9c:	mov	x19, x1
  40fba0:	mov	x29, sp
  40fba4:	cbz	x0, 40fbb8 <__fxstatat@plt+0xca18>
  40fba8:	cbnz	x19, 40fbb8 <__fxstatat@plt+0xca18>
  40fbac:	bl	402ed0 <free@plt>
  40fbb0:	mov	x0, xzr
  40fbb4:	b	40fbc8 <__fxstatat@plt+0xca28>
  40fbb8:	mov	x1, x19
  40fbbc:	bl	402d00 <realloc@plt>
  40fbc0:	cbz	x19, 40fbc8 <__fxstatat@plt+0xca28>
  40fbc4:	cbz	x0, 40fbd4 <__fxstatat@plt+0xca34>
  40fbc8:	ldr	x19, [sp, #16]
  40fbcc:	ldp	x29, x30, [sp], #32
  40fbd0:	ret
  40fbd4:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fbd8:	stp	x29, x30, [sp, #-16]!
  40fbdc:	ldr	x8, [x1]
  40fbe0:	mov	x29, sp
  40fbe4:	cbz	x0, 40fc08 <__fxstatat@plt+0xca68>
  40fbe8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40fbec:	movk	x9, #0x5554
  40fbf0:	udiv	x9, x9, x2
  40fbf4:	cmp	x9, x8
  40fbf8:	b.ls	40fc40 <__fxstatat@plt+0xcaa0>  // b.plast
  40fbfc:	add	x8, x8, x8, lsr #1
  40fc00:	add	x8, x8, #0x1
  40fc04:	b	40fc2c <__fxstatat@plt+0xca8c>
  40fc08:	cbnz	x8, 40fc1c <__fxstatat@plt+0xca7c>
  40fc0c:	mov	w8, #0x80                  	// #128
  40fc10:	udiv	x8, x8, x2
  40fc14:	cmp	x2, #0x80
  40fc18:	cinc	x8, x8, hi  // hi = pmore
  40fc1c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40fc20:	udiv	x9, x9, x2
  40fc24:	cmp	x9, x8
  40fc28:	b.cc	40fc40 <__fxstatat@plt+0xcaa0>  // b.lo, b.ul, b.last
  40fc2c:	str	x8, [x1]
  40fc30:	mul	x1, x8, x2
  40fc34:	bl	40fb94 <__fxstatat@plt+0xc9f4>
  40fc38:	ldp	x29, x30, [sp], #16
  40fc3c:	ret
  40fc40:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fc44:	stp	x29, x30, [sp, #-16]!
  40fc48:	mov	x29, sp
  40fc4c:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40fc50:	ldp	x29, x30, [sp], #16
  40fc54:	ret
  40fc58:	stp	x29, x30, [sp, #-16]!
  40fc5c:	mov	w2, #0x1                   	// #1
  40fc60:	mov	x29, sp
  40fc64:	bl	40fbd8 <__fxstatat@plt+0xca38>
  40fc68:	ldp	x29, x30, [sp], #16
  40fc6c:	ret
  40fc70:	stp	x29, x30, [sp, #-32]!
  40fc74:	stp	x20, x19, [sp, #16]
  40fc78:	mov	x29, sp
  40fc7c:	mov	x19, x0
  40fc80:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40fc84:	mov	w1, wzr
  40fc88:	mov	x2, x19
  40fc8c:	mov	x20, x0
  40fc90:	bl	402c80 <memset@plt>
  40fc94:	mov	x0, x20
  40fc98:	ldp	x20, x19, [sp, #16]
  40fc9c:	ldp	x29, x30, [sp], #32
  40fca0:	ret
  40fca4:	stp	x29, x30, [sp, #-16]!
  40fca8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40fcac:	udiv	x8, x8, x1
  40fcb0:	cmp	x8, x0
  40fcb4:	mov	x29, sp
  40fcb8:	b.cc	40fccc <__fxstatat@plt+0xcb2c>  // b.lo, b.ul, b.last
  40fcbc:	bl	410084 <__fxstatat@plt+0xcee4>
  40fcc0:	cbz	x0, 40fccc <__fxstatat@plt+0xcb2c>
  40fcc4:	ldp	x29, x30, [sp], #16
  40fcc8:	ret
  40fccc:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fcd0:	stp	x29, x30, [sp, #-48]!
  40fcd4:	stp	x20, x19, [sp, #32]
  40fcd8:	mov	x20, x0
  40fcdc:	mov	x0, x1
  40fce0:	str	x21, [sp, #16]
  40fce4:	mov	x29, sp
  40fce8:	mov	x19, x1
  40fcec:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40fcf0:	mov	x1, x20
  40fcf4:	mov	x2, x19
  40fcf8:	mov	x21, x0
  40fcfc:	bl	402980 <memcpy@plt>
  40fd00:	mov	x0, x21
  40fd04:	ldp	x20, x19, [sp, #32]
  40fd08:	ldr	x21, [sp, #16]
  40fd0c:	ldp	x29, x30, [sp], #48
  40fd10:	ret
  40fd14:	stp	x29, x30, [sp, #-32]!
  40fd18:	str	x19, [sp, #16]
  40fd1c:	mov	x29, sp
  40fd20:	mov	x19, x0
  40fd24:	bl	4029b0 <strlen@plt>
  40fd28:	add	x1, x0, #0x1
  40fd2c:	mov	x0, x19
  40fd30:	bl	40fcd0 <__fxstatat@plt+0xcb30>
  40fd34:	ldr	x19, [sp, #16]
  40fd38:	ldp	x29, x30, [sp], #32
  40fd3c:	ret
  40fd40:	stp	x29, x30, [sp, #-32]!
  40fd44:	str	x19, [sp, #16]
  40fd48:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  40fd4c:	ldr	w19, [x8, #1088]
  40fd50:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40fd54:	add	x1, x1, #0x759
  40fd58:	mov	w2, #0x5                   	// #5
  40fd5c:	mov	x0, xzr
  40fd60:	mov	x29, sp
  40fd64:	bl	403050 <dcgettext@plt>
  40fd68:	adrp	x2, 415000 <__fxstatat@plt+0x11e60>
  40fd6c:	mov	x3, x0
  40fd70:	add	x2, x2, #0x9d1
  40fd74:	mov	w0, w19
  40fd78:	mov	w1, wzr
  40fd7c:	bl	4029e0 <error@plt>
  40fd80:	bl	402db0 <abort@plt>
  40fd84:	stp	x29, x30, [sp, #-16]!
  40fd88:	orr	w1, w1, #0x200
  40fd8c:	mov	x29, sp
  40fd90:	bl	410210 <__fxstatat@plt+0xd070>
  40fd94:	cbz	x0, 40fda0 <__fxstatat@plt+0xcc00>
  40fd98:	ldp	x29, x30, [sp], #16
  40fd9c:	ret
  40fda0:	bl	403100 <__errno_location@plt>
  40fda4:	ldr	w8, [x0]
  40fda8:	cmp	w8, #0x16
  40fdac:	b.ne	40fdd0 <__fxstatat@plt+0xcc30>  // b.any
  40fdb0:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  40fdb4:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  40fdb8:	adrp	x3, 416000 <__fxstatat@plt+0x12e60>
  40fdbc:	add	x0, x0, #0x76a
  40fdc0:	add	x1, x1, #0x77a
  40fdc4:	add	x3, x3, #0x785
  40fdc8:	mov	w2, #0x29                  	// #41
  40fdcc:	bl	4030f0 <__assert_fail@plt>
  40fdd0:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fdd4:	ldr	w8, [x0, #72]
  40fdd8:	mov	w9, #0x11                  	// #17
  40fddc:	and	w10, w8, w9
  40fde0:	cmp	w10, #0x10
  40fde4:	b.ne	40fdf0 <__fxstatat@plt+0xcc50>  // b.any
  40fde8:	mov	w0, #0x1                   	// #1
  40fdec:	ret
  40fdf0:	bics	wzr, w9, w8
  40fdf4:	b.ne	40fe08 <__fxstatat@plt+0xcc68>  // b.any
  40fdf8:	ldr	x8, [x1, #88]
  40fdfc:	cmp	x8, #0x0
  40fe00:	cset	w0, ne  // ne = any
  40fe04:	ret
  40fe08:	mov	w0, wzr
  40fe0c:	ret
  40fe10:	sub	sp, sp, #0x50
  40fe14:	stp	x20, x19, [sp, #64]
  40fe18:	mov	x19, x0
  40fe1c:	mov	x20, x1
  40fe20:	mov	x0, xzr
  40fe24:	mov	x8, x19
  40fe28:	stp	x29, x30, [sp, #48]
  40fe2c:	add	x29, sp, #0x30
  40fe30:	ldrb	w9, [x8]
  40fe34:	cmp	w9, #0x25
  40fe38:	b.ne	40fe54 <__fxstatat@plt+0xccb4>  // b.any
  40fe3c:	ldrb	w9, [x8, #1]
  40fe40:	cmp	w9, #0x73
  40fe44:	b.ne	40fe74 <__fxstatat@plt+0xccd4>  // b.any
  40fe48:	add	x0, x0, #0x1
  40fe4c:	add	x8, x8, #0x2
  40fe50:	b	40fe30 <__fxstatat@plt+0xcc90>
  40fe54:	cbnz	w9, 40fe74 <__fxstatat@plt+0xccd4>
  40fe58:	ldp	q1, q0, [x20]
  40fe5c:	add	x1, sp, #0x10
  40fe60:	stp	q1, q0, [sp, #16]
  40fe64:	bl	40fecc <__fxstatat@plt+0xcd2c>
  40fe68:	mov	w8, wzr
  40fe6c:	cbnz	w8, 40fe7c <__fxstatat@plt+0xccdc>
  40fe70:	b	40feb8 <__fxstatat@plt+0xcd18>
  40fe74:	mov	w8, #0x1                   	// #1
  40fe78:	cbz	w8, 40feb8 <__fxstatat@plt+0xcd18>
  40fe7c:	ldp	q1, q0, [x20]
  40fe80:	add	x0, sp, #0x8
  40fe84:	add	x3, sp, #0x10
  40fe88:	mov	w1, #0x1                   	// #1
  40fe8c:	mov	x2, x19
  40fe90:	stp	q1, q0, [sp, #16]
  40fe94:	bl	402bf0 <__vasprintf_chk@plt>
  40fe98:	tbnz	w0, #31, 40fea4 <__fxstatat@plt+0xcd04>
  40fe9c:	ldr	x0, [sp, #8]
  40fea0:	b	40feb8 <__fxstatat@plt+0xcd18>
  40fea4:	bl	403100 <__errno_location@plt>
  40fea8:	ldr	w8, [x0]
  40feac:	cmp	w8, #0xc
  40feb0:	b.eq	40fec8 <__fxstatat@plt+0xcd28>  // b.none
  40feb4:	mov	x0, xzr
  40feb8:	ldp	x20, x19, [sp, #64]
  40febc:	ldp	x29, x30, [sp, #48]
  40fec0:	add	sp, sp, #0x50
  40fec4:	ret
  40fec8:	bl	40fd40 <__fxstatat@plt+0xcba0>
  40fecc:	sub	sp, sp, #0x60
  40fed0:	stp	x29, x30, [sp, #32]
  40fed4:	stp	x24, x23, [sp, #48]
  40fed8:	stp	x22, x21, [sp, #64]
  40fedc:	stp	x20, x19, [sp, #80]
  40fee0:	ldp	q1, q0, [x1]
  40fee4:	mov	x19, x1
  40fee8:	mov	x20, x0
  40feec:	mov	x21, xzr
  40fef0:	add	x29, sp, #0x20
  40fef4:	stp	q1, q0, [sp]
  40fef8:	cbz	x0, 40ff54 <__fxstatat@plt+0xcdb4>
  40fefc:	ldr	x22, [sp, #8]
  40ff00:	mov	x23, x20
  40ff04:	b	40ff34 <__fxstatat@plt+0xcd94>
  40ff08:	ldr	x8, [sp]
  40ff0c:	add	x9, x8, #0x8
  40ff10:	str	x9, [sp]
  40ff14:	ldr	x0, [x8]
  40ff18:	bl	4029b0 <strlen@plt>
  40ff1c:	mov	x1, x0
  40ff20:	mov	x0, x21
  40ff24:	bl	413dd8 <__fxstatat@plt+0x10c38>
  40ff28:	subs	x23, x23, #0x1
  40ff2c:	mov	x21, x0
  40ff30:	b.eq	40ff54 <__fxstatat@plt+0xcdb4>  // b.none
  40ff34:	ldrsw	x8, [sp, #24]
  40ff38:	tbz	w8, #31, 40ff08 <__fxstatat@plt+0xcd68>
  40ff3c:	add	w9, w8, #0x8
  40ff40:	cmp	w9, #0x0
  40ff44:	str	w9, [sp, #24]
  40ff48:	b.gt	40ff08 <__fxstatat@plt+0xcd68>
  40ff4c:	add	x8, x22, x8
  40ff50:	b	40ff14 <__fxstatat@plt+0xcd74>
  40ff54:	lsr	x8, x21, #31
  40ff58:	cbz	x8, 40ff70 <__fxstatat@plt+0xcdd0>
  40ff5c:	bl	403100 <__errno_location@plt>
  40ff60:	mov	w8, #0x4b                  	// #75
  40ff64:	mov	x21, xzr
  40ff68:	str	w8, [x0]
  40ff6c:	b	40ffec <__fxstatat@plt+0xce4c>
  40ff70:	add	x0, x21, #0x1
  40ff74:	bl	40fb3c <__fxstatat@plt+0xc99c>
  40ff78:	mov	x21, x0
  40ff7c:	mov	x22, x0
  40ff80:	cbz	x20, 40ffe8 <__fxstatat@plt+0xce48>
  40ff84:	mov	x22, x21
  40ff88:	b	40ffc4 <__fxstatat@plt+0xce24>
  40ff8c:	ldr	x8, [x19]
  40ff90:	add	x9, x8, #0x8
  40ff94:	str	x9, [x19]
  40ff98:	ldr	x23, [x8]
  40ff9c:	mov	x0, x23
  40ffa0:	bl	4029b0 <strlen@plt>
  40ffa4:	mov	x24, x0
  40ffa8:	mov	x0, x22
  40ffac:	mov	x1, x23
  40ffb0:	mov	x2, x24
  40ffb4:	bl	402980 <memcpy@plt>
  40ffb8:	subs	x20, x20, #0x1
  40ffbc:	add	x22, x22, x24
  40ffc0:	b.eq	40ffe8 <__fxstatat@plt+0xce48>  // b.none
  40ffc4:	ldrsw	x8, [x19, #24]
  40ffc8:	tbz	w8, #31, 40ff8c <__fxstatat@plt+0xcdec>
  40ffcc:	add	w9, w8, #0x8
  40ffd0:	cmp	w9, #0x0
  40ffd4:	str	w9, [x19, #24]
  40ffd8:	b.gt	40ff8c <__fxstatat@plt+0xcdec>
  40ffdc:	ldr	x9, [x19, #8]
  40ffe0:	add	x8, x9, x8
  40ffe4:	b	40ff98 <__fxstatat@plt+0xcdf8>
  40ffe8:	strb	wzr, [x22]
  40ffec:	mov	x0, x21
  40fff0:	ldp	x20, x19, [sp, #80]
  40fff4:	ldp	x22, x21, [sp, #64]
  40fff8:	ldp	x24, x23, [sp, #48]
  40fffc:	ldp	x29, x30, [sp, #32]
  410000:	add	sp, sp, #0x60
  410004:	ret
  410008:	sub	sp, sp, #0x30
  41000c:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  410010:	ldr	x2, [x8, #1232]
  410014:	stp	x29, x30, [sp, #16]
  410018:	add	x29, sp, #0x10
  41001c:	add	x0, x29, #0x18
  410020:	add	x1, sp, #0x8
  410024:	str	x19, [sp, #32]
  410028:	str	xzr, [x29, #24]
  41002c:	str	xzr, [sp, #8]
  410030:	bl	402ec0 <getline@plt>
  410034:	subs	x8, x0, #0x1
  410038:	b.lt	410064 <__fxstatat@plt+0xcec4>  // b.tstop
  41003c:	ldr	x9, [x29, #24]
  410040:	ldrb	w10, [x9, x8]
  410044:	cmp	w10, #0xa
  410048:	b.ne	410050 <__fxstatat@plt+0xceb0>  // b.any
  41004c:	strb	wzr, [x9, x8]
  410050:	ldr	x0, [x29, #24]
  410054:	bl	402a00 <rpmatch@plt>
  410058:	cmp	w0, #0x0
  41005c:	cset	w19, gt
  410060:	b	410068 <__fxstatat@plt+0xcec8>
  410064:	mov	w19, wzr
  410068:	ldr	x0, [x29, #24]
  41006c:	bl	402ed0 <free@plt>
  410070:	mov	w0, w19
  410074:	ldr	x19, [sp, #32]
  410078:	ldp	x29, x30, [sp, #16]
  41007c:	add	sp, sp, #0x30
  410080:	ret
  410084:	stp	x29, x30, [sp, #-16]!
  410088:	mov	x8, x1
  41008c:	mov	w1, #0x1                   	// #1
  410090:	mov	w9, #0x1                   	// #1
  410094:	mov	x29, sp
  410098:	cbz	x0, 4100cc <__fxstatat@plt+0xcf2c>
  41009c:	cbz	x8, 4100cc <__fxstatat@plt+0xcf2c>
  4100a0:	umulh	x10, x8, x0
  4100a4:	mov	x1, x8
  4100a8:	mov	x9, x0
  4100ac:	cbz	x10, 4100cc <__fxstatat@plt+0xcf2c>
  4100b0:	bl	403100 <__errno_location@plt>
  4100b4:	mov	x8, x0
  4100b8:	mov	w9, #0xc                   	// #12
  4100bc:	mov	x0, xzr
  4100c0:	str	w9, [x8]
  4100c4:	ldp	x29, x30, [sp], #16
  4100c8:	ret
  4100cc:	mov	x0, x9
  4100d0:	bl	402cd0 <calloc@plt>
  4100d4:	ldp	x29, x30, [sp], #16
  4100d8:	ret
  4100dc:	stp	x29, x30, [sp, #-32]!
  4100e0:	str	x19, [sp, #16]
  4100e4:	mov	x19, x0
  4100e8:	mov	x29, sp
  4100ec:	cbz	x0, 410104 <__fxstatat@plt+0xcf64>
  4100f0:	mov	x0, x19
  4100f4:	bl	403070 <__freading@plt>
  4100f8:	cbz	w0, 410104 <__fxstatat@plt+0xcf64>
  4100fc:	mov	x0, x19
  410100:	bl	410118 <__fxstatat@plt+0xcf78>
  410104:	mov	x0, x19
  410108:	bl	402fa0 <fflush@plt>
  41010c:	ldr	x19, [sp, #16]
  410110:	ldp	x29, x30, [sp], #32
  410114:	ret
  410118:	stp	x29, x30, [sp, #-16]!
  41011c:	ldrb	w8, [x0, #1]
  410120:	mov	x29, sp
  410124:	tbz	w8, #0, 410134 <__fxstatat@plt+0xcf94>
  410128:	mov	w2, #0x1                   	// #1
  41012c:	mov	x1, xzr
  410130:	bl	41017c <__fxstatat@plt+0xcfdc>
  410134:	ldp	x29, x30, [sp], #16
  410138:	ret
  41013c:	ldp	x9, x8, [x0, #32]
  410140:	cmp	x8, x9
  410144:	b.ls	410150 <__fxstatat@plt+0xcfb0>  // b.plast
  410148:	mov	x0, xzr
  41014c:	ret
  410150:	ldp	x9, x8, [x0, #8]
  410154:	ldrb	w10, [x0, #1]
  410158:	sub	x8, x8, x9
  41015c:	tbnz	w10, #0, 410168 <__fxstatat@plt+0xcfc8>
  410160:	add	x0, x8, xzr
  410164:	ret
  410168:	ldr	x9, [x0, #88]
  41016c:	ldr	x10, [x0, #72]
  410170:	sub	x9, x9, x10
  410174:	add	x0, x8, x9
  410178:	ret
  41017c:	stp	x29, x30, [sp, #-48]!
  410180:	str	x21, [sp, #16]
  410184:	stp	x20, x19, [sp, #32]
  410188:	ldp	x9, x8, [x0, #8]
  41018c:	mov	w20, w2
  410190:	mov	x19, x0
  410194:	mov	x21, x1
  410198:	cmp	x8, x9
  41019c:	mov	x29, sp
  4101a0:	b.ne	4101b8 <__fxstatat@plt+0xd018>  // b.any
  4101a4:	ldp	x9, x8, [x19, #32]
  4101a8:	cmp	x8, x9
  4101ac:	b.ne	4101b8 <__fxstatat@plt+0xd018>  // b.any
  4101b0:	ldr	x8, [x19, #72]
  4101b4:	cbz	x8, 4101d8 <__fxstatat@plt+0xd038>
  4101b8:	mov	x0, x19
  4101bc:	mov	x1, x21
  4101c0:	mov	w2, w20
  4101c4:	bl	402eb0 <fseeko@plt>
  4101c8:	ldp	x20, x19, [sp, #32]
  4101cc:	ldr	x21, [sp, #16]
  4101d0:	ldp	x29, x30, [sp], #48
  4101d4:	ret
  4101d8:	mov	x0, x19
  4101dc:	bl	402b40 <fileno@plt>
  4101e0:	mov	x1, x21
  4101e4:	mov	w2, w20
  4101e8:	bl	402b00 <lseek@plt>
  4101ec:	cmn	x0, #0x1
  4101f0:	b.eq	4101c8 <__fxstatat@plt+0xd028>  // b.none
  4101f4:	ldr	w9, [x19]
  4101f8:	mov	x8, x0
  4101fc:	mov	w0, wzr
  410200:	str	x8, [x19, #144]
  410204:	and	w9, w9, #0xffffffef
  410208:	str	w9, [x19]
  41020c:	b	4101c8 <__fxstatat@plt+0xd028>
  410210:	stp	x29, x30, [sp, #-96]!
  410214:	cmp	w1, #0x1, lsl #12
  410218:	stp	x28, x27, [sp, #16]
  41021c:	stp	x26, x25, [sp, #32]
  410220:	stp	x24, x23, [sp, #48]
  410224:	stp	x22, x21, [sp, #64]
  410228:	stp	x20, x19, [sp, #80]
  41022c:	mov	x29, sp
  410230:	b.cs	4102f4 <__fxstatat@plt+0xd154>  // b.hs, b.nlast
  410234:	mov	w8, #0x204                 	// #516
  410238:	mov	w21, w1
  41023c:	bics	wzr, w8, w1
  410240:	b.eq	4102f4 <__fxstatat@plt+0xd154>  // b.none
  410244:	mov	w8, #0x12                  	// #18
  410248:	tst	w21, w8
  41024c:	b.eq	4102f4 <__fxstatat@plt+0xd154>  // b.none
  410250:	mov	x23, x0
  410254:	mov	w0, #0x80                  	// #128
  410258:	mov	x20, x2
  41025c:	bl	402bb0 <malloc@plt>
  410260:	mov	x19, x0
  410264:	cbz	x0, 410304 <__fxstatat@plt+0xd164>
  410268:	and	w8, w21, #0xfffffdff
  41026c:	tst	w21, #0x2
  410270:	orr	w8, w8, #0x4
  410274:	movi	v0.2d, #0x0
  410278:	csel	w8, w21, w8, eq  // eq = none
  41027c:	stp	q0, q0, [x19, #64]
  410280:	str	w8, [x19, #72]
  410284:	mov	w8, #0xffffff9c            	// #-100
  410288:	mov	x0, x23
  41028c:	stp	q0, q0, [x19, #96]
  410290:	stp	q0, q0, [x19, #32]
  410294:	stp	q0, q0, [x19]
  410298:	str	x20, [x19, #64]
  41029c:	str	w8, [x19, #44]
  4102a0:	bl	410538 <__fxstatat@plt+0xd398>
  4102a4:	cmp	x0, #0x1, lsl #12
  4102a8:	mov	w8, #0x1000                	// #4096
  4102ac:	csel	x1, x0, x8, hi  // hi = pmore
  4102b0:	mov	x0, x19
  4102b4:	bl	410584 <__fxstatat@plt+0xd3e4>
  4102b8:	tbz	w0, #0, 410524 <__fxstatat@plt+0xd384>
  4102bc:	ldr	x8, [x23]
  4102c0:	cbz	x8, 410324 <__fxstatat@plt+0xd184>
  4102c4:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  4102c8:	add	x1, x1, #0x544
  4102cc:	mov	x0, x19
  4102d0:	mov	x2, xzr
  4102d4:	bl	410600 <__fxstatat@plt+0xd460>
  4102d8:	cbz	x0, 41051c <__fxstatat@plt+0xd37c>
  4102dc:	mov	x22, x0
  4102e0:	mov	x8, #0xffffffffffffffff    	// #-1
  4102e4:	mov	w9, #0xffffffff            	// #-1
  4102e8:	str	x8, [x0, #88]
  4102ec:	str	w9, [x0, #104]
  4102f0:	b	410328 <__fxstatat@plt+0xd188>
  4102f4:	bl	403100 <__errno_location@plt>
  4102f8:	mov	w8, #0x16                  	// #22
  4102fc:	mov	x19, xzr
  410300:	str	w8, [x0]
  410304:	mov	x0, x19
  410308:	ldp	x20, x19, [sp, #80]
  41030c:	ldp	x22, x21, [sp, #64]
  410310:	ldp	x24, x23, [sp, #48]
  410314:	ldp	x26, x25, [sp, #32]
  410318:	ldp	x28, x27, [sp, #16]
  41031c:	ldp	x29, x30, [sp], #96
  410320:	ret
  410324:	mov	x22, xzr
  410328:	cbz	x20, 410338 <__fxstatat@plt+0xd198>
  41032c:	ldrb	w8, [x19, #73]
  410330:	ubfx	w8, w8, #2, #1
  410334:	b	41033c <__fxstatat@plt+0xd19c>
  410338:	mov	w8, #0x1                   	// #1
  41033c:	ldr	x26, [x23]
  410340:	cbz	x26, 410458 <__fxstatat@plt+0xd2b8>
  410344:	mov	x24, xzr
  410348:	mov	x28, xzr
  41034c:	mov	x25, xzr
  410350:	eor	w27, w8, #0x1
  410354:	mov	x0, x26
  410358:	bl	4029b0 <strlen@plt>
  41035c:	mov	x2, x0
  410360:	tbnz	w21, #11, 41039c <__fxstatat@plt+0xd1fc>
  410364:	cmp	x2, #0x3
  410368:	b.cc	41039c <__fxstatat@plt+0xd1fc>  // b.lo, b.ul, b.last
  41036c:	add	x8, x2, x26
  410370:	ldurb	w8, [x8, #-1]
  410374:	cmp	w8, #0x2f
  410378:	b.ne	41039c <__fxstatat@plt+0xd1fc>  // b.any
  41037c:	sub	x8, x26, #0x2
  410380:	ldrb	w9, [x8, x2]
  410384:	cmp	w9, #0x2f
  410388:	b.ne	41039c <__fxstatat@plt+0xd1fc>  // b.any
  41038c:	sub	x2, x2, #0x1
  410390:	cmp	x2, #0x1
  410394:	b.hi	410380 <__fxstatat@plt+0xd1e0>  // b.pmore
  410398:	mov	w2, #0x1                   	// #1
  41039c:	mov	x0, x19
  4103a0:	mov	x1, x26
  4103a4:	bl	410600 <__fxstatat@plt+0xd460>
  4103a8:	cbz	x0, 4103fc <__fxstatat@plt+0xd25c>
  4103ac:	cmp	x24, #0x0
  4103b0:	cset	w9, eq  // eq = none
  4103b4:	mov	x26, x0
  4103b8:	add	x8, x0, #0xf8
  4103bc:	orr	w9, w27, w9
  4103c0:	str	xzr, [x0, #88]
  4103c4:	str	x22, [x0, #8]
  4103c8:	str	x8, [x0, #48]
  4103cc:	tbnz	w9, #0, 410408 <__fxstatat@plt+0xd268>
  4103d0:	mov	w8, #0xb                   	// #11
  4103d4:	mov	w1, #0x1                   	// #1
  4103d8:	mov	x0, x26
  4103dc:	strh	w8, [x26, #108]
  4103e0:	bl	410688 <__fxstatat@plt+0xd4e8>
  4103e4:	cbz	x20, 410420 <__fxstatat@plt+0xd280>
  4103e8:	mov	w8, wzr
  4103ec:	str	x24, [x26, #16]
  4103f0:	mov	x24, x26
  4103f4:	cbz	w8, 410448 <__fxstatat@plt+0xd2a8>
  4103f8:	b	410504 <__fxstatat@plt+0xd364>
  4103fc:	mov	w8, #0x9                   	// #9
  410400:	cbz	w8, 410448 <__fxstatat@plt+0xd2a8>
  410404:	b	410504 <__fxstatat@plt+0xd364>
  410408:	mov	x0, x19
  41040c:	mov	x1, x26
  410410:	mov	w2, wzr
  410414:	bl	4106b8 <__fxstatat@plt+0xd518>
  410418:	strh	w0, [x26, #108]
  41041c:	cbnz	x20, 4103e8 <__fxstatat@plt+0xd248>
  410420:	mov	w8, wzr
  410424:	str	xzr, [x26, #16]
  410428:	cbz	x24, 41043c <__fxstatat@plt+0xd29c>
  41042c:	str	x26, [x28, #16]
  410430:	mov	x28, x26
  410434:	cbz	w8, 410448 <__fxstatat@plt+0xd2a8>
  410438:	b	410504 <__fxstatat@plt+0xd364>
  41043c:	mov	x28, x26
  410440:	mov	x24, x26
  410444:	cbnz	w8, 410504 <__fxstatat@plt+0xd364>
  410448:	ldr	x26, [x23, #8]!
  41044c:	add	x25, x25, #0x1
  410450:	cbnz	x26, 410354 <__fxstatat@plt+0xd1b4>
  410454:	b	410460 <__fxstatat@plt+0xd2c0>
  410458:	mov	x25, xzr
  41045c:	mov	x24, xzr
  410460:	cbz	x20, 410480 <__fxstatat@plt+0xd2e0>
  410464:	cmp	x25, #0x2
  410468:	b.cc	410480 <__fxstatat@plt+0xd2e0>  // b.lo, b.ul, b.last
  41046c:	mov	x0, x19
  410470:	mov	x1, x24
  410474:	mov	x2, x25
  410478:	bl	410840 <__fxstatat@plt+0xd6a0>
  41047c:	mov	x24, x0
  410480:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  410484:	add	x1, x1, #0x544
  410488:	mov	x0, x19
  41048c:	mov	x2, xzr
  410490:	bl	410600 <__fxstatat@plt+0xd460>
  410494:	str	x0, [x19]
  410498:	cbz	x0, 41050c <__fxstatat@plt+0xd36c>
  41049c:	str	x24, [x0, #16]
  4104a0:	ldr	x8, [x19]
  4104a4:	mov	w9, #0x9                   	// #9
  4104a8:	mov	w10, #0x1                   	// #1
  4104ac:	mov	x0, x19
  4104b0:	strh	w9, [x8, #108]
  4104b4:	str	x10, [x8, #88]
  4104b8:	bl	410918 <__fxstatat@plt+0xd778>
  4104bc:	tbz	w0, #0, 41050c <__fxstatat@plt+0xd36c>
  4104c0:	ldrh	w8, [x19, #72]
  4104c4:	mov	w9, #0x204                 	// #516
  4104c8:	tst	w8, w9
  4104cc:	b.ne	4104f4 <__fxstatat@plt+0xd354>  // b.any
  4104d0:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4104d4:	add	x1, x1, #0x376
  4104d8:	mov	x0, x19
  4104dc:	bl	41098c <__fxstatat@plt+0xd7ec>
  4104e0:	str	w0, [x19, #40]
  4104e4:	tbz	w0, #31, 4104f4 <__fxstatat@plt+0xd354>
  4104e8:	ldr	w8, [x19, #72]
  4104ec:	orr	w8, w8, #0x4
  4104f0:	str	w8, [x19, #72]
  4104f4:	add	x0, x19, #0x60
  4104f8:	mov	w1, #0xffffffff            	// #-1
  4104fc:	bl	412f40 <__fxstatat@plt+0xfda0>
  410500:	b	410304 <__fxstatat@plt+0xd164>
  410504:	cmp	w8, #0x9
  410508:	b.ne	410534 <__fxstatat@plt+0xd394>  // b.any
  41050c:	mov	x0, x24
  410510:	bl	4109d0 <__fxstatat@plt+0xd830>
  410514:	mov	x0, x22
  410518:	bl	402ed0 <free@plt>
  41051c:	ldr	x0, [x19, #32]
  410520:	bl	402ed0 <free@plt>
  410524:	mov	x0, x19
  410528:	bl	402ed0 <free@plt>
  41052c:	mov	x19, xzr
  410530:	b	410304 <__fxstatat@plt+0xd164>
  410534:	b	410304 <__fxstatat@plt+0xd164>
  410538:	stp	x29, x30, [sp, #-32]!
  41053c:	stp	x20, x19, [sp, #16]
  410540:	ldr	x8, [x0]
  410544:	mov	x29, sp
  410548:	cbz	x8, 410574 <__fxstatat@plt+0xd3d4>
  41054c:	mov	x19, xzr
  410550:	add	x20, x0, #0x8
  410554:	mov	x0, x8
  410558:	bl	4029b0 <strlen@plt>
  41055c:	ldr	x8, [x20], #8
  410560:	cmp	x0, x19
  410564:	csel	x19, x0, x19, hi  // hi = pmore
  410568:	cbnz	x8, 410554 <__fxstatat@plt+0xd3b4>
  41056c:	add	x0, x19, #0x1
  410570:	b	410578 <__fxstatat@plt+0xd3d8>
  410574:	mov	w0, #0x1                   	// #1
  410578:	ldp	x20, x19, [sp, #16]
  41057c:	ldp	x29, x30, [sp], #32
  410580:	ret
  410584:	stp	x29, x30, [sp, #-32]!
  410588:	ldr	x8, [x0, #48]
  41058c:	add	x9, x1, #0x100
  410590:	str	x19, [sp, #16]
  410594:	mov	x19, x0
  410598:	adds	x1, x9, x8
  41059c:	mov	x29, sp
  4105a0:	b.cc	4105c8 <__fxstatat@plt+0xd428>  // b.lo, b.ul, b.last
  4105a4:	ldr	x0, [x19, #32]
  4105a8:	bl	402ed0 <free@plt>
  4105ac:	str	xzr, [x19, #32]
  4105b0:	bl	403100 <__errno_location@plt>
  4105b4:	mov	x8, x0
  4105b8:	mov	w9, #0x24                  	// #36
  4105bc:	mov	w0, wzr
  4105c0:	str	w9, [x8]
  4105c4:	b	4105f4 <__fxstatat@plt+0xd454>
  4105c8:	ldr	x0, [x19, #32]
  4105cc:	str	x1, [x19, #48]
  4105d0:	bl	402d00 <realloc@plt>
  4105d4:	cbz	x0, 4105e4 <__fxstatat@plt+0xd444>
  4105d8:	str	x0, [x19, #32]
  4105dc:	mov	w0, #0x1                   	// #1
  4105e0:	b	4105f4 <__fxstatat@plt+0xd454>
  4105e4:	ldr	x0, [x19, #32]
  4105e8:	bl	402ed0 <free@plt>
  4105ec:	mov	w0, wzr
  4105f0:	str	xzr, [x19, #32]
  4105f4:	ldr	x19, [sp, #16]
  4105f8:	ldp	x29, x30, [sp], #32
  4105fc:	ret
  410600:	stp	x29, x30, [sp, #-64]!
  410604:	add	x8, x2, #0x100
  410608:	stp	x20, x19, [sp, #48]
  41060c:	mov	x20, x0
  410610:	and	x0, x8, #0xfffffffffffffff8
  410614:	str	x23, [sp, #16]
  410618:	stp	x22, x21, [sp, #32]
  41061c:	mov	x29, sp
  410620:	mov	x21, x2
  410624:	mov	x22, x1
  410628:	bl	402bb0 <malloc@plt>
  41062c:	mov	x19, x0
  410630:	cbz	x0, 410670 <__fxstatat@plt+0xd4d0>
  410634:	add	x23, x19, #0xf8
  410638:	mov	x0, x23
  41063c:	mov	x1, x22
  410640:	mov	x2, x21
  410644:	bl	402980 <memcpy@plt>
  410648:	strb	wzr, [x23, x21]
  41064c:	str	x21, [x19, #96]
  410650:	str	x20, [x19, #80]
  410654:	ldr	x9, [x20, #32]
  410658:	mov	w8, #0x30000               	// #196608
  41065c:	str	wzr, [x19, #64]
  410660:	stur	w8, [x19, #110]
  410664:	stp	xzr, xzr, [x19, #24]
  410668:	str	x9, [x19, #56]
  41066c:	str	xzr, [x19, #40]
  410670:	mov	x0, x19
  410674:	ldp	x20, x19, [sp, #48]
  410678:	ldp	x22, x21, [sp, #32]
  41067c:	ldr	x23, [sp, #16]
  410680:	ldp	x29, x30, [sp], #64
  410684:	ret
  410688:	stp	x29, x30, [sp, #-16]!
  41068c:	ldrh	w8, [x0, #108]
  410690:	mov	x29, sp
  410694:	cmp	w8, #0xb
  410698:	b.ne	4106b4 <__fxstatat@plt+0xd514>  // b.any
  41069c:	tst	w1, #0x1
  4106a0:	mov	w8, #0x1                   	// #1
  4106a4:	cinc	x8, x8, ne  // ne = any
  4106a8:	str	x8, [x0, #168]
  4106ac:	ldp	x29, x30, [sp], #16
  4106b0:	ret
  4106b4:	bl	402db0 <abort@plt>
  4106b8:	stp	x29, x30, [sp, #-48]!
  4106bc:	stp	x20, x19, [sp, #32]
  4106c0:	ldr	x8, [x1, #88]
  4106c4:	str	x21, [sp, #16]
  4106c8:	mov	x19, x1
  4106cc:	mov	x21, x0
  4106d0:	mov	x29, sp
  4106d4:	cbz	x8, 4106e4 <__fxstatat@plt+0xd544>
  4106d8:	add	x20, x19, #0x78
  4106dc:	tbz	w2, #0, 4106f8 <__fxstatat@plt+0xd558>
  4106e0:	b	410724 <__fxstatat@plt+0xd584>
  4106e4:	ldrb	w8, [x21, #72]
  4106e8:	and	w8, w8, #0x1
  4106ec:	orr	w2, w8, w2
  4106f0:	add	x20, x19, #0x78
  4106f4:	tbnz	w2, #0, 410724 <__fxstatat@plt+0xd584>
  4106f8:	ldr	w8, [x21, #72]
  4106fc:	tbnz	w8, #1, 410724 <__fxstatat@plt+0xd584>
  410700:	ldr	w0, [x21, #44]
  410704:	ldr	x1, [x19, #48]
  410708:	mov	w3, #0x100                 	// #256
  41070c:	mov	x2, x20
  410710:	bl	414370 <__fxstatat@plt+0x111d0>
  410714:	cbz	w0, 410788 <__fxstatat@plt+0xd5e8>
  410718:	bl	403100 <__errno_location@plt>
  41071c:	mov	x21, x0
  410720:	b	410758 <__fxstatat@plt+0xd5b8>
  410724:	ldr	x0, [x19, #48]
  410728:	mov	x1, x20
  41072c:	bl	414340 <__fxstatat@plt+0x111a0>
  410730:	cbz	w0, 410788 <__fxstatat@plt+0xd5e8>
  410734:	bl	403100 <__errno_location@plt>
  410738:	ldr	w8, [x0]
  41073c:	mov	x21, x0
  410740:	cmp	w8, #0x2
  410744:	b.ne	410758 <__fxstatat@plt+0xd5b8>  // b.any
  410748:	ldr	x0, [x19, #48]
  41074c:	mov	x1, x20
  410750:	bl	414360 <__fxstatat@plt+0x111c0>
  410754:	cbz	w0, 410820 <__fxstatat@plt+0xd680>
  410758:	ldr	w8, [x21]
  41075c:	movi	v0.2d, #0x0
  410760:	mov	w0, #0xa                   	// #10
  410764:	str	w8, [x19, #64]
  410768:	stp	q0, q0, [x20, #96]
  41076c:	stp	q0, q0, [x20, #64]
  410770:	stp	q0, q0, [x20, #32]
  410774:	stp	q0, q0, [x20]
  410778:	ldp	x20, x19, [sp, #32]
  41077c:	ldr	x21, [sp, #16]
  410780:	ldp	x29, x30, [sp], #48
  410784:	ret
  410788:	ldr	w8, [x19, #136]
  41078c:	and	w8, w8, #0xf000
  410790:	cmp	w8, #0xa, lsl #12
  410794:	b.eq	4107d4 <__fxstatat@plt+0xd634>  // b.none
  410798:	cmp	w8, #0x8, lsl #12
  41079c:	b.eq	4107dc <__fxstatat@plt+0xd63c>  // b.none
  4107a0:	cmp	w8, #0x4, lsl #12
  4107a4:	b.ne	4107e4 <__fxstatat@plt+0xd644>  // b.any
  4107a8:	ldr	w8, [x19, #140]
  4107ac:	cmp	w8, #0x2
  4107b0:	b.cc	4107ec <__fxstatat@plt+0xd64c>  // b.lo, b.ul, b.last
  4107b4:	ldr	x9, [x19, #88]
  4107b8:	cmp	x9, #0x1
  4107bc:	b.lt	4107ec <__fxstatat@plt+0xd64c>  // b.tstop
  4107c0:	ldr	w9, [x21, #72]
  4107c4:	mov	w10, #0x2                   	// #2
  4107c8:	bic	w9, w10, w9, lsr #4
  4107cc:	sub	w8, w8, w9
  4107d0:	b	4107f0 <__fxstatat@plt+0xd650>
  4107d4:	mov	w0, #0xc                   	// #12
  4107d8:	b	410778 <__fxstatat@plt+0xd5d8>
  4107dc:	mov	w0, #0x8                   	// #8
  4107e0:	b	410778 <__fxstatat@plt+0xd5d8>
  4107e4:	mov	w0, #0x3                   	// #3
  4107e8:	b	410778 <__fxstatat@plt+0xd5d8>
  4107ec:	mov	w8, #0xffffffff            	// #-1
  4107f0:	ldrb	w9, [x19, #248]
  4107f4:	str	w8, [x19, #104]
  4107f8:	cmp	w9, #0x2e
  4107fc:	b.ne	410818 <__fxstatat@plt+0xd678>  // b.any
  410800:	ldrb	w8, [x19, #249]
  410804:	cbz	w8, 41082c <__fxstatat@plt+0xd68c>
  410808:	cmp	w8, #0x2e
  41080c:	b.ne	410818 <__fxstatat@plt+0xd678>  // b.any
  410810:	ldrb	w8, [x19, #250]
  410814:	cbz	w8, 41082c <__fxstatat@plt+0xd68c>
  410818:	mov	w0, #0x1                   	// #1
  41081c:	b	410778 <__fxstatat@plt+0xd5d8>
  410820:	str	wzr, [x21]
  410824:	mov	w0, #0xd                   	// #13
  410828:	b	410778 <__fxstatat@plt+0xd5d8>
  41082c:	ldr	x8, [x19, #88]
  410830:	cmp	x8, #0x0
  410834:	mov	w8, #0x5                   	// #5
  410838:	csinc	w0, w8, wzr, ne  // ne = any
  41083c:	b	410778 <__fxstatat@plt+0xd5d8>
  410840:	stp	x29, x30, [sp, #-48]!
  410844:	stp	x22, x21, [sp, #16]
  410848:	stp	x20, x19, [sp, #32]
  41084c:	ldp	x8, x22, [x0, #56]
  410850:	mov	x20, x0
  410854:	mov	x21, x2
  410858:	mov	x19, x1
  41085c:	cmp	x8, x2
  410860:	mov	x29, sp
  410864:	b.cs	41088c <__fxstatat@plt+0xd6ec>  // b.hs, b.nlast
  410868:	add	x8, x21, #0x28
  41086c:	lsr	x9, x8, #61
  410870:	str	x8, [x20, #56]
  410874:	cbnz	x9, 4108e4 <__fxstatat@plt+0xd744>
  410878:	ldr	x0, [x20, #16]
  41087c:	lsl	x1, x8, #3
  410880:	bl	402d00 <realloc@plt>
  410884:	cbz	x0, 4108e4 <__fxstatat@plt+0xd744>
  410888:	str	x0, [x20, #16]
  41088c:	cbz	x19, 4108a0 <__fxstatat@plt+0xd700>
  410890:	ldr	x8, [x20, #16]
  410894:	str	x19, [x8], #8
  410898:	ldr	x19, [x19, #16]
  41089c:	cbnz	x19, 410894 <__fxstatat@plt+0xd6f4>
  4108a0:	ldr	x0, [x20, #16]
  4108a4:	mov	w2, #0x8                   	// #8
  4108a8:	mov	x1, x21
  4108ac:	mov	x3, x22
  4108b0:	bl	402ac0 <qsort@plt>
  4108b4:	ldr	x10, [x20, #16]
  4108b8:	subs	x9, x21, #0x1
  4108bc:	ldr	x19, [x10]
  4108c0:	b.eq	4108f8 <__fxstatat@plt+0xd758>  // b.none
  4108c4:	mov	x8, x10
  4108c8:	ldr	x11, [x8, #8]!
  4108cc:	ldr	x10, [x10]
  4108d0:	subs	x9, x9, #0x1
  4108d4:	str	x11, [x10, #16]
  4108d8:	mov	x10, x8
  4108dc:	b.ne	4108c8 <__fxstatat@plt+0xd728>  // b.any
  4108e0:	b	4108fc <__fxstatat@plt+0xd75c>
  4108e4:	ldr	x0, [x20, #16]
  4108e8:	bl	402ed0 <free@plt>
  4108ec:	str	xzr, [x20, #16]
  4108f0:	str	xzr, [x20, #56]
  4108f4:	b	410904 <__fxstatat@plt+0xd764>
  4108f8:	mov	x8, x10
  4108fc:	ldr	x8, [x8]
  410900:	str	xzr, [x8, #16]
  410904:	mov	x0, x19
  410908:	ldp	x20, x19, [sp, #32]
  41090c:	ldp	x22, x21, [sp, #16]
  410910:	ldp	x29, x30, [sp], #48
  410914:	ret
  410918:	stp	x29, x30, [sp, #-32]!
  41091c:	ldrh	w8, [x0, #72]
  410920:	mov	w9, #0x102                 	// #258
  410924:	str	x19, [sp, #16]
  410928:	mov	x19, x0
  41092c:	tst	w8, w9
  410930:	mov	x29, sp
  410934:	b.eq	410968 <__fxstatat@plt+0xd7c8>  // b.none
  410938:	adrp	x2, 411000 <__fxstatat@plt+0xde60>
  41093c:	adrp	x3, 411000 <__fxstatat@plt+0xde60>
  410940:	adrp	x4, 402000 <mbrtowc@plt-0x970>
  410944:	add	x2, x2, #0xf24
  410948:	add	x3, x3, #0xf34
  41094c:	add	x4, x4, #0xed0
  410950:	mov	w0, #0x1f                  	// #31
  410954:	mov	x1, xzr
  410958:	bl	40b41c <__fxstatat@plt+0x827c>
  41095c:	str	x0, [x19, #88]
  410960:	cbnz	x0, 41097c <__fxstatat@plt+0xd7dc>
  410964:	b	410980 <__fxstatat@plt+0xd7e0>
  410968:	mov	w0, #0x20                  	// #32
  41096c:	bl	402bb0 <malloc@plt>
  410970:	str	x0, [x19, #88]
  410974:	cbz	x0, 410980 <__fxstatat@plt+0xd7e0>
  410978:	bl	412cfc <__fxstatat@plt+0xfb5c>
  41097c:	mov	w0, #0x1                   	// #1
  410980:	ldr	x19, [sp, #16]
  410984:	ldp	x29, x30, [sp], #32
  410988:	ret
  41098c:	stp	x29, x30, [sp, #-16]!
  410990:	ldr	w8, [x0, #72]
  410994:	mov	w2, #0x4900                	// #18688
  410998:	movk	w2, #0x8, lsl #16
  41099c:	mov	x29, sp
  4109a0:	lsr	w9, w8, #4
  4109a4:	bfi	w2, w9, #15, #1
  4109a8:	tbnz	w8, #9, 4109c0 <__fxstatat@plt+0xd820>
  4109ac:	mov	x0, x1
  4109b0:	mov	w1, w2
  4109b4:	bl	40aa90 <__fxstatat@plt+0x78f0>
  4109b8:	ldp	x29, x30, [sp], #16
  4109bc:	ret
  4109c0:	ldr	w0, [x0, #44]
  4109c4:	bl	413050 <__fxstatat@plt+0xfeb0>
  4109c8:	ldp	x29, x30, [sp], #16
  4109cc:	ret
  4109d0:	stp	x29, x30, [sp, #-32]!
  4109d4:	stp	x20, x19, [sp, #16]
  4109d8:	mov	x29, sp
  4109dc:	cbz	x0, 410a08 <__fxstatat@plt+0xd868>
  4109e0:	mov	x19, x0
  4109e4:	b	4109f8 <__fxstatat@plt+0xd858>
  4109e8:	mov	x0, x19
  4109ec:	bl	402ed0 <free@plt>
  4109f0:	mov	x19, x20
  4109f4:	cbz	x20, 410a08 <__fxstatat@plt+0xd868>
  4109f8:	ldp	x20, x0, [x19, #16]
  4109fc:	cbz	x0, 4109e8 <__fxstatat@plt+0xd848>
  410a00:	bl	402d50 <closedir@plt>
  410a04:	b	4109e8 <__fxstatat@plt+0xd848>
  410a08:	ldp	x20, x19, [sp, #16]
  410a0c:	ldp	x29, x30, [sp], #32
  410a10:	ret
  410a14:	stp	x29, x30, [sp, #-32]!
  410a18:	stp	x20, x19, [sp, #16]
  410a1c:	mov	x19, x0
  410a20:	ldr	x0, [x0]
  410a24:	mov	x29, sp
  410a28:	cbz	x0, 410a40 <__fxstatat@plt+0xd8a0>
  410a2c:	ldr	x8, [x0, #88]
  410a30:	tbz	x8, #63, 410a90 <__fxstatat@plt+0xd8f0>
  410a34:	mov	x20, x0
  410a38:	mov	x0, x20
  410a3c:	bl	402ed0 <free@plt>
  410a40:	ldr	x0, [x19, #8]
  410a44:	cbz	x0, 410a4c <__fxstatat@plt+0xd8ac>
  410a48:	bl	4109d0 <__fxstatat@plt+0xd830>
  410a4c:	ldr	x0, [x19, #16]
  410a50:	bl	402ed0 <free@plt>
  410a54:	ldr	x0, [x19, #32]
  410a58:	bl	402ed0 <free@plt>
  410a5c:	ldr	w8, [x19, #72]
  410a60:	tbnz	w8, #9, 410aa0 <__fxstatat@plt+0xd900>
  410a64:	tbnz	w8, #2, 410ab0 <__fxstatat@plt+0xd910>
  410a68:	ldr	w0, [x19, #40]
  410a6c:	bl	4029f0 <fchdir@plt>
  410a70:	cbz	w0, 410ab8 <__fxstatat@plt+0xd918>
  410a74:	bl	403100 <__errno_location@plt>
  410a78:	ldr	w20, [x0]
  410a7c:	b	410abc <__fxstatat@plt+0xd91c>
  410a80:	bl	402ed0 <free@plt>
  410a84:	ldr	x8, [x20, #88]
  410a88:	mov	x0, x20
  410a8c:	tbnz	x8, #63, 410a38 <__fxstatat@plt+0xd898>
  410a90:	ldr	x20, [x0, #16]
  410a94:	cbnz	x20, 410a80 <__fxstatat@plt+0xd8e0>
  410a98:	ldr	x20, [x0, #8]
  410a9c:	b	410a80 <__fxstatat@plt+0xd8e0>
  410aa0:	ldr	w0, [x19, #44]
  410aa4:	tbnz	w0, #31, 410ab0 <__fxstatat@plt+0xd910>
  410aa8:	bl	402d60 <close@plt>
  410aac:	cbnz	w0, 410acc <__fxstatat@plt+0xd92c>
  410ab0:	mov	w20, wzr
  410ab4:	b	410ad4 <__fxstatat@plt+0xd934>
  410ab8:	mov	w20, wzr
  410abc:	ldr	w0, [x19, #40]
  410ac0:	bl	402d60 <close@plt>
  410ac4:	cbnz	w20, 410ad4 <__fxstatat@plt+0xd934>
  410ac8:	cbz	w0, 410ad4 <__fxstatat@plt+0xd934>
  410acc:	bl	403100 <__errno_location@plt>
  410ad0:	ldr	w20, [x0]
  410ad4:	add	x0, x19, #0x60
  410ad8:	bl	410b1c <__fxstatat@plt+0xd97c>
  410adc:	ldr	x0, [x19, #80]
  410ae0:	cbz	x0, 410ae8 <__fxstatat@plt+0xd948>
  410ae4:	bl	40b6d0 <__fxstatat@plt+0x8530>
  410ae8:	mov	x0, x19
  410aec:	bl	410b5c <__fxstatat@plt+0xd9bc>
  410af0:	mov	x0, x19
  410af4:	bl	402ed0 <free@plt>
  410af8:	cbz	w20, 410b0c <__fxstatat@plt+0xd96c>
  410afc:	bl	403100 <__errno_location@plt>
  410b00:	str	w20, [x0]
  410b04:	mov	w0, #0xffffffff            	// #-1
  410b08:	b	410b10 <__fxstatat@plt+0xd970>
  410b0c:	mov	w0, wzr
  410b10:	ldp	x20, x19, [sp, #16]
  410b14:	ldp	x29, x30, [sp], #32
  410b18:	ret
  410b1c:	stp	x29, x30, [sp, #-32]!
  410b20:	str	x19, [sp, #16]
  410b24:	mov	x19, x0
  410b28:	mov	x29, sp
  410b2c:	b	410b34 <__fxstatat@plt+0xd994>
  410b30:	mov	x0, x19
  410b34:	bl	412f68 <__fxstatat@plt+0xfdc8>
  410b38:	tbnz	w0, #0, 410b50 <__fxstatat@plt+0xd9b0>
  410b3c:	mov	x0, x19
  410b40:	bl	412fb8 <__fxstatat@plt+0xfe18>
  410b44:	tbnz	w0, #31, 410b30 <__fxstatat@plt+0xd990>
  410b48:	bl	402d60 <close@plt>
  410b4c:	b	410b30 <__fxstatat@plt+0xd990>
  410b50:	ldr	x19, [sp, #16]
  410b54:	ldp	x29, x30, [sp], #32
  410b58:	ret
  410b5c:	stp	x29, x30, [sp, #-16]!
  410b60:	ldrh	w8, [x0, #72]
  410b64:	mov	w9, #0x102                 	// #258
  410b68:	mov	x29, sp
  410b6c:	tst	w8, w9
  410b70:	b.eq	410b88 <__fxstatat@plt+0xd9e8>  // b.none
  410b74:	ldr	x0, [x0, #88]
  410b78:	cbz	x0, 410b90 <__fxstatat@plt+0xd9f0>
  410b7c:	bl	40b6d0 <__fxstatat@plt+0x8530>
  410b80:	ldp	x29, x30, [sp], #16
  410b84:	ret
  410b88:	ldr	x0, [x0, #88]
  410b8c:	bl	402ed0 <free@plt>
  410b90:	ldp	x29, x30, [sp], #16
  410b94:	ret
  410b98:	stp	x29, x30, [sp, #-48]!
  410b9c:	stp	x20, x19, [sp, #32]
  410ba0:	ldr	x20, [x0]
  410ba4:	str	x21, [sp, #16]
  410ba8:	mov	x29, sp
  410bac:	cbz	x20, 410f14 <__fxstatat@plt+0xdd74>
  410bb0:	ldr	w8, [x0, #72]
  410bb4:	mov	x19, x0
  410bb8:	tbnz	w8, #13, 410f10 <__fxstatat@plt+0xdd70>
  410bbc:	ldrh	w9, [x20, #112]
  410bc0:	mov	w10, #0x3                   	// #3
  410bc4:	strh	w10, [x20, #112]
  410bc8:	cmp	w9, #0x2
  410bcc:	b.eq	410bf0 <__fxstatat@plt+0xda50>  // b.none
  410bd0:	cmp	w9, #0x1
  410bd4:	b.ne	410c50 <__fxstatat@plt+0xdab0>  // b.any
  410bd8:	mov	x0, x19
  410bdc:	mov	x1, x20
  410be0:	mov	w2, wzr
  410be4:	bl	4106b8 <__fxstatat@plt+0xd518>
  410be8:	strh	w0, [x20, #108]
  410bec:	b	410f14 <__fxstatat@plt+0xdd74>
  410bf0:	ldrh	w10, [x20, #108]
  410bf4:	and	w10, w10, #0xfffe
  410bf8:	cmp	w10, #0xc
  410bfc:	b.ne	410c50 <__fxstatat@plt+0xdab0>  // b.any
  410c00:	mov	w2, #0x1                   	// #1
  410c04:	mov	x0, x19
  410c08:	mov	x1, x20
  410c0c:	bl	4106b8 <__fxstatat@plt+0xd518>
  410c10:	and	w8, w0, #0xffff
  410c14:	cmp	w8, #0x1
  410c18:	strh	w0, [x20, #108]
  410c1c:	b.ne	410fe4 <__fxstatat@plt+0xde44>  // b.any
  410c20:	ldrb	w8, [x19, #72]
  410c24:	tbnz	w8, #2, 410fe4 <__fxstatat@plt+0xde44>
  410c28:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  410c2c:	add	x1, x1, #0x376
  410c30:	mov	x0, x19
  410c34:	bl	41098c <__fxstatat@plt+0xd7ec>
  410c38:	str	w0, [x20, #68]
  410c3c:	tbnz	w0, #31, 410e48 <__fxstatat@plt+0xdca8>
  410c40:	ldrh	w8, [x20, #110]
  410c44:	orr	w8, w8, #0x2
  410c48:	strh	w8, [x20, #110]
  410c4c:	b	410fe4 <__fxstatat@plt+0xde44>
  410c50:	ldrh	w10, [x20, #108]
  410c54:	cmp	w10, #0x1
  410c58:	b.ne	410c9c <__fxstatat@plt+0xdafc>  // b.any
  410c5c:	cmp	w9, #0x4
  410c60:	b.ne	410d30 <__fxstatat@plt+0xdb90>  // b.any
  410c64:	ldrb	w8, [x20, #110]
  410c68:	tbz	w8, #1, 410c74 <__fxstatat@plt+0xdad4>
  410c6c:	ldr	w0, [x20, #68]
  410c70:	bl	402d60 <close@plt>
  410c74:	ldr	x0, [x19, #8]
  410c78:	cbz	x0, 410c84 <__fxstatat@plt+0xdae4>
  410c7c:	bl	4109d0 <__fxstatat@plt+0xd830>
  410c80:	str	xzr, [x19, #8]
  410c84:	mov	w8, #0x6                   	// #6
  410c88:	strh	w8, [x20, #108]
  410c8c:	mov	x0, x19
  410c90:	mov	x1, x20
  410c94:	bl	411114 <__fxstatat@plt+0xdf74>
  410c98:	b	410f14 <__fxstatat@plt+0xdd74>
  410c9c:	ldr	x21, [x20, #16]
  410ca0:	cbnz	x21, 410cb4 <__fxstatat@plt+0xdb14>
  410ca4:	ldr	x8, [x20, #8]
  410ca8:	ldr	x9, [x8, #24]
  410cac:	cbnz	x9, 410dd8 <__fxstatat@plt+0xdc38>
  410cb0:	cbz	x21, 410e68 <__fxstatat@plt+0xdcc8>
  410cb4:	mov	x0, x20
  410cb8:	str	x21, [x19]
  410cbc:	bl	402ed0 <free@plt>
  410cc0:	ldr	x8, [x21, #88]
  410cc4:	cbz	x8, 410db8 <__fxstatat@plt+0xdc18>
  410cc8:	ldrh	w8, [x21, #112]
  410ccc:	mov	x20, x21
  410cd0:	cmp	w8, #0x4
  410cd4:	b.eq	410c9c <__fxstatat@plt+0xdafc>  // b.none
  410cd8:	cmp	w8, #0x2
  410cdc:	b.ne	410fa4 <__fxstatat@plt+0xde04>  // b.any
  410ce0:	mov	w2, #0x1                   	// #1
  410ce4:	mov	x0, x19
  410ce8:	mov	x1, x21
  410cec:	bl	4106b8 <__fxstatat@plt+0xd518>
  410cf0:	and	w8, w0, #0xffff
  410cf4:	cmp	w8, #0x1
  410cf8:	strh	w0, [x21, #108]
  410cfc:	b.ne	410f9c <__fxstatat@plt+0xddfc>  // b.any
  410d00:	ldrb	w8, [x19, #72]
  410d04:	tbnz	w8, #2, 410f9c <__fxstatat@plt+0xddfc>
  410d08:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  410d0c:	add	x1, x1, #0x376
  410d10:	mov	x0, x19
  410d14:	bl	41098c <__fxstatat@plt+0xd7ec>
  410d18:	str	w0, [x21, #68]
  410d1c:	tbnz	w0, #31, 410f88 <__fxstatat@plt+0xdde8>
  410d20:	ldrh	w8, [x21, #110]
  410d24:	orr	w8, w8, #0x2
  410d28:	strh	w8, [x21, #110]
  410d2c:	b	410f9c <__fxstatat@plt+0xddfc>
  410d30:	tbz	w8, #6, 410d44 <__fxstatat@plt+0xdba4>
  410d34:	ldr	x9, [x20, #120]
  410d38:	ldr	x10, [x19, #24]
  410d3c:	cmp	x9, x10
  410d40:	b.ne	410c64 <__fxstatat@plt+0xdac4>  // b.any
  410d44:	tbz	w8, #12, 410d60 <__fxstatat@plt+0xdbc0>
  410d48:	ldr	x0, [x19, #8]
  410d4c:	cbz	x0, 410d60 <__fxstatat@plt+0xdbc0>
  410d50:	and	w8, w8, #0xffffefff
  410d54:	str	w8, [x19, #72]
  410d58:	bl	4109d0 <__fxstatat@plt+0xd830>
  410d5c:	str	xzr, [x19, #8]
  410d60:	ldr	x8, [x19, #8]
  410d64:	cbz	x8, 410e08 <__fxstatat@plt+0xdc68>
  410d68:	ldr	x3, [x20, #48]
  410d6c:	mov	w2, #0xffffffff            	// #-1
  410d70:	mov	x0, x19
  410d74:	mov	x1, x20
  410d78:	bl	4111b8 <__fxstatat@plt+0xe018>
  410d7c:	cbz	w0, 410e1c <__fxstatat@plt+0xdc7c>
  410d80:	bl	403100 <__errno_location@plt>
  410d84:	ldr	w8, [x0]
  410d88:	ldrh	w9, [x20, #110]
  410d8c:	str	w8, [x20, #64]
  410d90:	orr	w8, w9, #0x1
  410d94:	strh	w8, [x20, #110]
  410d98:	ldr	x8, [x19, #8]
  410d9c:	cbz	x8, 410e1c <__fxstatat@plt+0xdc7c>
  410da0:	ldr	x9, [x8, #8]
  410da4:	ldr	x9, [x9, #48]
  410da8:	str	x9, [x8, #48]
  410dac:	ldr	x8, [x8, #16]
  410db0:	cbnz	x8, 410da0 <__fxstatat@plt+0xdc00>
  410db4:	b	410e1c <__fxstatat@plt+0xdc7c>
  410db8:	mov	x0, x19
  410dbc:	bl	411ac4 <__fxstatat@plt+0xe924>
  410dc0:	cbz	w0, 410e28 <__fxstatat@plt+0xdc88>
  410dc4:	ldr	w8, [x19, #72]
  410dc8:	mov	x20, xzr
  410dcc:	orr	w8, w8, #0x2000
  410dd0:	str	w8, [x19, #72]
  410dd4:	b	410f14 <__fxstatat@plt+0xdd74>
  410dd8:	str	x8, [x19]
  410ddc:	ldr	x9, [x19, #32]
  410de0:	ldr	x8, [x8, #72]
  410de4:	mov	w1, #0x3                   	// #3
  410de8:	mov	x0, x19
  410dec:	strb	wzr, [x9, x8]
  410df0:	bl	411354 <__fxstatat@plt+0xe1b4>
  410df4:	cbz	x0, 410e60 <__fxstatat@plt+0xdcc0>
  410df8:	mov	x21, x0
  410dfc:	mov	x0, x20
  410e00:	bl	402ed0 <free@plt>
  410e04:	b	410fa4 <__fxstatat@plt+0xde04>
  410e08:	mov	w1, #0x3                   	// #3
  410e0c:	mov	x0, x19
  410e10:	bl	411354 <__fxstatat@plt+0xe1b4>
  410e14:	str	x0, [x19, #8]
  410e18:	cbz	x0, 410eec <__fxstatat@plt+0xdd4c>
  410e1c:	ldr	x21, [x19, #8]
  410e20:	str	xzr, [x19, #8]
  410e24:	b	410fa4 <__fxstatat@plt+0xde04>
  410e28:	mov	x0, x19
  410e2c:	bl	410b5c <__fxstatat@plt+0xd9bc>
  410e30:	mov	x0, x19
  410e34:	mov	x1, x21
  410e38:	bl	411b20 <__fxstatat@plt+0xe980>
  410e3c:	mov	x0, x19
  410e40:	bl	410918 <__fxstatat@plt+0xd778>
  410e44:	b	410fe0 <__fxstatat@plt+0xde40>
  410e48:	bl	403100 <__errno_location@plt>
  410e4c:	ldr	w8, [x0]
  410e50:	mov	w9, #0x7                   	// #7
  410e54:	strh	w9, [x20, #108]
  410e58:	str	w8, [x20, #64]
  410e5c:	b	410fe4 <__fxstatat@plt+0xde44>
  410e60:	ldrb	w8, [x19, #73]
  410e64:	tbnz	w8, #5, 410f10 <__fxstatat@plt+0xdd70>
  410e68:	ldr	x21, [x20, #8]
  410e6c:	mov	x0, x20
  410e70:	str	x21, [x19]
  410e74:	bl	402ed0 <free@plt>
  410e78:	ldr	x8, [x21, #88]
  410e7c:	cmn	x8, #0x1
  410e80:	b.eq	410ed0 <__fxstatat@plt+0xdd30>  // b.none
  410e84:	ldrh	w8, [x21, #108]
  410e88:	cmp	w8, #0xb
  410e8c:	b.eq	411110 <__fxstatat@plt+0xdf70>  // b.none
  410e90:	ldr	x8, [x19, #32]
  410e94:	ldr	x9, [x21, #72]
  410e98:	strb	wzr, [x8, x9]
  410e9c:	ldr	x8, [x21, #88]
  410ea0:	cbz	x8, 410f28 <__fxstatat@plt+0xdd88>
  410ea4:	ldrh	w8, [x21, #110]
  410ea8:	tbnz	w8, #1, 410f50 <__fxstatat@plt+0xddb0>
  410eac:	tbnz	w8, #0, 4110d0 <__fxstatat@plt+0xdf30>
  410eb0:	ldr	x1, [x21, #8]
  410eb4:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  410eb8:	add	x3, x3, #0x375
  410ebc:	mov	w2, #0xffffffff            	// #-1
  410ec0:	mov	x0, x19
  410ec4:	bl	4111b8 <__fxstatat@plt+0xe018>
  410ec8:	cbnz	w0, 410f34 <__fxstatat@plt+0xdd94>
  410ecc:	b	4110d0 <__fxstatat@plt+0xdf30>
  410ed0:	mov	x0, x21
  410ed4:	bl	402ed0 <free@plt>
  410ed8:	bl	403100 <__errno_location@plt>
  410edc:	mov	x20, xzr
  410ee0:	str	wzr, [x0]
  410ee4:	str	xzr, [x19]
  410ee8:	b	410f14 <__fxstatat@plt+0xdd74>
  410eec:	ldrb	w8, [x19, #73]
  410ef0:	tbnz	w8, #5, 410f10 <__fxstatat@plt+0xdd70>
  410ef4:	ldr	w8, [x20, #64]
  410ef8:	cbz	w8, 410c8c <__fxstatat@plt+0xdaec>
  410efc:	ldrh	w8, [x20, #108]
  410f00:	cmp	w8, #0x4
  410f04:	b.eq	410c8c <__fxstatat@plt+0xdaec>  // b.none
  410f08:	mov	w8, #0x7                   	// #7
  410f0c:	b	410c88 <__fxstatat@plt+0xdae8>
  410f10:	mov	x20, xzr
  410f14:	mov	x0, x20
  410f18:	ldp	x20, x19, [sp, #32]
  410f1c:	ldr	x21, [sp, #16]
  410f20:	ldp	x29, x30, [sp], #48
  410f24:	ret
  410f28:	mov	x0, x19
  410f2c:	bl	411ac4 <__fxstatat@plt+0xe924>
  410f30:	cbz	w0, 4110d0 <__fxstatat@plt+0xdf30>
  410f34:	bl	403100 <__errno_location@plt>
  410f38:	ldr	w8, [x0]
  410f3c:	str	w8, [x21, #64]
  410f40:	ldr	w8, [x19, #72]
  410f44:	orr	w8, w8, #0x2000
  410f48:	str	w8, [x19, #72]
  410f4c:	b	4110d0 <__fxstatat@plt+0xdf30>
  410f50:	ldr	w8, [x19, #72]
  410f54:	tbnz	w8, #2, 4110c8 <__fxstatat@plt+0xdf28>
  410f58:	ldr	w1, [x21, #68]
  410f5c:	tbnz	w8, #9, 4110bc <__fxstatat@plt+0xdf1c>
  410f60:	mov	w0, w1
  410f64:	bl	4029f0 <fchdir@plt>
  410f68:	cbz	w0, 4110c8 <__fxstatat@plt+0xdf28>
  410f6c:	bl	403100 <__errno_location@plt>
  410f70:	ldr	w8, [x0]
  410f74:	str	w8, [x21, #64]
  410f78:	ldr	w8, [x19, #72]
  410f7c:	orr	w8, w8, #0x2000
  410f80:	str	w8, [x19, #72]
  410f84:	b	4110c8 <__fxstatat@plt+0xdf28>
  410f88:	bl	403100 <__errno_location@plt>
  410f8c:	ldr	w8, [x0]
  410f90:	mov	w9, #0x7                   	// #7
  410f94:	strh	w9, [x21, #108]
  410f98:	str	w8, [x21, #64]
  410f9c:	mov	w8, #0x3                   	// #3
  410fa0:	strh	w8, [x21, #112]
  410fa4:	ldr	x8, [x21, #8]
  410fa8:	ldr	x11, [x19, #32]
  410fac:	add	x1, x21, #0xf8
  410fb0:	ldr	x9, [x8, #72]
  410fb4:	ldr	x8, [x8, #56]
  410fb8:	sub	x10, x9, #0x1
  410fbc:	ldrb	w8, [x8, x10]
  410fc0:	cmp	w8, #0x2f
  410fc4:	csel	x8, x10, x9, eq  // eq = none
  410fc8:	add	x0, x11, x8
  410fcc:	mov	w8, #0x2f                  	// #47
  410fd0:	strb	w8, [x0], #1
  410fd4:	ldr	x8, [x21, #96]
  410fd8:	add	x2, x8, #0x1
  410fdc:	bl	402990 <memmove@plt>
  410fe0:	mov	x20, x21
  410fe4:	str	x20, [x19]
  410fe8:	ldrh	w8, [x20, #108]
  410fec:	cmp	w8, #0xb
  410ff0:	b.ne	41107c <__fxstatat@plt+0xdedc>  // b.any
  410ff4:	ldr	x8, [x20, #168]
  410ff8:	cmp	x8, #0x1
  410ffc:	b.eq	41107c <__fxstatat@plt+0xdedc>  // b.none
  411000:	cmp	x8, #0x2
  411004:	b.ne	411110 <__fxstatat@plt+0xdf70>  // b.any
  411008:	ldr	x21, [x20, #8]
  41100c:	ldr	w8, [x21, #104]
  411010:	cbnz	w8, 411038 <__fxstatat@plt+0xde98>
  411014:	ldr	w8, [x19, #72]
  411018:	mvn	w8, w8
  41101c:	tst	w8, #0x18
  411020:	b.ne	411038 <__fxstatat@plt+0xde98>  // b.any
  411024:	ldr	w1, [x19, #44]
  411028:	mov	x0, x21
  41102c:	bl	411bb8 <__fxstatat@plt+0xea18>
  411030:	cmp	w0, #0x2
  411034:	b.eq	41107c <__fxstatat@plt+0xdedc>  // b.none
  411038:	mov	x0, x19
  41103c:	mov	x1, x20
  411040:	mov	w2, wzr
  411044:	bl	4106b8 <__fxstatat@plt+0xd518>
  411048:	ldr	w8, [x20, #136]
  41104c:	strh	w0, [x20, #108]
  411050:	and	w8, w8, #0xf000
  411054:	cmp	w8, #0x4, lsl #12
  411058:	b.ne	41107c <__fxstatat@plt+0xdedc>  // b.any
  41105c:	ldr	x8, [x20, #88]
  411060:	cbz	x8, 41107c <__fxstatat@plt+0xdedc>
  411064:	ldr	w8, [x21, #104]
  411068:	add	w9, w8, #0x1
  41106c:	cmp	w9, #0x2
  411070:	b.cc	41107c <__fxstatat@plt+0xdedc>  // b.lo, b.ul, b.last
  411074:	sub	w8, w8, #0x1
  411078:	str	w8, [x21, #104]
  41107c:	ldrh	w8, [x20, #108]
  411080:	cmp	w8, #0x1
  411084:	b.ne	410f14 <__fxstatat@plt+0xdd74>  // b.any
  411088:	ldr	x8, [x20, #88]
  41108c:	cbnz	x8, 411098 <__fxstatat@plt+0xdef8>
  411090:	ldr	x8, [x20, #120]
  411094:	str	x8, [x19, #24]
  411098:	mov	x0, x19
  41109c:	mov	x1, x20
  4110a0:	bl	411c60 <__fxstatat@plt+0xeac0>
  4110a4:	tbnz	w0, #0, 410f14 <__fxstatat@plt+0xdd74>
  4110a8:	bl	403100 <__errno_location@plt>
  4110ac:	mov	w8, #0xc                   	// #12
  4110b0:	mov	x20, xzr
  4110b4:	str	w8, [x0]
  4110b8:	b	410f14 <__fxstatat@plt+0xdd74>
  4110bc:	mov	w2, #0x1                   	// #1
  4110c0:	mov	x0, x19
  4110c4:	bl	411d18 <__fxstatat@plt+0xeb78>
  4110c8:	ldr	w0, [x21, #68]
  4110cc:	bl	402d60 <close@plt>
  4110d0:	ldrh	w8, [x21, #108]
  4110d4:	cmp	w8, #0x2
  4110d8:	b.eq	411100 <__fxstatat@plt+0xdf60>  // b.none
  4110dc:	ldr	w8, [x21, #64]
  4110e0:	mov	w9, #0x6                   	// #6
  4110e4:	cmp	w8, #0x0
  4110e8:	cinc	w9, w9, ne  // ne = any
  4110ec:	strh	w9, [x21, #108]
  4110f0:	cbnz	w8, 411100 <__fxstatat@plt+0xdf60>
  4110f4:	mov	x0, x19
  4110f8:	mov	x1, x21
  4110fc:	bl	411114 <__fxstatat@plt+0xdf74>
  411100:	ldrb	w8, [x19, #73]
  411104:	tst	w8, #0x20
  411108:	csel	x20, x21, xzr, eq  // eq = none
  41110c:	b	410f14 <__fxstatat@plt+0xdd74>
  411110:	bl	402db0 <abort@plt>
  411114:	sub	sp, sp, #0x30
  411118:	stp	x29, x30, [sp, #32]
  41111c:	ldrh	w8, [x0, #72]
  411120:	mov	w9, #0x102                 	// #258
  411124:	add	x29, sp, #0x20
  411128:	tst	w8, w9
  41112c:	b.eq	411160 <__fxstatat@plt+0xdfc0>  // b.none
  411130:	ldr	x8, [x1, #120]
  411134:	str	x8, [sp, #8]
  411138:	ldr	x8, [x1, #128]
  41113c:	add	x1, sp, #0x8
  411140:	str	x8, [sp, #16]
  411144:	ldr	x0, [x0, #88]
  411148:	bl	40bcc0 <__fxstatat@plt+0x8b20>
  41114c:	cbz	x0, 4111b4 <__fxstatat@plt+0xe014>
  411150:	bl	402ed0 <free@plt>
  411154:	ldp	x29, x30, [sp, #32]
  411158:	add	sp, sp, #0x30
  41115c:	ret
  411160:	ldr	x8, [x1, #8]
  411164:	cbz	x8, 411154 <__fxstatat@plt+0xdfb4>
  411168:	ldr	x9, [x8, #88]
  41116c:	tbnz	x9, #63, 411154 <__fxstatat@plt+0xdfb4>
  411170:	ldr	x9, [x0, #88]
  411174:	ldr	x10, [x9, #16]
  411178:	cbz	x10, 4111b4 <__fxstatat@plt+0xe014>
  41117c:	ldr	x10, [x9]
  411180:	ldr	x11, [x1, #128]
  411184:	cmp	x10, x11
  411188:	b.ne	411154 <__fxstatat@plt+0xdfb4>  // b.any
  41118c:	ldr	x10, [x9, #8]
  411190:	ldr	x11, [x1, #120]
  411194:	cmp	x10, x11
  411198:	b.ne	411154 <__fxstatat@plt+0xdfb4>  // b.any
  41119c:	ldr	x10, [x8, #120]
  4111a0:	str	x10, [x9, #8]
  4111a4:	ldr	x8, [x8, #128]
  4111a8:	ldr	x9, [x0, #88]
  4111ac:	str	x8, [x9]
  4111b0:	b	411154 <__fxstatat@plt+0xdfb4>
  4111b4:	bl	402db0 <abort@plt>
  4111b8:	sub	sp, sp, #0xc0
  4111bc:	stp	x22, x21, [sp, #160]
  4111c0:	stp	x20, x19, [sp, #176]
  4111c4:	mov	x22, x3
  4111c8:	mov	w19, w2
  4111cc:	mov	x21, x1
  4111d0:	mov	x20, x0
  4111d4:	stp	x29, x30, [sp, #128]
  4111d8:	stp	x24, x23, [sp, #144]
  4111dc:	add	x29, sp, #0x80
  4111e0:	cbz	x3, 4112c4 <__fxstatat@plt+0xe124>
  4111e4:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  4111e8:	add	x1, x1, #0x375
  4111ec:	mov	x0, x22
  4111f0:	bl	402e50 <strcmp@plt>
  4111f4:	cmp	w0, #0x0
  4111f8:	cset	w24, eq  // eq = none
  4111fc:	ldr	w8, [x20, #72]
  411200:	tbnz	w8, #2, 4112d0 <__fxstatat@plt+0xe130>
  411204:	tbz	w19, #31, 41123c <__fxstatat@plt+0xe09c>
  411208:	eor	w9, w24, #0x1
  41120c:	tbnz	w9, #0, 41123c <__fxstatat@plt+0xe09c>
  411210:	tbz	w8, #9, 41123c <__fxstatat@plt+0xe09c>
  411214:	add	x23, x20, #0x60
  411218:	mov	x0, x23
  41121c:	bl	412f68 <__fxstatat@plt+0xfdc8>
  411220:	tbnz	w0, #0, 41123c <__fxstatat@plt+0xe09c>
  411224:	mov	x0, x23
  411228:	bl	412fb8 <__fxstatat@plt+0xfe18>
  41122c:	cmp	w0, #0x0
  411230:	csel	x22, xzr, x22, ge  // ge = tcont
  411234:	csel	w19, w0, w19, ge  // ge = tcont
  411238:	mov	w24, #0x1                   	// #1
  41123c:	mov	w23, w19
  411240:	tbz	w19, #31, 411258 <__fxstatat@plt+0xe0b8>
  411244:	mov	x0, x20
  411248:	mov	x1, x22
  41124c:	bl	41098c <__fxstatat@plt+0xd7ec>
  411250:	mov	w23, w0
  411254:	tbnz	w0, #31, 411304 <__fxstatat@plt+0xe164>
  411258:	ldrb	w8, [x20, #72]
  41125c:	tbnz	w8, #1, 411278 <__fxstatat@plt+0xe0d8>
  411260:	cbz	x22, 4112a8 <__fxstatat@plt+0xe108>
  411264:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  411268:	add	x1, x1, #0x375
  41126c:	mov	x0, x22
  411270:	bl	402e50 <strcmp@plt>
  411274:	cbnz	w0, 4112a8 <__fxstatat@plt+0xe108>
  411278:	mov	x1, sp
  41127c:	mov	w0, w23
  411280:	bl	414350 <__fxstatat@plt+0x111b0>
  411284:	cbnz	w0, 411318 <__fxstatat@plt+0xe178>
  411288:	ldr	x8, [x21, #120]
  41128c:	ldr	x9, [sp]
  411290:	cmp	x8, x9
  411294:	b.ne	41130c <__fxstatat@plt+0xe16c>  // b.any
  411298:	ldr	x8, [x21, #128]
  41129c:	ldr	x9, [sp, #8]
  4112a0:	cmp	x8, x9
  4112a4:	b.ne	41130c <__fxstatat@plt+0xe16c>  // b.any
  4112a8:	ldrb	w8, [x20, #73]
  4112ac:	tbnz	w8, #1, 4112ec <__fxstatat@plt+0xe14c>
  4112b0:	mov	w0, w23
  4112b4:	bl	4029f0 <fchdir@plt>
  4112b8:	mov	w20, w0
  4112bc:	tbz	w19, #31, 411338 <__fxstatat@plt+0xe198>
  4112c0:	b	411320 <__fxstatat@plt+0xe180>
  4112c4:	mov	w24, wzr
  4112c8:	ldr	w8, [x20, #72]
  4112cc:	tbz	w8, #2, 411204 <__fxstatat@plt+0xe064>
  4112d0:	mov	w20, wzr
  4112d4:	tbnz	w19, #31, 411338 <__fxstatat@plt+0xe198>
  4112d8:	tbz	w8, #9, 411338 <__fxstatat@plt+0xe198>
  4112dc:	mov	w0, w19
  4112e0:	bl	402d60 <close@plt>
  4112e4:	mov	w20, wzr
  4112e8:	b	411338 <__fxstatat@plt+0xe198>
  4112ec:	eor	w2, w24, #0x1
  4112f0:	mov	x0, x20
  4112f4:	mov	w1, w23
  4112f8:	bl	411d18 <__fxstatat@plt+0xeb78>
  4112fc:	mov	w20, wzr
  411300:	b	411338 <__fxstatat@plt+0xe198>
  411304:	mov	w20, #0xffffffff            	// #-1
  411308:	b	411338 <__fxstatat@plt+0xe198>
  41130c:	bl	403100 <__errno_location@plt>
  411310:	mov	w8, #0x2                   	// #2
  411314:	str	w8, [x0]
  411318:	mov	w20, #0xffffffff            	// #-1
  41131c:	tbz	w19, #31, 411338 <__fxstatat@plt+0xe198>
  411320:	bl	403100 <__errno_location@plt>
  411324:	ldr	w21, [x0]
  411328:	mov	x19, x0
  41132c:	mov	w0, w23
  411330:	bl	402d60 <close@plt>
  411334:	str	w21, [x19]
  411338:	mov	w0, w20
  41133c:	ldp	x20, x19, [sp, #176]
  411340:	ldp	x22, x21, [sp, #160]
  411344:	ldp	x24, x23, [sp, #144]
  411348:	ldp	x29, x30, [sp, #128]
  41134c:	add	sp, sp, #0xc0
  411350:	ret
  411354:	sub	sp, sp, #0xb0
  411358:	stp	x29, x30, [sp, #80]
  41135c:	stp	x28, x27, [sp, #96]
  411360:	stp	x26, x25, [sp, #112]
  411364:	stp	x24, x23, [sp, #128]
  411368:	stp	x22, x21, [sp, #144]
  41136c:	stp	x20, x19, [sp, #160]
  411370:	ldr	x19, [x0]
  411374:	mov	x20, x0
  411378:	mov	w22, w1
  41137c:	add	x29, sp, #0x50
  411380:	ldr	x23, [x19, #24]
  411384:	cbz	x23, 4113b4 <__fxstatat@plt+0xe214>
  411388:	mov	x0, x23
  41138c:	bl	402fd0 <dirfd@plt>
  411390:	stur	w0, [x29, #-4]
  411394:	tbz	w0, #31, 41149c <__fxstatat@plt+0xe2fc>
  411398:	ldr	x0, [x19, #24]
  41139c:	bl	402d50 <closedir@plt>
  4113a0:	mov	x24, xzr
  4113a4:	cmp	w22, #0x3
  4113a8:	str	xzr, [x19, #24]
  4113ac:	b.eq	41144c <__fxstatat@plt+0xe2ac>  // b.none
  4113b0:	b	411a8c <__fxstatat@plt+0xe8ec>
  4113b4:	ldr	w8, [x20, #72]
  4113b8:	mov	w9, #0x204                 	// #516
  4113bc:	and	w9, w8, w9
  4113c0:	cmp	w9, #0x200
  4113c4:	b.ne	4113e0 <__fxstatat@plt+0xe240>  // b.any
  4113c8:	ldr	w0, [x20, #44]
  4113cc:	ldr	x1, [x19, #48]
  4113d0:	tbz	w8, #4, 4113ec <__fxstatat@plt+0xe24c>
  4113d4:	tbnz	w8, #0, 4113f4 <__fxstatat@plt+0xe254>
  4113d8:	mov	w8, wzr
  4113dc:	b	411400 <__fxstatat@plt+0xe260>
  4113e0:	mov	w0, #0xffffff9c            	// #-100
  4113e4:	ldr	x1, [x19, #48]
  4113e8:	tbnz	w8, #4, 4113d4 <__fxstatat@plt+0xe234>
  4113ec:	mov	w8, wzr
  4113f0:	b	411404 <__fxstatat@plt+0xe264>
  4113f4:	ldr	x8, [x19, #88]
  4113f8:	cmp	x8, #0x0
  4113fc:	cset	w8, eq  // eq = none
  411400:	eor	w8, w8, #0x1
  411404:	cmp	w8, #0x0
  411408:	mov	w8, #0x8000                	// #32768
  41140c:	csel	w2, w8, wzr, ne  // ne = any
  411410:	sub	x3, x29, #0x4
  411414:	bl	40bf5c <__fxstatat@plt+0x8dbc>
  411418:	str	x0, [x19, #24]
  41141c:	cbz	x0, 411444 <__fxstatat@plt+0xe2a4>
  411420:	ldrh	w8, [x19, #108]
  411424:	cmp	w8, #0xb
  411428:	b.ne	411468 <__fxstatat@plt+0xe2c8>  // b.any
  41142c:	mov	x0, x20
  411430:	mov	x1, x19
  411434:	mov	w2, wzr
  411438:	bl	4106b8 <__fxstatat@plt+0xd518>
  41143c:	strh	w0, [x19, #108]
  411440:	b	41149c <__fxstatat@plt+0xe2fc>
  411444:	cmp	w22, #0x3
  411448:	b.ne	411a88 <__fxstatat@plt+0xe8e8>  // b.any
  41144c:	mov	w8, #0x4                   	// #4
  411450:	strh	w8, [x19, #108]
  411454:	bl	403100 <__errno_location@plt>
  411458:	ldr	w8, [x0]
  41145c:	mov	x24, xzr
  411460:	str	w8, [x19, #64]
  411464:	b	411a8c <__fxstatat@plt+0xe8ec>
  411468:	ldrb	w8, [x20, #73]
  41146c:	tbz	w8, #0, 41149c <__fxstatat@plt+0xe2fc>
  411470:	mov	x0, x20
  411474:	mov	x1, x19
  411478:	bl	411114 <__fxstatat@plt+0xdf74>
  41147c:	mov	x0, x20
  411480:	mov	x1, x19
  411484:	mov	w2, wzr
  411488:	bl	4106b8 <__fxstatat@plt+0xd518>
  41148c:	mov	x0, x20
  411490:	mov	x1, x19
  411494:	bl	411c60 <__fxstatat@plt+0xeac0>
  411498:	tbz	w0, #0, 411ab0 <__fxstatat@plt+0xe910>
  41149c:	ldr	x8, [x20, #64]
  4114a0:	cmp	x8, #0x0
  4114a4:	mov	w8, #0x86a0                	// #34464
  4114a8:	movk	w8, #0x1, lsl #16
  4114ac:	csinv	x8, x8, xzr, eq  // eq = none
  4114b0:	str	x8, [sp, #24]
  4114b4:	cbz	x23, 4114c0 <__fxstatat@plt+0xe320>
  4114b8:	mov	w24, #0x1                   	// #1
  4114bc:	b	4115ac <__fxstatat@plt+0xe40c>
  4114c0:	cmp	w22, #0x2
  4114c4:	b.ne	4114d8 <__fxstatat@plt+0xe338>  // b.any
  4114c8:	mov	w24, wzr
  4114cc:	cmp	w22, #0x3
  4114d0:	b.ne	41151c <__fxstatat@plt+0xe37c>  // b.any
  4114d4:	b	411520 <__fxstatat@plt+0xe380>
  4114d8:	ldr	w8, [x20, #72]
  4114dc:	and	w8, w8, #0x38
  4114e0:	cmp	w8, #0x18
  4114e4:	b.ne	41150c <__fxstatat@plt+0xe36c>  // b.any
  4114e8:	ldr	w8, [x19, #140]
  4114ec:	cmp	w8, #0x2
  4114f0:	b.ne	41150c <__fxstatat@plt+0xe36c>  // b.any
  4114f4:	ldur	w1, [x29, #-4]
  4114f8:	mov	x0, x19
  4114fc:	bl	411bb8 <__fxstatat@plt+0xea18>
  411500:	cmp	w0, #0x0
  411504:	cset	w8, ne  // ne = any
  411508:	b	411510 <__fxstatat@plt+0xe370>
  41150c:	mov	w8, wzr
  411510:	eor	w24, w8, #0x1
  411514:	cmp	w22, #0x3
  411518:	b.eq	411520 <__fxstatat@plt+0xe380>  // b.none
  41151c:	cbz	w24, 4115ac <__fxstatat@plt+0xe40c>
  411520:	ldrb	w8, [x20, #73]
  411524:	tbz	w8, #1, 41153c <__fxstatat@plt+0xe39c>
  411528:	ldur	w0, [x29, #-4]
  41152c:	mov	w1, #0x406                 	// #1030
  411530:	mov	w2, #0x3                   	// #3
  411534:	bl	413ed8 <__fxstatat@plt+0x10d38>
  411538:	stur	w0, [x29, #-4]
  41153c:	ldur	w2, [x29, #-4]
  411540:	tbnz	w2, #31, 411558 <__fxstatat@plt+0xe3b8>
  411544:	mov	x0, x20
  411548:	mov	x1, x19
  41154c:	mov	x3, xzr
  411550:	bl	4111b8 <__fxstatat@plt+0xe018>
  411554:	cbz	w0, 4114b8 <__fxstatat@plt+0xe318>
  411558:	cmp	w22, #0x3
  41155c:	cset	w8, ne  // ne = any
  411560:	eor	w9, w24, #0x1
  411564:	orr	w8, w8, w9
  411568:	tbnz	w8, #0, 411578 <__fxstatat@plt+0xe3d8>
  41156c:	bl	403100 <__errno_location@plt>
  411570:	ldr	w8, [x0]
  411574:	str	w8, [x19, #64]
  411578:	ldrh	w8, [x19, #110]
  41157c:	ldr	x0, [x19, #24]
  411580:	orr	w8, w8, #0x1
  411584:	strh	w8, [x19, #110]
  411588:	bl	402d50 <closedir@plt>
  41158c:	str	xzr, [x19, #24]
  411590:	ldrb	w8, [x20, #73]
  411594:	tbz	w8, #1, 4115a4 <__fxstatat@plt+0xe404>
  411598:	ldur	w0, [x29, #-4]
  41159c:	tbnz	w0, #31, 4115a4 <__fxstatat@plt+0xe404>
  4115a0:	bl	402d60 <close@plt>
  4115a4:	mov	w24, wzr
  4115a8:	str	xzr, [x19, #24]
  4115ac:	ldr	x8, [x19, #72]
  4115b0:	ldr	x9, [x19, #56]
  4115b4:	ldrb	w11, [x20, #72]
  4115b8:	sub	x10, x8, #0x1
  4115bc:	ldrb	w9, [x9, x10]
  4115c0:	cmp	w9, #0x2f
  4115c4:	csel	x8, x10, x8, eq  // eq = none
  4115c8:	tbnz	w11, #2, 4115d4 <__fxstatat@plt+0xe434>
  4115cc:	str	xzr, [sp, #40]
  4115d0:	b	4115e8 <__fxstatat@plt+0xe448>
  4115d4:	ldr	x9, [x20, #32]
  4115d8:	add	x10, x9, x8
  4115dc:	mov	w9, #0x2f                  	// #47
  4115e0:	strb	w9, [x10], #1
  4115e4:	str	x10, [sp, #40]
  4115e8:	ldr	x21, [x19, #24]
  4115ec:	add	x10, x8, #0x1
  4115f0:	stur	x10, [x29, #-16]
  4115f4:	str	w22, [sp, #12]
  4115f8:	stur	x23, [x29, #-32]
  4115fc:	str	w24, [sp, #4]
  411600:	cbz	x21, 411928 <__fxstatat@plt+0xe788>
  411604:	ldr	x8, [x19, #88]
  411608:	ldr	x9, [x20, #48]
  41160c:	add	x8, x8, #0x1
  411610:	str	x8, [sp, #16]
  411614:	sub	x8, x9, x10
  411618:	stur	x8, [x29, #-24]
  41161c:	bl	403100 <__errno_location@plt>
  411620:	mov	x26, x0
  411624:	mov	x27, xzr
  411628:	mov	x23, xzr
  41162c:	mov	x22, xzr
  411630:	str	wzr, [sp, #8]
  411634:	str	wzr, [sp, #36]
  411638:	mov	x0, x21
  41163c:	str	wzr, [x26]
  411640:	bl	402cf0 <readdir@plt>
  411644:	cbz	x0, 4116f4 <__fxstatat@plt+0xe554>
  411648:	ldrb	w8, [x20, #72]
  41164c:	mov	x24, x0
  411650:	tbnz	w8, #5, 411678 <__fxstatat@plt+0xe4d8>
  411654:	ldrb	w8, [x24, #19]
  411658:	cmp	w8, #0x2e
  41165c:	b.ne	411678 <__fxstatat@plt+0xe4d8>  // b.any
  411660:	ldrb	w8, [x24, #20]
  411664:	cbz	w8, 4117ec <__fxstatat@plt+0xe64c>
  411668:	cmp	w8, #0x2e
  41166c:	b.ne	411678 <__fxstatat@plt+0xe4d8>  // b.any
  411670:	ldrb	w8, [x24, #21]
  411674:	cbz	w8, 4117ec <__fxstatat@plt+0xe64c>
  411678:	add	x28, x24, #0x13
  41167c:	mov	x0, x28
  411680:	bl	4029b0 <strlen@plt>
  411684:	mov	x21, x0
  411688:	mov	x0, x20
  41168c:	mov	x1, x28
  411690:	mov	x2, x21
  411694:	bl	410600 <__fxstatat@plt+0xd460>
  411698:	mov	x28, x0
  41169c:	cbz	x0, 411774 <__fxstatat@plt+0xe5d4>
  4116a0:	ldur	x8, [x29, #-24]
  4116a4:	cmp	x21, x8
  4116a8:	b.cs	411724 <__fxstatat@plt+0xe584>  // b.hs, b.nlast
  4116ac:	ldur	x10, [x29, #-16]
  4116b0:	adds	x8, x21, x10
  4116b4:	b.cc	41180c <__fxstatat@plt+0xe66c>  // b.lo, b.ul, b.last
  4116b8:	mov	x0, x28
  4116bc:	bl	402ed0 <free@plt>
  4116c0:	mov	x0, x27
  4116c4:	bl	4109d0 <__fxstatat@plt+0xd830>
  4116c8:	ldr	x0, [x19, #24]
  4116cc:	bl	402d50 <closedir@plt>
  4116d0:	mov	w8, #0x7                   	// #7
  4116d4:	str	xzr, [x19, #24]
  4116d8:	strh	w8, [x19, #108]
  4116dc:	ldr	w8, [x20, #72]
  4116e0:	orr	w8, w8, #0x2000
  4116e4:	str	w8, [x20, #72]
  4116e8:	mov	w8, #0x24                  	// #36
  4116ec:	str	w8, [x26]
  4116f0:	b	4117ac <__fxstatat@plt+0xe60c>
  4116f4:	ldr	w8, [x26]
  4116f8:	cbz	w8, 41171c <__fxstatat@plt+0xe57c>
  4116fc:	ldur	x9, [x29, #-32]
  411700:	str	w8, [x19, #64]
  411704:	mov	w8, #0x4                   	// #4
  411708:	orr	x9, x9, x23
  41170c:	cmp	x9, #0x0
  411710:	mov	w9, #0x7                   	// #7
  411714:	csel	w8, w9, w8, ne  // ne = any
  411718:	strh	w8, [x19, #108]
  41171c:	mov	w8, #0x9                   	// #9
  411720:	b	4117b0 <__fxstatat@plt+0xe610>
  411724:	ldur	x8, [x29, #-16]
  411728:	ldr	x25, [x20, #32]
  41172c:	mov	x0, x20
  411730:	add	x8, x21, x8
  411734:	add	x1, x8, #0x1
  411738:	bl	410584 <__fxstatat@plt+0xd3e4>
  41173c:	tbz	w0, #0, 411774 <__fxstatat@plt+0xe5d4>
  411740:	ldr	x8, [x20, #32]
  411744:	cmp	x25, x8
  411748:	b.eq	4117f4 <__fxstatat@plt+0xe654>  // b.none
  41174c:	ldrb	w9, [x20, #72]
  411750:	ldur	x10, [x29, #-16]
  411754:	tst	w9, #0x4
  411758:	ldr	x9, [sp, #40]
  41175c:	add	x8, x8, x10
  411760:	csel	x9, x9, x8, eq  // eq = none
  411764:	mov	w8, #0x1                   	// #1
  411768:	str	x9, [sp, #40]
  41176c:	str	w8, [sp, #36]
  411770:	b	4117f8 <__fxstatat@plt+0xe658>
  411774:	ldr	w21, [x26]
  411778:	mov	x0, x28
  41177c:	bl	402ed0 <free@plt>
  411780:	mov	x0, x27
  411784:	bl	4109d0 <__fxstatat@plt+0xd830>
  411788:	ldr	x0, [x19, #24]
  41178c:	bl	402d50 <closedir@plt>
  411790:	mov	w8, #0x7                   	// #7
  411794:	str	xzr, [x19, #24]
  411798:	strh	w8, [x19, #108]
  41179c:	ldr	w8, [x20, #72]
  4117a0:	orr	w8, w8, #0x2000
  4117a4:	str	w8, [x20, #72]
  4117a8:	str	w21, [x26]
  4117ac:	mov	w8, #0x1                   	// #1
  4117b0:	mov	x28, x22
  4117b4:	mov	x24, x27
  4117b8:	cmp	w8, #0xf
  4117bc:	b.hi	411a88 <__fxstatat@plt+0xe8e8>  // b.pmore
  4117c0:	adrp	x11, 416000 <__fxstatat@plt+0x12e60>
  4117c4:	add	x11, x11, #0x7d4
  4117c8:	adr	x9, 4117d8 <__fxstatat@plt+0xe638>
  4117cc:	ldrb	w10, [x11, x8]
  4117d0:	add	x9, x9, x10, lsl #2
  4117d4:	br	x9
  4117d8:	ldr	x21, [x19, #24]
  4117dc:	mov	x27, x24
  4117e0:	mov	x22, x28
  4117e4:	cbnz	x21, 411638 <__fxstatat@plt+0xe498>
  4117e8:	b	411938 <__fxstatat@plt+0xe798>
  4117ec:	mov	w8, #0x8                   	// #8
  4117f0:	b	4117b0 <__fxstatat@plt+0xe610>
  4117f4:	ldur	x10, [x29, #-16]
  4117f8:	ldr	x8, [x20, #48]
  4117fc:	sub	x8, x8, x10
  411800:	stur	x8, [x29, #-24]
  411804:	adds	x8, x21, x10
  411808:	b.cs	4116b8 <__fxstatat@plt+0xe518>  // b.hs, b.nlast
  41180c:	ldr	x9, [sp, #16]
  411810:	str	x9, [x28, #88]
  411814:	ldr	x9, [x20]
  411818:	str	x8, [x28, #72]
  41181c:	str	x9, [x28, #8]
  411820:	ldr	x8, [x24]
  411824:	str	x8, [x28, #128]
  411828:	ldrb	w8, [x20, #72]
  41182c:	tbnz	w8, #2, 411844 <__fxstatat@plt+0xe6a4>
  411830:	add	x8, x28, #0xf8
  411834:	str	x8, [x28, #48]
  411838:	ldr	x8, [x20, #64]
  41183c:	cbnz	x8, 411868 <__fxstatat@plt+0xe6c8>
  411840:	b	411888 <__fxstatat@plt+0xe6e8>
  411844:	ldr	x9, [x28, #96]
  411848:	ldr	x8, [x28, #56]
  41184c:	ldr	x0, [sp, #40]
  411850:	add	x1, x28, #0xf8
  411854:	add	x2, x9, #0x1
  411858:	str	x8, [x28, #48]
  41185c:	bl	402990 <memmove@plt>
  411860:	ldr	x8, [x20, #64]
  411864:	cbz	x8, 411888 <__fxstatat@plt+0xe6e8>
  411868:	ldrb	w8, [x20, #73]
  41186c:	tbnz	w8, #2, 411888 <__fxstatat@plt+0xe6e8>
  411870:	mov	x0, x20
  411874:	mov	x1, x28
  411878:	mov	w2, wzr
  41187c:	bl	4106b8 <__fxstatat@plt+0xd518>
  411880:	strh	w0, [x28, #108]
  411884:	b	4118d0 <__fxstatat@plt+0xe730>
  411888:	ldr	w8, [x20, #72]
  41188c:	add	x0, x28, #0x78
  411890:	mvn	w8, w8
  411894:	tst	w8, #0x18
  411898:	b.ne	4118b0 <__fxstatat@plt+0xe710>  // b.any
  41189c:	ldrb	w8, [x24, #18]
  4118a0:	mov	w9, #0xfb                  	// #251
  4118a4:	tst	w8, w9
  4118a8:	cset	w21, ne  // ne = any
  4118ac:	b	4118b4 <__fxstatat@plt+0xe714>
  4118b0:	mov	w21, wzr
  4118b4:	mov	w8, #0xb                   	// #11
  4118b8:	strh	w8, [x28, #108]
  4118bc:	ldrb	w1, [x24, #18]
  4118c0:	bl	412094 <__fxstatat@plt+0xeef4>
  4118c4:	eor	w1, w21, #0x1
  4118c8:	mov	x0, x28
  4118cc:	bl	410688 <__fxstatat@plt+0xd4e8>
  4118d0:	mov	x24, x28
  4118d4:	str	xzr, [x28, #16]
  4118d8:	cbz	x27, 4118e4 <__fxstatat@plt+0xe744>
  4118dc:	mov	x24, x27
  4118e0:	str	x28, [x22, #16]
  4118e4:	mov	w8, #0x2710                	// #10000
  4118e8:	cmp	x23, x8
  4118ec:	b.ne	411908 <__fxstatat@plt+0xe768>  // b.any
  4118f0:	ldr	x8, [x20, #64]
  4118f4:	cbnz	x8, 411908 <__fxstatat@plt+0xe768>
  4118f8:	ldur	w1, [x29, #-4]
  4118fc:	mov	x0, x19
  411900:	bl	4120bc <__fxstatat@plt+0xef1c>
  411904:	str	w0, [sp, #8]
  411908:	ldr	x8, [sp, #24]
  41190c:	add	x23, x23, #0x1
  411910:	cmp	x8, x23
  411914:	mov	w8, #0xf                   	// #15
  411918:	csel	w8, wzr, w8, hi  // hi = pmore
  41191c:	cmp	w8, #0xf
  411920:	b.ls	4117c0 <__fxstatat@plt+0xe620>  // b.plast
  411924:	b	411a88 <__fxstatat@plt+0xe8e8>
  411928:	str	wzr, [sp, #36]
  41192c:	str	wzr, [sp, #8]
  411930:	mov	x23, xzr
  411934:	mov	x24, xzr
  411938:	ldr	x0, [x19, #24]
  41193c:	cbz	x0, 411948 <__fxstatat@plt+0xe7a8>
  411940:	bl	402d50 <closedir@plt>
  411944:	str	xzr, [x19, #24]
  411948:	ldr	w21, [sp, #12]
  41194c:	ldur	x22, [x29, #-32]
  411950:	ldr	w8, [sp, #36]
  411954:	tbz	w8, #0, 411994 <__fxstatat@plt+0xe7f4>
  411958:	mov	x0, x20
  41195c:	mov	x1, x24
  411960:	bl	412108 <__fxstatat@plt+0xef68>
  411964:	ldrb	w8, [x20, #72]
  411968:	tbz	w8, #2, 41199c <__fxstatat@plt+0xe7fc>
  41196c:	ldr	x8, [x20, #48]
  411970:	ldur	x11, [x29, #-16]
  411974:	ldr	x10, [sp, #40]
  411978:	cmp	x11, x8
  41197c:	sub	x9, x10, #0x1
  411980:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  411984:	csel	x8, x9, x10, eq  // eq = none
  411988:	strb	wzr, [x8]
  41198c:	cbz	x22, 4119a0 <__fxstatat@plt+0xe800>
  411990:	b	4119b8 <__fxstatat@plt+0xe818>
  411994:	ldrb	w8, [x20, #72]
  411998:	tbnz	w8, #2, 41196c <__fxstatat@plt+0xe7cc>
  41199c:	cbnz	x22, 4119b8 <__fxstatat@plt+0xe818>
  4119a0:	ldr	w8, [sp, #4]
  4119a4:	eor	w8, w8, #0x1
  4119a8:	tbnz	w8, #0, 4119b8 <__fxstatat@plt+0xe818>
  4119ac:	cmp	w21, #0x1
  4119b0:	b.eq	411a38 <__fxstatat@plt+0xe898>  // b.none
  4119b4:	cbz	x23, 411a38 <__fxstatat@plt+0xe898>
  4119b8:	cbz	x23, 411a10 <__fxstatat@plt+0xe870>
  4119bc:	ldr	w8, [sp, #8]
  4119c0:	tbz	w8, #0, 4119e8 <__fxstatat@plt+0xe848>
  4119c4:	adrp	x8, 412000 <__fxstatat@plt+0xee60>
  4119c8:	add	x8, x8, #0x190
  4119cc:	mov	x0, x20
  4119d0:	mov	x1, x24
  4119d4:	mov	x2, x23
  4119d8:	str	x8, [x20, #64]
  4119dc:	bl	410840 <__fxstatat@plt+0xd6a0>
  4119e0:	mov	x24, x0
  4119e4:	str	xzr, [x20, #64]
  4119e8:	cmp	x23, #0x2
  4119ec:	b.cc	411a8c <__fxstatat@plt+0xe8ec>  // b.lo, b.ul, b.last
  4119f0:	ldr	x8, [x20, #64]
  4119f4:	cbz	x8, 411a8c <__fxstatat@plt+0xe8ec>
  4119f8:	mov	x0, x20
  4119fc:	mov	x1, x24
  411a00:	mov	x2, x23
  411a04:	bl	410840 <__fxstatat@plt+0xd6a0>
  411a08:	mov	x24, x0
  411a0c:	b	411a8c <__fxstatat@plt+0xe8ec>
  411a10:	cmp	w21, #0x3
  411a14:	b.ne	411a80 <__fxstatat@plt+0xe8e0>  // b.any
  411a18:	ldrh	w8, [x19, #108]
  411a1c:	cmp	w8, #0x4
  411a20:	b.eq	411a80 <__fxstatat@plt+0xe8e0>  // b.none
  411a24:	cmp	w8, #0x7
  411a28:	b.eq	411a80 <__fxstatat@plt+0xe8e0>  // b.none
  411a2c:	mov	w8, #0x6                   	// #6
  411a30:	strh	w8, [x19, #108]
  411a34:	b	411a80 <__fxstatat@plt+0xe8e0>
  411a38:	ldr	x8, [x19, #88]
  411a3c:	cbz	x8, 411a60 <__fxstatat@plt+0xe8c0>
  411a40:	ldr	x1, [x19, #8]
  411a44:	adrp	x3, 415000 <__fxstatat@plt+0x11e60>
  411a48:	add	x3, x3, #0x375
  411a4c:	mov	w2, #0xffffffff            	// #-1
  411a50:	mov	x0, x20
  411a54:	bl	4111b8 <__fxstatat@plt+0xe018>
  411a58:	cbnz	w0, 411a6c <__fxstatat@plt+0xe8cc>
  411a5c:	b	4119b8 <__fxstatat@plt+0xe818>
  411a60:	mov	x0, x20
  411a64:	bl	411ac4 <__fxstatat@plt+0xe924>
  411a68:	cbz	w0, 4119b8 <__fxstatat@plt+0xe818>
  411a6c:	mov	w8, #0x7                   	// #7
  411a70:	strh	w8, [x19, #108]
  411a74:	ldr	w8, [x20, #72]
  411a78:	orr	w8, w8, #0x2000
  411a7c:	str	w8, [x20, #72]
  411a80:	mov	x0, x24
  411a84:	bl	4109d0 <__fxstatat@plt+0xd830>
  411a88:	mov	x24, xzr
  411a8c:	mov	x0, x24
  411a90:	ldp	x20, x19, [sp, #160]
  411a94:	ldp	x22, x21, [sp, #144]
  411a98:	ldp	x24, x23, [sp, #128]
  411a9c:	ldp	x26, x25, [sp, #112]
  411aa0:	ldp	x28, x27, [sp, #96]
  411aa4:	ldp	x29, x30, [sp, #80]
  411aa8:	add	sp, sp, #0xb0
  411aac:	ret
  411ab0:	bl	403100 <__errno_location@plt>
  411ab4:	mov	w8, #0xc                   	// #12
  411ab8:	mov	x24, xzr
  411abc:	str	w8, [x0]
  411ac0:	b	411a8c <__fxstatat@plt+0xe8ec>
  411ac4:	stp	x29, x30, [sp, #-32]!
  411ac8:	stp	x20, x19, [sp, #16]
  411acc:	ldr	w8, [x0, #72]
  411ad0:	mov	x19, x0
  411ad4:	mov	x29, sp
  411ad8:	tbnz	w8, #2, 411b04 <__fxstatat@plt+0xe964>
  411adc:	tbnz	w8, #9, 411af4 <__fxstatat@plt+0xe954>
  411ae0:	ldr	w0, [x19, #40]
  411ae4:	bl	4029f0 <fchdir@plt>
  411ae8:	cmp	w0, #0x0
  411aec:	cset	w20, ne  // ne = any
  411af0:	b	411b08 <__fxstatat@plt+0xe968>
  411af4:	mov	w1, #0xffffff9c            	// #-100
  411af8:	mov	w2, #0x1                   	// #1
  411afc:	mov	x0, x19
  411b00:	bl	411d18 <__fxstatat@plt+0xeb78>
  411b04:	mov	w20, wzr
  411b08:	add	x0, x19, #0x60
  411b0c:	bl	410b1c <__fxstatat@plt+0xd97c>
  411b10:	mov	w0, w20
  411b14:	ldp	x20, x19, [sp, #16]
  411b18:	ldp	x29, x30, [sp], #32
  411b1c:	ret
  411b20:	stp	x29, x30, [sp, #-64]!
  411b24:	stp	x22, x21, [sp, #32]
  411b28:	stp	x20, x19, [sp, #48]
  411b2c:	ldr	x8, [x1, #96]
  411b30:	mov	x20, x0
  411b34:	add	x21, x1, #0xf8
  411b38:	mov	x19, x1
  411b3c:	str	x8, [x1, #72]
  411b40:	ldr	x0, [x0, #32]
  411b44:	add	x2, x8, #0x1
  411b48:	mov	x1, x21
  411b4c:	str	x23, [sp, #16]
  411b50:	mov	x29, sp
  411b54:	bl	402990 <memmove@plt>
  411b58:	mov	w1, #0x2f                  	// #47
  411b5c:	mov	x0, x21
  411b60:	bl	402d70 <strrchr@plt>
  411b64:	cbz	x0, 411b9c <__fxstatat@plt+0xe9fc>
  411b68:	cmp	x0, x21
  411b6c:	b.ne	411b78 <__fxstatat@plt+0xe9d8>  // b.any
  411b70:	ldrb	w8, [x0, #1]
  411b74:	cbz	w8, 411b9c <__fxstatat@plt+0xe9fc>
  411b78:	add	x22, x0, #0x1
  411b7c:	mov	x0, x22
  411b80:	bl	4029b0 <strlen@plt>
  411b84:	mov	x23, x0
  411b88:	add	x2, x0, #0x1
  411b8c:	mov	x0, x21
  411b90:	mov	x1, x22
  411b94:	bl	402990 <memmove@plt>
  411b98:	str	x23, [x19, #96]
  411b9c:	ldr	x8, [x20, #32]
  411ba0:	stp	x8, x8, [x19, #48]
  411ba4:	ldp	x20, x19, [sp, #48]
  411ba8:	ldp	x22, x21, [sp, #32]
  411bac:	ldr	x23, [sp, #16]
  411bb0:	ldp	x29, x30, [sp], #64
  411bb4:	ret
  411bb8:	stp	x29, x30, [sp, #-16]!
  411bbc:	mov	x29, sp
  411bc0:	bl	411f60 <__fxstatat@plt+0xedc0>
  411bc4:	mov	w8, #0x4972                	// #18802
  411bc8:	movk	w8, #0x5265, lsl #16
  411bcc:	cmp	x0, x8
  411bd0:	b.le	411c0c <__fxstatat@plt+0xea6c>
  411bd4:	mov	w8, #0x5341                	// #21313
  411bd8:	movk	w8, #0x5846, lsl #16
  411bdc:	cmp	x0, x8
  411be0:	mov	w8, #0x2                   	// #2
  411be4:	b.gt	411c38 <__fxstatat@plt+0xea98>
  411be8:	mov	w9, #0x4973                	// #18803
  411bec:	movk	w9, #0x5265, lsl #16
  411bf0:	cmp	x0, x9
  411bf4:	b.eq	411c2c <__fxstatat@plt+0xea8c>  // b.none
  411bf8:	mov	w8, #0x414f                	// #16719
  411bfc:	movk	w8, #0x5346, lsl #16
  411c00:	cmp	x0, x8
  411c04:	b.eq	411c28 <__fxstatat@plt+0xea88>  // b.none
  411c08:	b	411c58 <__fxstatat@plt+0xeab8>
  411c0c:	cbz	x0, 411c28 <__fxstatat@plt+0xea88>
  411c10:	mov	w8, #0x6969                	// #26985
  411c14:	cmp	x0, x8
  411c18:	b.eq	411c28 <__fxstatat@plt+0xea88>  // b.none
  411c1c:	mov	w8, #0x9fa0                	// #40864
  411c20:	cmp	x0, x8
  411c24:	b.ne	411c58 <__fxstatat@plt+0xeab8>  // b.any
  411c28:	mov	w8, wzr
  411c2c:	mov	w0, w8
  411c30:	ldp	x29, x30, [sp], #16
  411c34:	ret
  411c38:	mov	w9, #0x5342                	// #21314
  411c3c:	movk	w9, #0x5846, lsl #16
  411c40:	cmp	x0, x9
  411c44:	b.eq	411c2c <__fxstatat@plt+0xea8c>  // b.none
  411c48:	mov	w8, #0x4d42                	// #19778
  411c4c:	movk	w8, #0xff53, lsl #16
  411c50:	cmp	x0, x8
  411c54:	b.eq	411c28 <__fxstatat@plt+0xea88>  // b.none
  411c58:	mov	w8, #0x1                   	// #1
  411c5c:	b	411c2c <__fxstatat@plt+0xea8c>
  411c60:	stp	x29, x30, [sp, #-48]!
  411c64:	stp	x20, x19, [sp, #32]
  411c68:	ldrh	w8, [x0, #72]
  411c6c:	mov	w9, #0x102                 	// #258
  411c70:	mov	x20, x0
  411c74:	mov	x19, x1
  411c78:	tst	w8, w9
  411c7c:	str	x21, [sp, #16]
  411c80:	mov	x29, sp
  411c84:	b.eq	411ce0 <__fxstatat@plt+0xeb40>  // b.none
  411c88:	mov	w0, #0x18                  	// #24
  411c8c:	bl	402bb0 <malloc@plt>
  411c90:	cbz	x0, 411d00 <__fxstatat@plt+0xeb60>
  411c94:	ldr	x8, [x19, #120]
  411c98:	mov	x21, x0
  411c9c:	mov	x1, x21
  411ca0:	str	x8, [x0]
  411ca4:	ldr	x8, [x19, #128]
  411ca8:	stp	x8, x19, [x0, #8]
  411cac:	ldr	x0, [x20, #88]
  411cb0:	bl	40bc88 <__fxstatat@plt+0x8ae8>
  411cb4:	cmp	x0, x21
  411cb8:	b.eq	411cfc <__fxstatat@plt+0xeb5c>  // b.none
  411cbc:	mov	x20, x0
  411cc0:	mov	x0, x21
  411cc4:	bl	402ed0 <free@plt>
  411cc8:	cbz	x20, 411d10 <__fxstatat@plt+0xeb70>
  411ccc:	ldr	x8, [x20, #16]
  411cd0:	mov	w9, #0x2                   	// #2
  411cd4:	strh	w9, [x19, #108]
  411cd8:	str	x8, [x19]
  411cdc:	b	411cfc <__fxstatat@plt+0xeb5c>
  411ce0:	ldr	x0, [x20, #88]
  411ce4:	add	x1, x19, #0x78
  411ce8:	bl	412d10 <__fxstatat@plt+0xfb70>
  411cec:	tbz	w0, #0, 411cfc <__fxstatat@plt+0xeb5c>
  411cf0:	mov	w8, #0x2                   	// #2
  411cf4:	str	x19, [x19]
  411cf8:	strh	w8, [x19, #108]
  411cfc:	mov	w0, #0x1                   	// #1
  411d00:	ldp	x20, x19, [sp, #32]
  411d04:	ldr	x21, [sp, #16]
  411d08:	ldp	x29, x30, [sp], #48
  411d0c:	ret
  411d10:	mov	w0, wzr
  411d14:	b	411d00 <__fxstatat@plt+0xeb60>
  411d18:	stp	x29, x30, [sp, #-32]!
  411d1c:	stp	x20, x19, [sp, #16]
  411d20:	ldr	w8, [x0, #44]
  411d24:	mov	x19, x0
  411d28:	mov	w20, w1
  411d2c:	mov	x29, sp
  411d30:	cmp	w8, w1
  411d34:	b.ne	411d40 <__fxstatat@plt+0xeba0>  // b.any
  411d38:	cmn	w8, #0x64
  411d3c:	b.ne	411d7c <__fxstatat@plt+0xebdc>  // b.any
  411d40:	tbz	w2, #0, 411d58 <__fxstatat@plt+0xebb8>
  411d44:	add	x0, x19, #0x60
  411d48:	mov	w1, w8
  411d4c:	bl	412f70 <__fxstatat@plt+0xfdd0>
  411d50:	tbz	w0, #31, 411d68 <__fxstatat@plt+0xebc8>
  411d54:	b	411d6c <__fxstatat@plt+0xebcc>
  411d58:	tbnz	w8, #31, 411d6c <__fxstatat@plt+0xebcc>
  411d5c:	ldr	w9, [x19, #72]
  411d60:	tbnz	w9, #2, 411d6c <__fxstatat@plt+0xebcc>
  411d64:	mov	w0, w8
  411d68:	bl	402d60 <close@plt>
  411d6c:	str	w20, [x19, #44]
  411d70:	ldp	x20, x19, [sp, #16]
  411d74:	ldp	x29, x30, [sp], #32
  411d78:	ret
  411d7c:	bl	402db0 <abort@plt>
  411d80:	stp	x29, x30, [sp, #-16]!
  411d84:	cmp	w2, #0x5
  411d88:	mov	x29, sp
  411d8c:	b.cc	411da8 <__fxstatat@plt+0xec08>  // b.lo, b.ul, b.last
  411d90:	bl	403100 <__errno_location@plt>
  411d94:	mov	w8, #0x16                  	// #22
  411d98:	str	w8, [x0]
  411d9c:	mov	w0, #0x1                   	// #1
  411da0:	ldp	x29, x30, [sp], #16
  411da4:	ret
  411da8:	mov	w0, wzr
  411dac:	strh	w2, [x1, #112]
  411db0:	ldp	x29, x30, [sp], #16
  411db4:	ret
  411db8:	stp	x29, x30, [sp, #-48]!
  411dbc:	tst	w1, #0xffffefff
  411dc0:	stp	x22, x21, [sp, #16]
  411dc4:	stp	x20, x19, [sp, #32]
  411dc8:	mov	x29, sp
  411dcc:	b.eq	411de8 <__fxstatat@plt+0xec48>  // b.none
  411dd0:	bl	403100 <__errno_location@plt>
  411dd4:	mov	x8, x0
  411dd8:	mov	w9, #0x16                  	// #22
  411ddc:	mov	x0, xzr
  411de0:	str	w9, [x8]
  411de4:	b	411e24 <__fxstatat@plt+0xec84>
  411de8:	ldr	x22, [x0]
  411dec:	mov	w21, w1
  411df0:	mov	x19, x0
  411df4:	bl	403100 <__errno_location@plt>
  411df8:	str	wzr, [x0]
  411dfc:	ldrb	w8, [x19, #73]
  411e00:	tbnz	w8, #5, 411e20 <__fxstatat@plt+0xec80>
  411e04:	ldrh	w8, [x22, #108]
  411e08:	cmp	w8, #0x1
  411e0c:	b.eq	411e34 <__fxstatat@plt+0xec94>  // b.none
  411e10:	cmp	w8, #0x9
  411e14:	b.ne	411e20 <__fxstatat@plt+0xec80>  // b.any
  411e18:	ldr	x0, [x22, #16]
  411e1c:	b	411e24 <__fxstatat@plt+0xec84>
  411e20:	mov	x0, xzr
  411e24:	ldp	x20, x19, [sp, #32]
  411e28:	ldp	x22, x21, [sp, #16]
  411e2c:	ldp	x29, x30, [sp], #48
  411e30:	ret
  411e34:	mov	x20, x0
  411e38:	ldr	x0, [x19, #8]
  411e3c:	cbz	x0, 411e44 <__fxstatat@plt+0xeca4>
  411e40:	bl	4109d0 <__fxstatat@plt+0xd830>
  411e44:	cmp	w21, #0x1, lsl #12
  411e48:	b.ne	411e68 <__fxstatat@plt+0xecc8>  // b.any
  411e4c:	ldr	w8, [x19, #72]
  411e50:	mov	w21, #0x2                   	// #2
  411e54:	orr	w8, w8, #0x1000
  411e58:	str	w8, [x19, #72]
  411e5c:	ldr	x8, [x22, #88]
  411e60:	cbnz	x8, 411ee0 <__fxstatat@plt+0xed40>
  411e64:	b	411e74 <__fxstatat@plt+0xecd4>
  411e68:	mov	w21, #0x1                   	// #1
  411e6c:	ldr	x8, [x22, #88]
  411e70:	cbnz	x8, 411ee0 <__fxstatat@plt+0xed40>
  411e74:	ldr	x8, [x22, #48]
  411e78:	ldrb	w8, [x8]
  411e7c:	cmp	w8, #0x2f
  411e80:	b.eq	411ee0 <__fxstatat@plt+0xed40>  // b.none
  411e84:	ldrb	w8, [x19, #72]
  411e88:	tbnz	w8, #2, 411ee0 <__fxstatat@plt+0xed40>
  411e8c:	adrp	x1, 415000 <__fxstatat@plt+0x11e60>
  411e90:	add	x1, x1, #0x376
  411e94:	mov	x0, x19
  411e98:	bl	41098c <__fxstatat@plt+0xd7ec>
  411e9c:	tbnz	w0, #31, 411ef4 <__fxstatat@plt+0xed54>
  411ea0:	mov	w22, w0
  411ea4:	mov	x0, x19
  411ea8:	mov	w1, w21
  411eac:	bl	411354 <__fxstatat@plt+0xe1b4>
  411eb0:	ldrb	w8, [x19, #73]
  411eb4:	str	x0, [x19, #8]
  411eb8:	tbnz	w8, #1, 411f00 <__fxstatat@plt+0xed60>
  411ebc:	mov	w0, w22
  411ec0:	bl	4029f0 <fchdir@plt>
  411ec4:	cbz	w0, 411f14 <__fxstatat@plt+0xed74>
  411ec8:	ldr	w19, [x20]
  411ecc:	mov	w0, w22
  411ed0:	bl	402d60 <close@plt>
  411ed4:	mov	x0, xzr
  411ed8:	str	w19, [x20]
  411edc:	b	411e24 <__fxstatat@plt+0xec84>
  411ee0:	mov	x0, x19
  411ee4:	mov	w1, w21
  411ee8:	bl	411354 <__fxstatat@plt+0xe1b4>
  411eec:	str	x0, [x19, #8]
  411ef0:	b	411e24 <__fxstatat@plt+0xec84>
  411ef4:	mov	x0, xzr
  411ef8:	str	xzr, [x19, #8]
  411efc:	b	411e24 <__fxstatat@plt+0xec84>
  411f00:	mov	w2, #0x1                   	// #1
  411f04:	mov	x0, x19
  411f08:	mov	w1, w22
  411f0c:	bl	411d18 <__fxstatat@plt+0xeb78>
  411f10:	b	411f1c <__fxstatat@plt+0xed7c>
  411f14:	mov	w0, w22
  411f18:	bl	402d60 <close@plt>
  411f1c:	ldr	x0, [x19, #8]
  411f20:	b	411e24 <__fxstatat@plt+0xec84>
  411f24:	ldr	x8, [x0, #8]
  411f28:	udiv	x9, x8, x1
  411f2c:	msub	x0, x9, x1, x8
  411f30:	ret
  411f34:	ldr	x8, [x0, #8]
  411f38:	ldr	x9, [x1, #8]
  411f3c:	cmp	x8, x9
  411f40:	b.ne	411f58 <__fxstatat@plt+0xedb8>  // b.any
  411f44:	ldr	x8, [x0]
  411f48:	ldr	x9, [x1]
  411f4c:	cmp	x8, x9
  411f50:	cset	w0, eq  // eq = none
  411f54:	ret
  411f58:	mov	w0, wzr
  411f5c:	ret
  411f60:	sub	sp, sp, #0xb0
  411f64:	stp	x29, x30, [sp, #128]
  411f68:	stp	x22, x21, [sp, #144]
  411f6c:	stp	x20, x19, [sp, #160]
  411f70:	ldr	x22, [x0, #80]
  411f74:	add	x29, sp, #0x80
  411f78:	ldrb	w8, [x22, #73]
  411f7c:	tbz	w8, #1, 41200c <__fxstatat@plt+0xee6c>
  411f80:	ldr	x20, [x22, #80]
  411f84:	mov	x19, x0
  411f88:	mov	w21, w1
  411f8c:	cbz	x20, 411f98 <__fxstatat@plt+0xedf8>
  411f90:	cbnz	x20, 411fc8 <__fxstatat@plt+0xee28>
  411f94:	b	411ff8 <__fxstatat@plt+0xee58>
  411f98:	adrp	x2, 412000 <__fxstatat@plt+0xee60>
  411f9c:	adrp	x3, 412000 <__fxstatat@plt+0xee60>
  411fa0:	adrp	x4, 402000 <mbrtowc@plt-0x970>
  411fa4:	add	x2, x2, #0x70
  411fa8:	add	x3, x3, #0x80
  411fac:	add	x4, x4, #0xed0
  411fb0:	mov	w0, #0xd                   	// #13
  411fb4:	mov	x1, xzr
  411fb8:	bl	40b41c <__fxstatat@plt+0x827c>
  411fbc:	mov	x20, x0
  411fc0:	str	x0, [x22, #80]
  411fc4:	cbz	x20, 411ff8 <__fxstatat@plt+0xee58>
  411fc8:	ldr	x8, [x19, #120]
  411fcc:	add	x1, sp, #0x8
  411fd0:	mov	x0, x20
  411fd4:	str	x8, [sp, #8]
  411fd8:	bl	40b160 <__fxstatat@plt+0x7fc0>
  411fdc:	cbz	x0, 411ff0 <__fxstatat@plt+0xee50>
  411fe0:	ldr	x0, [x0, #8]
  411fe4:	mov	w8, wzr
  411fe8:	cbnz	w8, 411ff8 <__fxstatat@plt+0xee58>
  411fec:	b	412010 <__fxstatat@plt+0xee70>
  411ff0:	mov	w8, #0x1                   	// #1
  411ff4:	cbz	w8, 412010 <__fxstatat@plt+0xee70>
  411ff8:	tbnz	w21, #31, 41200c <__fxstatat@plt+0xee6c>
  411ffc:	add	x1, sp, #0x8
  412000:	mov	w0, w21
  412004:	bl	402c70 <fstatfs@plt>
  412008:	cbz	w0, 412024 <__fxstatat@plt+0xee84>
  41200c:	mov	x0, xzr
  412010:	ldp	x20, x19, [sp, #160]
  412014:	ldp	x22, x21, [sp, #144]
  412018:	ldp	x29, x30, [sp, #128]
  41201c:	add	sp, sp, #0xb0
  412020:	ret
  412024:	cbz	x20, 412068 <__fxstatat@plt+0xeec8>
  412028:	mov	w0, #0x10                  	// #16
  41202c:	bl	402bb0 <malloc@plt>
  412030:	cbz	x0, 412068 <__fxstatat@plt+0xeec8>
  412034:	ldr	x8, [x19, #120]
  412038:	ldr	x9, [sp, #8]
  41203c:	mov	x21, x0
  412040:	mov	x1, x21
  412044:	stp	x8, x9, [x0]
  412048:	mov	x0, x20
  41204c:	bl	40bc88 <__fxstatat@plt+0x8ae8>
  412050:	cbz	x0, 412060 <__fxstatat@plt+0xeec0>
  412054:	cmp	x0, x21
  412058:	b.eq	412068 <__fxstatat@plt+0xeec8>  // b.none
  41205c:	bl	402db0 <abort@plt>
  412060:	mov	x0, x21
  412064:	bl	402ed0 <free@plt>
  412068:	ldr	x0, [sp, #8]
  41206c:	b	412010 <__fxstatat@plt+0xee70>
  412070:	ldr	x8, [x0]
  412074:	udiv	x9, x8, x1
  412078:	msub	x0, x9, x1, x8
  41207c:	ret
  412080:	ldr	x8, [x0]
  412084:	ldr	x9, [x1]
  412088:	cmp	x8, x9
  41208c:	cset	w0, eq  // eq = none
  412090:	ret
  412094:	sub	w8, w1, #0x1
  412098:	cmp	w8, #0xb
  41209c:	b.hi	4120b4 <__fxstatat@plt+0xef14>  // b.pmore
  4120a0:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  4120a4:	add	x9, x9, #0x7e4
  4120a8:	ldr	w8, [x9, w8, sxtw #2]
  4120ac:	str	w8, [x0, #16]
  4120b0:	ret
  4120b4:	str	wzr, [x0, #16]
  4120b8:	ret
  4120bc:	stp	x29, x30, [sp, #-16]!
  4120c0:	mov	x29, sp
  4120c4:	bl	411f60 <__fxstatat@plt+0xedc0>
  4120c8:	mov	w9, #0x6969                	// #26985
  4120cc:	mov	x8, x0
  4120d0:	cmp	x0, x9
  4120d4:	mov	w0, wzr
  4120d8:	b.eq	412100 <__fxstatat@plt+0xef60>  // b.none
  4120dc:	mov	w9, #0x1994                	// #6548
  4120e0:	movk	w9, #0x102, lsl #16
  4120e4:	cmp	x8, x9
  4120e8:	b.eq	412100 <__fxstatat@plt+0xef60>  // b.none
  4120ec:	mov	w9, #0x4d42                	// #19778
  4120f0:	movk	w9, #0xff53, lsl #16
  4120f4:	cmp	x8, x9
  4120f8:	b.eq	412100 <__fxstatat@plt+0xef60>  // b.none
  4120fc:	mov	w0, #0x1                   	// #1
  412100:	ldp	x29, x30, [sp], #16
  412104:	ret
  412108:	ldr	x9, [x0, #8]
  41210c:	ldr	x8, [x0, #32]
  412110:	cbnz	x9, 41212c <__fxstatat@plt+0xef8c>
  412114:	ldr	x9, [x1, #88]
  412118:	tbz	x9, #63, 41215c <__fxstatat@plt+0xefbc>
  41211c:	ret
  412120:	str	x8, [x9, #56]
  412124:	ldr	x9, [x9, #16]
  412128:	cbz	x9, 412114 <__fxstatat@plt+0xef74>
  41212c:	ldr	x10, [x9, #48]
  412130:	add	x11, x9, #0xf8
  412134:	cmp	x10, x11
  412138:	b.eq	412120 <__fxstatat@plt+0xef80>  // b.none
  41213c:	ldr	x11, [x9, #56]
  412140:	sub	x10, x10, x11
  412144:	add	x10, x8, x10
  412148:	str	x10, [x9, #48]
  41214c:	b	412120 <__fxstatat@plt+0xef80>
  412150:	ldr	x10, [x9, #88]
  412154:	mov	x1, x9
  412158:	tbnz	x10, #63, 41211c <__fxstatat@plt+0xef7c>
  41215c:	ldr	x9, [x1, #48]
  412160:	add	x10, x1, #0xf8
  412164:	cmp	x9, x10
  412168:	b.eq	41217c <__fxstatat@plt+0xefdc>  // b.none
  41216c:	ldr	x10, [x1, #56]
  412170:	sub	x9, x9, x10
  412174:	add	x9, x8, x9
  412178:	str	x9, [x1, #48]
  41217c:	ldr	x9, [x1, #16]
  412180:	str	x8, [x1, #56]
  412184:	cbnz	x9, 412150 <__fxstatat@plt+0xefb0>
  412188:	ldr	x9, [x1, #8]
  41218c:	b	412150 <__fxstatat@plt+0xefb0>
  412190:	ldr	x8, [x0]
  412194:	ldr	x9, [x1]
  412198:	ldr	x8, [x8, #128]
  41219c:	ldr	x9, [x9, #128]
  4121a0:	cmp	x9, x8
  4121a4:	cset	w10, cc  // cc = lo, ul, last
  4121a8:	cmp	x8, x9
  4121ac:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4121b0:	ret
  4121b4:	sub	sp, sp, #0x40
  4121b8:	stp	x29, x30, [sp, #16]
  4121bc:	add	x29, sp, #0x10
  4121c0:	cmp	x0, #0x0
  4121c4:	sub	x8, x29, #0x4
  4121c8:	stp	x20, x19, [sp, #48]
  4121cc:	csel	x20, x8, x0, eq  // eq = none
  4121d0:	mov	x0, x20
  4121d4:	stp	x22, x21, [sp, #32]
  4121d8:	mov	x22, x2
  4121dc:	mov	x19, x1
  4121e0:	bl	402970 <mbrtowc@plt>
  4121e4:	mov	x21, x0
  4121e8:	cbz	x22, 41220c <__fxstatat@plt+0xf06c>
  4121ec:	cmn	x21, #0x2
  4121f0:	b.cc	41220c <__fxstatat@plt+0xf06c>  // b.lo, b.ul, b.last
  4121f4:	mov	w0, wzr
  4121f8:	bl	412eb4 <__fxstatat@plt+0xfd14>
  4121fc:	tbnz	w0, #0, 41220c <__fxstatat@plt+0xf06c>
  412200:	ldrb	w8, [x19]
  412204:	mov	w21, #0x1                   	// #1
  412208:	str	w8, [x20]
  41220c:	mov	x0, x21
  412210:	ldp	x20, x19, [sp, #48]
  412214:	ldp	x22, x21, [sp, #32]
  412218:	ldp	x29, x30, [sp, #16]
  41221c:	add	sp, sp, #0x40
  412220:	ret
  412224:	stp	x29, x30, [sp, #-16]!
  412228:	and	w8, w1, #0xf000
  41222c:	cmp	w8, #0x1, lsl #12
  412230:	mov	x29, sp
  412234:	b.ne	41224c <__fxstatat@plt+0xf0ac>  // b.any
  412238:	cbnz	x2, 41224c <__fxstatat@plt+0xf0ac>
  41223c:	and	w1, w1, #0xffffefff
  412240:	bl	402b10 <mkfifo@plt>
  412244:	ldp	x29, x30, [sp], #16
  412248:	ret
  41224c:	bl	414390 <__fxstatat@plt+0x111f0>
  412250:	ldp	x29, x30, [sp], #16
  412254:	ret
  412258:	sub	sp, sp, #0x50
  41225c:	stp	x29, x30, [sp, #16]
  412260:	add	x29, sp, #0x10
  412264:	add	x2, x29, #0x18
  412268:	mov	w1, wzr
  41226c:	str	x23, [sp, #32]
  412270:	stp	x22, x21, [sp, #48]
  412274:	stp	x20, x19, [sp, #64]
  412278:	mov	x19, x0
  41227c:	bl	402f30 <acl_get_entry@plt>
  412280:	cmp	w0, #0x1
  412284:	b.lt	4122f8 <__fxstatat@plt+0xf158>  // b.tstop
  412288:	mov	x22, #0x12                  	// #18
  41228c:	mov	w21, #0x1                   	// #1
  412290:	movk	x22, #0x1, lsl #32
  412294:	ldr	x0, [x29, #24]
  412298:	sub	x1, x29, #0x4
  41229c:	bl	402c60 <acl_get_tag_type@plt>
  4122a0:	mov	w8, wzr
  4122a4:	tbnz	w0, #31, 4122d4 <__fxstatat@plt+0xf134>
  4122a8:	ldur	w9, [x29, #-4]
  4122ac:	mov	w20, #0x1                   	// #1
  4122b0:	cmp	w9, #0x20
  4122b4:	b.hi	4122cc <__fxstatat@plt+0xf12c>  // b.pmore
  4122b8:	lsl	x9, x21, x9
  4122bc:	tst	x9, x22
  4122c0:	b.eq	4122cc <__fxstatat@plt+0xf12c>  // b.none
  4122c4:	mov	w8, #0x1                   	// #1
  4122c8:	mov	w20, w23
  4122cc:	cbnz	w8, 4122dc <__fxstatat@plt+0xf13c>
  4122d0:	b	4122fc <__fxstatat@plt+0xf15c>
  4122d4:	mov	w20, #0xffffffff            	// #-1
  4122d8:	cbz	w8, 4122fc <__fxstatat@plt+0xf15c>
  4122dc:	add	x2, x29, #0x18
  4122e0:	mov	w1, #0x1                   	// #1
  4122e4:	mov	x0, x19
  4122e8:	bl	402f30 <acl_get_entry@plt>
  4122ec:	cmp	w0, #0x0
  4122f0:	mov	w23, w20
  4122f4:	b.gt	412294 <__fxstatat@plt+0xf0f4>
  4122f8:	mov	w20, w0
  4122fc:	mov	w0, w20
  412300:	ldp	x20, x19, [sp, #64]
  412304:	ldp	x22, x21, [sp, #48]
  412308:	ldr	x23, [sp, #32]
  41230c:	ldp	x29, x30, [sp, #16]
  412310:	add	sp, sp, #0x50
  412314:	ret
  412318:	stp	x29, x30, [sp, #-16]!
  41231c:	mov	x29, sp
  412320:	bl	402a10 <acl_entries@plt>
  412324:	cmp	w0, #0x0
  412328:	cset	w0, gt
  41232c:	ldp	x29, x30, [sp], #16
  412330:	ret
  412334:	stp	x29, x30, [sp, #-32]!
  412338:	str	x19, [sp, #16]
  41233c:	mov	x19, x0
  412340:	ldr	x0, [x0, #8]
  412344:	mov	x29, sp
  412348:	cbz	x0, 412350 <__fxstatat@plt+0xf1b0>
  41234c:	bl	403190 <acl_free@plt>
  412350:	ldr	x0, [x19, #16]
  412354:	cbz	x0, 41235c <__fxstatat@plt+0xf1bc>
  412358:	bl	403190 <acl_free@plt>
  41235c:	ldr	x19, [sp, #16]
  412360:	ldp	x29, x30, [sp], #32
  412364:	ret
  412368:	stp	x29, x30, [sp, #-48]!
  41236c:	str	x21, [sp, #16]
  412370:	stp	x20, x19, [sp, #32]
  412374:	mov	x19, x3
  412378:	mov	w21, w2
  41237c:	mov	x20, x0
  412380:	movi	v0.2d, #0x0
  412384:	cmn	w1, #0x1
  412388:	mov	x29, sp
  41238c:	stp	q0, q0, [x3]
  412390:	str	w2, [x3]
  412394:	b.eq	4123d0 <__fxstatat@plt+0xf230>  // b.none
  412398:	mov	w0, w1
  41239c:	bl	402d40 <acl_get_fd@plt>
  4123a0:	str	x0, [x19, #8]
  4123a4:	cbz	x0, 4123e4 <__fxstatat@plt+0xf244>
  4123a8:	and	w8, w21, #0xf000
  4123ac:	cmp	w8, #0x4, lsl #12
  4123b0:	b.ne	4123c8 <__fxstatat@plt+0xf228>  // b.any
  4123b4:	mov	w1, #0x4000                	// #16384
  4123b8:	mov	x0, x20
  4123bc:	bl	402ea0 <acl_get_file@plt>
  4123c0:	str	x0, [x19, #16]
  4123c4:	cbz	x0, 4123f8 <__fxstatat@plt+0xf258>
  4123c8:	mov	w0, wzr
  4123cc:	b	4123fc <__fxstatat@plt+0xf25c>
  4123d0:	mov	w1, #0x8000                	// #32768
  4123d4:	mov	x0, x20
  4123d8:	bl	402ea0 <acl_get_file@plt>
  4123dc:	str	x0, [x19, #8]
  4123e0:	cbnz	x0, 4123a8 <__fxstatat@plt+0xf208>
  4123e4:	bl	403100 <__errno_location@plt>
  4123e8:	ldr	w0, [x0]
  4123ec:	bl	41419c <__fxstatat@plt+0x10ffc>
  4123f0:	sbfx	w0, w0, #0, #1
  4123f4:	b	4123fc <__fxstatat@plt+0xf25c>
  4123f8:	mov	w0, #0xffffffff            	// #-1
  4123fc:	ldp	x20, x19, [sp, #32]
  412400:	ldr	x21, [sp, #16]
  412404:	ldp	x29, x30, [sp], #48
  412408:	ret
  41240c:	stp	x29, x30, [sp, #-16]!
  412410:	cmn	w1, #0x1
  412414:	mov	x29, sp
  412418:	b.eq	412430 <__fxstatat@plt+0xf290>  // b.none
  41241c:	mov	w0, w1
  412420:	mov	w1, w2
  412424:	bl	402cb0 <fchmod@plt>
  412428:	ldp	x29, x30, [sp], #16
  41242c:	ret
  412430:	mov	w1, w2
  412434:	bl	402bd0 <chmod@plt>
  412438:	ldp	x29, x30, [sp], #16
  41243c:	ret
  412440:	sub	sp, sp, #0x50
  412444:	stp	x29, x30, [sp, #16]
  412448:	add	x29, sp, #0x10
  41244c:	stp	x24, x23, [sp, #32]
  412450:	stp	x22, x21, [sp, #48]
  412454:	stp	x20, x19, [sp, #64]
  412458:	sturb	wzr, [x29, #-4]
  41245c:	mov	w19, w2
  412460:	ldr	w2, [x0]
  412464:	mov	x20, x0
  412468:	mov	x21, x1
  41246c:	ands	w22, w2, #0xe00
  412470:	b.eq	412484 <__fxstatat@plt+0xf2e4>  // b.none
  412474:	mov	x0, x21
  412478:	mov	w1, w19
  41247c:	bl	41240c <__fxstatat@plt+0xf26c>
  412480:	cbnz	w0, 41252c <__fxstatat@plt+0xf38c>
  412484:	sub	x4, x29, #0x4
  412488:	mov	x0, x20
  41248c:	mov	x1, x21
  412490:	mov	w2, w19
  412494:	mov	w3, wzr
  412498:	bl	412548 <__fxstatat@plt+0xf3a8>
  41249c:	ldurb	w8, [x29, #-4]
  4124a0:	cbz	w8, 4124ac <__fxstatat@plt+0xf30c>
  4124a4:	mov	w23, wzr
  4124a8:	b	4124f0 <__fxstatat@plt+0xf350>
  4124ac:	cbz	w0, 4124bc <__fxstatat@plt+0xf31c>
  4124b0:	bl	403100 <__errno_location@plt>
  4124b4:	ldr	w24, [x0]
  4124b8:	b	4124c0 <__fxstatat@plt+0xf320>
  4124bc:	mov	w24, wzr
  4124c0:	sub	x4, x29, #0x4
  4124c4:	mov	w3, #0x1                   	// #1
  4124c8:	mov	x0, x20
  4124cc:	mov	x1, x21
  4124d0:	mov	w2, w19
  4124d4:	bl	412548 <__fxstatat@plt+0xf3a8>
  4124d8:	ldurb	w8, [x29, #-4]
  4124dc:	eor	w23, w8, #0x1
  4124e0:	cbz	w24, 4124f0 <__fxstatat@plt+0xf350>
  4124e4:	bl	403100 <__errno_location@plt>
  4124e8:	str	w24, [x0]
  4124ec:	mov	w0, #0xffffffff            	// #-1
  4124f0:	cbnz	w22, 412530 <__fxstatat@plt+0xf390>
  4124f4:	tst	w23, #0xff
  4124f8:	b.eq	412530 <__fxstatat@plt+0xf390>  // b.none
  4124fc:	cbz	w0, 41250c <__fxstatat@plt+0xf36c>
  412500:	bl	403100 <__errno_location@plt>
  412504:	ldr	w22, [x0]
  412508:	b	412510 <__fxstatat@plt+0xf370>
  41250c:	mov	w22, wzr
  412510:	ldr	w2, [x20]
  412514:	mov	x0, x21
  412518:	mov	w1, w19
  41251c:	bl	41240c <__fxstatat@plt+0xf26c>
  412520:	cbz	w22, 412530 <__fxstatat@plt+0xf390>
  412524:	bl	403100 <__errno_location@plt>
  412528:	str	w22, [x0]
  41252c:	mov	w0, #0xffffffff            	// #-1
  412530:	ldp	x20, x19, [sp, #64]
  412534:	ldp	x22, x21, [sp, #48]
  412538:	ldp	x24, x23, [sp, #32]
  41253c:	ldp	x29, x30, [sp, #16]
  412540:	add	sp, sp, #0x50
  412544:	ret
  412548:	stp	x29, x30, [sp, #-64]!
  41254c:	stp	x24, x23, [sp, #16]
  412550:	stp	x22, x21, [sp, #32]
  412554:	stp	x20, x19, [sp, #48]
  412558:	ldrb	w8, [x0, #24]
  41255c:	mov	x29, sp
  412560:	cbz	w8, 412580 <__fxstatat@plt+0xf3e0>
  412564:	mov	w23, wzr
  412568:	mov	w0, w23
  41256c:	ldp	x20, x19, [sp, #48]
  412570:	ldp	x22, x21, [sp, #32]
  412574:	ldp	x24, x23, [sp, #16]
  412578:	ldp	x29, x30, [sp], #64
  41257c:	ret
  412580:	mov	x22, x4
  412584:	mov	w21, w3
  412588:	mov	w24, w2
  41258c:	mov	x19, x0
  412590:	mov	x20, x1
  412594:	cbz	w3, 4125c0 <__fxstatat@plt+0xf420>
  412598:	ldr	x0, [x19, #8]
  41259c:	cbz	x0, 4125a4 <__fxstatat@plt+0xf404>
  4125a0:	bl	403190 <acl_free@plt>
  4125a4:	ldr	w0, [x19]
  4125a8:	bl	402d30 <acl_from_mode@plt>
  4125ac:	cmp	x0, #0x0
  4125b0:	csetm	w23, eq  // eq = none
  4125b4:	str	x0, [x19, #8]
  4125b8:	cbnz	w23, 412568 <__fxstatat@plt+0xf3c8>
  4125bc:	b	4125c8 <__fxstatat@plt+0xf428>
  4125c0:	mov	w23, wzr
  4125c4:	cbnz	w23, 412568 <__fxstatat@plt+0xf3c8>
  4125c8:	ldr	x2, [x19, #8]
  4125cc:	cbz	x2, 412564 <__fxstatat@plt+0xf3c4>
  4125d0:	cmn	w24, #0x1
  4125d4:	b.eq	412618 <__fxstatat@plt+0xf478>  // b.none
  4125d8:	mov	w0, w24
  4125dc:	mov	x1, x2
  4125e0:	bl	4029c0 <acl_set_fd@plt>
  4125e4:	mov	w23, w0
  4125e8:	cbz	w0, 41262c <__fxstatat@plt+0xf48c>
  4125ec:	bl	403100 <__errno_location@plt>
  4125f0:	ldr	w0, [x0]
  4125f4:	bl	41419c <__fxstatat@plt+0x10ffc>
  4125f8:	tbnz	w0, #0, 412568 <__fxstatat@plt+0xf3c8>
  4125fc:	mov	w8, #0x1                   	// #1
  412600:	strb	w8, [x19, #24]
  412604:	cbnz	w21, 412564 <__fxstatat@plt+0xf3c4>
  412608:	ldr	x0, [x19, #8]
  41260c:	bl	412258 <__fxstatat@plt+0xf0b8>
  412610:	cbnz	w0, 412568 <__fxstatat@plt+0xf3c8>
  412614:	b	412564 <__fxstatat@plt+0xf3c4>
  412618:	mov	w1, #0x8000                	// #32768
  41261c:	mov	x0, x20
  412620:	bl	402d10 <acl_set_file@plt>
  412624:	mov	w23, w0
  412628:	cbnz	w0, 4125ec <__fxstatat@plt+0xf44c>
  41262c:	mov	w8, #0x1                   	// #1
  412630:	strb	w8, [x22]
  412634:	ldr	w8, [x19]
  412638:	and	w8, w8, #0xf000
  41263c:	cmp	w8, #0x4, lsl #12
  412640:	b.ne	412564 <__fxstatat@plt+0xf3c4>  // b.any
  412644:	cbz	w21, 412658 <__fxstatat@plt+0xf4b8>
  412648:	mov	x0, x20
  41264c:	bl	402b60 <acl_delete_def_file@plt>
  412650:	mov	w23, w0
  412654:	b	412568 <__fxstatat@plt+0xf3c8>
  412658:	ldr	x0, [x19, #16]
  41265c:	cbz	x0, 412648 <__fxstatat@plt+0xf4a8>
  412660:	bl	412318 <__fxstatat@plt+0xf178>
  412664:	cbz	w0, 412648 <__fxstatat@plt+0xf4a8>
  412668:	ldr	x2, [x19, #16]
  41266c:	mov	w1, #0x4000                	// #16384
  412670:	mov	x0, x20
  412674:	bl	402d10 <acl_set_file@plt>
  412678:	b	412650 <__fxstatat@plt+0xf4b0>
  41267c:	stp	x29, x30, [sp, #-16]!
  412680:	mov	w0, #0x1                   	// #1
  412684:	mov	x29, sp
  412688:	bl	4032bc <__fxstatat@plt+0x11c>
  41268c:	ldp	x29, x30, [sp], #16
  412690:	ret
  412694:	stp	x29, x30, [sp, #-96]!
  412698:	stp	x28, x27, [sp, #16]
  41269c:	stp	x26, x25, [sp, #32]
  4126a0:	stp	x24, x23, [sp, #48]
  4126a4:	stp	x22, x21, [sp, #64]
  4126a8:	stp	x20, x19, [sp, #80]
  4126ac:	mov	x29, sp
  4126b0:	mov	x19, x3
  4126b4:	mov	x20, x2
  4126b8:	mov	x24, x1
  4126bc:	mov	x21, x0
  4126c0:	bl	4029b0 <strlen@plt>
  4126c4:	ldr	x25, [x24]
  4126c8:	cbz	x25, 412748 <__fxstatat@plt+0xf5a8>
  4126cc:	mov	x22, x0
  4126d0:	mov	w26, wzr
  4126d4:	mov	x23, xzr
  4126d8:	add	x28, x24, #0x8
  4126dc:	mov	x27, #0xffffffffffffffff    	// #-1
  4126e0:	mov	x24, x20
  4126e4:	b	4126fc <__fxstatat@plt+0xf55c>
  4126e8:	mov	x27, x23
  4126ec:	ldr	x25, [x28, x23, lsl #3]
  4126f0:	add	x23, x23, #0x1
  4126f4:	add	x24, x24, x19
  4126f8:	cbz	x25, 412750 <__fxstatat@plt+0xf5b0>
  4126fc:	mov	x0, x25
  412700:	mov	x1, x21
  412704:	mov	x2, x22
  412708:	bl	402c20 <strncmp@plt>
  41270c:	cbnz	w0, 4126ec <__fxstatat@plt+0xf54c>
  412710:	mov	x0, x25
  412714:	bl	4029b0 <strlen@plt>
  412718:	cmp	x0, x22
  41271c:	b.eq	41275c <__fxstatat@plt+0xf5bc>  // b.none
  412720:	cmn	x27, #0x1
  412724:	b.eq	4126e8 <__fxstatat@plt+0xf548>  // b.none
  412728:	cbz	x20, 412740 <__fxstatat@plt+0xf5a0>
  41272c:	madd	x0, x27, x19, x20
  412730:	mov	x1, x24
  412734:	mov	x2, x19
  412738:	bl	402ce0 <bcmp@plt>
  41273c:	cbz	w0, 4126ec <__fxstatat@plt+0xf54c>
  412740:	mov	w26, #0x1                   	// #1
  412744:	b	4126ec <__fxstatat@plt+0xf54c>
  412748:	mov	w26, wzr
  41274c:	mov	x27, #0xffffffffffffffff    	// #-1
  412750:	tst	w26, #0x1
  412754:	mov	x8, #0xfffffffffffffffe    	// #-2
  412758:	csel	x23, x8, x27, ne  // ne = any
  41275c:	mov	x0, x23
  412760:	ldp	x20, x19, [sp, #80]
  412764:	ldp	x22, x21, [sp, #64]
  412768:	ldp	x24, x23, [sp, #48]
  41276c:	ldp	x26, x25, [sp, #32]
  412770:	ldp	x28, x27, [sp, #16]
  412774:	ldp	x29, x30, [sp], #96
  412778:	ret
  41277c:	stp	x29, x30, [sp, #-48]!
  412780:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  412784:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  412788:	add	x8, x8, #0x82f
  41278c:	add	x9, x9, #0x814
  412790:	cmn	x2, #0x1
  412794:	stp	x20, x19, [sp, #32]
  412798:	mov	x19, x1
  41279c:	mov	x20, x0
  4127a0:	csel	x1, x9, x8, eq  // eq = none
  4127a4:	mov	w2, #0x5                   	// #5
  4127a8:	mov	x0, xzr
  4127ac:	str	x21, [sp, #16]
  4127b0:	mov	x29, sp
  4127b4:	bl	403050 <dcgettext@plt>
  4127b8:	mov	x21, x0
  4127bc:	mov	w1, #0x8                   	// #8
  4127c0:	mov	w0, wzr
  4127c4:	mov	x2, x19
  4127c8:	bl	40d2dc <__fxstatat@plt+0xa13c>
  4127cc:	mov	x19, x0
  4127d0:	mov	w0, #0x1                   	// #1
  4127d4:	mov	x1, x20
  4127d8:	bl	40d610 <__fxstatat@plt+0xa470>
  4127dc:	mov	x4, x0
  4127e0:	mov	w0, wzr
  4127e4:	mov	w1, wzr
  4127e8:	mov	x2, x21
  4127ec:	mov	x3, x19
  4127f0:	bl	4029e0 <error@plt>
  4127f4:	ldp	x20, x19, [sp, #32]
  4127f8:	ldr	x21, [sp, #16]
  4127fc:	ldp	x29, x30, [sp], #48
  412800:	ret
  412804:	stp	x29, x30, [sp, #-96]!
  412808:	stp	x20, x19, [sp, #80]
  41280c:	mov	x20, x1
  412810:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  412814:	stp	x22, x21, [sp, #64]
  412818:	mov	x19, x2
  41281c:	mov	x21, x0
  412820:	add	x1, x1, #0x84c
  412824:	mov	w2, #0x5                   	// #5
  412828:	mov	x0, xzr
  41282c:	stp	x28, x27, [sp, #16]
  412830:	stp	x26, x25, [sp, #32]
  412834:	stp	x24, x23, [sp, #48]
  412838:	mov	x29, sp
  41283c:	bl	403050 <dcgettext@plt>
  412840:	adrp	x26, 427000 <__fxstatat@plt+0x23e60>
  412844:	ldr	x1, [x26, #1200]
  412848:	bl	403060 <fputs_unlocked@plt>
  41284c:	ldr	x24, [x21]
  412850:	cbz	x24, 4128e4 <__fxstatat@plt+0xf744>
  412854:	add	x27, x21, #0x8
  412858:	adrp	x21, 416000 <__fxstatat@plt+0x12e60>
  41285c:	adrp	x22, 415000 <__fxstatat@plt+0x11e60>
  412860:	mov	x23, xzr
  412864:	mov	x28, xzr
  412868:	add	x21, x21, #0x861
  41286c:	add	x22, x22, #0x9cf
  412870:	b	4128a8 <__fxstatat@plt+0xf708>
  412874:	ldr	x23, [x26, #1200]
  412878:	mov	x0, x24
  41287c:	bl	40d628 <__fxstatat@plt+0xa488>
  412880:	mov	x3, x0
  412884:	mov	w1, #0x1                   	// #1
  412888:	mov	x0, x23
  41288c:	mov	x2, x21
  412890:	bl	402e40 <__fprintf_chk@plt>
  412894:	mov	x23, x20
  412898:	ldr	x24, [x27, x28, lsl #3]
  41289c:	add	x28, x28, #0x1
  4128a0:	add	x20, x20, x19
  4128a4:	cbz	x24, 4128e4 <__fxstatat@plt+0xf744>
  4128a8:	cbz	x28, 412874 <__fxstatat@plt+0xf6d4>
  4128ac:	mov	x0, x23
  4128b0:	mov	x1, x20
  4128b4:	mov	x2, x19
  4128b8:	bl	402ce0 <bcmp@plt>
  4128bc:	cbnz	w0, 412874 <__fxstatat@plt+0xf6d4>
  4128c0:	ldr	x25, [x26, #1200]
  4128c4:	mov	x0, x24
  4128c8:	bl	40d628 <__fxstatat@plt+0xa488>
  4128cc:	mov	x3, x0
  4128d0:	mov	w1, #0x1                   	// #1
  4128d4:	mov	x0, x25
  4128d8:	mov	x2, x22
  4128dc:	bl	402e40 <__fprintf_chk@plt>
  4128e0:	b	412898 <__fxstatat@plt+0xf6f8>
  4128e4:	ldr	x1, [x26, #1200]
  4128e8:	mov	w0, #0xa                   	// #10
  4128ec:	bl	402b50 <putc_unlocked@plt>
  4128f0:	ldp	x20, x19, [sp, #80]
  4128f4:	ldp	x22, x21, [sp, #64]
  4128f8:	ldp	x24, x23, [sp, #48]
  4128fc:	ldp	x26, x25, [sp, #32]
  412900:	ldp	x28, x27, [sp, #16]
  412904:	ldp	x29, x30, [sp], #96
  412908:	ret
  41290c:	stp	x29, x30, [sp, #-64]!
  412910:	stp	x24, x23, [sp, #16]
  412914:	stp	x22, x21, [sp, #32]
  412918:	mov	x21, x3
  41291c:	mov	x22, x2
  412920:	mov	x23, x1
  412924:	mov	x24, x0
  412928:	mov	x0, x1
  41292c:	mov	x1, x2
  412930:	mov	x2, x3
  412934:	mov	x3, x4
  412938:	stp	x20, x19, [sp, #48]
  41293c:	mov	x29, sp
  412940:	mov	x19, x5
  412944:	mov	x20, x4
  412948:	bl	412694 <__fxstatat@plt+0xf4f4>
  41294c:	mov	x2, x0
  412950:	tbz	x0, #63, 412978 <__fxstatat@plt+0xf7d8>
  412954:	mov	x0, x24
  412958:	mov	x1, x23
  41295c:	bl	41277c <__fxstatat@plt+0xf5dc>
  412960:	mov	x0, x22
  412964:	mov	x1, x21
  412968:	mov	x2, x20
  41296c:	bl	412804 <__fxstatat@plt+0xf664>
  412970:	blr	x19
  412974:	mov	x2, #0xffffffffffffffff    	// #-1
  412978:	ldp	x20, x19, [sp, #48]
  41297c:	ldp	x22, x21, [sp, #32]
  412980:	ldp	x24, x23, [sp, #16]
  412984:	mov	x0, x2
  412988:	ldp	x29, x30, [sp], #64
  41298c:	ret
  412990:	stp	x29, x30, [sp, #-64]!
  412994:	stp	x22, x21, [sp, #32]
  412998:	stp	x20, x19, [sp, #48]
  41299c:	ldr	x20, [x1]
  4129a0:	str	x23, [sp, #16]
  4129a4:	mov	x29, sp
  4129a8:	cbz	x20, 4129f8 <__fxstatat@plt+0xf858>
  4129ac:	mov	x22, x2
  4129b0:	mov	x23, x1
  4129b4:	mov	x1, x2
  4129b8:	mov	x2, x3
  4129bc:	mov	x19, x3
  4129c0:	mov	x21, x0
  4129c4:	bl	402ce0 <bcmp@plt>
  4129c8:	cbz	w0, 4129f8 <__fxstatat@plt+0xf858>
  4129cc:	add	x22, x22, x19
  4129d0:	add	x23, x23, #0x8
  4129d4:	ldr	x20, [x23]
  4129d8:	cbz	x20, 4129f8 <__fxstatat@plt+0xf858>
  4129dc:	mov	x0, x21
  4129e0:	mov	x1, x22
  4129e4:	mov	x2, x19
  4129e8:	bl	402ce0 <bcmp@plt>
  4129ec:	add	x22, x22, x19
  4129f0:	add	x23, x23, #0x8
  4129f4:	cbnz	w0, 4129d4 <__fxstatat@plt+0xf834>
  4129f8:	mov	x0, x20
  4129fc:	ldp	x20, x19, [sp, #48]
  412a00:	ldp	x22, x21, [sp, #32]
  412a04:	ldr	x23, [sp, #16]
  412a08:	ldp	x29, x30, [sp], #64
  412a0c:	ret
  412a10:	neg	w8, w1
  412a14:	ror	x0, x0, x8
  412a18:	ret
  412a1c:	ror	x0, x0, x1
  412a20:	ret
  412a24:	neg	w8, w1
  412a28:	ror	w0, w0, w8
  412a2c:	ret
  412a30:	ror	w0, w0, w1
  412a34:	ret
  412a38:	sxtw	x9, w1
  412a3c:	neg	x9, x9
  412a40:	lsl	x8, x0, x1
  412a44:	lsr	x9, x0, x9
  412a48:	orr	x0, x9, x8
  412a4c:	ret
  412a50:	sxtw	x9, w1
  412a54:	neg	x9, x9
  412a58:	lsr	x8, x0, x1
  412a5c:	lsl	x9, x0, x9
  412a60:	orr	x0, x9, x8
  412a64:	ret
  412a68:	neg	w10, w1
  412a6c:	and	w8, w0, #0xffff
  412a70:	and	w9, w1, #0xf
  412a74:	and	w10, w10, #0xf
  412a78:	lsl	w9, w0, w9
  412a7c:	lsr	w8, w8, w10
  412a80:	orr	w0, w9, w8
  412a84:	ret
  412a88:	and	w8, w0, #0xffff
  412a8c:	and	w9, w1, #0xf
  412a90:	neg	w10, w1
  412a94:	lsr	w8, w8, w9
  412a98:	and	w9, w10, #0xf
  412a9c:	lsl	w9, w0, w9
  412aa0:	orr	w0, w9, w8
  412aa4:	ret
  412aa8:	neg	w10, w1
  412aac:	and	w8, w0, #0xff
  412ab0:	and	w9, w1, #0x7
  412ab4:	and	w10, w10, #0x7
  412ab8:	lsl	w9, w0, w9
  412abc:	lsr	w8, w8, w10
  412ac0:	orr	w0, w9, w8
  412ac4:	ret
  412ac8:	and	w8, w0, #0xff
  412acc:	and	w9, w1, #0x7
  412ad0:	neg	w10, w1
  412ad4:	lsr	w8, w8, w9
  412ad8:	and	w9, w10, #0x7
  412adc:	lsl	w9, w0, w9
  412ae0:	orr	w0, w9, w8
  412ae4:	ret
  412ae8:	sub	w9, w0, #0x41
  412aec:	mov	w8, w0
  412af0:	cmp	w9, #0x39
  412af4:	mov	w0, #0x1                   	// #1
  412af8:	b.hi	412b10 <__fxstatat@plt+0xf970>  // b.pmore
  412afc:	mov	w10, #0x1                   	// #1
  412b00:	lsl	x9, x10, x9
  412b04:	tst	x9, #0x3ffffff03ffffff
  412b08:	b.eq	412b10 <__fxstatat@plt+0xf970>  // b.none
  412b0c:	ret
  412b10:	sub	w8, w8, #0x30
  412b14:	cmp	w8, #0xa
  412b18:	b.cc	412b0c <__fxstatat@plt+0xf96c>  // b.lo, b.ul, b.last
  412b1c:	mov	w0, wzr
  412b20:	ret
  412b24:	sub	w8, w0, #0x41
  412b28:	cmp	w8, #0x39
  412b2c:	b.hi	412b40 <__fxstatat@plt+0xf9a0>  // b.pmore
  412b30:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  412b34:	lsr	x8, x9, x8
  412b38:	and	w0, w8, #0x1
  412b3c:	ret
  412b40:	mov	w0, wzr
  412b44:	ret
  412b48:	cmp	w0, #0x80
  412b4c:	cset	w0, cc  // cc = lo, ul, last
  412b50:	ret
  412b54:	cmp	w0, #0x20
  412b58:	cset	w8, eq  // eq = none
  412b5c:	cmp	w0, #0x9
  412b60:	cset	w9, eq  // eq = none
  412b64:	orr	w0, w8, w9
  412b68:	ret
  412b6c:	mov	w8, w0
  412b70:	cmp	w0, #0x20
  412b74:	mov	w0, #0x1                   	// #1
  412b78:	b.cs	412b80 <__fxstatat@plt+0xf9e0>  // b.hs, b.nlast
  412b7c:	ret
  412b80:	cmp	w8, #0x7f
  412b84:	b.eq	412b7c <__fxstatat@plt+0xf9dc>  // b.none
  412b88:	mov	w0, wzr
  412b8c:	ret
  412b90:	sub	w8, w0, #0x30
  412b94:	cmp	w8, #0xa
  412b98:	cset	w0, cc  // cc = lo, ul, last
  412b9c:	ret
  412ba0:	sub	w8, w0, #0x21
  412ba4:	cmp	w8, #0x5e
  412ba8:	cset	w0, cc  // cc = lo, ul, last
  412bac:	ret
  412bb0:	sub	w8, w0, #0x61
  412bb4:	cmp	w8, #0x1a
  412bb8:	cset	w0, cc  // cc = lo, ul, last
  412bbc:	ret
  412bc0:	sub	w8, w0, #0x20
  412bc4:	cmp	w8, #0x5f
  412bc8:	cset	w0, cc  // cc = lo, ul, last
  412bcc:	ret
  412bd0:	sub	w8, w0, #0x21
  412bd4:	cmp	w8, #0x5d
  412bd8:	b.hi	412bfc <__fxstatat@plt+0xfa5c>  // b.pmore
  412bdc:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  412be0:	add	x9, x9, #0x869
  412be4:	adr	x10, 412bf8 <__fxstatat@plt+0xfa58>
  412be8:	ldrb	w11, [x9, x8]
  412bec:	add	x10, x10, x11, lsl #2
  412bf0:	mov	w0, #0x1                   	// #1
  412bf4:	br	x10
  412bf8:	ret
  412bfc:	mov	w0, wzr
  412c00:	ret
  412c04:	sub	w8, w0, #0x9
  412c08:	cmp	w8, #0x17
  412c0c:	b.hi	412c24 <__fxstatat@plt+0xfa84>  // b.pmore
  412c10:	mov	w9, #0x1f                  	// #31
  412c14:	movk	w9, #0x80, lsl #16
  412c18:	lsr	w8, w9, w8
  412c1c:	and	w0, w8, #0x1
  412c20:	ret
  412c24:	mov	w0, wzr
  412c28:	ret
  412c2c:	sub	w8, w0, #0x41
  412c30:	cmp	w8, #0x1a
  412c34:	cset	w0, cc  // cc = lo, ul, last
  412c38:	ret
  412c3c:	sub	w8, w0, #0x30
  412c40:	cmp	w8, #0x36
  412c44:	b.hi	412c5c <__fxstatat@plt+0xfabc>  // b.pmore
  412c48:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  412c4c:	movk	x9, #0x3ff
  412c50:	lsr	x8, x9, x8
  412c54:	and	w0, w8, #0x1
  412c58:	ret
  412c5c:	mov	w0, wzr
  412c60:	ret
  412c64:	sub	w8, w0, #0x41
  412c68:	add	w9, w0, #0x20
  412c6c:	cmp	w8, #0x1a
  412c70:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  412c74:	ret
  412c78:	sub	w8, w0, #0x61
  412c7c:	sub	w9, w0, #0x20
  412c80:	cmp	w8, #0x1a
  412c84:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  412c88:	ret
  412c8c:	stp	x29, x30, [sp, #-48]!
  412c90:	str	x21, [sp, #16]
  412c94:	stp	x20, x19, [sp, #32]
  412c98:	mov	x29, sp
  412c9c:	mov	x20, x0
  412ca0:	bl	402b20 <__fpending@plt>
  412ca4:	mov	x19, x0
  412ca8:	mov	x0, x20
  412cac:	bl	402a60 <ferror_unlocked@plt>
  412cb0:	mov	w21, w0
  412cb4:	mov	x0, x20
  412cb8:	bl	413e4c <__fxstatat@plt+0x10cac>
  412cbc:	cbz	w21, 412ce0 <__fxstatat@plt+0xfb40>
  412cc0:	cbnz	w0, 412ccc <__fxstatat@plt+0xfb2c>
  412cc4:	bl	403100 <__errno_location@plt>
  412cc8:	str	wzr, [x0]
  412ccc:	mov	w0, #0xffffffff            	// #-1
  412cd0:	ldp	x20, x19, [sp, #32]
  412cd4:	ldr	x21, [sp, #16]
  412cd8:	ldp	x29, x30, [sp], #48
  412cdc:	ret
  412ce0:	cbz	w0, 412cd0 <__fxstatat@plt+0xfb30>
  412ce4:	cbnz	x19, 412cc0 <__fxstatat@plt+0xfb20>
  412ce8:	bl	403100 <__errno_location@plt>
  412cec:	ldr	w8, [x0]
  412cf0:	cmp	w8, #0x9
  412cf4:	csetm	w0, ne  // ne = any
  412cf8:	b	412cd0 <__fxstatat@plt+0xfb30>
  412cfc:	mov	w8, #0xf616                	// #62998
  412d00:	movk	w8, #0x95, lsl #16
  412d04:	str	xzr, [x0, #16]
  412d08:	str	w8, [x0, #24]
  412d0c:	ret
  412d10:	stp	x29, x30, [sp, #-48]!
  412d14:	stp	x20, x19, [sp, #32]
  412d18:	ldr	w8, [x0, #24]
  412d1c:	mov	w9, #0xf616                	// #62998
  412d20:	movk	w9, #0x95, lsl #16
  412d24:	str	x21, [sp, #16]
  412d28:	cmp	w8, w9
  412d2c:	mov	x29, sp
  412d30:	b.ne	412db0 <__fxstatat@plt+0xfc10>  // b.any
  412d34:	ldr	x8, [x0, #16]
  412d38:	mov	x19, x0
  412d3c:	mov	x20, x1
  412d40:	cbz	x8, 412d64 <__fxstatat@plt+0xfbc4>
  412d44:	ldr	x9, [x20, #8]
  412d48:	ldr	x10, [x19]
  412d4c:	cmp	x9, x10
  412d50:	b.ne	412d64 <__fxstatat@plt+0xfbc4>  // b.any
  412d54:	ldr	x9, [x20]
  412d58:	ldr	x10, [x19, #8]
  412d5c:	cmp	x9, x10
  412d60:	b.eq	412d9c <__fxstatat@plt+0xfbfc>  // b.none
  412d64:	add	x21, x8, #0x1
  412d68:	mov	x0, x21
  412d6c:	str	x21, [x19, #16]
  412d70:	bl	412dd0 <__fxstatat@plt+0xfc30>
  412d74:	tbz	w0, #0, 412d94 <__fxstatat@plt+0xfbf4>
  412d78:	cbz	x21, 412d9c <__fxstatat@plt+0xfbfc>
  412d7c:	ldr	x8, [x20]
  412d80:	mov	w0, wzr
  412d84:	str	x8, [x19, #8]
  412d88:	ldr	x8, [x20, #8]
  412d8c:	str	x8, [x19]
  412d90:	b	412da0 <__fxstatat@plt+0xfc00>
  412d94:	mov	w0, wzr
  412d98:	b	412da0 <__fxstatat@plt+0xfc00>
  412d9c:	mov	w0, #0x1                   	// #1
  412da0:	ldp	x20, x19, [sp, #32]
  412da4:	ldr	x21, [sp, #16]
  412da8:	ldp	x29, x30, [sp], #48
  412dac:	ret
  412db0:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  412db4:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  412db8:	adrp	x3, 416000 <__fxstatat@plt+0x12e60>
  412dbc:	add	x0, x0, #0x8c7
  412dc0:	add	x1, x1, #0x8df
  412dc4:	add	x3, x3, #0x8f1
  412dc8:	mov	w2, #0x3c                  	// #60
  412dcc:	bl	4030f0 <__assert_fail@plt>
  412dd0:	sub	x8, x0, #0x1
  412dd4:	tst	x0, x8
  412dd8:	cset	w0, eq  // eq = none
  412ddc:	ret
  412de0:	stp	x29, x30, [sp, #-48]!
  412de4:	stp	x22, x21, [sp, #16]
  412de8:	stp	x20, x19, [sp, #32]
  412dec:	mov	x29, sp
  412df0:	bl	402a80 <opendir@plt>
  412df4:	mov	x19, x0
  412df8:	cbz	x0, 412e60 <__fxstatat@plt+0xfcc0>
  412dfc:	mov	x0, x19
  412e00:	bl	402fd0 <dirfd@plt>
  412e04:	cmp	w0, #0x2
  412e08:	b.hi	412e60 <__fxstatat@plt+0xfcc0>  // b.pmore
  412e0c:	mov	w1, #0x406                 	// #1030
  412e10:	mov	w2, #0x3                   	// #3
  412e14:	bl	413ed8 <__fxstatat@plt+0x10d38>
  412e18:	tbnz	w0, #31, 412e40 <__fxstatat@plt+0xfca0>
  412e1c:	mov	w21, w0
  412e20:	bl	402d90 <fdopendir@plt>
  412e24:	mov	x20, x0
  412e28:	bl	403100 <__errno_location@plt>
  412e2c:	ldr	w22, [x0]
  412e30:	cbnz	x20, 412e4c <__fxstatat@plt+0xfcac>
  412e34:	mov	w0, w21
  412e38:	bl	402d60 <close@plt>
  412e3c:	b	412e4c <__fxstatat@plt+0xfcac>
  412e40:	bl	403100 <__errno_location@plt>
  412e44:	ldr	w22, [x0]
  412e48:	mov	x20, xzr
  412e4c:	mov	x0, x19
  412e50:	bl	402d50 <closedir@plt>
  412e54:	bl	403100 <__errno_location@plt>
  412e58:	mov	x19, x20
  412e5c:	str	w22, [x0]
  412e60:	mov	x0, x19
  412e64:	ldp	x20, x19, [sp, #32]
  412e68:	ldp	x22, x21, [sp, #16]
  412e6c:	ldp	x29, x30, [sp], #48
  412e70:	ret
  412e74:	stp	x29, x30, [sp, #-16]!
  412e78:	mov	x1, x0
  412e7c:	mov	w0, wzr
  412e80:	mov	x29, sp
  412e84:	bl	402ab0 <clock_gettime@plt>
  412e88:	ldp	x29, x30, [sp], #16
  412e8c:	ret
  412e90:	sub	sp, sp, #0x20
  412e94:	mov	x0, sp
  412e98:	stp	x29, x30, [sp, #16]
  412e9c:	add	x29, sp, #0x10
  412ea0:	bl	412e74 <__fxstatat@plt+0xfcd4>
  412ea4:	ldp	x0, x1, [sp]
  412ea8:	ldp	x29, x30, [sp, #16]
  412eac:	add	sp, sp, #0x20
  412eb0:	ret
  412eb4:	stp	x29, x30, [sp, #-32]!
  412eb8:	mov	x1, xzr
  412ebc:	str	x19, [sp, #16]
  412ec0:	mov	x29, sp
  412ec4:	bl	403180 <setlocale@plt>
  412ec8:	cbz	x0, 412ef4 <__fxstatat@plt+0xfd54>
  412ecc:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  412ed0:	add	x1, x1, #0x934
  412ed4:	mov	x19, x0
  412ed8:	bl	402e50 <strcmp@plt>
  412edc:	cbz	w0, 412efc <__fxstatat@plt+0xfd5c>
  412ee0:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  412ee4:	add	x1, x1, #0x936
  412ee8:	mov	x0, x19
  412eec:	bl	402e50 <strcmp@plt>
  412ef0:	cbz	w0, 412efc <__fxstatat@plt+0xfd5c>
  412ef4:	mov	w0, #0x1                   	// #1
  412ef8:	b	412f00 <__fxstatat@plt+0xfd60>
  412efc:	mov	w0, wzr
  412f00:	ldr	x19, [sp, #16]
  412f04:	ldp	x29, x30, [sp], #32
  412f08:	ret
  412f0c:	ldrb	w9, [x0]
  412f10:	cbz	w9, 412f30 <__fxstatat@plt+0xfd90>
  412f14:	mov	x8, xzr
  412f18:	add	x10, x0, #0x1
  412f1c:	ror	x8, x8, #55
  412f20:	add	x8, x8, w9, uxtb
  412f24:	ldrb	w9, [x10], #1
  412f28:	cbnz	w9, 412f1c <__fxstatat@plt+0xfd7c>
  412f2c:	b	412f34 <__fxstatat@plt+0xfd94>
  412f30:	mov	x8, xzr
  412f34:	udiv	x9, x8, x1
  412f38:	msub	x0, x9, x1, x8
  412f3c:	ret
  412f40:	mov	x8, xzr
  412f44:	mov	w9, #0x1                   	// #1
  412f48:	strb	w9, [x0, #28]
  412f4c:	stur	xzr, [x0, #20]
  412f50:	str	w1, [x0, x8]
  412f54:	add	x8, x8, #0x4
  412f58:	cmp	x8, #0x10
  412f5c:	b.ne	412f50 <__fxstatat@plt+0xfdb0>  // b.any
  412f60:	str	w1, [x0, #16]
  412f64:	ret
  412f68:	ldrb	w0, [x0, #28]
  412f6c:	ret
  412f70:	ldrb	w8, [x0, #28]
  412f74:	ldr	w10, [x0, #20]
  412f78:	eor	w9, w8, #0x1
  412f7c:	add	w8, w10, w9
  412f80:	and	w11, w8, #0x3
  412f84:	lsl	x10, x11, #2
  412f88:	ldr	w8, [x0, x10]
  412f8c:	str	w1, [x0, x10]
  412f90:	ldr	w10, [x0, #24]
  412f94:	str	w11, [x0, #20]
  412f98:	cmp	w11, w10
  412f9c:	b.ne	412fac <__fxstatat@plt+0xfe0c>  // b.any
  412fa0:	add	w9, w10, w9
  412fa4:	and	w9, w9, #0x3
  412fa8:	str	w9, [x0, #24]
  412fac:	strb	wzr, [x0, #28]
  412fb0:	mov	w0, w8
  412fb4:	ret
  412fb8:	stp	x29, x30, [sp, #-32]!
  412fbc:	str	x19, [sp, #16]
  412fc0:	mov	x29, sp
  412fc4:	mov	x19, x0
  412fc8:	bl	412f68 <__fxstatat@plt+0xfdc8>
  412fcc:	tbnz	w0, #0, 413010 <__fxstatat@plt+0xfe70>
  412fd0:	ldp	w9, w8, [x19, #16]
  412fd4:	lsl	x8, x8, #2
  412fd8:	ldr	w0, [x19, x8]
  412fdc:	str	w9, [x19, x8]
  412fe0:	ldp	w8, w9, [x19, #20]
  412fe4:	cmp	w8, w9
  412fe8:	b.ne	412ff8 <__fxstatat@plt+0xfe58>  // b.any
  412fec:	mov	w8, #0x1                   	// #1
  412ff0:	strb	w8, [x19, #28]
  412ff4:	b	413004 <__fxstatat@plt+0xfe64>
  412ff8:	sub	w8, w8, #0x1
  412ffc:	and	w8, w8, #0x3
  413000:	str	w8, [x19, #20]
  413004:	ldr	x19, [sp, #16]
  413008:	ldp	x29, x30, [sp], #32
  41300c:	ret
  413010:	bl	402db0 <abort@plt>
  413014:	stp	x29, x30, [sp, #-16]!
  413018:	mov	w0, #0xe                   	// #14
  41301c:	mov	x29, sp
  413020:	bl	402b90 <nl_langinfo@plt>
  413024:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  413028:	add	x8, x8, #0x544
  41302c:	cmp	x0, #0x0
  413030:	csel	x8, x8, x0, eq  // eq = none
  413034:	ldrb	w9, [x8]
  413038:	adrp	x10, 416000 <__fxstatat@plt+0x12e60>
  41303c:	add	x10, x10, #0x93c
  413040:	cmp	w9, #0x0
  413044:	csel	x0, x10, x8, eq  // eq = none
  413048:	ldp	x29, x30, [sp], #16
  41304c:	ret
  413050:	sub	sp, sp, #0xe0
  413054:	stp	x29, x30, [sp, #208]
  413058:	add	x29, sp, #0xd0
  41305c:	stp	x3, x4, [x29, #-72]
  413060:	stp	x5, x6, [x29, #-56]
  413064:	stur	x7, [x29, #-40]
  413068:	stp	q1, q2, [sp, #16]
  41306c:	stp	q3, q4, [sp, #48]
  413070:	str	q0, [sp]
  413074:	stp	q5, q6, [sp, #80]
  413078:	str	q7, [sp, #112]
  41307c:	tbnz	w2, #6, 413088 <__fxstatat@plt+0xfee8>
  413080:	mov	w3, wzr
  413084:	b	4130d4 <__fxstatat@plt+0xff34>
  413088:	mov	x9, #0xffffffffffffffd8    	// #-40
  41308c:	mov	x11, sp
  413090:	sub	x12, x29, #0x48
  413094:	movk	x9, #0xff80, lsl #32
  413098:	add	x10, x29, #0x10
  41309c:	mov	x8, #0xffffffffffffffd8    	// #-40
  4130a0:	add	x11, x11, #0x80
  4130a4:	add	x12, x12, #0x28
  4130a8:	stp	x11, x9, [x29, #-16]
  4130ac:	stp	x10, x12, [x29, #-32]
  4130b0:	tbz	w8, #31, 4130c4 <__fxstatat@plt+0xff24>
  4130b4:	add	w9, w8, #0x8
  4130b8:	cmp	w9, #0x0
  4130bc:	stur	w9, [x29, #-8]
  4130c0:	b.le	4130e8 <__fxstatat@plt+0xff48>
  4130c4:	ldur	x8, [x29, #-32]
  4130c8:	add	x9, x8, #0x8
  4130cc:	stur	x9, [x29, #-32]
  4130d0:	ldr	w3, [x8]
  4130d4:	bl	4030e0 <openat@plt>
  4130d8:	bl	40e800 <__fxstatat@plt+0xb660>
  4130dc:	ldp	x29, x30, [sp, #208]
  4130e0:	add	sp, sp, #0xe0
  4130e4:	ret
  4130e8:	ldur	x9, [x29, #-24]
  4130ec:	add	x8, x9, x8
  4130f0:	b	4130d0 <__fxstatat@plt+0xff30>
  4130f4:	stp	x29, x30, [sp, #-32]!
  4130f8:	str	x19, [sp, #16]
  4130fc:	mov	x19, x0
  413100:	mov	w0, #0x18                  	// #24
  413104:	mov	x29, sp
  413108:	bl	40fb3c <__fxstatat@plt+0xc99c>
  41310c:	str	x19, [x0]
  413110:	ldr	x19, [sp, #16]
  413114:	stp	xzr, xzr, [x0, #8]
  413118:	ldp	x29, x30, [sp], #32
  41311c:	ret
  413120:	stp	x29, x30, [sp, #-16]!
  413124:	mov	x29, sp
  413128:	bl	4132d8 <__fxstatat@plt+0x10138>
  41312c:	cbz	x0, 413134 <__fxstatat@plt+0xff94>
  413130:	bl	4130f4 <__fxstatat@plt+0xff54>
  413134:	ldp	x29, x30, [sp], #16
  413138:	ret
  41313c:	ldr	x0, [x0]
  413140:	ret
  413144:	sub	sp, sp, #0x70
  413148:	stp	x29, x30, [sp, #16]
  41314c:	stp	x28, x27, [sp, #32]
  413150:	stp	x26, x25, [sp, #48]
  413154:	stp	x24, x23, [sp, #64]
  413158:	stp	x22, x21, [sp, #80]
  41315c:	stp	x20, x19, [sp, #96]
  413160:	mov	x25, x0
  413164:	ldr	x21, [x0]
  413168:	ldr	x23, [x25, #8]!
  41316c:	ldr	x22, [x0, #16]
  413170:	mov	x19, x1
  413174:	mov	x20, x0
  413178:	add	x26, x1, #0x1
  41317c:	add	x29, sp, #0x10
  413180:	b	413198 <__fxstatat@plt+0xfff8>
  413184:	sub	x22, x8, #0x1
  413188:	mov	w8, #0x1                   	// #1
  41318c:	mov	x23, x0
  413190:	mov	x0, x27
  413194:	tbz	w8, #0, 413234 <__fxstatat@plt+0x10094>
  413198:	cmp	x22, x19
  41319c:	b.cs	4131f4 <__fxstatat@plt+0x10054>  // b.hs, b.nlast
  4131a0:	mov	x24, xzr
  4131a4:	mov	x0, x22
  4131a8:	bl	413254 <__fxstatat@plt+0x100b4>
  4131ac:	add	x0, x0, #0xff
  4131b0:	cmp	x0, x19
  4131b4:	add	x24, x24, #0x1
  4131b8:	b.cc	4131a8 <__fxstatat@plt+0x10008>  // b.lo, b.ul, b.last
  4131bc:	add	x1, sp, #0x8
  4131c0:	mov	x0, x21
  4131c4:	mov	x2, x24
  4131c8:	add	x28, sp, #0x8
  4131cc:	bl	413584 <__fxstatat@plt+0x103e4>
  4131d0:	mov	x0, x23
  4131d4:	bl	413254 <__fxstatat@plt+0x100b4>
  4131d8:	ldrb	w8, [x28], #1
  4131dc:	add	x23, x0, x8
  4131e0:	mov	x0, x22
  4131e4:	bl	413254 <__fxstatat@plt+0x100b4>
  4131e8:	add	x22, x0, #0xff
  4131ec:	cmp	x22, x19
  4131f0:	b.cc	4131d0 <__fxstatat@plt+0x10030>  // b.lo, b.ul, b.last
  4131f4:	subs	x8, x22, x19
  4131f8:	b.eq	41322c <__fxstatat@plt+0x1008c>  // b.none
  4131fc:	udiv	x9, x8, x26
  413200:	msub	x8, x9, x26, x8
  413204:	sub	x11, x22, x8
  413208:	udiv	x10, x23, x26
  41320c:	cmp	x23, x11
  413210:	msub	x0, x10, x26, x23
  413214:	b.hi	413184 <__fxstatat@plt+0xffe4>  // b.pmore
  413218:	mov	w8, wzr
  41321c:	stp	x10, x9, [x20, #8]
  413220:	mov	x27, x0
  413224:	tbnz	w8, #0, 413198 <__fxstatat@plt+0xfff8>
  413228:	b	413234 <__fxstatat@plt+0x10094>
  41322c:	stp	xzr, xzr, [x25]
  413230:	mov	x0, x23
  413234:	ldp	x20, x19, [sp, #96]
  413238:	ldp	x22, x21, [sp, #80]
  41323c:	ldp	x24, x23, [sp, #64]
  413240:	ldp	x26, x25, [sp, #48]
  413244:	ldp	x28, x27, [sp, #32]
  413248:	ldp	x29, x30, [sp, #16]
  41324c:	add	sp, sp, #0x70
  413250:	ret
  413254:	lsl	x0, x0, #8
  413258:	ret
  41325c:	stp	x29, x30, [sp, #-32]!
  413260:	mov	w1, #0x18                  	// #24
  413264:	mov	x2, #0xffffffffffffffff    	// #-1
  413268:	str	x19, [sp, #16]
  41326c:	mov	x29, sp
  413270:	mov	x19, x0
  413274:	bl	402fe0 <__explicit_bzero_chk@plt>
  413278:	mov	x0, x19
  41327c:	bl	402ed0 <free@plt>
  413280:	ldr	x19, [sp, #16]
  413284:	ldp	x29, x30, [sp], #32
  413288:	ret
  41328c:	stp	x29, x30, [sp, #-48]!
  413290:	stp	x22, x21, [sp, #16]
  413294:	stp	x20, x19, [sp, #32]
  413298:	mov	x19, x0
  41329c:	ldr	x0, [x0]
  4132a0:	mov	x29, sp
  4132a4:	bl	413744 <__fxstatat@plt+0x105a4>
  4132a8:	mov	w20, w0
  4132ac:	bl	403100 <__errno_location@plt>
  4132b0:	ldr	w22, [x0]
  4132b4:	mov	x21, x0
  4132b8:	mov	x0, x19
  4132bc:	bl	41325c <__fxstatat@plt+0x100bc>
  4132c0:	str	w22, [x21]
  4132c4:	mov	w0, w20
  4132c8:	ldp	x20, x19, [sp, #32]
  4132cc:	ldp	x22, x21, [sp, #16]
  4132d0:	ldp	x29, x30, [sp], #48
  4132d4:	ret
  4132d8:	stp	x29, x30, [sp, #-48]!
  4132dc:	str	x21, [sp, #16]
  4132e0:	stp	x20, x19, [sp, #32]
  4132e4:	mov	x29, sp
  4132e8:	cbz	x1, 413318 <__fxstatat@plt+0x10178>
  4132ec:	mov	x19, x1
  4132f0:	mov	x20, x0
  4132f4:	cbz	x0, 413328 <__fxstatat@plt+0x10188>
  4132f8:	adrp	x1, 416000 <__fxstatat@plt+0x12e60>
  4132fc:	add	x1, x1, #0x942
  413300:	mov	x0, x20
  413304:	bl	4141dc <__fxstatat@plt+0x1103c>
  413308:	mov	x21, x0
  41330c:	cbnz	x0, 41332c <__fxstatat@plt+0x1018c>
  413310:	mov	x20, xzr
  413314:	b	41337c <__fxstatat@plt+0x101dc>
  413318:	mov	x0, xzr
  41331c:	bl	413390 <__fxstatat@plt+0x101f0>
  413320:	mov	x20, x0
  413324:	b	41337c <__fxstatat@plt+0x101dc>
  413328:	mov	x21, xzr
  41332c:	mov	x0, x21
  413330:	mov	x1, x20
  413334:	bl	413390 <__fxstatat@plt+0x101f0>
  413338:	mov	x20, x0
  41333c:	cbz	x21, 413360 <__fxstatat@plt+0x101c0>
  413340:	cmp	x19, #0x1, lsl #12
  413344:	mov	w8, #0x1000                	// #4096
  413348:	add	x1, x20, #0x18
  41334c:	csel	x3, x19, x8, cc  // cc = lo, ul, last
  413350:	mov	x0, x21
  413354:	mov	w2, wzr
  413358:	bl	402ad0 <setvbuf@plt>
  41335c:	b	41337c <__fxstatat@plt+0x101dc>
  413360:	add	x21, x20, #0x20
  413364:	mov	x0, x21
  413368:	mov	x1, x19
  41336c:	str	xzr, [x20, #24]
  413370:	bl	4133c8 <__fxstatat@plt+0x10228>
  413374:	mov	x0, x21
  413378:	bl	413b44 <__fxstatat@plt+0x109a4>
  41337c:	mov	x0, x20
  413380:	ldp	x20, x19, [sp, #32]
  413384:	ldr	x21, [sp, #16]
  413388:	ldp	x29, x30, [sp], #48
  41338c:	ret
  413390:	stp	x29, x30, [sp, #-32]!
  413394:	stp	x20, x19, [sp, #16]
  413398:	mov	x20, x0
  41339c:	mov	w0, #0x1038                	// #4152
  4133a0:	mov	x29, sp
  4133a4:	mov	x19, x1
  4133a8:	bl	40fb3c <__fxstatat@plt+0xc99c>
  4133ac:	adrp	x8, 413000 <__fxstatat@plt+0xfe60>
  4133b0:	add	x8, x8, #0x78c
  4133b4:	stp	x20, x8, [x0]
  4133b8:	str	x19, [x0, #16]
  4133bc:	ldp	x20, x19, [sp, #16]
  4133c0:	ldp	x29, x30, [sp], #32
  4133c4:	ret
  4133c8:	sub	sp, sp, #0x40
  4133cc:	stp	x20, x19, [sp, #48]
  4133d0:	mov	x19, x0
  4133d4:	adrp	x0, 416000 <__fxstatat@plt+0x12e60>
  4133d8:	str	x21, [sp, #32]
  4133dc:	mov	x21, x1
  4133e0:	add	x0, x0, #0x964
  4133e4:	mov	w1, wzr
  4133e8:	stp	x29, x30, [sp, #16]
  4133ec:	add	x29, sp, #0x10
  4133f0:	bl	402be0 <open@plt>
  4133f4:	tbnz	w0, #31, 413564 <__fxstatat@plt+0x103c4>
  4133f8:	cmp	x21, #0x800
  4133fc:	mov	w8, #0x800                 	// #2048
  413400:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  413404:	mov	x1, x19
  413408:	mov	w20, w0
  41340c:	bl	403000 <read@plt>
  413410:	bic	x21, x0, x0, asr #63
  413414:	mov	w0, w20
  413418:	bl	402d60 <close@plt>
  41341c:	cmp	x21, #0x7ff
  413420:	b.hi	413458 <__fxstatat@plt+0x102b8>  // b.pmore
  413424:	mov	w8, #0x800                 	// #2048
  413428:	sub	x8, x8, x21
  41342c:	cmp	x8, #0x10
  413430:	mov	w9, #0x10                  	// #16
  413434:	mov	x0, sp
  413438:	mov	x1, xzr
  41343c:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  413440:	bl	402ca0 <gettimeofday@plt>
  413444:	add	x0, x19, x21
  413448:	mov	x1, sp
  41344c:	mov	x2, x20
  413450:	bl	402980 <memcpy@plt>
  413454:	add	x21, x20, x21
  413458:	cmp	x21, #0x7ff
  41345c:	b.ls	4134b8 <__fxstatat@plt+0x10318>  // b.plast
  413460:	cmp	x21, #0x7ff
  413464:	b.ls	4134f0 <__fxstatat@plt+0x10350>  // b.plast
  413468:	cmp	x21, #0x7ff
  41346c:	b.ls	413528 <__fxstatat@plt+0x10388>  // b.plast
  413470:	cmp	x21, #0x7ff
  413474:	b.hi	4134a4 <__fxstatat@plt+0x10304>  // b.pmore
  413478:	mov	w8, #0x800                 	// #2048
  41347c:	sub	x8, x8, x21
  413480:	cmp	x8, #0x4
  413484:	mov	w9, #0x4                   	// #4
  413488:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  41348c:	bl	402f00 <getgid@plt>
  413490:	str	w0, [sp]
  413494:	add	x0, x19, x21
  413498:	mov	x1, sp
  41349c:	mov	x2, x20
  4134a0:	bl	402980 <memcpy@plt>
  4134a4:	ldp	x20, x19, [sp, #48]
  4134a8:	ldr	x21, [sp, #32]
  4134ac:	ldp	x29, x30, [sp, #16]
  4134b0:	add	sp, sp, #0x40
  4134b4:	ret
  4134b8:	mov	w8, #0x800                 	// #2048
  4134bc:	sub	x8, x8, x21
  4134c0:	cmp	x8, #0x4
  4134c4:	mov	w9, #0x4                   	// #4
  4134c8:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  4134cc:	bl	402b80 <getpid@plt>
  4134d0:	str	w0, [sp]
  4134d4:	add	x0, x19, x21
  4134d8:	mov	x1, sp
  4134dc:	mov	x2, x20
  4134e0:	bl	402980 <memcpy@plt>
  4134e4:	add	x21, x20, x21
  4134e8:	cmp	x21, #0x7ff
  4134ec:	b.hi	413468 <__fxstatat@plt+0x102c8>  // b.pmore
  4134f0:	mov	w8, #0x800                 	// #2048
  4134f4:	sub	x8, x8, x21
  4134f8:	cmp	x8, #0x4
  4134fc:	mov	w9, #0x4                   	// #4
  413500:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  413504:	bl	402c00 <getppid@plt>
  413508:	str	w0, [sp]
  41350c:	add	x0, x19, x21
  413510:	mov	x1, sp
  413514:	mov	x2, x20
  413518:	bl	402980 <memcpy@plt>
  41351c:	add	x21, x20, x21
  413520:	cmp	x21, #0x7ff
  413524:	b.hi	413470 <__fxstatat@plt+0x102d0>  // b.pmore
  413528:	mov	w8, #0x800                 	// #2048
  41352c:	sub	x8, x8, x21
  413530:	cmp	x8, #0x4
  413534:	mov	w9, #0x4                   	// #4
  413538:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  41353c:	bl	402a70 <getuid@plt>
  413540:	str	w0, [sp]
  413544:	add	x0, x19, x21
  413548:	mov	x1, sp
  41354c:	mov	x2, x20
  413550:	bl	402980 <memcpy@plt>
  413554:	add	x21, x20, x21
  413558:	cmp	x21, #0x7ff
  41355c:	b.ls	413478 <__fxstatat@plt+0x102d8>  // b.plast
  413560:	b	4134a4 <__fxstatat@plt+0x10304>
  413564:	mov	x21, xzr
  413568:	cmp	x21, #0x7ff
  41356c:	b.ls	413424 <__fxstatat@plt+0x10284>  // b.plast
  413570:	b	413458 <__fxstatat@plt+0x102b8>
  413574:	str	x1, [x0, #8]
  413578:	ret
  41357c:	str	x1, [x0, #16]
  413580:	ret
  413584:	stp	x29, x30, [sp, #-16]!
  413588:	ldr	x8, [x0]
  41358c:	mov	x29, sp
  413590:	cbz	x8, 4135a0 <__fxstatat@plt+0x10400>
  413594:	bl	4135b0 <__fxstatat@plt+0x10410>
  413598:	ldp	x29, x30, [sp], #16
  41359c:	ret
  4135a0:	add	x0, x0, #0x18
  4135a4:	bl	41364c <__fxstatat@plt+0x104ac>
  4135a8:	ldp	x29, x30, [sp], #16
  4135ac:	ret
  4135b0:	stp	x29, x30, [sp, #-64]!
  4135b4:	stp	x24, x23, [sp, #16]
  4135b8:	stp	x22, x21, [sp, #32]
  4135bc:	stp	x20, x19, [sp, #48]
  4135c0:	ldr	x3, [x0]
  4135c4:	mov	x20, x1
  4135c8:	mov	x19, x0
  4135cc:	mov	w1, #0x1                   	// #1
  4135d0:	mov	x0, x20
  4135d4:	mov	x29, sp
  4135d8:	mov	x21, x2
  4135dc:	bl	402df0 <fread_unlocked@plt>
  4135e0:	mov	x23, x0
  4135e4:	bl	403100 <__errno_location@plt>
  4135e8:	subs	x21, x21, x23
  4135ec:	b.eq	413638 <__fxstatat@plt+0x10498>  // b.none
  4135f0:	mov	x22, x0
  4135f4:	ldr	x0, [x19]
  4135f8:	ldr	w24, [x22]
  4135fc:	add	x20, x20, x23
  413600:	bl	402a60 <ferror_unlocked@plt>
  413604:	cmp	w0, #0x0
  413608:	csel	w8, wzr, w24, eq  // eq = none
  41360c:	str	w8, [x22]
  413610:	ldp	x8, x0, [x19, #8]
  413614:	blr	x8
  413618:	ldr	x3, [x19]
  41361c:	mov	w1, #0x1                   	// #1
  413620:	mov	x0, x20
  413624:	mov	x2, x21
  413628:	bl	402df0 <fread_unlocked@plt>
  41362c:	mov	x23, x0
  413630:	subs	x21, x21, x0
  413634:	b.ne	4135f4 <__fxstatat@plt+0x10454>  // b.any
  413638:	ldp	x20, x19, [sp, #48]
  41363c:	ldp	x22, x21, [sp, #32]
  413640:	ldp	x24, x23, [sp, #16]
  413644:	ldp	x29, x30, [sp], #64
  413648:	ret
  41364c:	stp	x29, x30, [sp, #-80]!
  413650:	stp	x26, x25, [sp, #16]
  413654:	stp	x24, x23, [sp, #32]
  413658:	stp	x22, x21, [sp, #48]
  41365c:	stp	x20, x19, [sp, #64]
  413660:	mov	x20, x0
  413664:	ldr	x23, [x20], #8
  413668:	mov	w8, #0x1020                	// #4128
  41366c:	mov	x24, x2
  413670:	mov	x22, x1
  413674:	mov	x19, x0
  413678:	add	x21, x0, #0x820
  41367c:	add	x25, x0, x8
  413680:	mov	x29, sp
  413684:	b	4136a0 <__fxstatat@plt+0x10500>
  413688:	mov	x2, x24
  41368c:	bl	402980 <memcpy@plt>
  413690:	sub	x8, x23, x24
  413694:	str	x8, [x19]
  413698:	mov	w8, #0x1                   	// #1
  41369c:	cbnz	w8, 41372c <__fxstatat@plt+0x1058c>
  4136a0:	subs	x26, x24, x23
  4136a4:	sub	x1, x25, x23
  4136a8:	mov	x0, x22
  4136ac:	b.ls	413688 <__fxstatat@plt+0x104e8>  // b.plast
  4136b0:	mov	x2, x23
  4136b4:	bl	402980 <memcpy@plt>
  4136b8:	add	x22, x22, x23
  4136bc:	tst	x22, #0x7
  4136c0:	b.eq	4136e0 <__fxstatat@plt+0x10540>  // b.none
  4136c4:	mov	x0, x20
  4136c8:	mov	x1, x21
  4136cc:	bl	4137fc <__fxstatat@plt+0x1065c>
  4136d0:	mov	w8, wzr
  4136d4:	mov	x24, x26
  4136d8:	mov	w23, #0x800                 	// #2048
  4136dc:	b	41369c <__fxstatat@plt+0x104fc>
  4136e0:	mov	x24, x22
  4136e4:	cmp	x26, #0x800
  4136e8:	b.cc	413718 <__fxstatat@plt+0x10578>  // b.lo, b.ul, b.last
  4136ec:	mov	x0, x20
  4136f0:	mov	x1, x24
  4136f4:	bl	4137fc <__fxstatat@plt+0x1065c>
  4136f8:	subs	x26, x26, #0x800
  4136fc:	add	x24, x24, #0x800
  413700:	b.ne	4136e4 <__fxstatat@plt+0x10544>  // b.any
  413704:	mov	w8, #0x1                   	// #1
  413708:	str	xzr, [x19]
  41370c:	mov	x24, x26
  413710:	cbnz	w8, 41369c <__fxstatat@plt+0x104fc>
  413714:	b	4136c4 <__fxstatat@plt+0x10524>
  413718:	mov	w8, wzr
  41371c:	mov	x22, x24
  413720:	mov	x24, x26
  413724:	cbnz	w8, 41369c <__fxstatat@plt+0x104fc>
  413728:	b	4136c4 <__fxstatat@plt+0x10524>
  41372c:	ldp	x20, x19, [sp, #64]
  413730:	ldp	x22, x21, [sp, #48]
  413734:	ldp	x24, x23, [sp, #32]
  413738:	ldp	x26, x25, [sp, #16]
  41373c:	ldp	x29, x30, [sp], #80
  413740:	ret
  413744:	stp	x29, x30, [sp, #-32]!
  413748:	stp	x20, x19, [sp, #16]
  41374c:	ldr	x19, [x0]
  413750:	mov	w1, #0x1038                	// #4152
  413754:	mov	x2, #0xffffffffffffffff    	// #-1
  413758:	mov	x29, sp
  41375c:	mov	x20, x0
  413760:	bl	402fe0 <__explicit_bzero_chk@plt>
  413764:	mov	x0, x20
  413768:	bl	402ed0 <free@plt>
  41376c:	cbz	x19, 41377c <__fxstatat@plt+0x105dc>
  413770:	mov	x0, x19
  413774:	bl	413e4c <__fxstatat@plt+0x10cac>
  413778:	b	413780 <__fxstatat@plt+0x105e0>
  41377c:	mov	w0, wzr
  413780:	ldp	x20, x19, [sp, #16]
  413784:	ldp	x29, x30, [sp], #32
  413788:	ret
  41378c:	stp	x29, x30, [sp, #-48]!
  413790:	stp	x22, x21, [sp, #16]
  413794:	stp	x20, x19, [sp, #32]
  413798:	mov	x29, sp
  41379c:	cbz	x0, 4137f8 <__fxstatat@plt+0x10658>
  4137a0:	adrp	x8, 427000 <__fxstatat@plt+0x23e60>
  4137a4:	ldr	w20, [x8, #1088]
  4137a8:	mov	x19, x0
  4137ac:	bl	403100 <__errno_location@plt>
  4137b0:	ldr	w21, [x0]
  4137b4:	adrp	x8, 416000 <__fxstatat@plt+0x12e60>
  4137b8:	adrp	x9, 416000 <__fxstatat@plt+0x12e60>
  4137bc:	add	x8, x8, #0x955
  4137c0:	add	x9, x9, #0x945
  4137c4:	cmp	w21, #0x0
  4137c8:	csel	x1, x9, x8, eq  // eq = none
  4137cc:	mov	w2, #0x5                   	// #5
  4137d0:	mov	x0, xzr
  4137d4:	bl	403050 <dcgettext@plt>
  4137d8:	mov	x22, x0
  4137dc:	mov	x0, x19
  4137e0:	bl	40d628 <__fxstatat@plt+0xa488>
  4137e4:	mov	x3, x0
  4137e8:	mov	w0, w20
  4137ec:	mov	w1, w21
  4137f0:	mov	x2, x22
  4137f4:	bl	4029e0 <error@plt>
  4137f8:	bl	402db0 <abort@plt>
  4137fc:	sub	sp, sp, #0x80
  413800:	stp	x29, x30, [sp, #32]
  413804:	stp	x28, x27, [sp, #48]
  413808:	stp	x26, x25, [sp, #64]
  41380c:	stp	x24, x23, [sp, #80]
  413810:	stp	x22, x21, [sp, #96]
  413814:	stp	x20, x19, [sp, #112]
  413818:	ldr	x8, [x0, #2064]
  41381c:	ldr	x9, [x0, #2056]
  413820:	ldr	x23, [x0, #2048]
  413824:	add	x29, sp, #0x20
  413828:	add	x8, x8, #0x1
  41382c:	mov	x19, x0
  413830:	add	x21, x8, x9
  413834:	add	x26, x0, #0x400
  413838:	str	x1, [sp, #16]
  41383c:	stur	xzr, [x29, #-8]
  413840:	str	x8, [x0, #2064]
  413844:	ldur	x24, [x29, #-8]
  413848:	ldr	x9, [sp, #16]
  41384c:	mov	x0, x19
  413850:	add	x25, x19, x24
  413854:	ldr	x22, [x25]
  413858:	ldr	x8, [x25, #1024]
  41385c:	add	x27, x9, x24
  413860:	eon	x9, x23, x23, lsl #21
  413864:	mov	x1, x22
  413868:	add	x23, x9, x8
  41386c:	bl	413b34 <__fxstatat@plt+0x10994>
  413870:	add	x8, x23, x21
  413874:	add	x8, x8, x0
  413878:	lsr	x1, x8, #8
  41387c:	mov	x0, x19
  413880:	str	x8, [x25]
  413884:	bl	413b34 <__fxstatat@plt+0x10994>
  413888:	add	x21, x0, x22
  41388c:	mov	x0, x21
  413890:	bl	413b40 <__fxstatat@plt+0x109a0>
  413894:	mov	x0, x23
  413898:	str	x21, [x27]
  41389c:	bl	413b40 <__fxstatat@plt+0x109a0>
  4138a0:	ldr	x22, [x25, #8]
  4138a4:	ldr	x8, [x25, #1032]
  4138a8:	eor	x9, x23, x23, lsr #5
  4138ac:	mov	x0, x19
  4138b0:	mov	x1, x22
  4138b4:	add	x20, x9, x8
  4138b8:	bl	413b34 <__fxstatat@plt+0x10994>
  4138bc:	add	x8, x20, x21
  4138c0:	add	x8, x8, x0
  4138c4:	lsr	x1, x8, #8
  4138c8:	mov	x0, x19
  4138cc:	str	x8, [x25, #8]
  4138d0:	bl	413b34 <__fxstatat@plt+0x10994>
  4138d4:	add	x21, x0, x22
  4138d8:	mov	x0, x21
  4138dc:	bl	413b40 <__fxstatat@plt+0x109a0>
  4138e0:	str	x21, [x27, #8]
  4138e4:	ldr	x22, [x25, #16]
  4138e8:	ldr	x8, [x25, #1040]
  4138ec:	eor	x9, x20, x20, lsl #12
  4138f0:	mov	x0, x19
  4138f4:	mov	x1, x22
  4138f8:	add	x23, x8, x9
  4138fc:	bl	413b34 <__fxstatat@plt+0x10994>
  413900:	add	x8, x23, x21
  413904:	add	x8, x8, x0
  413908:	lsr	x1, x8, #8
  41390c:	mov	x0, x19
  413910:	str	x8, [x25, #16]
  413914:	bl	413b34 <__fxstatat@plt+0x10994>
  413918:	add	x21, x0, x22
  41391c:	mov	x0, x21
  413920:	bl	413b40 <__fxstatat@plt+0x109a0>
  413924:	mov	x0, x23
  413928:	str	x21, [x27, #16]
  41392c:	bl	413b40 <__fxstatat@plt+0x109a0>
  413930:	ldr	x22, [x25, #24]
  413934:	ldr	x8, [x25, #1048]
  413938:	eor	x9, x23, x23, lsr #33
  41393c:	mov	x0, x19
  413940:	mov	x1, x22
  413944:	add	x23, x9, x8
  413948:	bl	413b34 <__fxstatat@plt+0x10994>
  41394c:	add	x8, x23, x21
  413950:	add	x8, x8, x0
  413954:	lsr	x1, x8, #8
  413958:	mov	x0, x19
  41395c:	str	x8, [x25, #24]
  413960:	bl	413b34 <__fxstatat@plt+0x10994>
  413964:	add	x21, x0, x22
  413968:	mov	x0, x21
  41396c:	bl	413b40 <__fxstatat@plt+0x109a0>
  413970:	add	x24, x24, #0x20
  413974:	add	x25, x19, x24
  413978:	cmp	x25, x26
  41397c:	stur	x24, [x29, #-8]
  413980:	str	x21, [x27, #24]
  413984:	b.cc	413844 <__fxstatat@plt+0x106a4>  // b.lo, b.ul, b.last
  413988:	add	x8, x19, #0x800
  41398c:	str	x8, [sp]
  413990:	ldur	x8, [x29, #-8]
  413994:	ldr	x9, [sp, #16]
  413998:	mov	x26, xzr
  41399c:	add	x8, x9, x8
  4139a0:	mov	x24, x8
  4139a4:	str	x8, [sp, #8]
  4139a8:	add	x27, x25, x26
  4139ac:	sub	x8, x27, #0x400
  4139b0:	ldr	x22, [x25, x26]
  4139b4:	ldr	x8, [x8]
  4139b8:	eon	x9, x23, x23, lsl #21
  4139bc:	mov	x0, x19
  4139c0:	mov	x1, x22
  4139c4:	add	x23, x9, x8
  4139c8:	bl	413b34 <__fxstatat@plt+0x10994>
  4139cc:	add	x8, x23, x21
  4139d0:	add	x8, x8, x0
  4139d4:	lsr	x1, x8, #8
  4139d8:	mov	x0, x19
  4139dc:	str	x8, [x25, x26]
  4139e0:	bl	413b34 <__fxstatat@plt+0x10994>
  4139e4:	add	x21, x0, x22
  4139e8:	mov	x0, x21
  4139ec:	bl	413b40 <__fxstatat@plt+0x109a0>
  4139f0:	mov	x0, x23
  4139f4:	str	x21, [x24, x26]
  4139f8:	bl	413b40 <__fxstatat@plt+0x109a0>
  4139fc:	ldur	x28, [x29, #-8]
  413a00:	add	x9, x19, x26
  413a04:	sub	x8, x27, #0x3f8
  413a08:	ldr	x8, [x8]
  413a0c:	add	x20, x9, x28
  413a10:	ldr	x22, [x20, #8]
  413a14:	eor	x9, x23, x23, lsr #5
  413a18:	mov	x0, x19
  413a1c:	add	x23, x9, x8
  413a20:	mov	x1, x22
  413a24:	bl	413b34 <__fxstatat@plt+0x10994>
  413a28:	add	x8, x23, x21
  413a2c:	add	x8, x8, x0
  413a30:	lsr	x1, x8, #8
  413a34:	mov	x0, x19
  413a38:	str	x8, [x20, #8]
  413a3c:	bl	413b34 <__fxstatat@plt+0x10994>
  413a40:	add	x21, x0, x22
  413a44:	mov	x0, x21
  413a48:	bl	413b40 <__fxstatat@plt+0x109a0>
  413a4c:	ldr	x8, [sp, #16]
  413a50:	eor	x9, x23, x23, lsl #12
  413a54:	mov	x0, x19
  413a58:	add	x8, x8, x26
  413a5c:	add	x28, x8, x28
  413a60:	str	x21, [x28, #8]
  413a64:	sub	x8, x27, #0x3f0
  413a68:	ldr	x22, [x20, #16]
  413a6c:	ldr	x8, [x8]
  413a70:	mov	x1, x22
  413a74:	add	x23, x8, x9
  413a78:	bl	413b34 <__fxstatat@plt+0x10994>
  413a7c:	add	x8, x23, x21
  413a80:	add	x8, x8, x0
  413a84:	lsr	x1, x8, #8
  413a88:	mov	x0, x19
  413a8c:	str	x8, [x20, #16]
  413a90:	bl	413b34 <__fxstatat@plt+0x10994>
  413a94:	add	x21, x0, x22
  413a98:	mov	x0, x21
  413a9c:	bl	413b40 <__fxstatat@plt+0x109a0>
  413aa0:	mov	x0, x23
  413aa4:	str	x21, [x28, #16]
  413aa8:	bl	413b40 <__fxstatat@plt+0x109a0>
  413aac:	sub	x8, x27, #0x3e8
  413ab0:	ldr	x22, [x20, #24]
  413ab4:	ldr	x8, [x8]
  413ab8:	eor	x9, x23, x23, lsr #33
  413abc:	mov	x0, x19
  413ac0:	mov	x1, x22
  413ac4:	add	x23, x9, x8
  413ac8:	bl	413b34 <__fxstatat@plt+0x10994>
  413acc:	add	x8, x23, x21
  413ad0:	add	x8, x8, x0
  413ad4:	lsr	x1, x8, #8
  413ad8:	mov	x0, x19
  413adc:	str	x8, [x20, #24]
  413ae0:	bl	413b34 <__fxstatat@plt+0x10994>
  413ae4:	add	x21, x0, x22
  413ae8:	mov	x0, x21
  413aec:	bl	413b40 <__fxstatat@plt+0x109a0>
  413af0:	add	x8, x24, x26
  413af4:	str	x21, [x8, #24]
  413af8:	ldr	x8, [sp]
  413afc:	add	x9, x27, #0x20
  413b00:	add	x26, x26, #0x20
  413b04:	cmp	x9, x8
  413b08:	b.cc	4139a8 <__fxstatat@plt+0x10808>  // b.lo, b.ul, b.last
  413b0c:	str	x23, [x19, #2048]
  413b10:	str	x21, [x19, #2056]
  413b14:	ldp	x20, x19, [sp, #112]
  413b18:	ldp	x22, x21, [sp, #96]
  413b1c:	ldp	x24, x23, [sp, #80]
  413b20:	ldp	x26, x25, [sp, #64]
  413b24:	ldp	x28, x27, [sp, #48]
  413b28:	ldp	x29, x30, [sp, #32]
  413b2c:	add	sp, sp, #0x80
  413b30:	ret
  413b34:	and	x8, x1, #0x7f8
  413b38:	ldr	x0, [x0, x8]
  413b3c:	ret
  413b40:	ret
  413b44:	sub	sp, sp, #0x80
  413b48:	stp	x22, x21, [sp, #96]
  413b4c:	stp	x20, x19, [sp, #112]
  413b50:	mov	x20, #0x4b7c                	// #19324
  413b54:	mov	x21, #0xc862                	// #51298
  413b58:	mov	x22, #0x12a0                	// #4768
  413b5c:	mov	x9, #0x5524                	// #21796
  413b60:	mov	x10, #0xe0ce                	// #57550
  413b64:	mov	x8, #0x9315                	// #37653
  413b68:	mov	x12, #0x89ed                	// #35309
  413b6c:	mov	x11, #0xc0ab                	// #49323
  413b70:	movk	x20, #0xa288, lsl #16
  413b74:	movk	x21, #0xc73a, lsl #16
  413b78:	movk	x22, #0x3d47, lsl #16
  413b7c:	movk	x9, #0x4a59, lsl #16
  413b80:	movk	x10, #0x8355, lsl #16
  413b84:	movk	x8, #0xa5a0, lsl #16
  413b88:	movk	x12, #0xcbfc, lsl #16
  413b8c:	movk	x11, #0x6c44, lsl #16
  413b90:	movk	x20, #0x4677, lsl #32
  413b94:	movk	x21, #0xb322, lsl #32
  413b98:	movk	x22, #0xa505, lsl #32
  413b9c:	movk	x9, #0x2e82, lsl #32
  413ba0:	movk	x10, #0x53db, lsl #32
  413ba4:	movk	x8, #0x4a0f, lsl #32
  413ba8:	movk	x12, #0x5bf2, lsl #32
  413bac:	movk	x11, #0x704f, lsl #32
  413bb0:	stp	x24, x23, [sp, #80]
  413bb4:	add	x23, x0, #0x20
  413bb8:	movk	x20, #0x647c, lsl #48
  413bbc:	movk	x21, #0xb9f8, lsl #48
  413bc0:	movk	x22, #0x8c0e, lsl #48
  413bc4:	movk	x9, #0xb29b, lsl #48
  413bc8:	movk	x10, #0x82f0, lsl #48
  413bcc:	movk	x8, #0x48fe, lsl #48
  413bd0:	movk	x12, #0xae98, lsl #48
  413bd4:	movk	x11, #0x98f5, lsl #48
  413bd8:	mov	x24, #0xfffffffffffffff8    	// #-8
  413bdc:	stp	x29, x30, [sp, #32]
  413be0:	stp	x28, x27, [sp, #48]
  413be4:	stp	x26, x25, [sp, #64]
  413be8:	add	x29, sp, #0x20
  413bec:	str	x0, [sp, #8]
  413bf0:	ldp	x13, x14, [x23, #-32]
  413bf4:	ldp	x15, x16, [x23, #-16]
  413bf8:	add	x13, x13, x20
  413bfc:	add	x20, x14, x21
  413c00:	ldp	x14, x17, [x23]
  413c04:	add	x21, x15, x22
  413c08:	add	x22, x16, x9
  413c0c:	ldp	x9, x15, [x23, #16]
  413c10:	add	x25, x14, x10
  413c14:	add	x26, x17, x8
  413c18:	sub	x28, x13, x25
  413c1c:	add	x0, x15, x11
  413c20:	add	x27, x9, x12
  413c24:	bl	413b40 <__fxstatat@plt+0x109a0>
  413c28:	eor	x26, x26, x0, lsr #9
  413c2c:	add	x19, x0, x28
  413c30:	eor	x27, x27, x28, lsl #9
  413c34:	sub	x0, x20, x26
  413c38:	add	x20, x0, x28
  413c3c:	sub	x21, x21, x27
  413c40:	bl	413b40 <__fxstatat@plt+0x109a0>
  413c44:	eor	x19, x19, x0, lsr #23
  413c48:	add	x28, x0, x21
  413c4c:	eor	x20, x20, x21, lsl #15
  413c50:	sub	x0, x22, x19
  413c54:	add	x22, x0, x21
  413c58:	sub	x25, x25, x20
  413c5c:	bl	413b40 <__fxstatat@plt+0x109a0>
  413c60:	eor	x21, x28, x0, lsr #14
  413c64:	add	x28, x25, x0
  413c68:	eor	x22, x22, x25, lsl #20
  413c6c:	sub	x0, x26, x21
  413c70:	add	x25, x25, x0
  413c74:	sub	x26, x27, x22
  413c78:	bl	413b40 <__fxstatat@plt+0x109a0>
  413c7c:	eor	x9, x28, x0, lsr #17
  413c80:	sub	x11, x19, x9
  413c84:	add	x8, x26, x0
  413c88:	eor	x10, x25, x26, lsl #14
  413c8c:	add	x24, x24, #0x8
  413c90:	add	x12, x26, x11
  413c94:	stp	x20, x21, [x23, #-32]
  413c98:	stp	x22, x9, [x23, #-16]
  413c9c:	stp	x10, x8, [x23]
  413ca0:	cmp	x24, #0xf8
  413ca4:	stp	x12, x11, [x23, #16]
  413ca8:	add	x23, x23, #0x40
  413cac:	b.cc	413bf0 <__fxstatat@plt+0x10a50>  // b.lo, b.ul, b.last
  413cb0:	ldr	x13, [sp, #8]
  413cb4:	mov	x24, #0xfffffffffffffff8    	// #-8
  413cb8:	add	x23, x13, #0x20
  413cbc:	ldp	x15, x16, [x23, #-16]
  413cc0:	ldp	x13, x14, [x23, #-32]
  413cc4:	add	x9, x16, x9
  413cc8:	add	x19, x14, x21
  413ccc:	ldp	x14, x17, [x23]
  413cd0:	str	x9, [sp, #16]
  413cd4:	add	x13, x13, x20
  413cd8:	add	x20, x15, x22
  413cdc:	ldp	x9, x15, [x23, #16]
  413ce0:	add	x22, x14, x10
  413ce4:	add	x25, x17, x8
  413ce8:	sub	x27, x13, x22
  413cec:	add	x0, x15, x11
  413cf0:	add	x26, x9, x12
  413cf4:	bl	413b40 <__fxstatat@plt+0x109a0>
  413cf8:	eor	x25, x25, x0, lsr #9
  413cfc:	add	x28, x0, x27
  413d00:	eor	x26, x26, x27, lsl #9
  413d04:	sub	x0, x19, x25
  413d08:	add	x19, x0, x27
  413d0c:	sub	x27, x20, x26
  413d10:	bl	413b40 <__fxstatat@plt+0x109a0>
  413d14:	ldr	x9, [sp, #16]
  413d18:	eor	x8, x28, x0, lsr #23
  413d1c:	add	x21, x0, x27
  413d20:	eor	x20, x19, x27, lsl #15
  413d24:	sub	x0, x9, x8
  413d28:	stur	x8, [x29, #-8]
  413d2c:	add	x19, x0, x27
  413d30:	sub	x27, x22, x20
  413d34:	bl	413b40 <__fxstatat@plt+0x109a0>
  413d38:	eor	x21, x21, x0, lsr #14
  413d3c:	add	x28, x27, x0
  413d40:	eor	x22, x19, x27, lsl #20
  413d44:	sub	x0, x25, x21
  413d48:	add	x19, x27, x0
  413d4c:	sub	x25, x26, x22
  413d50:	bl	413b40 <__fxstatat@plt+0x109a0>
  413d54:	stp	x20, x21, [x23, #-32]
  413d58:	ldur	x11, [x29, #-8]
  413d5c:	eor	x9, x28, x0, lsr #17
  413d60:	add	x8, x25, x0
  413d64:	eor	x10, x19, x25, lsl #14
  413d68:	sub	x11, x11, x9
  413d6c:	add	x24, x24, #0x8
  413d70:	add	x12, x25, x11
  413d74:	stp	x22, x9, [x23, #-16]
  413d78:	stp	x10, x8, [x23]
  413d7c:	cmp	x24, #0xf8
  413d80:	stp	x12, x11, [x23, #16]
  413d84:	add	x23, x23, #0x40
  413d88:	b.cc	413cbc <__fxstatat@plt+0x10b1c>  // b.lo, b.ul, b.last
  413d8c:	ldr	x8, [sp, #8]
  413d90:	movi	v0.2d, #0x0
  413d94:	str	xzr, [x8, #2064]
  413d98:	str	q0, [x8, #2048]
  413d9c:	ldp	x20, x19, [sp, #112]
  413da0:	ldp	x22, x21, [sp, #96]
  413da4:	ldp	x24, x23, [sp, #80]
  413da8:	ldp	x26, x25, [sp, #64]
  413dac:	ldp	x28, x27, [sp, #48]
  413db0:	ldp	x29, x30, [sp, #32]
  413db4:	add	sp, sp, #0x80
  413db8:	ret
  413dbc:	stp	x29, x30, [sp, #-16]!
  413dc0:	mov	w2, #0x3                   	// #3
  413dc4:	mov	w1, wzr
  413dc8:	mov	x29, sp
  413dcc:	bl	413ed8 <__fxstatat@plt+0x10d38>
  413dd0:	ldp	x29, x30, [sp], #16
  413dd4:	ret
  413dd8:	adds	x8, x0, x1
  413ddc:	csinv	x0, x8, xzr, cc  // cc = lo, ul, last
  413de0:	ret
  413de4:	stp	x29, x30, [sp, #-32]!
  413de8:	str	x19, [sp, #16]
  413dec:	mov	x29, sp
  413df0:	mov	x19, x2
  413df4:	bl	413dd8 <__fxstatat@plt+0x10c38>
  413df8:	mov	x1, x19
  413dfc:	bl	413dd8 <__fxstatat@plt+0x10c38>
  413e00:	ldr	x19, [sp, #16]
  413e04:	ldp	x29, x30, [sp], #32
  413e08:	ret
  413e0c:	stp	x29, x30, [sp, #-32]!
  413e10:	stp	x20, x19, [sp, #16]
  413e14:	mov	x29, sp
  413e18:	mov	x19, x3
  413e1c:	mov	x20, x2
  413e20:	bl	413dd8 <__fxstatat@plt+0x10c38>
  413e24:	mov	x1, x20
  413e28:	bl	413dd8 <__fxstatat@plt+0x10c38>
  413e2c:	mov	x1, x19
  413e30:	bl	413dd8 <__fxstatat@plt+0x10c38>
  413e34:	ldp	x20, x19, [sp, #16]
  413e38:	ldp	x29, x30, [sp], #32
  413e3c:	ret
  413e40:	cmp	x0, x1
  413e44:	csel	x0, x1, x0, cc  // cc = lo, ul, last
  413e48:	ret
  413e4c:	stp	x29, x30, [sp, #-32]!
  413e50:	stp	x20, x19, [sp, #16]
  413e54:	mov	x29, sp
  413e58:	mov	x19, x0
  413e5c:	bl	402b40 <fileno@plt>
  413e60:	tbnz	w0, #31, 413ea4 <__fxstatat@plt+0x10d04>
  413e64:	mov	x0, x19
  413e68:	bl	403070 <__freading@plt>
  413e6c:	cbz	w0, 413e8c <__fxstatat@plt+0x10cec>
  413e70:	mov	x0, x19
  413e74:	bl	402b40 <fileno@plt>
  413e78:	mov	w2, #0x1                   	// #1
  413e7c:	mov	x1, xzr
  413e80:	bl	402b00 <lseek@plt>
  413e84:	cmn	x0, #0x1
  413e88:	b.eq	413eb0 <__fxstatat@plt+0x10d10>  // b.none
  413e8c:	mov	x0, x19
  413e90:	bl	4100dc <__fxstatat@plt+0xcf3c>
  413e94:	cbz	w0, 413eb0 <__fxstatat@plt+0x10d10>
  413e98:	bl	403100 <__errno_location@plt>
  413e9c:	ldr	w20, [x0]
  413ea0:	b	413eb4 <__fxstatat@plt+0x10d14>
  413ea4:	mov	x0, x19
  413ea8:	bl	402b70 <fclose@plt>
  413eac:	b	413ecc <__fxstatat@plt+0x10d2c>
  413eb0:	mov	w20, wzr
  413eb4:	mov	x0, x19
  413eb8:	bl	402b70 <fclose@plt>
  413ebc:	cbz	w20, 413ecc <__fxstatat@plt+0x10d2c>
  413ec0:	bl	403100 <__errno_location@plt>
  413ec4:	str	w20, [x0]
  413ec8:	mov	w0, #0xffffffff            	// #-1
  413ecc:	ldp	x20, x19, [sp, #16]
  413ed0:	ldp	x29, x30, [sp], #32
  413ed4:	ret
  413ed8:	sub	sp, sp, #0xe0
  413edc:	stp	x29, x30, [sp, #208]
  413ee0:	add	x29, sp, #0xd0
  413ee4:	mov	x8, #0xffffffffffffffd0    	// #-48
  413ee8:	mov	x9, sp
  413eec:	sub	x10, x29, #0x50
  413ef0:	movk	x8, #0xff80, lsl #32
  413ef4:	add	x11, x29, #0x10
  413ef8:	cmp	w1, #0xb
  413efc:	add	x9, x9, #0x80
  413f00:	add	x10, x10, #0x30
  413f04:	stp	x2, x3, [x29, #-80]
  413f08:	stp	x4, x5, [x29, #-64]
  413f0c:	stp	x6, x7, [x29, #-48]
  413f10:	stp	q1, q2, [sp, #16]
  413f14:	stp	q3, q4, [sp, #48]
  413f18:	str	q0, [sp]
  413f1c:	stp	q5, q6, [sp, #80]
  413f20:	str	q7, [sp, #112]
  413f24:	stp	x9, x8, [x29, #-16]
  413f28:	stp	x11, x10, [x29, #-32]
  413f2c:	b.hi	413f84 <__fxstatat@plt+0x10de4>  // b.pmore
  413f30:	mov	w8, #0x1                   	// #1
  413f34:	lsl	w8, w8, w1
  413f38:	mov	w9, #0x514                 	// #1300
  413f3c:	tst	w8, w9
  413f40:	b.ne	413fb8 <__fxstatat@plt+0x10e18>  // b.any
  413f44:	mov	w9, #0xa0a                 	// #2570
  413f48:	tst	w8, w9
  413f4c:	b.ne	413fb0 <__fxstatat@plt+0x10e10>  // b.any
  413f50:	cbnz	w1, 413f84 <__fxstatat@plt+0x10de4>
  413f54:	ldursw	x8, [x29, #-8]
  413f58:	tbz	w8, #31, 413f6c <__fxstatat@plt+0x10dcc>
  413f5c:	add	w9, w8, #0x8
  413f60:	cmp	w9, #0x0
  413f64:	stur	w9, [x29, #-8]
  413f68:	b.le	41407c <__fxstatat@plt+0x10edc>
  413f6c:	ldur	x8, [x29, #-32]
  413f70:	add	x9, x8, #0x8
  413f74:	stur	x9, [x29, #-32]
  413f78:	ldr	w1, [x8]
  413f7c:	bl	414088 <__fxstatat@plt+0x10ee8>
  413f80:	b	413fe4 <__fxstatat@plt+0x10e44>
  413f84:	sub	w8, w1, #0x400
  413f88:	cmp	w8, #0xa
  413f8c:	b.hi	414034 <__fxstatat@plt+0x10e94>  // b.pmore
  413f90:	mov	w9, #0x1                   	// #1
  413f94:	lsl	w9, w9, w8
  413f98:	mov	w10, #0x285                 	// #645
  413f9c:	tst	w9, w10
  413fa0:	b.ne	413fb8 <__fxstatat@plt+0x10e18>  // b.any
  413fa4:	mov	w10, #0x502                 	// #1282
  413fa8:	tst	w9, w10
  413fac:	b.eq	413ff0 <__fxstatat@plt+0x10e50>  // b.none
  413fb0:	bl	402f80 <fcntl@plt>
  413fb4:	b	413fe4 <__fxstatat@plt+0x10e44>
  413fb8:	ldursw	x8, [x29, #-8]
  413fbc:	tbz	w8, #31, 413fd0 <__fxstatat@plt+0x10e30>
  413fc0:	add	w9, w8, #0x8
  413fc4:	cmp	w9, #0x0
  413fc8:	stur	w9, [x29, #-8]
  413fcc:	b.le	414028 <__fxstatat@plt+0x10e88>
  413fd0:	ldur	x8, [x29, #-32]
  413fd4:	add	x9, x8, #0x8
  413fd8:	stur	x9, [x29, #-32]
  413fdc:	ldr	w2, [x8]
  413fe0:	bl	402f80 <fcntl@plt>
  413fe4:	ldp	x29, x30, [sp, #208]
  413fe8:	add	sp, sp, #0xe0
  413fec:	ret
  413ff0:	cmp	w8, #0x6
  413ff4:	b.ne	414034 <__fxstatat@plt+0x10e94>  // b.any
  413ff8:	ldursw	x8, [x29, #-8]
  413ffc:	tbz	w8, #31, 414010 <__fxstatat@plt+0x10e70>
  414000:	add	w9, w8, #0x8
  414004:	cmp	w9, #0x0
  414008:	stur	w9, [x29, #-8]
  41400c:	b.le	414064 <__fxstatat@plt+0x10ec4>
  414010:	ldur	x8, [x29, #-32]
  414014:	add	x9, x8, #0x8
  414018:	stur	x9, [x29, #-32]
  41401c:	ldr	w1, [x8]
  414020:	bl	4140a4 <__fxstatat@plt+0x10f04>
  414024:	b	413fe4 <__fxstatat@plt+0x10e44>
  414028:	ldur	x9, [x29, #-24]
  41402c:	add	x8, x9, x8
  414030:	b	413fdc <__fxstatat@plt+0x10e3c>
  414034:	ldursw	x8, [x29, #-8]
  414038:	tbz	w8, #31, 41404c <__fxstatat@plt+0x10eac>
  41403c:	add	w9, w8, #0x8
  414040:	cmp	w9, #0x0
  414044:	stur	w9, [x29, #-8]
  414048:	b.le	414070 <__fxstatat@plt+0x10ed0>
  41404c:	ldur	x8, [x29, #-32]
  414050:	add	x9, x8, #0x8
  414054:	stur	x9, [x29, #-32]
  414058:	ldr	x2, [x8]
  41405c:	bl	402f80 <fcntl@plt>
  414060:	b	413fe4 <__fxstatat@plt+0x10e44>
  414064:	ldur	x9, [x29, #-24]
  414068:	add	x8, x9, x8
  41406c:	b	41401c <__fxstatat@plt+0x10e7c>
  414070:	ldur	x9, [x29, #-24]
  414074:	add	x8, x9, x8
  414078:	b	414058 <__fxstatat@plt+0x10eb8>
  41407c:	ldur	x9, [x29, #-24]
  414080:	add	x8, x9, x8
  414084:	b	413f78 <__fxstatat@plt+0x10dd8>
  414088:	stp	x29, x30, [sp, #-16]!
  41408c:	mov	w2, w1
  414090:	mov	w1, wzr
  414094:	mov	x29, sp
  414098:	bl	402f80 <fcntl@plt>
  41409c:	ldp	x29, x30, [sp], #16
  4140a0:	ret
  4140a4:	stp	x29, x30, [sp, #-48]!
  4140a8:	stp	x22, x21, [sp, #16]
  4140ac:	adrp	x22, 427000 <__fxstatat@plt+0x23e60>
  4140b0:	ldr	w8, [x22, #2728]
  4140b4:	stp	x20, x19, [sp, #32]
  4140b8:	mov	w20, w1
  4140bc:	mov	w21, w0
  4140c0:	mov	x29, sp
  4140c4:	tbnz	w8, #31, 414124 <__fxstatat@plt+0x10f84>
  4140c8:	mov	w1, #0x406                 	// #1030
  4140cc:	mov	w0, w21
  4140d0:	mov	w2, w20
  4140d4:	bl	402f80 <fcntl@plt>
  4140d8:	mov	w19, w0
  4140dc:	tbz	w0, #31, 414114 <__fxstatat@plt+0x10f74>
  4140e0:	bl	403100 <__errno_location@plt>
  4140e4:	ldr	w8, [x0]
  4140e8:	cmp	w8, #0x16
  4140ec:	b.ne	414114 <__fxstatat@plt+0x10f74>  // b.any
  4140f0:	mov	w0, w21
  4140f4:	mov	w1, w20
  4140f8:	bl	414088 <__fxstatat@plt+0x10ee8>
  4140fc:	mov	w19, w0
  414100:	tbnz	w0, #31, 41411c <__fxstatat@plt+0x10f7c>
  414104:	mov	w8, #0xffffffff            	// #-1
  414108:	str	w8, [x22, #2728]
  41410c:	tbz	w19, #31, 414138 <__fxstatat@plt+0x10f98>
  414110:	b	414188 <__fxstatat@plt+0x10fe8>
  414114:	mov	w8, #0x1                   	// #1
  414118:	str	w8, [x22, #2728]
  41411c:	tbz	w19, #31, 414138 <__fxstatat@plt+0x10f98>
  414120:	b	414188 <__fxstatat@plt+0x10fe8>
  414124:	mov	w0, w21
  414128:	mov	w1, w20
  41412c:	bl	414088 <__fxstatat@plt+0x10ee8>
  414130:	mov	w19, w0
  414134:	tbnz	w19, #31, 414188 <__fxstatat@plt+0x10fe8>
  414138:	ldr	w8, [x22, #2728]
  41413c:	cmn	w8, #0x1
  414140:	b.ne	414188 <__fxstatat@plt+0x10fe8>  // b.any
  414144:	mov	w1, #0x1                   	// #1
  414148:	mov	w0, w19
  41414c:	bl	402f80 <fcntl@plt>
  414150:	tbnz	w0, #31, 41416c <__fxstatat@plt+0x10fcc>
  414154:	orr	w2, w0, #0x1
  414158:	mov	w1, #0x2                   	// #2
  41415c:	mov	w0, w19
  414160:	bl	402f80 <fcntl@plt>
  414164:	cmn	w0, #0x1
  414168:	b.ne	414188 <__fxstatat@plt+0x10fe8>  // b.any
  41416c:	bl	403100 <__errno_location@plt>
  414170:	ldr	w21, [x0]
  414174:	mov	x20, x0
  414178:	mov	w0, w19
  41417c:	bl	402d60 <close@plt>
  414180:	mov	w19, #0xffffffff            	// #-1
  414184:	str	w21, [x20]
  414188:	mov	w0, w19
  41418c:	ldp	x20, x19, [sp, #32]
  414190:	ldp	x22, x21, [sp, #16]
  414194:	ldp	x29, x30, [sp], #48
  414198:	ret
  41419c:	mov	w8, w0
  4141a0:	cmp	w0, #0x26
  4141a4:	mov	w0, wzr
  4141a8:	b.hi	4141c8 <__fxstatat@plt+0x11028>  // b.pmore
  4141ac:	mov	w9, w8
  4141b0:	mov	w10, #0x1                   	// #1
  4141b4:	lsl	x9, x10, x9
  4141b8:	mov	x10, #0x410000              	// #4259840
  4141bc:	movk	x10, #0x40, lsl #32
  4141c0:	tst	x9, x10
  4141c4:	b.ne	4141d0 <__fxstatat@plt+0x11030>  // b.any
  4141c8:	cmp	w8, #0x5f
  4141cc:	b.ne	4141d4 <__fxstatat@plt+0x11034>  // b.any
  4141d0:	ret
  4141d4:	mov	w0, #0x1                   	// #1
  4141d8:	ret
  4141dc:	stp	x29, x30, [sp, #-48]!
  4141e0:	stp	x22, x21, [sp, #16]
  4141e4:	stp	x20, x19, [sp, #32]
  4141e8:	mov	x29, sp
  4141ec:	mov	x20, x1
  4141f0:	bl	402ba0 <fopen@plt>
  4141f4:	mov	x19, x0
  4141f8:	cbz	x0, 414274 <__fxstatat@plt+0x110d4>
  4141fc:	mov	x0, x19
  414200:	bl	402b40 <fileno@plt>
  414204:	cmp	w0, #0x2
  414208:	b.hi	414268 <__fxstatat@plt+0x110c8>  // b.pmore
  41420c:	bl	413dbc <__fxstatat@plt+0x10c1c>
  414210:	tbnz	w0, #31, 414248 <__fxstatat@plt+0x110a8>
  414214:	mov	w21, w0
  414218:	mov	x0, x19
  41421c:	bl	413e4c <__fxstatat@plt+0x10cac>
  414220:	cbz	w0, 414288 <__fxstatat@plt+0x110e8>
  414224:	bl	403100 <__errno_location@plt>
  414228:	ldr	w22, [x0]
  41422c:	mov	x20, x0
  414230:	mov	w0, w21
  414234:	bl	402d60 <close@plt>
  414238:	str	w22, [x20]
  41423c:	mov	w8, #0x1                   	// #1
  414240:	cbnz	w8, 41426c <__fxstatat@plt+0x110cc>
  414244:	b	414268 <__fxstatat@plt+0x110c8>
  414248:	bl	403100 <__errno_location@plt>
  41424c:	ldr	w21, [x0]
  414250:	mov	x20, x0
  414254:	mov	x0, x19
  414258:	bl	413e4c <__fxstatat@plt+0x10cac>
  41425c:	str	w21, [x20]
  414260:	mov	w8, #0x1                   	// #1
  414264:	cbnz	w8, 41426c <__fxstatat@plt+0x110cc>
  414268:	mov	w8, wzr
  41426c:	cbz	w8, 414274 <__fxstatat@plt+0x110d4>
  414270:	mov	x19, xzr
  414274:	mov	x0, x19
  414278:	ldp	x20, x19, [sp, #32]
  41427c:	ldp	x22, x21, [sp, #16]
  414280:	ldp	x29, x30, [sp], #48
  414284:	ret
  414288:	mov	w0, w21
  41428c:	mov	x1, x20
  414290:	bl	402c90 <fdopen@plt>
  414294:	mov	x19, x0
  414298:	cbz	x0, 414224 <__fxstatat@plt+0x11084>
  41429c:	mov	w8, wzr
  4142a0:	cbnz	w8, 41426c <__fxstatat@plt+0x110cc>
  4142a4:	b	414268 <__fxstatat@plt+0x110c8>
  4142a8:	stp	x29, x30, [sp, #-64]!
  4142ac:	mov	x29, sp
  4142b0:	stp	x19, x20, [sp, #16]
  4142b4:	adrp	x20, 426000 <__fxstatat@plt+0x22e60>
  4142b8:	add	x20, x20, #0xdd0
  4142bc:	stp	x21, x22, [sp, #32]
  4142c0:	adrp	x21, 426000 <__fxstatat@plt+0x22e60>
  4142c4:	add	x21, x21, #0xdc8
  4142c8:	sub	x20, x20, x21
  4142cc:	mov	w22, w0
  4142d0:	stp	x23, x24, [sp, #48]
  4142d4:	mov	x23, x1
  4142d8:	mov	x24, x2
  4142dc:	bl	402938 <mbrtowc@plt-0x38>
  4142e0:	cmp	xzr, x20, asr #3
  4142e4:	b.eq	414310 <__fxstatat@plt+0x11170>  // b.none
  4142e8:	asr	x20, x20, #3
  4142ec:	mov	x19, #0x0                   	// #0
  4142f0:	ldr	x3, [x21, x19, lsl #3]
  4142f4:	mov	x2, x24
  4142f8:	add	x19, x19, #0x1
  4142fc:	mov	x1, x23
  414300:	mov	w0, w22
  414304:	blr	x3
  414308:	cmp	x20, x19
  41430c:	b.ne	4142f0 <__fxstatat@plt+0x11150>  // b.any
  414310:	ldp	x19, x20, [sp, #16]
  414314:	ldp	x21, x22, [sp, #32]
  414318:	ldp	x23, x24, [sp, #48]
  41431c:	ldp	x29, x30, [sp], #64
  414320:	ret
  414324:	nop
  414328:	ret
  41432c:	nop
  414330:	adrp	x2, 427000 <__fxstatat@plt+0x23e60>
  414334:	mov	x1, #0x0                   	// #0
  414338:	ldr	x2, [x2, #1064]
  41433c:	b	402a90 <__cxa_atexit@plt>
  414340:	mov	x2, x1
  414344:	mov	x1, x0
  414348:	mov	w0, #0x0                   	// #0
  41434c:	b	403120 <__xstat@plt>
  414350:	mov	x2, x1
  414354:	mov	w1, w0
  414358:	mov	w0, #0x0                   	// #0
  41435c:	b	403040 <__fxstat@plt>
  414360:	mov	x2, x1
  414364:	mov	x1, x0
  414368:	mov	w0, #0x0                   	// #0
  41436c:	b	402ff0 <__lxstat@plt>
  414370:	mov	x4, x1
  414374:	mov	x5, x2
  414378:	mov	w1, w0
  41437c:	mov	x2, x4
  414380:	mov	w0, #0x0                   	// #0
  414384:	mov	w4, w3
  414388:	mov	x3, x5
  41438c:	b	4031a0 <__fxstatat@plt>
  414390:	stp	x29, x30, [sp, #-32]!
  414394:	mov	w4, w1
  414398:	mov	x1, x0
  41439c:	mov	x29, sp
  4143a0:	add	x3, sp, #0x18
  4143a4:	mov	w0, #0x0                   	// #0
  4143a8:	str	x2, [sp, #24]
  4143ac:	mov	w2, w4
  4143b0:	bl	402a30 <__xmknod@plt>
  4143b4:	ldp	x29, x30, [sp], #32
  4143b8:	ret

Disassembly of section .fini:

00000000004143bc <.fini>:
  4143bc:	stp	x29, x30, [sp, #-16]!
  4143c0:	mov	x29, sp
  4143c4:	ldp	x29, x30, [sp], #16
  4143c8:	ret
