
L476_nRF24L01_MultiCeiver_PTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003498  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08003620  08003620  00004620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003774  08003774  00005030  2**0
                  CONTENTS
  4 .ARM          00000000  08003774  08003774  00005030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003774  08003774  00005030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003774  08003774  00004774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003778  08003778  00004778  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  0800377c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000030  080037ac  00005030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000050  080037ac  00005050  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005030  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094c6  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f93  00000000  00000000  0000e526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  000104c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b2  00000000  00000000  00011088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002081b  00000000  00000000  0001193a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000954b  00000000  00000000  00032155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b1b07  00000000  00000000  0003b6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ed1a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f2c  00000000  00000000  000ed1ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  000f0118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003608 	.word	0x08003608

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08003608 	.word	0x08003608

080001c8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	683a      	ldr	r2, [r7, #0]
 80001d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80001d8:	bf00      	nop
 80001da:	370c      	adds	r7, #12
 80001dc:	46bd      	mov	sp, r7
 80001de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001e2:	4770      	bx	lr

080001e4 <nRF24_CE_L>:
#define CRC_Field_1byte 0
#define CRC_Field_2byte 1

#define NRF_SPI SPI1

static inline void nRF24_CE_L() {
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CE_GPIO_Port, nRF_CE_Pin);
 80001e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80001ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001f0:	f7ff ffea 	bl	80001c8 <LL_GPIO_ResetOutputPin>
}
 80001f4:	bf00      	nop
 80001f6:	bd80      	pop	{r7, pc}

080001f8 <Delay_ms>:
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
    return LL_SPI_ReceiveData8(NRF_SPI);
}


static inline void Delay_ms(uint32_t ms) { LL_mDelay(ms); }
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b082      	sub	sp, #8
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
 8000200:	6878      	ldr	r0, [r7, #4]
 8000202:	f003 f99d 	bl	8003540 <LL_mDelay>
 8000206:	bf00      	nop
 8000208:	3708      	adds	r7, #8
 800020a:	46bd      	mov	sp, r7
 800020c:	bd80      	pop	{r7, pc}
	...

08000210 <Init_Transceiver>:
}

//Initialisation du transceiver --> paramètres par défaut, raz des IRQ, passage en mode power down
//et vérification que le transceiver fonctionne.
//Les registres du nRF24L01 sont accessibles par SPI même en mode power down.
void Init_Transceiver() {
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
	uint8_t check_OK;

	nRF24_Init(); // Initialize the nRF24L01 to its default state
 8000216:	f001 fbd8 	bl	80019ca <nRF24_Init>
	nRF24_ClearIRQFlags(); // Clear any pending IRQ flags
 800021a:	f001 fdf0 	bl	8001dfe <nRF24_ClearIRQFlags>
	nRF24_SetPowerMode(nRF24_PWR_DOWN); //passage en mode power down.
 800021e:	2000      	movs	r0, #0
 8000220:	f001 fc4e 	bl	8001ac0 <nRF24_SetPowerMode>
	//même si le passage en mode power down est rapide, on laisse un délai de 1 ms (suppose que
	//le Systick soit cadencé pour déborder toutes les 1 ms).
	Delay_ms(1);
 8000224:	2001      	movs	r0, #1
 8000226:	f7ff ffe7 	bl	80001f8 <Delay_ms>

	check_OK = nRF24_Check(); //vérif de la présence du nRF24L01
 800022a:	f001 fc1b 	bl	8001a64 <nRF24_Check>
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
	if (check_OK == 1) {
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	2b01      	cmp	r3, #1
 8000236:	d103      	bne.n	8000240 <Init_Transceiver+0x30>
		UART_SendStr("The transceiver nRF24L01 is on-line.\r\n");
 8000238:	4805      	ldr	r0, [pc, #20]	@ (8000250 <Init_Transceiver+0x40>)
 800023a:	f002 f817 	bl	800226c <UART_SendStr>
	} else {
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
	}
}
 800023e:	e002      	b.n	8000246 <Init_Transceiver+0x36>
		UART_SendStr("The transceiver nRF24L01 is not responding.\r\n");
 8000240:	4804      	ldr	r0, [pc, #16]	@ (8000254 <Init_Transceiver+0x44>)
 8000242:	f002 f813 	bl	800226c <UART_SendStr>
}
 8000246:	bf00      	nop
 8000248:	3708      	adds	r7, #8
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	08003628 	.word	0x08003628
 8000254:	08003650 	.word	0x08003650

08000258 <Config_RF_channel>:

//Configuration du canal RF : fréq du canal RF, puissance RF et data rate
void Config_RF_channel(uint8_t channel_nb, uint8_t DataRate, uint8_t TX_Power) {
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
 800025e:	4603      	mov	r3, r0
 8000260:	71fb      	strb	r3, [r7, #7]
 8000262:	460b      	mov	r3, r1
 8000264:	71bb      	strb	r3, [r7, #6]
 8000266:	4613      	mov	r3, r2
 8000268:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Set RF channel
	nRF24_SetRFChannel(channel_nb);
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	4618      	mov	r0, r3
 800026e:	f001 fc88 	bl	8001b82 <nRF24_SetRFChannel>
	// Set data rate
	nRF24_SetDataRate(DataRate);
 8000272:	79bb      	ldrb	r3, [r7, #6]
 8000274:	4618      	mov	r0, r3
 8000276:	f001 fd26 	bl	8001cc6 <nRF24_SetDataRate>
	// Set TX power
	nRF24_SetTXPower(TX_Power);
 800027a:	797b      	ldrb	r3, [r7, #5]
 800027c:	4618      	mov	r0, r3
 800027e:	f001 fd05 	bl	8001c8c <nRF24_SetTXPower>

	//verification des registres.
	//reg = ReadReg(0x05); //registre RF_CH
	//reg = ReadReg(0x06); //registre RF_SETUP
	//reg = ReadReg(0x00); //registre config
}
 8000282:	bf00      	nop
 8000284:	3708      	adds	r7, #8
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}

0800028a <Config_CRC>:

//configuration du CRC :
//CRC_On = 0 --> desactivation du champ CRC, = 1 --> activation du champ CRC
//size_CRC = 0 --> CRC sur 1 octet. size_CRC = 1 --> CRC sur 2 octets
void Config_CRC(uint8_t CRC_On, uint8_t size_CRC) {
 800028a:	b580      	push	{r7, lr}
 800028c:	b084      	sub	sp, #16
 800028e:	af00      	add	r7, sp, #0
 8000290:	4603      	mov	r3, r0
 8000292:	460a      	mov	r2, r1
 8000294:	71fb      	strb	r3, [r7, #7]
 8000296:	4613      	mov	r3, r2
 8000298:	71bb      	strb	r3, [r7, #6]
	uint8_t scheme_CRC = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	73fb      	strb	r3, [r7, #15]

	if (CRC_On == CRC_Field_On) {
 800029e:	79fb      	ldrb	r3, [r7, #7]
 80002a0:	2b01      	cmp	r3, #1
 80002a2:	d107      	bne.n	80002b4 <Config_CRC+0x2a>
		if (size_CRC == CRC_Field_1byte) {
 80002a4:	79bb      	ldrb	r3, [r7, #6]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d102      	bne.n	80002b0 <Config_CRC+0x26>
			scheme_CRC = 0x8;
 80002aa:	2308      	movs	r3, #8
 80002ac:	73fb      	strb	r3, [r7, #15]
 80002ae:	e001      	b.n	80002b4 <Config_CRC+0x2a>
		}
		else {
			scheme_CRC = 0xC;
 80002b0:	230c      	movs	r3, #12
 80002b2:	73fb      	strb	r3, [r7, #15]
		}
	}

	nRF24_SetCRCScheme(scheme_CRC);
 80002b4:	7bfb      	ldrb	r3, [r7, #15]
 80002b6:	4618      	mov	r0, r3
 80002b8:	f001 fc42 	bl	8001b40 <nRF24_SetCRCScheme>
}
 80002bc:	bf00      	nop
 80002be:	3710      	adds	r7, #16
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}

080002c4 <Config_PTX_adress>:
	ReadMBReg(0x0A, verif_RX0_Adr, 5);
}

//configure l'adresse du data pipe utilisé par le PTX. On indique le numéro du data pipe num_data_pipe.
//num_data_pipe est compris entre 0 et 5. Addr_Default = Default_pipe_address ou Custom_pipe_address.
void Config_PTX_adress(uint8_t Address_width, uint8_t Addr_Default, uint8_t num_data_pipe, uint8_t autoAck_on) {
 80002c4:	b590      	push	{r4, r7, lr}
 80002c6:	b089      	sub	sp, #36	@ 0x24
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	4604      	mov	r4, r0
 80002cc:	4608      	mov	r0, r1
 80002ce:	4611      	mov	r1, r2
 80002d0:	461a      	mov	r2, r3
 80002d2:	4623      	mov	r3, r4
 80002d4:	71fb      	strb	r3, [r7, #7]
 80002d6:	4603      	mov	r3, r0
 80002d8:	71bb      	strb	r3, [r7, #6]
 80002da:	460b      	mov	r3, r1
 80002dc:	717b      	strb	r3, [r7, #5]
 80002de:	4613      	mov	r3, r2
 80002e0:	713b      	strb	r3, [r7, #4]
	uint8_t reg;
	uint8_t verif_TX_Adr[5];
	uint8_t verif_RX0_Adr[5];
	uint8_t pipeAddrVar[5];

	if ((Address_width < 3) | (Address_width > 5)) { //par défaut, adresse sur 5 octets
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	2b02      	cmp	r3, #2
 80002e6:	bf94      	ite	ls
 80002e8:	2301      	movls	r3, #1
 80002ea:	2300      	movhi	r3, #0
 80002ec:	b2da      	uxtb	r2, r3
 80002ee:	79fb      	ldrb	r3, [r7, #7]
 80002f0:	2b05      	cmp	r3, #5
 80002f2:	bf8c      	ite	hi
 80002f4:	2301      	movhi	r3, #1
 80002f6:	2300      	movls	r3, #0
 80002f8:	b2db      	uxtb	r3, r3
 80002fa:	4313      	orrs	r3, r2
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d003      	beq.n	800030a <Config_PTX_adress+0x46>
			nRF24_SetAddrWidth(5);
 8000302:	2005      	movs	r0, #5
 8000304:	f001 fc67 	bl	8001bd6 <nRF24_SetAddrWidth>
 8000308:	e003      	b.n	8000312 <Config_PTX_adress+0x4e>
	} else {
			nRF24_SetAddrWidth(Address_width);
 800030a:	79fb      	ldrb	r3, [r7, #7]
 800030c:	4618      	mov	r0, r3
 800030e:	f001 fc62 	bl	8001bd6 <nRF24_SetAddrWidth>
	}

	//On rend identique l'adresse TX et l'adresse RX_P0, lorsque l'auto-acknowledgment est activé.
	//Par défaut, les adresses sont sur 5 octets, AA activés et data pipe 0 et 1 activés par défaut.
	nRF24_SetRXPipe(nRF24_PIPE0,autoAck_on,payload_length);
 8000312:	4b83      	ldr	r3, [pc, #524]	@ (8000520 <Config_PTX_adress+0x25c>)
 8000314:	781a      	ldrb	r2, [r3, #0]
 8000316:	793b      	ldrb	r3, [r7, #4]
 8000318:	4619      	mov	r1, r3
 800031a:	2000      	movs	r0, #0
 800031c:	f001 fcee 	bl	8001cfc <nRF24_SetRXPipe>
	//on vérifie la largeur du champ d'adresse
	reg = ReadReg(0x03);
 8000320:	2003      	movs	r0, #3
 8000322:	f001 fb32 	bl	800198a <ReadReg>
 8000326:	4603      	mov	r3, r0
 8000328:	77fb      	strb	r3, [r7, #31]

	if (autoAck_on == nRF24_AA_ON) {  //l'adresse TX = l'adresse RX_P0.
 800032a:	793b      	ldrb	r3, [r7, #4]
 800032c:	2b01      	cmp	r3, #1
 800032e:	f040 8089 	bne.w	8000444 <Config_PTX_adress+0x180>

		if (Addr_Default == Default_pipe_address) {
 8000332:	79bb      	ldrb	r3, [r7, #6]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d160      	bne.n	80003fa <Config_PTX_adress+0x136>
			switch (num_data_pipe) {
 8000338:	797b      	ldrb	r3, [r7, #5]
 800033a:	2b05      	cmp	r3, #5
 800033c:	d850      	bhi.n	80003e0 <Config_PTX_adress+0x11c>
 800033e:	a201      	add	r2, pc, #4	@ (adr r2, 8000344 <Config_PTX_adress+0x80>)
 8000340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000344:	0800035d 	.word	0x0800035d
 8000348:	08000373 	.word	0x08000373
 800034c:	08000389 	.word	0x08000389
 8000350:	0800039f 	.word	0x0800039f
 8000354:	080003b5 	.word	0x080003b5
 8000358:	080003cb 	.word	0x080003cb
				case 0 : pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; break; //adr défaut RX_ADDR_P0
 800035c:	23e7      	movs	r3, #231	@ 0xe7
 800035e:	733b      	strb	r3, [r7, #12]
 8000360:	23e7      	movs	r3, #231	@ 0xe7
 8000362:	72fb      	strb	r3, [r7, #11]
 8000364:	23e7      	movs	r3, #231	@ 0xe7
 8000366:	72bb      	strb	r3, [r7, #10]
 8000368:	23e7      	movs	r3, #231	@ 0xe7
 800036a:	727b      	strb	r3, [r7, #9]
 800036c:	23e7      	movs	r3, #231	@ 0xe7
 800036e:	723b      	strb	r3, [r7, #8]
 8000370:	e036      	b.n	80003e0 <Config_PTX_adress+0x11c>
				case 1 : pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P1
 8000372:	23c2      	movs	r3, #194	@ 0xc2
 8000374:	733b      	strb	r3, [r7, #12]
 8000376:	23c2      	movs	r3, #194	@ 0xc2
 8000378:	72fb      	strb	r3, [r7, #11]
 800037a:	23c2      	movs	r3, #194	@ 0xc2
 800037c:	72bb      	strb	r3, [r7, #10]
 800037e:	23c2      	movs	r3, #194	@ 0xc2
 8000380:	727b      	strb	r3, [r7, #9]
 8000382:	23c2      	movs	r3, #194	@ 0xc2
 8000384:	723b      	strb	r3, [r7, #8]
 8000386:	e02b      	b.n	80003e0 <Config_PTX_adress+0x11c>
				case 2 : pipeAddrVar[4]=0xC3; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P2
 8000388:	23c3      	movs	r3, #195	@ 0xc3
 800038a:	733b      	strb	r3, [r7, #12]
 800038c:	23c2      	movs	r3, #194	@ 0xc2
 800038e:	72fb      	strb	r3, [r7, #11]
 8000390:	23c2      	movs	r3, #194	@ 0xc2
 8000392:	72bb      	strb	r3, [r7, #10]
 8000394:	23c2      	movs	r3, #194	@ 0xc2
 8000396:	727b      	strb	r3, [r7, #9]
 8000398:	23c2      	movs	r3, #194	@ 0xc2
 800039a:	723b      	strb	r3, [r7, #8]
 800039c:	e020      	b.n	80003e0 <Config_PTX_adress+0x11c>
				case 3 : pipeAddrVar[4]=0xC4; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P3
 800039e:	23c4      	movs	r3, #196	@ 0xc4
 80003a0:	733b      	strb	r3, [r7, #12]
 80003a2:	23c2      	movs	r3, #194	@ 0xc2
 80003a4:	72fb      	strb	r3, [r7, #11]
 80003a6:	23c2      	movs	r3, #194	@ 0xc2
 80003a8:	72bb      	strb	r3, [r7, #10]
 80003aa:	23c2      	movs	r3, #194	@ 0xc2
 80003ac:	727b      	strb	r3, [r7, #9]
 80003ae:	23c2      	movs	r3, #194	@ 0xc2
 80003b0:	723b      	strb	r3, [r7, #8]
 80003b2:	e015      	b.n	80003e0 <Config_PTX_adress+0x11c>
				case 4 : pipeAddrVar[4]=0xC5; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P4
 80003b4:	23c5      	movs	r3, #197	@ 0xc5
 80003b6:	733b      	strb	r3, [r7, #12]
 80003b8:	23c2      	movs	r3, #194	@ 0xc2
 80003ba:	72fb      	strb	r3, [r7, #11]
 80003bc:	23c2      	movs	r3, #194	@ 0xc2
 80003be:	72bb      	strb	r3, [r7, #10]
 80003c0:	23c2      	movs	r3, #194	@ 0xc2
 80003c2:	727b      	strb	r3, [r7, #9]
 80003c4:	23c2      	movs	r3, #194	@ 0xc2
 80003c6:	723b      	strb	r3, [r7, #8]
 80003c8:	e00a      	b.n	80003e0 <Config_PTX_adress+0x11c>
				case 5 : pipeAddrVar[4]=0xC6; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break;//adr défaut RX_ADDR_P5
 80003ca:	23c6      	movs	r3, #198	@ 0xc6
 80003cc:	733b      	strb	r3, [r7, #12]
 80003ce:	23c2      	movs	r3, #194	@ 0xc2
 80003d0:	72fb      	strb	r3, [r7, #11]
 80003d2:	23c2      	movs	r3, #194	@ 0xc2
 80003d4:	72bb      	strb	r3, [r7, #10]
 80003d6:	23c2      	movs	r3, #194	@ 0xc2
 80003d8:	727b      	strb	r3, [r7, #9]
 80003da:	23c2      	movs	r3, #194	@ 0xc2
 80003dc:	723b      	strb	r3, [r7, #8]
 80003de:	bf00      	nop
			}
			nRF24_SetAddr(nRF24_PIPE0,pipeAddrVar);
 80003e0:	f107 0308 	add.w	r3, r7, #8
 80003e4:	4619      	mov	r1, r3
 80003e6:	2000      	movs	r0, #0
 80003e8:	f001 fc06 	bl	8001bf8 <nRF24_SetAddr>
			nRF24_SetAddr(nRF24_PIPETX,pipeAddrVar);
 80003ec:	f107 0308 	add.w	r3, r7, #8
 80003f0:	4619      	mov	r1, r3
 80003f2:	2006      	movs	r0, #6
 80003f4:	f001 fc00 	bl	8001bf8 <nRF24_SetAddr>
 80003f8:	e015      	b.n	8000426 <Config_PTX_adress+0x162>
		}
		//sinon, on fixe les adresses TX et RX0 à partir du contenu du tableau addresses.
		else {
			nRF24_SetAddr(nRF24_PIPE0,addresses_TX[num_data_pipe]);
 80003fa:	797a      	ldrb	r2, [r7, #5]
 80003fc:	4613      	mov	r3, r2
 80003fe:	005b      	lsls	r3, r3, #1
 8000400:	4413      	add	r3, r2
 8000402:	005b      	lsls	r3, r3, #1
 8000404:	4a47      	ldr	r2, [pc, #284]	@ (8000524 <Config_PTX_adress+0x260>)
 8000406:	4413      	add	r3, r2
 8000408:	4619      	mov	r1, r3
 800040a:	2000      	movs	r0, #0
 800040c:	f001 fbf4 	bl	8001bf8 <nRF24_SetAddr>
			nRF24_SetAddr(nRF24_PIPETX,addresses_TX[num_data_pipe]);
 8000410:	797a      	ldrb	r2, [r7, #5]
 8000412:	4613      	mov	r3, r2
 8000414:	005b      	lsls	r3, r3, #1
 8000416:	4413      	add	r3, r2
 8000418:	005b      	lsls	r3, r3, #1
 800041a:	4a42      	ldr	r2, [pc, #264]	@ (8000524 <Config_PTX_adress+0x260>)
 800041c:	4413      	add	r3, r2
 800041e:	4619      	mov	r1, r3
 8000420:	2006      	movs	r0, #6
 8000422:	f001 fbe9 	bl	8001bf8 <nRF24_SetAddr>
		}

		//vérification des adresses :
		ReadMBReg(0x0A, verif_RX0_Adr, 5);
 8000426:	f107 0310 	add.w	r3, r7, #16
 800042a:	2205      	movs	r2, #5
 800042c:	4619      	mov	r1, r3
 800042e:	200a      	movs	r0, #10
 8000430:	f001 fab9 	bl	80019a6 <ReadMBReg>
		ReadMBReg(0x10, verif_TX_Adr, 5);
 8000434:	f107 0318 	add.w	r3, r7, #24
 8000438:	2205      	movs	r2, #5
 800043a:	4619      	mov	r1, r3
 800043c:	2010      	movs	r0, #16
 800043e:	f001 fab2 	bl	80019a6 <ReadMBReg>
		}
		else {
			nRF24_SetAddr(nRF24_PIPETX, addresses_TX[num_data_pipe]);
		}
	}
}
 8000442:	e069      	b.n	8000518 <Config_PTX_adress+0x254>
		if (Addr_Default == Default_pipe_address) {
 8000444:	79bb      	ldrb	r3, [r7, #6]
 8000446:	2b00      	cmp	r3, #0
 8000448:	d15b      	bne.n	8000502 <Config_PTX_adress+0x23e>
			switch (num_data_pipe) {
 800044a:	797b      	ldrb	r3, [r7, #5]
 800044c:	2b05      	cmp	r3, #5
 800044e:	d851      	bhi.n	80004f4 <Config_PTX_adress+0x230>
 8000450:	a201      	add	r2, pc, #4	@ (adr r2, 8000458 <Config_PTX_adress+0x194>)
 8000452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000456:	bf00      	nop
 8000458:	08000471 	.word	0x08000471
 800045c:	08000487 	.word	0x08000487
 8000460:	0800049d 	.word	0x0800049d
 8000464:	080004b3 	.word	0x080004b3
 8000468:	080004c9 	.word	0x080004c9
 800046c:	080004df 	.word	0x080004df
				case 0 : pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; break; //adr défaut RX_ADDR_P0
 8000470:	23e7      	movs	r3, #231	@ 0xe7
 8000472:	733b      	strb	r3, [r7, #12]
 8000474:	23e7      	movs	r3, #231	@ 0xe7
 8000476:	72fb      	strb	r3, [r7, #11]
 8000478:	23e7      	movs	r3, #231	@ 0xe7
 800047a:	72bb      	strb	r3, [r7, #10]
 800047c:	23e7      	movs	r3, #231	@ 0xe7
 800047e:	727b      	strb	r3, [r7, #9]
 8000480:	23e7      	movs	r3, #231	@ 0xe7
 8000482:	723b      	strb	r3, [r7, #8]
 8000484:	e036      	b.n	80004f4 <Config_PTX_adress+0x230>
				case 1 : pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P1
 8000486:	23c2      	movs	r3, #194	@ 0xc2
 8000488:	733b      	strb	r3, [r7, #12]
 800048a:	23c2      	movs	r3, #194	@ 0xc2
 800048c:	72fb      	strb	r3, [r7, #11]
 800048e:	23c2      	movs	r3, #194	@ 0xc2
 8000490:	72bb      	strb	r3, [r7, #10]
 8000492:	23c2      	movs	r3, #194	@ 0xc2
 8000494:	727b      	strb	r3, [r7, #9]
 8000496:	23c2      	movs	r3, #194	@ 0xc2
 8000498:	723b      	strb	r3, [r7, #8]
 800049a:	e02b      	b.n	80004f4 <Config_PTX_adress+0x230>
				case 2 : pipeAddrVar[4]=0xC3; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P2
 800049c:	23c3      	movs	r3, #195	@ 0xc3
 800049e:	733b      	strb	r3, [r7, #12]
 80004a0:	23c2      	movs	r3, #194	@ 0xc2
 80004a2:	72fb      	strb	r3, [r7, #11]
 80004a4:	23c2      	movs	r3, #194	@ 0xc2
 80004a6:	72bb      	strb	r3, [r7, #10]
 80004a8:	23c2      	movs	r3, #194	@ 0xc2
 80004aa:	727b      	strb	r3, [r7, #9]
 80004ac:	23c2      	movs	r3, #194	@ 0xc2
 80004ae:	723b      	strb	r3, [r7, #8]
 80004b0:	e020      	b.n	80004f4 <Config_PTX_adress+0x230>
				case 3 : pipeAddrVar[4]=0xC4; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P3
 80004b2:	23c4      	movs	r3, #196	@ 0xc4
 80004b4:	733b      	strb	r3, [r7, #12]
 80004b6:	23c2      	movs	r3, #194	@ 0xc2
 80004b8:	72fb      	strb	r3, [r7, #11]
 80004ba:	23c2      	movs	r3, #194	@ 0xc2
 80004bc:	72bb      	strb	r3, [r7, #10]
 80004be:	23c2      	movs	r3, #194	@ 0xc2
 80004c0:	727b      	strb	r3, [r7, #9]
 80004c2:	23c2      	movs	r3, #194	@ 0xc2
 80004c4:	723b      	strb	r3, [r7, #8]
 80004c6:	e015      	b.n	80004f4 <Config_PTX_adress+0x230>
				case 4 : pipeAddrVar[4]=0xC5; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P4
 80004c8:	23c5      	movs	r3, #197	@ 0xc5
 80004ca:	733b      	strb	r3, [r7, #12]
 80004cc:	23c2      	movs	r3, #194	@ 0xc2
 80004ce:	72fb      	strb	r3, [r7, #11]
 80004d0:	23c2      	movs	r3, #194	@ 0xc2
 80004d2:	72bb      	strb	r3, [r7, #10]
 80004d4:	23c2      	movs	r3, #194	@ 0xc2
 80004d6:	727b      	strb	r3, [r7, #9]
 80004d8:	23c2      	movs	r3, #194	@ 0xc2
 80004da:	723b      	strb	r3, [r7, #8]
 80004dc:	e00a      	b.n	80004f4 <Config_PTX_adress+0x230>
				case 5 : pipeAddrVar[4]=0xC6; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; break; //adr défaut RX_ADDR_P5
 80004de:	23c6      	movs	r3, #198	@ 0xc6
 80004e0:	733b      	strb	r3, [r7, #12]
 80004e2:	23c2      	movs	r3, #194	@ 0xc2
 80004e4:	72fb      	strb	r3, [r7, #11]
 80004e6:	23c2      	movs	r3, #194	@ 0xc2
 80004e8:	72bb      	strb	r3, [r7, #10]
 80004ea:	23c2      	movs	r3, #194	@ 0xc2
 80004ec:	727b      	strb	r3, [r7, #9]
 80004ee:	23c2      	movs	r3, #194	@ 0xc2
 80004f0:	723b      	strb	r3, [r7, #8]
 80004f2:	bf00      	nop
			nRF24_SetAddr(nRF24_PIPETX,pipeAddrVar);
 80004f4:	f107 0308 	add.w	r3, r7, #8
 80004f8:	4619      	mov	r1, r3
 80004fa:	2006      	movs	r0, #6
 80004fc:	f001 fb7c 	bl	8001bf8 <nRF24_SetAddr>
}
 8000500:	e00a      	b.n	8000518 <Config_PTX_adress+0x254>
			nRF24_SetAddr(nRF24_PIPETX, addresses_TX[num_data_pipe]);
 8000502:	797a      	ldrb	r2, [r7, #5]
 8000504:	4613      	mov	r3, r2
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	4413      	add	r3, r2
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	4a05      	ldr	r2, [pc, #20]	@ (8000524 <Config_PTX_adress+0x260>)
 800050e:	4413      	add	r3, r2
 8000510:	4619      	mov	r1, r3
 8000512:	2006      	movs	r0, #6
 8000514:	f001 fb70 	bl	8001bf8 <nRF24_SetAddr>
}
 8000518:	bf00      	nop
 800051a:	3724      	adds	r7, #36	@ 0x24
 800051c:	46bd      	mov	sp, r7
 800051e:	bd90      	pop	{r4, r7, pc}
 8000520:	20000000 	.word	0x20000000
 8000524:	20000004 	.word	0x20000004

08000528 <Config_ESB_Protocol>:

//Active le protocole Enhanced ShockBurst, notamment l'auto acknowledgment et l'auto retransmit.
//On spécifie, pour le PTX uniquement, le nb de retransmission (ARC --> count_retries, de 0 à 15) et le
//délai entre retransmission (ARD --> delay_retries, de 0 à 15)
void Config_ESB_Protocol(uint8_t delay_retries, uint8_t count_retries) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	4603      	mov	r3, r0
 8000530:	460a      	mov	r2, r1
 8000532:	71fb      	strb	r3, [r7, #7]
 8000534:	4613      	mov	r3, r2
 8000536:	71bb      	strb	r3, [r7, #6]
	uint8_t reg;

	//autorisation de l'auto acknowledgement pour tous les data pipes
	nRF24_EnableAA(0);
 8000538:	2000      	movs	r0, #0
 800053a:	f001 fc33 	bl	8001da4 <nRF24_EnableAA>
	nRF24_EnableAA(1);
 800053e:	2001      	movs	r0, #1
 8000540:	f001 fc30 	bl	8001da4 <nRF24_EnableAA>
	nRF24_EnableAA(2);
 8000544:	2002      	movs	r0, #2
 8000546:	f001 fc2d 	bl	8001da4 <nRF24_EnableAA>
	nRF24_EnableAA(3);
 800054a:	2003      	movs	r0, #3
 800054c:	f001 fc2a 	bl	8001da4 <nRF24_EnableAA>
	nRF24_EnableAA(4);
 8000550:	2004      	movs	r0, #4
 8000552:	f001 fc27 	bl	8001da4 <nRF24_EnableAA>
	nRF24_EnableAA(5);
 8000556:	2005      	movs	r0, #5
 8000558:	f001 fc24 	bl	8001da4 <nRF24_EnableAA>

	//réglage paramètres de retransmission
	nRF24_SetAutoRetr(delay_retries,count_retries);
 800055c:	79ba      	ldrb	r2, [r7, #6]
 800055e:	79fb      	ldrb	r3, [r7, #7]
 8000560:	4611      	mov	r1, r2
 8000562:	4618      	mov	r0, r3
 8000564:	f001 fb1b 	bl	8001b9e <nRF24_SetAutoRetr>

	//verification des registres
	//reg = ReadReg(0x01); //registre EN_AA
	//reg = ReadReg(0x04); //registre SETUP_RETR
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}

08000570 <StopListen>:
}

//la fonction active la fonction TX (mise à 0 de la broche CE).
//Le transceiver doit être au préalable sorti du mode power down (donc en mode StandBy I) et
//et le mode TX doit avoir été sélectionné (PRIM_RX = 0).
void StopListen() {
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	nRF24_CE_L();
 8000574:	f7ff fe36 	bl	80001e4 <nRF24_CE_L>
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}

0800057c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	4603      	mov	r3, r0
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058c:	2b00      	cmp	r3, #0
 800058e:	db0a      	blt.n	80005a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	b2da      	uxtb	r2, r3
 8000594:	490c      	ldr	r1, [pc, #48]	@ (80005c8 <__NVIC_SetPriority+0x4c>)
 8000596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059a:	0112      	lsls	r2, r2, #4
 800059c:	b2d2      	uxtb	r2, r2
 800059e:	440b      	add	r3, r1
 80005a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005a4:	e00a      	b.n	80005bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a6:	683b      	ldr	r3, [r7, #0]
 80005a8:	b2da      	uxtb	r2, r3
 80005aa:	4908      	ldr	r1, [pc, #32]	@ (80005cc <__NVIC_SetPriority+0x50>)
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	f003 030f 	and.w	r3, r3, #15
 80005b2:	3b04      	subs	r3, #4
 80005b4:	0112      	lsls	r2, r2, #4
 80005b6:	b2d2      	uxtb	r2, r2
 80005b8:	440b      	add	r3, r1
 80005ba:	761a      	strb	r2, [r3, #24]
}
 80005bc:	bf00      	nop
 80005be:	370c      	adds	r7, #12
 80005c0:	46bd      	mov	sp, r7
 80005c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c6:	4770      	bx	lr
 80005c8:	e000e100 	.word	0xe000e100
 80005cc:	e000ed00 	.word	0xe000ed00

080005d0 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80005d4:	4b05      	ldr	r3, [pc, #20]	@ (80005ec <LL_RCC_MSI_Enable+0x1c>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a04      	ldr	r2, [pc, #16]	@ (80005ec <LL_RCC_MSI_Enable+0x1c>)
 80005da:	f043 0301 	orr.w	r3, r3, #1
 80005de:	6013      	str	r3, [r2, #0]
}
 80005e0:	bf00      	nop
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	40021000 	.word	0x40021000

080005f0 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 80005f4:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <LL_RCC_MSI_IsReady+0x20>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f003 0302 	and.w	r3, r3, #2
 80005fc:	2b02      	cmp	r3, #2
 80005fe:	d101      	bne.n	8000604 <LL_RCC_MSI_IsReady+0x14>
 8000600:	2301      	movs	r3, #1
 8000602:	e000      	b.n	8000606 <LL_RCC_MSI_IsReady+0x16>
 8000604:	2300      	movs	r3, #0
}
 8000606:	4618      	mov	r0, r3
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	40021000 	.word	0x40021000

08000614 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800061c:	4b06      	ldr	r3, [pc, #24]	@ (8000638 <LL_RCC_SetSysClkSource+0x24>)
 800061e:	689b      	ldr	r3, [r3, #8]
 8000620:	f023 0203 	bic.w	r2, r3, #3
 8000624:	4904      	ldr	r1, [pc, #16]	@ (8000638 <LL_RCC_SetSysClkSource+0x24>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4313      	orrs	r3, r2
 800062a:	608b      	str	r3, [r1, #8]
}
 800062c:	bf00      	nop
 800062e:	370c      	adds	r7, #12
 8000630:	46bd      	mov	sp, r7
 8000632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000636:	4770      	bx	lr
 8000638:	40021000 	.word	0x40021000

0800063c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000640:	4b04      	ldr	r3, [pc, #16]	@ (8000654 <LL_RCC_GetSysClkSource+0x18>)
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	f003 030c 	and.w	r3, r3, #12
}
 8000648:	4618      	mov	r0, r3
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	40021000 	.word	0x40021000

08000658 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000660:	4b06      	ldr	r3, [pc, #24]	@ (800067c <LL_RCC_SetAHBPrescaler+0x24>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000668:	4904      	ldr	r1, [pc, #16]	@ (800067c <LL_RCC_SetAHBPrescaler+0x24>)
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	4313      	orrs	r3, r2
 800066e:	608b      	str	r3, [r1, #8]
}
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	40021000 	.word	0x40021000

08000680 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000688:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <LL_RCC_SetAPB1Prescaler+0x24>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000690:	4904      	ldr	r1, [pc, #16]	@ (80006a4 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4313      	orrs	r3, r2
 8000696:	608b      	str	r3, [r1, #8]
}
 8000698:	bf00      	nop
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a2:	4770      	bx	lr
 80006a4:	40021000 	.word	0x40021000

080006a8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <LL_RCC_SetAPB2Prescaler+0x24>)
 80006b2:	689b      	ldr	r3, [r3, #8]
 80006b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80006b8:	4904      	ldr	r1, [pc, #16]	@ (80006cc <LL_RCC_SetAPB2Prescaler+0x24>)
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4313      	orrs	r3, r2
 80006be:	608b      	str	r3, [r1, #8]
}
 80006c0:	bf00      	nop
 80006c2:	370c      	adds	r7, #12
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	40021000 	.word	0x40021000

080006d0 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80006d8:	4b09      	ldr	r3, [pc, #36]	@ (8000700 <LL_RCC_SetUSARTClockSource+0x30>)
 80006da:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	0c1b      	lsrs	r3, r3, #16
 80006e2:	43db      	mvns	r3, r3
 80006e4:	401a      	ands	r2, r3
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	4905      	ldr	r1, [pc, #20]	@ (8000700 <LL_RCC_SetUSARTClockSource+0x30>)
 80006ec:	4313      	orrs	r3, r2
 80006ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	40021000 	.word	0x40021000

08000704 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <LL_RCC_PLL_Enable+0x1c>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a04      	ldr	r2, [pc, #16]	@ (8000720 <LL_RCC_PLL_Enable+0x1c>)
 800070e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000712:	6013      	str	r3, [r2, #0]
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	40021000 	.word	0x40021000

08000724 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000728:	4b07      	ldr	r3, [pc, #28]	@ (8000748 <LL_RCC_PLL_IsReady+0x24>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000730:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000734:	d101      	bne.n	800073a <LL_RCC_PLL_IsReady+0x16>
 8000736:	2301      	movs	r3, #1
 8000738:	e000      	b.n	800073c <LL_RCC_PLL_IsReady+0x18>
 800073a:	2300      	movs	r3, #0
}
 800073c:	4618      	mov	r0, r3
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	40021000 	.word	0x40021000

0800074c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	607a      	str	r2, [r7, #4]
 8000758:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800075a:	4b0a      	ldr	r3, [pc, #40]	@ (8000784 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800075c:	68da      	ldr	r2, [r3, #12]
 800075e:	4b0a      	ldr	r3, [pc, #40]	@ (8000788 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000760:	4013      	ands	r3, r2
 8000762:	68f9      	ldr	r1, [r7, #12]
 8000764:	68ba      	ldr	r2, [r7, #8]
 8000766:	4311      	orrs	r1, r2
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	0212      	lsls	r2, r2, #8
 800076c:	4311      	orrs	r1, r2
 800076e:	683a      	ldr	r2, [r7, #0]
 8000770:	430a      	orrs	r2, r1
 8000772:	4904      	ldr	r1, [pc, #16]	@ (8000784 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000774:	4313      	orrs	r3, r2
 8000776:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr
 8000784:	40021000 	.word	0x40021000
 8000788:	f9ff808c 	.word	0xf9ff808c

0800078c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000790:	4b05      	ldr	r3, [pc, #20]	@ (80007a8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000792:	68db      	ldr	r3, [r3, #12]
 8000794:	4a04      	ldr	r2, [pc, #16]	@ (80007a8 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8000796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800079a:	60d3      	str	r3, [r2, #12]
}
 800079c:	bf00      	nop
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	40021000 	.word	0x40021000

080007ac <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80007bc:	4904      	ldr	r1, [pc, #16]	@ (80007d0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4313      	orrs	r3, r2
 80007c2:	600b      	str	r3, [r1, #0]
}
 80007c4:	bf00      	nop
 80007c6:	370c      	adds	r7, #12
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	40007000 	.word	0x40007000

080007d4 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <LL_FLASH_SetLatency+0x24>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f023 0207 	bic.w	r2, r3, #7
 80007e4:	4904      	ldr	r1, [pc, #16]	@ (80007f8 <LL_FLASH_SetLatency+0x24>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	600b      	str	r3, [r1, #0]
}
 80007ec:	bf00      	nop
 80007ee:	370c      	adds	r7, #12
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr
 80007f8:	40022000 	.word	0x40022000

080007fc <SystemClock_Config_80M>:
  *            APB2 Prescaler                 = 1
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */
void SystemClock_Config_80M()
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000800:	f7ff fee6 	bl	80005d0 <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 8000804:	bf00      	nop
 8000806:	f7ff fef3 	bl	80005f0 <LL_RCC_MSI_IsReady>
 800080a:	4603      	mov	r3, r0
 800080c:	2b01      	cmp	r3, #1
 800080e:	d1fa      	bne.n	8000806 <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000810:	2004      	movs	r0, #4
 8000812:	f7ff ffdf 	bl	80007d4 <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 8000816:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800081a:	f7ff ffc7 	bl	80007ac <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 800081e:	2300      	movs	r3, #0
 8000820:	2228      	movs	r2, #40	@ 0x28
 8000822:	2100      	movs	r1, #0
 8000824:	2001      	movs	r0, #1
 8000826:	f7ff ff91 	bl	800074c <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 800082a:	f7ff ff6b 	bl	8000704 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 800082e:	f7ff ffad 	bl	800078c <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 8000832:	bf00      	nop
 8000834:	f7ff ff76 	bl	8000724 <LL_RCC_PLL_IsReady>
 8000838:	4603      	mov	r3, r0
 800083a:	2b01      	cmp	r3, #1
 800083c:	d1fa      	bne.n	8000834 <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800083e:	2000      	movs	r0, #0
 8000840:	f7ff ff0a 	bl	8000658 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000844:	2003      	movs	r0, #3
 8000846:	f7ff fee5 	bl	8000614 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 800084a:	bf00      	nop
 800084c:	f7ff fef6 	bl	800063c <LL_RCC_GetSysClkSource>
 8000850:	4603      	mov	r3, r0
 8000852:	2b0c      	cmp	r3, #12
 8000854:	d1fa      	bne.n	800084c <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000856:	2000      	movs	r0, #0
 8000858:	f7ff ff12 	bl	8000680 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800085c:	2000      	movs	r0, #0
 800085e:	f7ff ff23 	bl	80006a8 <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 8000862:	4806      	ldr	r0, [pc, #24]	@ (800087c <SystemClock_Config_80M+0x80>)
 8000864:	f002 fe94 	bl	8003590 <LL_SetSystemCoreClock>
	LL_Init1msTick(80000000);
 8000868:	4804      	ldr	r0, [pc, #16]	@ (800087c <SystemClock_Config_80M+0x80>)
 800086a:	f002 fe5b 	bl	8003524 <LL_Init1msTick>

	LL_RCC_SetUSARTClockSource(LL_RCC_USART2_CLKSOURCE_PCLK1);
 800086e:	f44f 2040 	mov.w	r0, #786432	@ 0xc0000
 8000872:	f7ff ff2d 	bl	80006d0 <LL_RCC_SetUSARTClockSource>
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	04c4b400 	.word	0x04c4b400

08000880 <mySystick>:


// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 8000888:	4a0c      	ldr	r2, [pc, #48]	@ (80008bc <mySystick+0x3c>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	3b01      	subs	r3, #1
 800088e:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 8000890:	2107      	movs	r1, #7
 8000892:	f04f 30ff 	mov.w	r0, #4294967295
 8000896:	f7ff fe71 	bl	800057c <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <mySystick+0x3c>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <mySystick+0x3c>)
 80008a2:	2204      	movs	r2, #4
 80008a4:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 80008a6:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <mySystick+0x3c>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a04      	ldr	r2, [pc, #16]	@ (80008bc <mySystick+0x3c>)
 80008ac:	f043 0303 	orr.w	r3, r3, #3
 80008b0:	6013      	str	r3, [r2, #0]
}
 80008b2:	bf00      	nop
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	e000e010 	.word	0xe000e010

080008c0 <__NVIC_GetPriorityGrouping>:
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008c4:	4b04      	ldr	r3, [pc, #16]	@ (80008d8 <__NVIC_GetPriorityGrouping+0x18>)
 80008c6:	68db      	ldr	r3, [r3, #12]
 80008c8:	0a1b      	lsrs	r3, r3, #8
 80008ca:	f003 0307 	and.w	r3, r3, #7
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	e000ed00 	.word	0xe000ed00

080008dc <__NVIC_EnableIRQ>:
{
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	db0b      	blt.n	8000906 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	f003 021f 	and.w	r2, r3, #31
 80008f4:	4907      	ldr	r1, [pc, #28]	@ (8000914 <__NVIC_EnableIRQ+0x38>)
 80008f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fa:	095b      	lsrs	r3, r3, #5
 80008fc:	2001      	movs	r0, #1
 80008fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000902:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000e100 	.word	0xe000e100

08000918 <__NVIC_SetPriority>:
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	6039      	str	r1, [r7, #0]
 8000922:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000924:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000928:	2b00      	cmp	r3, #0
 800092a:	db0a      	blt.n	8000942 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	b2da      	uxtb	r2, r3
 8000930:	490c      	ldr	r1, [pc, #48]	@ (8000964 <__NVIC_SetPriority+0x4c>)
 8000932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000936:	0112      	lsls	r2, r2, #4
 8000938:	b2d2      	uxtb	r2, r2
 800093a:	440b      	add	r3, r1
 800093c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000940:	e00a      	b.n	8000958 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4908      	ldr	r1, [pc, #32]	@ (8000968 <__NVIC_SetPriority+0x50>)
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	f003 030f 	and.w	r3, r3, #15
 800094e:	3b04      	subs	r3, #4
 8000950:	0112      	lsls	r2, r2, #4
 8000952:	b2d2      	uxtb	r2, r2
 8000954:	440b      	add	r3, r1
 8000956:	761a      	strb	r2, [r3, #24]
}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	e000e100 	.word	0xe000e100
 8000968:	e000ed00 	.word	0xe000ed00

0800096c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800096c:	b480      	push	{r7}
 800096e:	b089      	sub	sp, #36	@ 0x24
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	f003 0307 	and.w	r3, r3, #7
 800097e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000980:	69fb      	ldr	r3, [r7, #28]
 8000982:	f1c3 0307 	rsb	r3, r3, #7
 8000986:	2b04      	cmp	r3, #4
 8000988:	bf28      	it	cs
 800098a:	2304      	movcs	r3, #4
 800098c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800098e:	69fb      	ldr	r3, [r7, #28]
 8000990:	3304      	adds	r3, #4
 8000992:	2b06      	cmp	r3, #6
 8000994:	d902      	bls.n	800099c <NVIC_EncodePriority+0x30>
 8000996:	69fb      	ldr	r3, [r7, #28]
 8000998:	3b03      	subs	r3, #3
 800099a:	e000      	b.n	800099e <NVIC_EncodePriority+0x32>
 800099c:	2300      	movs	r3, #0
 800099e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a0:	f04f 32ff 	mov.w	r2, #4294967295
 80009a4:	69bb      	ldr	r3, [r7, #24]
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	43da      	mvns	r2, r3
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	401a      	ands	r2, r3
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009b4:	f04f 31ff 	mov.w	r1, #4294967295
 80009b8:	697b      	ldr	r3, [r7, #20]
 80009ba:	fa01 f303 	lsl.w	r3, r1, r3
 80009be:	43d9      	mvns	r1, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c4:	4313      	orrs	r3, r2
         );
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3724      	adds	r7, #36	@ 0x24
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80009dc:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80009de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80009e0:	4907      	ldr	r1, [pc, #28]	@ (8000a00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80009e8:	4b05      	ldr	r3, [pc, #20]	@ (8000a00 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80009ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	4013      	ands	r3, r2
 80009f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009f2:	68fb      	ldr	r3, [r7, #12]
}
 80009f4:	bf00      	nop
 80009f6:	3714      	adds	r7, #20
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	40021000 	.word	0x40021000

08000a04 <LL_GPIO_SetPinMode>:
{
 8000a04:	b480      	push	{r7}
 8000a06:	b08b      	sub	sp, #44	@ 0x2c
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	60f8      	str	r0, [r7, #12]
 8000a0c:	60b9      	str	r1, [r7, #8]
 8000a0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	68bb      	ldr	r3, [r7, #8]
 8000a16:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	fa93 f3a3 	rbit	r3, r3
 8000a1e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d101      	bne.n	8000a2e <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000a2a:	2320      	movs	r3, #32
 8000a2c:	e003      	b.n	8000a36 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8000a2e:	69bb      	ldr	r3, [r7, #24]
 8000a30:	fab3 f383 	clz	r3, r3
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	005b      	lsls	r3, r3, #1
 8000a38:	2103      	movs	r1, #3
 8000a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3e:	43db      	mvns	r3, r3
 8000a40:	401a      	ands	r2, r3
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a46:	6a3b      	ldr	r3, [r7, #32]
 8000a48:	fa93 f3a3 	rbit	r3, r3
 8000a4c:	61fb      	str	r3, [r7, #28]
  return result;
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d101      	bne.n	8000a5c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000a58:	2320      	movs	r3, #32
 8000a5a:	e003      	b.n	8000a64 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a5e:	fab3 f383 	clz	r3, r3
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	005b      	lsls	r3, r3, #1
 8000a66:	6879      	ldr	r1, [r7, #4]
 8000a68:	fa01 f303 	lsl.w	r3, r1, r3
 8000a6c:	431a      	orrs	r2, r3
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	601a      	str	r2, [r3, #0]
}
 8000a72:	bf00      	nop
 8000a74:	372c      	adds	r7, #44	@ 0x2c
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <LL_GPIO_SetPinPull>:
{
 8000a7e:	b480      	push	{r7}
 8000a80:	b08b      	sub	sp, #44	@ 0x2c
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	60f8      	str	r0, [r7, #12]
 8000a86:	60b9      	str	r1, [r7, #8]
 8000a88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	68da      	ldr	r2, [r3, #12]
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	fa93 f3a3 	rbit	r3, r3
 8000a98:	613b      	str	r3, [r7, #16]
  return result;
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a9e:	69bb      	ldr	r3, [r7, #24]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d101      	bne.n	8000aa8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	e003      	b.n	8000ab0 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000aa8:	69bb      	ldr	r3, [r7, #24]
 8000aaa:	fab3 f383 	clz	r3, r3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	005b      	lsls	r3, r3, #1
 8000ab2:	2103      	movs	r1, #3
 8000ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	401a      	ands	r2, r3
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ac0:	6a3b      	ldr	r3, [r7, #32]
 8000ac2:	fa93 f3a3 	rbit	r3, r3
 8000ac6:	61fb      	str	r3, [r7, #28]
  return result;
 8000ac8:	69fb      	ldr	r3, [r7, #28]
 8000aca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d101      	bne.n	8000ad6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000ad2:	2320      	movs	r3, #32
 8000ad4:	e003      	b.n	8000ade <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad8:	fab3 f383 	clz	r3, r3
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	6879      	ldr	r1, [r7, #4]
 8000ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae6:	431a      	orrs	r2, r3
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	60da      	str	r2, [r3, #12]
}
 8000aec:	bf00      	nop
 8000aee:	372c      	adds	r7, #44	@ 0x2c
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <LL_GPIO_IsInputPinSet>:
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	691a      	ldr	r2, [r3, #16]
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	4013      	ands	r3, r2
 8000b0a:	683a      	ldr	r2, [r7, #0]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d101      	bne.n	8000b14 <LL_GPIO_IsInputPinSet+0x1c>
 8000b10:	2301      	movs	r3, #1
 8000b12:	e000      	b.n	8000b16 <LL_GPIO_IsInputPinSet+0x1e>
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <LL_GPIO_ResetOutputPin>:
{
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	683a      	ldr	r2, [r7, #0]
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000b32:	bf00      	nop
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
	...

08000b40 <LL_SYSCFG_SetEXTISource>:
{
 8000b40:	b480      	push	{r7}
 8000b42:	b087      	sub	sp, #28
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000b4a:	4a17      	ldr	r2, [pc, #92]	@ (8000ba8 <LL_SYSCFG_SetEXTISource+0x68>)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	3302      	adds	r3, #2
 8000b52:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	0c1b      	lsrs	r3, r3, #16
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	ea02 0103 	and.w	r1, r2, r3
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	0c1b      	lsrs	r3, r3, #16
 8000b64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b66:	693b      	ldr	r3, [r7, #16]
 8000b68:	fa93 f3a3 	rbit	r3, r3
 8000b6c:	60fb      	str	r3, [r7, #12]
  return result;
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d101      	bne.n	8000b7c <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000b78:	2320      	movs	r3, #32
 8000b7a:	e003      	b.n	8000b84 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	fab3 f383 	clz	r3, r3
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	461a      	mov	r2, r3
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	fa03 f202 	lsl.w	r2, r3, r2
 8000b8c:	4806      	ldr	r0, [pc, #24]	@ (8000ba8 <LL_SYSCFG_SetEXTISource+0x68>)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	430a      	orrs	r2, r1
 8000b94:	3302      	adds	r3, #2
 8000b96:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000b9a:	bf00      	nop
 8000b9c:	371c      	adds	r7, #28
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	40010000 	.word	0x40010000

08000bac <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	@ 0x28
 8000bb0:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000bb2:	f107 031c 	add.w	r3, r7, #28
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	601a      	str	r2, [r3, #0]
 8000bba:	605a      	str	r2, [r3, #4]
 8000bbc:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbe:	1d3b      	adds	r3, r7, #4
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
 8000bcc:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8000bce:	2004      	movs	r0, #4
 8000bd0:	f7ff ff00 	bl	80009d4 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	f7ff fefd 	bl	80009d4 <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8000bda:	2002      	movs	r0, #2
 8000bdc:	f7ff fefa 	bl	80009d4 <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 8000be0:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000be4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000be8:	f7ff ff9b 	bl	8000b22 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 8000bec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf0:	483c      	ldr	r0, [pc, #240]	@ (8000ce4 <GPIO_init+0x138>)
 8000bf2:	f7ff ff96 	bl	8000b22 <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 8000bf6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bfa:	483b      	ldr	r0, [pc, #236]	@ (8000ce8 <GPIO_init+0x13c>)
 8000bfc:	f7ff ff91 	bl	8000b22 <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000c00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c04:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	4619      	mov	r1, r3
 8000c12:	4835      	ldr	r0, [pc, #212]	@ (8000ce8 <GPIO_init+0x13c>)
 8000c14:	f001 fed9 	bl	80029ca <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8000c18:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000c1c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2e:	1d3b      	adds	r3, r7, #4
 8000c30:	4619      	mov	r1, r3
 8000c32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c36:	f001 fec8 	bl	80029ca <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 8000c3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c3e:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c40:	2301      	movs	r3, #1
 8000c42:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c44:	2300      	movs	r3, #0
 8000c46:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	4619      	mov	r1, r3
 8000c54:	4823      	ldr	r0, [pc, #140]	@ (8000ce4 <GPIO_init+0x138>)
 8000c56:	f001 feb8 	bl	80029ca <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 8000c5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c5e:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000c60:	2301      	movs	r3, #1
 8000c62:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8000c70:	1d3b      	adds	r3, r7, #4
 8000c72:	4619      	mov	r1, r3
 8000c74:	481c      	ldr	r0, [pc, #112]	@ (8000ce8 <GPIO_init+0x13c>)
 8000c76:	f001 fea8 	bl	80029ca <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000c7a:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f7ff ff5e 	bl	8000b40 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000c84:	2301      	movs	r3, #1
 8000c86:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000c92:	2300      	movs	r3, #0
 8000c94:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 8000c9e:	f107 031c 	add.w	r3, r7, #28
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f001 fc52 	bl	800254c <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	2101      	movs	r1, #1
 8000cac:	480d      	ldr	r0, [pc, #52]	@ (8000ce4 <GPIO_init+0x138>)
 8000cae:	f7ff fee6 	bl	8000a7e <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	480b      	ldr	r0, [pc, #44]	@ (8000ce4 <GPIO_init+0x138>)
 8000cb8:	f7ff fea4 	bl	8000a04 <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000cbc:	f7ff fe00 	bl	80008c0 <__NVIC_GetPriorityGrouping>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fe50 	bl	800096c <NVIC_EncodePriority>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	4619      	mov	r1, r3
 8000cd0:	2006      	movs	r0, #6
 8000cd2:	f7ff fe21 	bl	8000918 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 8000cd6:	2006      	movs	r0, #6
 8000cd8:	f7ff fe00 	bl	80008dc <__NVIC_EnableIRQ>
}
 8000cdc:	bf00      	nop
 8000cde:	3728      	adds	r7, #40	@ 0x28
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	48000400 	.word	0x48000400
 8000ce8:	48000800 	.word	0x48000800

08000cec <BLUE_BUTTON>:
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}

int BLUE_BUTTON()
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 8000cf0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf4:	4805      	ldr	r0, [pc, #20]	@ (8000d0c <BLUE_BUTTON+0x20>)
 8000cf6:	f7ff feff 	bl	8000af8 <LL_GPIO_IsInputPinSet>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	bf0c      	ite	eq
 8000d00:	2301      	moveq	r3, #1
 8000d02:	2300      	movne	r3, #0
 8000d04:	b2db      	uxtb	r3, r3
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	48000800 	.word	0x48000800

08000d10 <__NVIC_SetPriorityGrouping>:
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d20:	4b0c      	ldr	r3, [pc, #48]	@ (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d26:	68ba      	ldr	r2, [r7, #8]
 8000d28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d42:	4a04      	ldr	r2, [pc, #16]	@ (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	60d3      	str	r3, [r2, #12]
}
 8000d48:	bf00      	nop
 8000d4a:	3714      	adds	r7, #20
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <__NVIC_EnableIRQ>:
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	db0b      	blt.n	8000d82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	f003 021f 	and.w	r2, r3, #31
 8000d70:	4907      	ldr	r1, [pc, #28]	@ (8000d90 <__NVIC_EnableIRQ+0x38>)
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	095b      	lsrs	r3, r3, #5
 8000d78:	2001      	movs	r0, #1
 8000d7a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000e100 	.word	0xe000e100

08000d94 <__NVIC_DisableIRQ>:
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	db12      	blt.n	8000dcc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	f003 021f 	and.w	r2, r3, #31
 8000dac:	490a      	ldr	r1, [pc, #40]	@ (8000dd8 <__NVIC_DisableIRQ+0x44>)
 8000dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db2:	095b      	lsrs	r3, r3, #5
 8000db4:	2001      	movs	r0, #1
 8000db6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dba:	3320      	adds	r3, #32
 8000dbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8000dc0:	f3bf 8f4f 	dsb	sy
}
 8000dc4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000dc6:	f3bf 8f6f 	isb	sy
}
 8000dca:	bf00      	nop
}
 8000dcc:	bf00      	nop
 8000dce:	370c      	adds	r7, #12
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	e000e100 	.word	0xe000e100

08000ddc <__NVIC_SetPriority>:
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	6039      	str	r1, [r7, #0]
 8000de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	db0a      	blt.n	8000e06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	490c      	ldr	r1, [pc, #48]	@ (8000e28 <__NVIC_SetPriority+0x4c>)
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	0112      	lsls	r2, r2, #4
 8000dfc:	b2d2      	uxtb	r2, r2
 8000dfe:	440b      	add	r3, r1
 8000e00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000e04:	e00a      	b.n	8000e1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	4908      	ldr	r1, [pc, #32]	@ (8000e2c <__NVIC_SetPriority+0x50>)
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	f003 030f 	and.w	r3, r3, #15
 8000e12:	3b04      	subs	r3, #4
 8000e14:	0112      	lsls	r2, r2, #4
 8000e16:	b2d2      	uxtb	r2, r2
 8000e18:	440b      	add	r3, r1
 8000e1a:	761a      	strb	r2, [r3, #24]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	e000e100 	.word	0xe000e100
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <LL_RCC_LSE_Enable>:
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000e34:	4b06      	ldr	r3, [pc, #24]	@ (8000e50 <LL_RCC_LSE_Enable+0x20>)
 8000e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e3a:	4a05      	ldr	r2, [pc, #20]	@ (8000e50 <LL_RCC_LSE_Enable+0x20>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8000e44:	bf00      	nop
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40021000 	.word	0x40021000

08000e54 <LL_RCC_LSE_IsReady>:
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8000e58:	4b07      	ldr	r3, [pc, #28]	@ (8000e78 <LL_RCC_LSE_IsReady+0x24>)
 8000e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d101      	bne.n	8000e6a <LL_RCC_LSE_IsReady+0x16>
 8000e66:	2301      	movs	r3, #1
 8000e68:	e000      	b.n	8000e6c <LL_RCC_LSE_IsReady+0x18>
 8000e6a:	2300      	movs	r3, #0
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000

08000e7c <LL_RCC_MSI_EnablePLLMode>:
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8000e80:	4b05      	ldr	r3, [pc, #20]	@ (8000e98 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a04      	ldr	r2, [pc, #16]	@ (8000e98 <LL_RCC_MSI_EnablePLLMode+0x1c>)
 8000e86:	f043 0304 	orr.w	r3, r3, #4
 8000e8a:	6013      	str	r3, [r2, #0]
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	40021000 	.word	0x40021000

08000e9c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000ea4:	4b08      	ldr	r3, [pc, #32]	@ (8000ec8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000ea6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000ea8:	4907      	ldr	r1, [pc, #28]	@ (8000ec8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000eb0:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000eb2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000eba:	68fb      	ldr	r3, [r7, #12]
}
 8000ebc:	bf00      	nop
 8000ebe:	3714      	adds	r7, #20
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	40021000 	.word	0x40021000

08000ecc <LL_APB1_GRP1_DisableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <LL_APB1_GRP1_DisableClock+0x24>)
 8000ed6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	43db      	mvns	r3, r3
 8000edc:	4904      	ldr	r1, [pc, #16]	@ (8000ef0 <LL_APB1_GRP1_DisableClock+0x24>)
 8000ede:	4013      	ands	r3, r2
 8000ee0:	658b      	str	r3, [r1, #88]	@ 0x58
}
 8000ee2:	bf00      	nop
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	40021000 	.word	0x40021000

08000ef4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b085      	sub	sp, #20
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000efc:	4b08      	ldr	r3, [pc, #32]	@ (8000f20 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000efe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f00:	4907      	ldr	r1, [pc, #28]	@ (8000f20 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000f0a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f12:	68fb      	ldr	r3, [r7, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	40021000 	.word	0x40021000

08000f24 <LL_SYSCFG_SetEXTISource>:
{
 8000f24:	b480      	push	{r7}
 8000f26:	b087      	sub	sp, #28
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000f2e:	4a17      	ldr	r2, [pc, #92]	@ (8000f8c <LL_SYSCFG_SetEXTISource+0x68>)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	3302      	adds	r3, #2
 8000f36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	0c1b      	lsrs	r3, r3, #16
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	ea02 0103 	and.w	r1, r2, r3
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	0c1b      	lsrs	r3, r3, #16
 8000f48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	fa93 f3a3 	rbit	r3, r3
 8000f50:	60fb      	str	r3, [r7, #12]
  return result;
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d101      	bne.n	8000f60 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000f5c:	2320      	movs	r3, #32
 8000f5e:	e003      	b.n	8000f68 <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	fab3 f383 	clz	r3, r3
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	461a      	mov	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	fa03 f202 	lsl.w	r2, r3, r2
 8000f70:	4806      	ldr	r0, [pc, #24]	@ (8000f8c <LL_SYSCFG_SetEXTISource+0x68>)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	430a      	orrs	r2, r1
 8000f78:	3302      	adds	r3, #2
 8000f7a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000f7e:	bf00      	nop
 8000f80:	371c      	adds	r7, #28
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40010000 	.word	0x40010000

08000f90 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000f98:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4904      	ldr	r1, [pc, #16]	@ (8000fb0 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	600b      	str	r3, [r1, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr
 8000fb0:	40010400 	.word	0x40010400

08000fb4 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	4904      	ldr	r1, [pc, #16]	@ (8000fd8 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	608b      	str	r3, [r1, #8]

}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40010400 	.word	0x40010400

08000fdc <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000fe6:	68da      	ldr	r2, [r3, #12]
 8000fe8:	4904      	ldr	r1, [pc, #16]	@ (8000ffc <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	60cb      	str	r3, [r1, #12]
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	40010400 	.word	0x40010400

08001000 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001004:	4b05      	ldr	r3, [pc, #20]	@ (800101c <LL_LPM_EnableSleep+0x1c>)
 8001006:	691b      	ldr	r3, [r3, #16]
 8001008:	4a04      	ldr	r2, [pc, #16]	@ (800101c <LL_LPM_EnableSleep+0x1c>)
 800100a:	f023 0304 	bic.w	r3, r3, #4
 800100e:	6113      	str	r3, [r2, #16]
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <Delay_ms>:
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f002 fa89 	bl	8003540 <LL_mDelay>
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <LL_RTC_BAK_SetRegister>:
  *         @arg @ref LL_RTC_BKP_DR31
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)
{
 8001036:	b480      	push	{r7}
 8001038:	b087      	sub	sp, #28
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8001042:	2300      	movs	r3, #0
 8001044:	617b      	str	r3, [r7, #20]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	3350      	adds	r3, #80	@ 0x50
 800104a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	697a      	ldr	r2, [r7, #20]
 8001052:	4413      	add	r3, r2
 8001054:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	601a      	str	r2, [r3, #0]
}
 800105c:	bf00      	nop
 800105e:	371c      	adds	r7, #28
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr

08001068 <LL_RTC_BAK_GetRegister>:
  *         @arg @ref LL_RTC_BKP_DR30
  *         @arg @ref LL_RTC_BKP_DR31
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)
{
 8001068:	b480      	push	{r7}
 800106a:	b085      	sub	sp, #20
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]

  tmp = (uint32_t)(&(RTCx->BKP0R));
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3350      	adds	r3, #80	@ 0x50
 800107a:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	68fa      	ldr	r2, [r7, #12]
 8001082:	4413      	add	r3, r2
 8001084:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681b      	ldr	r3, [r3, #0]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <Enable_MSI_LSE_Calibration>:
uint8_t channel_nb = 60; //n° du canal radio utilisé (//channel 60 --> 2460 MHz)
uint8_t adr_data_pipe_used = 1; //numéro du data pipe utilisé pour la transmission (de 0 à 5)


void Enable_MSI_LSE_Calibration(void)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	af00      	add	r7, sp, #0
    /* Activer la LSE */
    LL_RCC_LSE_Enable();
 800109a:	f7ff fec9 	bl	8000e30 <LL_RCC_LSE_Enable>
    while (LL_RCC_LSE_IsReady() != 1) {}
 800109e:	bf00      	nop
 80010a0:	f7ff fed8 	bl	8000e54 <LL_RCC_LSE_IsReady>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d1fa      	bne.n	80010a0 <Enable_MSI_LSE_Calibration+0xa>

    /* Connecter la MSI sur la LSE pour calibration */
    LL_RCC_MSI_EnablePLLMode(); // permet la correction auto par LSE
 80010aa:	f7ff fee7 	bl	8000e7c <LL_RCC_MSI_EnablePLLMode>
}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <Enter_Sleep_100Hz>:
{
    LL_RCC_MSI_DisablePLLMode();
}

void Enter_Sleep_100Hz(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	af00      	add	r7, sp, #0
    /* Configuration du timer d’interruption (100 Hz = 10 ms) */
    // Hypothèse : un timer (TIMx) ou SysTick est déjà configuré ailleurs
    // pour générer une IRQ toutes les 10 ms.

	/* === Activation horloge du TIM2 === */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f7ff fef0 	bl	8000e9c <LL_APB1_GRP1_EnableClock>
	 * Fréquence MSI = 4 MHz
	 * PSC = 399 → 4 MHz / (399+1) = 10 kHz
	 * ARR = 99  → 10 kHz / (99+1) = 100 Hz
	 */
    // Reset TIM2 configuration
	 TIM2->CR1 = 0;        // Reset Control Register 1
 80010bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
	 TIM2->CR2 = 0;        // Reset Control Register 2
 80010c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010c8:	2200      	movs	r2, #0
 80010ca:	605a      	str	r2, [r3, #4]
	 TIM2->DIER = 0;       // Disable interrupts
 80010cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]
	 TIM2->SR = 0;         // Clear status register
 80010d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010d8:	2200      	movs	r2, #0
 80010da:	611a      	str	r2, [r3, #16]

	 TIM2->PSC = (4000000 / 10000) - 1; // Prescaler to get 10 kHz
 80010dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010e0:	f240 128f 	movw	r2, #399	@ 0x18f
 80010e4:	629a      	str	r2, [r3, #40]	@ 0x28
	 TIM2->ARR = (10000 / 100) - 1; // Auto-reload for 100 Hz
 80010e6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010ea:	2263      	movs	r2, #99	@ 0x63
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c

	 // Enable Update Interrupt
	 TIM2->DIER |= TIM_DIER_UIE;
 80010ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	60d3      	str	r3, [r2, #12]

	 // Enable Timer
	 TIM2->CR1 |= TIM_CR1_CEN;
 80010fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6013      	str	r3, [r2, #0]

	/* === Configuration NVIC === */
	NVIC_SetPriority(TIM2_IRQn, 0);
 800110e:	2100      	movs	r1, #0
 8001110:	201c      	movs	r0, #28
 8001112:	f7ff fe63 	bl	8000ddc <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM2_IRQn);
 8001116:	201c      	movs	r0, #28
 8001118:	f7ff fe1e 	bl	8000d58 <__NVIC_EnableIRQ>

    LL_LPM_EnableSleep();    // Autorise le mode Sleep
 800111c:	f7ff ff70 	bl	8001000 <LL_LPM_EnableSleep>
    __WFI();                 // Attente d’interruption → Sleep 10 ms
 8001120:	bf30      	wfi
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}

08001126 <Exit_Sleep_100Hz>:

void Exit_Sleep_100Hz(void)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	af00      	add	r7, sp, #0
    /* === Désactivation des interruptions du timer === */
    NVIC_DisableIRQ(TIM2_IRQn);       // Désactive l'IRQ dans le NVIC
 800112a:	201c      	movs	r0, #28
 800112c:	f7ff fe32 	bl	8000d94 <__NVIC_DisableIRQ>
    TIM2->DIER &= ~TIM_DIER_UIE;      // Désactive l'interruption d'update TIM2
 8001130:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001134:	68db      	ldr	r3, [r3, #12]
 8001136:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800113a:	f023 0301 	bic.w	r3, r3, #1
 800113e:	60d3      	str	r3, [r2, #12]

    /* === Arrêt du compteur TIM2 === */
    TIM2->CR1 &= ~TIM_CR1_CEN;        // Stoppe le timer
 8001140:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800114a:	f023 0301 	bic.w	r3, r3, #1
 800114e:	6013      	str	r3, [r2, #0]

    /* === Réinitialisation optionnelle des registres du timer === */
    TIM2->CR1 = 0;
 8001150:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
    TIM2->CR2 = 0;
 8001158:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800115c:	2200      	movs	r2, #0
 800115e:	605a      	str	r2, [r3, #4]
    TIM2->SR = 0;
 8001160:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001164:	2200      	movs	r2, #0
 8001166:	611a      	str	r2, [r3, #16]

    /* === Désactivation de l'horloge du timer (optionnel) === */
    LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001168:	2001      	movs	r0, #1
 800116a:	f7ff feaf 	bl	8000ecc <LL_APB1_GRP1_DisableClock>

    /* === Désactivation du mode Sleep === */
    //            LL_LPM_DesableSleep();
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
	...

08001174 <_flavien_MSI_4Mhz>:



void _flavien_MSI_4Mhz(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
	// ATTENTION A NE PAS UTILISER LA PLL LORS DU CHANGEMENT !!!
	RCC->CR |= (0x1); // MSION = 1 (MSI oscilator on)
 8001178:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a18      	ldr	r2, [pc, #96]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 800117e:	f043 0301 	orr.w	r3, r3, #1
 8001182:	6013      	str	r3, [r2, #0]
	while( !((RCC->CR >> 1) & 0x1) ); // Wait for MSIRDY = 1 (MSI oscillator ready)
 8001184:	bf00      	nop
 8001186:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	085b      	lsrs	r3, r3, #1
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0f8      	beq.n	8001186 <_flavien_MSI_4Mhz+0x12>
	RCC->CR &= ~(0xF << 4); // MSIRANGE
 8001194:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a11      	ldr	r2, [pc, #68]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 800119a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800119e:	6013      	str	r3, [r2, #0]
	RCC->CR |= 0x6 << 4; 	// 4Mhz
 80011a0:	4b0f      	ldr	r3, [pc, #60]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a0e      	ldr	r2, [pc, #56]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 80011a6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80011aa:	6013      	str	r3, [r2, #0]
	RCC->CR |= 0x1 << 3;	//MSIREGSEL = 1
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a0b      	ldr	r2, [pc, #44]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 80011b2:	f043 0308 	orr.w	r3, r3, #8
 80011b6:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 80011b8:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4a08      	ldr	r2, [pc, #32]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 80011be:	f023 0303 	bic.w	r3, r3, #3
 80011c2:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 80011c4:	bf00      	nop
 80011c6:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <_flavien_MSI_4Mhz+0x6c>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	089b      	lsrs	r3, r3, #2
 80011cc:	f003 0303 	and.w	r3, r3, #3
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d1f8      	bne.n	80011c6 <_flavien_MSI_4Mhz+0x52>
}
 80011d4:	bf00      	nop
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	40021000 	.word	0x40021000

080011e4 <_flavien_MSI_24Mhz>:

void _flavien_MSI_24Mhz(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
	// ATTENTION A NE PAS UTILISER LA PLL LORS DU CHANGEMENT !!!
	RCC->CR |= (0x1); // MSION = 1 (MSI oscilator on)
 80011e8:	4b17      	ldr	r3, [pc, #92]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a16      	ldr	r2, [pc, #88]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	6013      	str	r3, [r2, #0]
	while( !((RCC->CR >> 1) & 0x1) ); // Wait for MSIRDY = 1 (MSI oscillator ready)
 80011f4:	bf00      	nop
 80011f6:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	085b      	lsrs	r3, r3, #1
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	2b00      	cmp	r3, #0
 8001202:	d0f8      	beq.n	80011f6 <_flavien_MSI_24Mhz+0x12>
	RCC->CR = ((RCC->CR & ~(0xF << 4)) | (0x9 << 4)); // MSIRANGE = 1001b = 0x9 = 24Mhz
 8001204:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800120c:	4a0e      	ldr	r2, [pc, #56]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 800120e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8001212:	6013      	str	r3, [r2, #0]
	RCC->CR |= (0x1 << 3); // MSIREGSEL = 1
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a0b      	ldr	r2, [pc, #44]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 800121a:	f043 0308 	orr.w	r3, r3, #8
 800121e:	6013      	str	r3, [r2, #0]
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 8001220:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	4a08      	ldr	r2, [pc, #32]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 8001226:	f023 0303 	bic.w	r3, r3, #3
 800122a:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 800122c:	bf00      	nop
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <_flavien_MSI_24Mhz+0x64>)
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	089b      	lsrs	r3, r3, #2
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1f8      	bne.n	800122e <_flavien_MSI_24Mhz+0x4a>
}
 800123c:	bf00      	nop
 800123e:	bf00      	nop
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	40021000 	.word	0x40021000

0800124c <_flavien_PLL_80Mhz>:

void _flavien_PLL_80Mhz(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 8001250:	4b2a      	ldr	r3, [pc, #168]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	4a29      	ldr	r2, [pc, #164]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 8001256:	f023 0303 	bic.w	r3, r3, #3
 800125a:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 800125c:	bf00      	nop
 800125e:	4b27      	ldr	r3, [pc, #156]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	f003 0303 	and.w	r3, r3, #3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1f8      	bne.n	800125e <_flavien_PLL_80Mhz+0x12>
	// Disable the PLL by setting PLLON to 0
	RCC->CR &= ~(0x1 << 24);
 800126c:	4b23      	ldr	r3, [pc, #140]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a22      	ldr	r2, [pc, #136]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 8001272:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001276:	6013      	str	r3, [r2, #0]
	// Wait until PLLRDY is cleared. The PLL is now fully stopped
	while((RCC->CR >> 25) & 0x1);
 8001278:	bf00      	nop
 800127a:	4b20      	ldr	r3, [pc, #128]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	0e5b      	lsrs	r3, r3, #25
 8001280:	f003 0301 	and.w	r3, r3, #1
 8001284:	2b00      	cmp	r3, #0
 8001286:	d1f8      	bne.n	800127a <_flavien_PLL_80Mhz+0x2e>
	// Change the desired parameter
	RCC->PLLCFGR &= ~(0x7F << 8); // clearing PLLN
 8001288:	4b1c      	ldr	r3, [pc, #112]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	4a1b      	ldr	r2, [pc, #108]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 800128e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8001292:	60d3      	str	r3, [r2, #12]
	RCC->PLLCFGR |= (20 << 8); 	// PLLN = 20
 8001294:	4b19      	ldr	r3, [pc, #100]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	4a18      	ldr	r2, [pc, #96]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 800129a:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800129e:	60d3      	str	r3, [r2, #12]

	RCC->PLLCFGR &= ~(0x7 << 4); // clearing PLLM (PLLM = 1)
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	4a15      	ldr	r2, [pc, #84]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80012aa:	60d3      	str	r3, [r2, #12]
	// Enable the PLL again by setting PLLON to 1.
	RCC->CR |= 0x1 << 24;
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a12      	ldr	r2, [pc, #72]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012b6:	6013      	str	r3, [r2, #0]
	// Enable the desired PLL outputs by configuring PLLPEN, PLLQEN, PLLREN
	RCC->PLLCFGR |= 0x1 << 24; // PLLREN = 1 (PLLCLK output enable)
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	4a0f      	ldr	r2, [pc, #60]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012c2:	60d3      	str	r3, [r2, #12]
	while ( ((RCC->CR >> 25) & 0x1) != 0x1) ; // wait for the PLL to be locked
 80012c4:	bf00      	nop
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	0e5b      	lsrs	r3, r3, #25
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d1f8      	bne.n	80012c6 <_flavien_PLL_80Mhz+0x7a>

	RCC->CFGR |= 0x3; //   11: PLL selected as system clock
 80012d4:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	4a08      	ldr	r2, [pc, #32]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012da:	f043 0303 	orr.w	r3, r3, #3
 80012de:	6093      	str	r3, [r2, #8]
	while( ((RCC->CFGR >> 2) & 0x3) != 0x3); //Set and cleared by hardware to indicate which clock source is used as system clock.
 80012e0:	bf00      	nop
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <_flavien_PLL_80Mhz+0xb0>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	f003 0303 	and.w	r3, r3, #3
 80012ec:	2b03      	cmp	r3, #3
 80012ee:	d1f8      	bne.n	80012e2 <_flavien_PLL_80Mhz+0x96>
}
 80012f0:	bf00      	nop
 80012f2:	bf00      	nop
 80012f4:	46bd      	mov	sp, r7
 80012f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fa:	4770      	bx	lr
 80012fc:	40021000 	.word	0x40021000

08001300 <_flavien_PLL_off>:

void _flavien_PLL_off(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
	RCC->CFGR &= ~(0x3); //  00: MSI oscillator used as system clock
 8001304:	4b10      	ldr	r3, [pc, #64]	@ (8001348 <_flavien_PLL_off+0x48>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	4a0f      	ldr	r2, [pc, #60]	@ (8001348 <_flavien_PLL_off+0x48>)
 800130a:	f023 0303 	bic.w	r3, r3, #3
 800130e:	6093      	str	r3, [r2, #8]
	while( (RCC->CFGR >> 2 & 0x3) != 0x0); //Set and cleared by hardware to indicate which clock source is used as system clock.
 8001310:	bf00      	nop
 8001312:	4b0d      	ldr	r3, [pc, #52]	@ (8001348 <_flavien_PLL_off+0x48>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	089b      	lsrs	r3, r3, #2
 8001318:	f003 0303 	and.w	r3, r3, #3
 800131c:	2b00      	cmp	r3, #0
 800131e:	d1f8      	bne.n	8001312 <_flavien_PLL_off+0x12>
	// Disable the PLL by setting PLLON to 0
	RCC->CR &= ~(0x1 << 24); // PLLON = 0
 8001320:	4b09      	ldr	r3, [pc, #36]	@ (8001348 <_flavien_PLL_off+0x48>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a08      	ldr	r2, [pc, #32]	@ (8001348 <_flavien_PLL_off+0x48>)
 8001326:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800132a:	6013      	str	r3, [r2, #0]
	// Wait until PLLRDY is cleared. The PLL is now fully stopped
	while((RCC->CR >> 25) & 0x1); // PLLRDY = 0
 800132c:	bf00      	nop
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <_flavien_PLL_off+0x48>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	0e5b      	lsrs	r3, r3, #25
 8001334:	f003 0301 	and.w	r3, r3, #1
 8001338:	2b00      	cmp	r3, #0
 800133a:	d1f8      	bne.n	800132e <_flavien_PLL_off+0x2e>
}
 800133c:	bf00      	nop
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	40021000 	.word	0x40021000

0800134c <_flavien_voltage_scaling_1>:

//for 80Mhz frequency
void _flavien_voltage_scaling_1(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
	// Program the VOS bits to “01” in the PWR_CR1 register.
	PWR->CR1 = (PWR->CR1 & ~(0x3 << 9)) | (0x1 << 9); // clearing VOS field + setting the value 01 in VOS field
 8001350:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <_flavien_voltage_scaling_1+0x48>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001358:	4a0e      	ldr	r2, [pc, #56]	@ (8001394 <_flavien_voltage_scaling_1+0x48>)
 800135a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800135e:	6013      	str	r3, [r2, #0]
	// Wait until the VOSF flag is cleared in the PWR_SR2 register.
	while ( ( (PWR->SR2 >> 10) & 0x1) != 0); // waiting for the voltage range to be set (VOSF = 1)
 8001360:	bf00      	nop
 8001362:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <_flavien_voltage_scaling_1+0x48>)
 8001364:	695b      	ldr	r3, [r3, #20]
 8001366:	0a9b      	lsrs	r3, r3, #10
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	2b00      	cmp	r3, #0
 800136e:	d1f8      	bne.n	8001362 <_flavien_voltage_scaling_1+0x16>
	// Adjust number of wait states according new frequency target in Range 1 (LATENCY bits in the FLASH_ACR).
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 8001370:	4b09      	ldr	r3, [pc, #36]	@ (8001398 <_flavien_voltage_scaling_1+0x4c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a08      	ldr	r2, [pc, #32]	@ (8001398 <_flavien_voltage_scaling_1+0x4c>)
 8001376:	f023 0307 	bic.w	r3, r3, #7
 800137a:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= 0x4; // setting LATENCY field to 100b (four wait state) according that 80MHz is the frequency
 800137c:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <_flavien_voltage_scaling_1+0x4c>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a05      	ldr	r2, [pc, #20]	@ (8001398 <_flavien_voltage_scaling_1+0x4c>)
 8001382:	f043 0304 	orr.w	r3, r3, #4
 8001386:	6013      	str	r3, [r2, #0]
	// Increase the system frequency...
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40007000 	.word	0x40007000
 8001398:	40022000 	.word	0x40022000

0800139c <_flavien_voltage_scaling_2>:

//for 80Mhz frequency
void _flavien_voltage_scaling_2(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
	// Program the VOS bits to “10” in the PWR_CR1 register.
	PWR->CR1 = (PWR->CR1 & ~(0x3 << 9)) | (0x2 << 9); // VOS = 10b = range 2
 80013a0:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <_flavien_voltage_scaling_2+0x48>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013a8:	4a0e      	ldr	r2, [pc, #56]	@ (80013e4 <_flavien_voltage_scaling_2+0x48>)
 80013aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ae:	6013      	str	r3, [r2, #0]
	// Wait until the VOSF flag is cleared in the PWR_SR2 register.
	while ( ( (PWR->SR2 >> 10) & 0x1) != 0); // waiting for the voltage range to be set (VOSF = 0 -> OK)
 80013b0:	bf00      	nop
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <_flavien_voltage_scaling_2+0x48>)
 80013b4:	695b      	ldr	r3, [r3, #20]
 80013b6:	0a9b      	lsrs	r3, r3, #10
 80013b8:	f003 0301 	and.w	r3, r3, #1
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1f8      	bne.n	80013b2 <_flavien_voltage_scaling_2+0x16>
	// Adjust number of wait states according new frequency target in Range 1 (LATENCY bits in the FLASH_ACR).
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 80013c0:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <_flavien_voltage_scaling_2+0x4c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a08      	ldr	r2, [pc, #32]	@ (80013e8 <_flavien_voltage_scaling_2+0x4c>)
 80013c6:	f023 0307 	bic.w	r3, r3, #7
 80013ca:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= 0x4; // setting LATENCY field to 100b (four wait state) according that 80MHz is the frequency
 80013cc:	4b06      	ldr	r3, [pc, #24]	@ (80013e8 <_flavien_voltage_scaling_2+0x4c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a05      	ldr	r2, [pc, #20]	@ (80013e8 <_flavien_voltage_scaling_2+0x4c>)
 80013d2:	f043 0304 	orr.w	r3, r3, #4
 80013d6:	6013      	str	r3, [r2, #0]
	// Increase the system frequency...
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40007000 	.word	0x40007000
 80013e8:	40022000 	.word	0x40022000

080013ec <_flavien_flash_latency>:

void _flavien_flash_latency(uint8_t latency)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
	if (latency > 4) return;
 80013f6:	79fb      	ldrb	r3, [r7, #7]
 80013f8:	2b04      	cmp	r3, #4
 80013fa:	d80c      	bhi.n	8001416 <_flavien_flash_latency+0x2a>
	FLASH->ACR &= ~(0x7); // clearing LATENCY field
 80013fc:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <_flavien_flash_latency+0x38>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a08      	ldr	r2, [pc, #32]	@ (8001424 <_flavien_flash_latency+0x38>)
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= latency;
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <_flavien_flash_latency+0x38>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	4905      	ldr	r1, [pc, #20]	@ (8001424 <_flavien_flash_latency+0x38>)
 8001410:	4313      	orrs	r3, r2
 8001412:	600b      	str	r3, [r1, #0]
 8001414:	e000      	b.n	8001418 <_flavien_flash_latency+0x2c>
	if (latency > 4) return;
 8001416:	bf00      	nop
}
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40022000 	.word	0x40022000

08001428 <_flavien_calibration_MSI_vs_LSE_off>:
	RCC->CR |= 0x1 << 2; // MSIPLLEN = 1
}

/*Fonction inutile probablement... */
void _flavien_calibration_MSI_vs_LSE_off(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
	RCC->BDCR &= ~(0x1); // LSE ocillator OFF (clear LSEON)
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 800142e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001432:	4a08      	ldr	r2, [pc, #32]	@ (8001454 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 8001434:	f023 0301 	bic.w	r3, r3, #1
 8001438:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
	RCC->CR &= ~(0x1 << 2); // Clearing MSIPLLEN
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a04      	ldr	r2, [pc, #16]	@ (8001454 <_flavien_calibration_MSI_vs_LSE_off+0x2c>)
 8001442:	f023 0304 	bic.w	r3, r3, #4
 8001446:	6013      	str	r3, [r2, #0]
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000

08001458 <Button_EXTI_Config>:
	}
	PWR->CR1 |= mode; // Setting the selected mode into LPMS field
}

void Button_EXTI_Config(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0

    // 3. Configurer EXTI ligne 13 pour PC13
    //LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);

    // Mapper EXTI13 à PC13
    LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800145c:	490c      	ldr	r1, [pc, #48]	@ (8001490 <Button_EXTI_Config+0x38>)
 800145e:	2002      	movs	r0, #2
 8001460:	f7ff fd60 	bl	8000f24 <LL_SYSCFG_SetEXTISource>

    // Configurer EXTI13 interruption front descendant
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_13);
 8001464:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001468:	f7ff fd92 	bl	8000f90 <LL_EXTI_EnableIT_0_31>
    LL_EXTI_EnableFallingTrig_0_31(LL_EXTI_LINE_13);
 800146c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001470:	f7ff fdb4 	bl	8000fdc <LL_EXTI_EnableFallingTrig_0_31>
    LL_EXTI_DisableRisingTrig_0_31(LL_EXTI_LINE_13);
 8001474:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001478:	f7ff fd9c 	bl	8000fb4 <LL_EXTI_DisableRisingTrig_0_31>

    // 4. Configurer NVIC (EXTI15_10 gère les lignes 10 à 15)
    NVIC_SetPriority(EXTI15_10_IRQn, 2);
 800147c:	2102      	movs	r1, #2
 800147e:	2028      	movs	r0, #40	@ 0x28
 8001480:	f7ff fcac 	bl	8000ddc <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001484:	2028      	movs	r0, #40	@ 0x28
 8001486:	f7ff fc67 	bl	8000d58 <__NVIC_EnableIRQ>
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	00f00003 	.word	0x00f00003

08001494 <main>:


int main(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
int main(void)
 800149a:	f107 0310 	add.w	r3, r7, #16
 800149e:	607b      	str	r3, [r7, #4]

  /*clock domains activation*/
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80014a0:	2001      	movs	r0, #1
 80014a2:	f7ff fd27 	bl	8000ef4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80014a6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80014aa:	f7ff fcf7 	bl	8000e9c <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ae:	2003      	movs	r0, #3
 80014b0:	f7ff fc2e 	bl	8000d10 <__NVIC_SetPriorityGrouping>

  // config GPIO
  GPIO_init();
 80014b4:	f7ff fb7a 	bl	8000bac <GPIO_init>
  //config clock
  SystemClock_Config_80M();
 80014b8:	f7ff f9a0 	bl	80007fc <SystemClock_Config_80M>
  //config bus SPI1 (pour la communication avec le transceiver nRF24L01)
  SPI1_Init();
 80014bc:	f000 fd08 	bl	8001ed0 <SPI1_Init>
  //config USART2
  USART2_Init();
 80014c0:	f000 fe6c 	bl	800219c <USART2_Init>

  //configuration du transceiver en mode PTX
  Init_Transceiver();
 80014c4:	f7fe fea4 	bl	8000210 <Init_Transceiver>
  Config_RF_channel(channel_nb,nRF24_DR_250kbps,nRF24_TXPWR_6dBm);
 80014c8:	4b71      	ldr	r3, [pc, #452]	@ (8001690 <main+0x1fc>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2204      	movs	r2, #4
 80014ce:	2120      	movs	r1, #32
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7fe fec1 	bl	8000258 <Config_RF_channel>
  Config_CRC(CRC_Field_On, CRC_Field_1byte);
 80014d6:	2100      	movs	r1, #0
 80014d8:	2001      	movs	r0, #1
 80014da:	f7fe fed6 	bl	800028a <Config_CRC>
  //Adresse sur 5 bits. Transmission sur le data pipe adr_data_pipe_used.
  Config_PTX_adress(5,Default_pipe_address,adr_data_pipe_used,nRF24_AA_ON);
 80014de:	4b6d      	ldr	r3, [pc, #436]	@ (8001694 <main+0x200>)
 80014e0:	781a      	ldrb	r2, [r3, #0]
 80014e2:	2301      	movs	r3, #1
 80014e4:	2100      	movs	r1, #0
 80014e6:	2005      	movs	r0, #5
 80014e8:	f7fe feec 	bl	80002c4 <Config_PTX_adress>
  Config_ESB_Protocol(nRF24_ARD_1000us,10);
 80014ec:	210a      	movs	r1, #10
 80014ee:	2003      	movs	r0, #3
 80014f0:	f7ff f81a 	bl	8000528 <Config_ESB_Protocol>
  //on sort du mode power down
  nRF24_SetPowerMode(nRF24_PWR_UP);
 80014f4:	2002      	movs	r0, #2
 80014f6:	f000 fae3 	bl	8001ac0 <nRF24_SetPowerMode>
  Delay_ms(2); //Attente 2 ms (1.5 ms pour la sortie du mode power down).
 80014fa:	2002      	movs	r0, #2
 80014fc:	f7ff fd90 	bl	8001020 <Delay_ms>

  //Entrée en mode TX
  nRF24_SetOperationalMode(nRF24_MODE_TX);
 8001500:	2000      	movs	r0, #0
 8001502:	f000 fafc 	bl	8001afe <nRF24_SetOperationalMode>
  StopListen();
 8001506:	f7ff f833 	bl	8000570 <StopListen>


  // config systick avec interrupt
  mySystick( SystemCoreClock / 100 );	// 100 Hz --> 10 ms
 800150a:	4b63      	ldr	r3, [pc, #396]	@ (8001698 <main+0x204>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a63      	ldr	r2, [pc, #396]	@ (800169c <main+0x208>)
 8001510:	fba2 2303 	umull	r2, r3, r2, r3
 8001514:	095b      	lsrs	r3, r3, #5
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff f9b2 	bl	8000880 <mySystick>

  Button_EXTI_Config();
 800151c:	f7ff ff9c 	bl	8001458 <Button_EXTI_Config>

  expe = LL_RTC_BAK_GetRegister(RTC, 0);
 8001520:	2100      	movs	r1, #0
 8001522:	485f      	ldr	r0, [pc, #380]	@ (80016a0 <main+0x20c>)
 8001524:	f7ff fda0 	bl	8001068 <LL_RTC_BAK_GetRegister>
 8001528:	4603      	mov	r3, r0
 800152a:	4a5e      	ldr	r2, [pc, #376]	@ (80016a4 <main+0x210>)
 800152c:	6013      	str	r3, [r2, #0]
  if (expe == 0){
 800152e:	4b5d      	ldr	r3, [pc, #372]	@ (80016a4 <main+0x210>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d109      	bne.n	800154a <main+0xb6>
	  expe = 1;
 8001536:	4b5b      	ldr	r3, [pc, #364]	@ (80016a4 <main+0x210>)
 8001538:	2201      	movs	r2, #1
 800153a:	601a      	str	r2, [r3, #0]
	  LL_RTC_BAK_SetRegister(RTC, 0, expe);
 800153c:	4b59      	ldr	r3, [pc, #356]	@ (80016a4 <main+0x210>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	2100      	movs	r1, #0
 8001544:	4856      	ldr	r0, [pc, #344]	@ (80016a0 <main+0x20c>)
 8001546:	f7ff fd76 	bl	8001036 <LL_RTC_BAK_SetRegister>
  }

  if (BLUE_BUTTON()){
 800154a:	f7ff fbcf 	bl	8000cec <BLUE_BUTTON>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d012      	beq.n	800157a <main+0xe6>
	  expe += 1;
 8001554:	4b53      	ldr	r3, [pc, #332]	@ (80016a4 <main+0x210>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	3301      	adds	r3, #1
 800155a:	4a52      	ldr	r2, [pc, #328]	@ (80016a4 <main+0x210>)
 800155c:	6013      	str	r3, [r2, #0]
	  if (expe > 8){
 800155e:	4b51      	ldr	r3, [pc, #324]	@ (80016a4 <main+0x210>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2b08      	cmp	r3, #8
 8001564:	d902      	bls.n	800156c <main+0xd8>
		  expe = 1;
 8001566:	4b4f      	ldr	r3, [pc, #316]	@ (80016a4 <main+0x210>)
 8001568:	2201      	movs	r2, #1
 800156a:	601a      	str	r2, [r3, #0]
	  }
	  LL_RTC_BAK_SetRegister(RTC, 0, expe);
 800156c:	4b4d      	ldr	r3, [pc, #308]	@ (80016a4 <main+0x210>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	2100      	movs	r1, #0
 8001574:	484a      	ldr	r0, [pc, #296]	@ (80016a0 <main+0x20c>)
 8001576:	f7ff fd5e 	bl	8001036 <LL_RTC_BAK_SetRegister>
  }

  switch (expe) {	//FLAVIEN LE TROUBLE
 800157a:	4b4a      	ldr	r3, [pc, #296]	@ (80016a4 <main+0x210>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	3b01      	subs	r3, #1
 8001580:	2b07      	cmp	r3, #7
 8001582:	d87f      	bhi.n	8001684 <main+0x1f0>
 8001584:	a201      	add	r2, pc, #4	@ (adr r2, 800158c <main+0xf8>)
 8001586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158a:	bf00      	nop
 800158c:	080015ad 	.word	0x080015ad
 8001590:	080015c9 	.word	0x080015c9
 8001594:	080015e1 	.word	0x080015e1
 8001598:	080015fd 	.word	0x080015fd
 800159c:	08001615 	.word	0x08001615
 80015a0:	08001631 	.word	0x08001631
 80015a4:	0800164d 	.word	0x0800164d
 80015a8:	08001669 	.word	0x08001669
    		   * Flash latency = 4
    		   * Calibration MSI vs LSE = off
    		   * Sleep (100Hz) = off -> on (when blue button)
    		   * Transceiver = Stand-by I
    		   */
    		_flavien_MSI_4Mhz();
 80015ac:	f7ff fde2 	bl	8001174 <_flavien_MSI_4Mhz>
    		_flavien_PLL_80Mhz();
 80015b0:	f7ff fe4c 	bl	800124c <_flavien_PLL_80Mhz>
    		_flavien_voltage_scaling_1();
 80015b4:	f7ff feca 	bl	800134c <_flavien_voltage_scaling_1>
    		_flavien_flash_latency(4);
 80015b8:	2004      	movs	r0, #4
 80015ba:	f7ff ff17 	bl	80013ec <_flavien_flash_latency>
    		_flavien_calibration_MSI_vs_LSE_off();
 80015be:	f7ff ff33 	bl	8001428 <_flavien_calibration_MSI_vs_LSE_off>
    		//Sleep OK dans la routine d'interruption
    		// Transceiver ?
    		Exit_Sleep_100Hz();
 80015c2:	f7ff fdb0 	bl	8001126 <Exit_Sleep_100Hz>

    		  break;
 80015c6:	e05e      	b.n	8001686 <main+0x1f2>
    		   * Flash latency = 1
    		   * Calibration MSI vs LSE = off -> on (when blue button)
    		   * Sleep (100Hz) = off
    		   * Transceiver = Stand-by I
    		   */
    		_flavien_PLL_off(); // A faire avant de modifier MSI
 80015c8:	f7ff fe9a 	bl	8001300 <_flavien_PLL_off>
    		_flavien_MSI_24Mhz();
 80015cc:	f7ff fe0a 	bl	80011e4 <_flavien_MSI_24Mhz>
    		_flavien_voltage_scaling_1();
 80015d0:	f7ff febc 	bl	800134c <_flavien_voltage_scaling_1>
    		_flavien_flash_latency(1);
 80015d4:	2001      	movs	r0, #1
 80015d6:	f7ff ff09 	bl	80013ec <_flavien_flash_latency>
    		// Calibration OK dans la routine d'interruption
    		// Pas de sleep
    		// Transceiver ?
    		Exit_Sleep_100Hz();
 80015da:	f7ff fda4 	bl	8001126 <Exit_Sleep_100Hz>


    		  break;
 80015de:	e052      	b.n	8001686 <main+0x1f2>
    		   * Flash latency = 3
    		   * Calibration MSI vs LSE = off
    		   * Sleep (100Hz) = off -> on (when blue button)
    		   * Transceiver = Stand-by I
    		   */
    		_flavien_PLL_off(); // A faire avant de modifier MSI
 80015e0:	f7ff fe8e 	bl	8001300 <_flavien_PLL_off>
    		_flavien_MSI_24Mhz();
 80015e4:	f7ff fdfe 	bl	80011e4 <_flavien_MSI_24Mhz>
    		_flavien_voltage_scaling_2();
 80015e8:	f7ff fed8 	bl	800139c <_flavien_voltage_scaling_2>
    		_flavien_flash_latency(3);
 80015ec:	2003      	movs	r0, #3
 80015ee:	f7ff fefd 	bl	80013ec <_flavien_flash_latency>
    		_flavien_calibration_MSI_vs_LSE_off();
 80015f2:	f7ff ff19 	bl	8001428 <_flavien_calibration_MSI_vs_LSE_off>
    		//Sleep OK dans la routine d'interruption
    		// Transceiver ?
    		Exit_Sleep_100Hz();
 80015f6:	f7ff fd96 	bl	8001126 <Exit_Sleep_100Hz>

    		  break;
 80015fa:	e044      	b.n	8001686 <main+0x1f2>
    		   * Flash latency = 3
    		   * Calibration MSI vs LSE = off -> on (when blue button)
    		   * Sleep (100Hz) = off
    		   * Transceiver = Stand-by I
    		   */
    		_flavien_PLL_off();
 80015fc:	f7ff fe80 	bl	8001300 <_flavien_PLL_off>
    		_flavien_MSI_24Mhz();
 8001600:	f7ff fdf0 	bl	80011e4 <_flavien_MSI_24Mhz>
    		_flavien_voltage_scaling_2();
 8001604:	f7ff feca 	bl	800139c <_flavien_voltage_scaling_2>
    		_flavien_flash_latency(3);
 8001608:	2003      	movs	r0, #3
 800160a:	f7ff feef 	bl	80013ec <_flavien_flash_latency>
    		// Calibration OK dans la routine d'interruption
    		// Transceiver ?
    		Exit_Sleep_100Hz();
 800160e:	f7ff fd8a 	bl	8001126 <Exit_Sleep_100Hz>

    		  break;
 8001612:	e038      	b.n	8001686 <main+0x1f2>
    		   * Calibration MSI vs LSE = on
    		   * Sleep (100Hz) = on
    		   * STOP0, wakeup 7s (when blue button)
    		   * Transceiver = Power-down
    		   */
      		_flavien_PLL_off();
 8001614:	f7ff fe74 	bl	8001300 <_flavien_PLL_off>
      		_flavien_MSI_24Mhz();
 8001618:	f7ff fde4 	bl	80011e4 <_flavien_MSI_24Mhz>
      		_flavien_voltage_scaling_2();
 800161c:	f7ff febe 	bl	800139c <_flavien_voltage_scaling_2>
      		_flavien_flash_latency(3);
 8001620:	2003      	movs	r0, #3
 8001622:	f7ff fee3 	bl	80013ec <_flavien_flash_latency>
      		Enable_MSI_LSE_Calibration();
 8001626:	f7ff fd36 	bl	8001096 <Enable_MSI_LSE_Calibration>
      		// Transceiver ?
      		// Stop mode dans la routine d'interruption
      		Enter_Sleep_100Hz();
 800162a:	f7ff fd42 	bl	80010b2 <Enter_Sleep_100Hz>


    		  break;
 800162e:	e02a      	b.n	8001686 <main+0x1f2>
    		   * Calibration MSI vs LSE = on
    		   * Sleep (100Hz) = on
    		   * STOP1, wakeup 7s (when blue button)
    		   * Transceiver = Power-down
    		   */
    		_flavien_PLL_off();
 8001630:	f7ff fe66 	bl	8001300 <_flavien_PLL_off>
    		_flavien_MSI_24Mhz();
 8001634:	f7ff fdd6 	bl	80011e4 <_flavien_MSI_24Mhz>
    		_flavien_voltage_scaling_2();
 8001638:	f7ff feb0 	bl	800139c <_flavien_voltage_scaling_2>
    		_flavien_flash_latency(3);
 800163c:	2003      	movs	r0, #3
 800163e:	f7ff fed5 	bl	80013ec <_flavien_flash_latency>
    		Enable_MSI_LSE_Calibration();
 8001642:	f7ff fd28 	bl	8001096 <Enable_MSI_LSE_Calibration>
    		// Transceiver ?
    		// Stop mode dans la routine d'interruption
    		Enter_Sleep_100Hz();
 8001646:	f7ff fd34 	bl	80010b2 <Enter_Sleep_100Hz>

    		  break;
 800164a:	e01c      	b.n	8001686 <main+0x1f2>
    		   * Calibration MSI vs LSE = on
    		   * Sleep (100Hz) = on
    		   * STOP2, wakeup 7s (when blue button)
    		   * Transceiver = Power-down
    		   */
      		_flavien_PLL_off();
 800164c:	f7ff fe58 	bl	8001300 <_flavien_PLL_off>
      		_flavien_MSI_24Mhz();
 8001650:	f7ff fdc8 	bl	80011e4 <_flavien_MSI_24Mhz>
      		_flavien_voltage_scaling_2();
 8001654:	f7ff fea2 	bl	800139c <_flavien_voltage_scaling_2>
      		_flavien_flash_latency(3);
 8001658:	2003      	movs	r0, #3
 800165a:	f7ff fec7 	bl	80013ec <_flavien_flash_latency>
      		Enable_MSI_LSE_Calibration();
 800165e:	f7ff fd1a 	bl	8001096 <Enable_MSI_LSE_Calibration>
      		// Transceiver ?
      		// Stop mode dans la routine d'interruption
      		Enter_Sleep_100Hz();
 8001662:	f7ff fd26 	bl	80010b2 <Enter_Sleep_100Hz>
    		  break;
 8001666:	e00e      	b.n	8001686 <main+0x1f2>
    		   * Calibration MSI vs LSE = on
    		   * Sleep (100Hz) = on
    		   * SHUTDOWN, wakeup 7s (when blue button)
    		   * Transceiver = Power-down
    		   */
    		_flavien_PLL_off();
 8001668:	f7ff fe4a 	bl	8001300 <_flavien_PLL_off>
    		_flavien_MSI_24Mhz();
 800166c:	f7ff fdba 	bl	80011e4 <_flavien_MSI_24Mhz>
    		_flavien_voltage_scaling_2();
 8001670:	f7ff fe94 	bl	800139c <_flavien_voltage_scaling_2>
    		_flavien_flash_latency(3);
 8001674:	2003      	movs	r0, #3
 8001676:	f7ff feb9 	bl	80013ec <_flavien_flash_latency>
    		Enable_MSI_LSE_Calibration();
 800167a:	f7ff fd0c 	bl	8001096 <Enable_MSI_LSE_Calibration>
    		// Transceiver ?
    		// Stop mode dans la routine d'interruption
    		Enter_Sleep_100Hz();
 800167e:	f7ff fd18 	bl	80010b2 <Enter_Sleep_100Hz>
    		  break;
 8001682:	e000      	b.n	8001686 <main+0x1f2>
    	  default:
    		  // Code si expe n’est pas entre 1 et 8
    		  break;
 8001684:	bf00      	nop
 8001686:	2300      	movs	r3, #0
	else {
		cptr_transmit ++;
	}
}

}
 8001688:	4618      	mov	r0, r3
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20000028 	.word	0x20000028
 8001694:	20000029 	.word	0x20000029
 8001698:	2000002c 	.word	0x2000002c
 800169c:	51eb851f 	.word	0x51eb851f
 80016a0:	40002800 	.word	0x40002800
 80016a4:	2000004c 	.word	0x2000004c

080016a8 <LL_GPIO_SetOutputPin>:
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	619a      	str	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <LL_GPIO_ResetOutputPin>:
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	601a      	str	r2, [r3, #0]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	431a      	orrs	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	605a      	str	r2, [r3, #4]
}
 800171a:	bf00      	nop
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8001726:	b480      	push	{r7}
 8001728:	b083      	sub	sp, #12
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b01      	cmp	r3, #1
 8001738:	d101      	bne.n	800173e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800173a:	2301      	movs	r3, #1
 800173c:	e000      	b.n	8001740 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	2b02      	cmp	r3, #2
 800175e:	d101      	bne.n	8001764 <LL_SPI_IsActiveFlag_TXE+0x18>
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001782:	2b80      	cmp	r3, #128	@ 0x80
 8001784:	d101      	bne.n	800178a <LL_SPI_IsActiveFlag_BSY+0x18>
 8001786:	2301      	movs	r3, #1
 8001788:	e000      	b.n	800178c <LL_SPI_IsActiveFlag_BSY+0x1a>
 800178a:	2300      	movs	r3, #0
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68db      	ldr	r3, [r3, #12]
 80017a4:	b2db      	uxtb	r3, r3
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b085      	sub	sp, #20
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
 80017ba:	460b      	mov	r3, r1
 80017bc:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	330c      	adds	r3, #12
 80017c2:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	78fa      	ldrb	r2, [r7, #3]
 80017c8:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80017ca:	bf00      	nop
 80017cc:	3714      	adds	r7, #20
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr

080017d6 <nRF24_CSN_L>:
static inline void nRF24_CSN_L() {
 80017d6:	b580      	push	{r7, lr}
 80017d8:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 80017da:	2110      	movs	r1, #16
 80017dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e0:	f7ff ff70 	bl	80016c4 <LL_GPIO_ResetOutputPin>
}
 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <nRF24_CSN_H>:
static inline void nRF24_CSN_H() {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(nRF_CSN_GPIO_Port, nRF_CSN_Pin);
 80017ec:	2110      	movs	r1, #16
 80017ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f2:	f7ff ff59 	bl	80016a8 <LL_GPIO_SetOutputPin>
}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <nRF24_LL_RW>:
static inline uint8_t nRF24_LL_RW(uint8_t data) {
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
    LL_SPI_SetRxFIFOThreshold(NRF_SPI,LL_SPI_RX_FIFO_TH_QUARTER);
 8001806:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800180a:	4814      	ldr	r0, [pc, #80]	@ (800185c <nRF24_LL_RW+0x60>)
 800180c:	f7ff ff78 	bl	8001700 <LL_SPI_SetRxFIFOThreshold>
    LL_SPI_Enable(NRF_SPI);
 8001810:	4812      	ldr	r0, [pc, #72]	@ (800185c <nRF24_LL_RW+0x60>)
 8001812:	f7ff ff65 	bl	80016e0 <LL_SPI_Enable>
    while (LL_SPI_IsActiveFlag_BSY(NRF_SPI));
 8001816:	bf00      	nop
 8001818:	4810      	ldr	r0, [pc, #64]	@ (800185c <nRF24_LL_RW+0x60>)
 800181a:	f7ff ffaa 	bl	8001772 <LL_SPI_IsActiveFlag_BSY>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d1f9      	bne.n	8001818 <nRF24_LL_RW+0x1c>
    while (!LL_SPI_IsActiveFlag_TXE(NRF_SPI));
 8001824:	bf00      	nop
 8001826:	480d      	ldr	r0, [pc, #52]	@ (800185c <nRF24_LL_RW+0x60>)
 8001828:	f7ff ff90 	bl	800174c <LL_SPI_IsActiveFlag_TXE>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0f9      	beq.n	8001826 <nRF24_LL_RW+0x2a>
    LL_SPI_TransmitData8(NRF_SPI, data);
 8001832:	79fb      	ldrb	r3, [r7, #7]
 8001834:	4619      	mov	r1, r3
 8001836:	4809      	ldr	r0, [pc, #36]	@ (800185c <nRF24_LL_RW+0x60>)
 8001838:	f7ff ffbb 	bl	80017b2 <LL_SPI_TransmitData8>
    while (!LL_SPI_IsActiveFlag_RXNE(NRF_SPI));
 800183c:	bf00      	nop
 800183e:	4807      	ldr	r0, [pc, #28]	@ (800185c <nRF24_LL_RW+0x60>)
 8001840:	f7ff ff71 	bl	8001726 <LL_SPI_IsActiveFlag_RXNE>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0f9      	beq.n	800183e <nRF24_LL_RW+0x42>
    return LL_SPI_ReceiveData8(NRF_SPI);
 800184a:	4804      	ldr	r0, [pc, #16]	@ (800185c <nRF24_LL_RW+0x60>)
 800184c:	f7ff ffa4 	bl	8001798 <LL_SPI_ReceiveData8>
 8001850:	4603      	mov	r3, r0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40013000 	.word	0x40013000

08001860 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 800186a:	f7ff ffb4 	bl	80017d6 <nRF24_CSN_L>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	f003 031f 	and.w	r3, r3, #31
 8001874:	b2db      	uxtb	r3, r3
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff ffc0 	bl	80017fc <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 800187c:	20ff      	movs	r0, #255	@ 0xff
 800187e:	f7ff ffbd 	bl	80017fc <nRF24_LL_RW>
 8001882:	4603      	mov	r3, r0
 8001884:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8001886:	f7ff ffaf 	bl	80017e8 <nRF24_CSN_H>

	return value;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3710      	adds	r7, #16
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	460a      	mov	r2, r1
 800189e:	71fb      	strb	r3, [r7, #7]
 80018a0:	4613      	mov	r3, r2
 80018a2:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 80018a4:	f7ff ff97 	bl	80017d6 <nRF24_CSN_L>
	if (reg < nRF24_CMD_W_REGISTER) {
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	2b1f      	cmp	r3, #31
 80018ac:	d810      	bhi.n	80018d0 <nRF24_WriteReg+0x3c>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 80018ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b2:	f003 031f 	and.w	r3, r3, #31
 80018b6:	b25b      	sxtb	r3, r3
 80018b8:	f043 0320 	orr.w	r3, r3, #32
 80018bc:	b25b      	sxtb	r3, r3
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff ff9b 	bl	80017fc <nRF24_LL_RW>
		nRF24_LL_RW(value);
 80018c6:	79bb      	ldrb	r3, [r7, #6]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff97 	bl	80017fc <nRF24_LL_RW>
 80018ce:	e013      	b.n	80018f8 <nRF24_WriteReg+0x64>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff ff92 	bl	80017fc <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	2be1      	cmp	r3, #225	@ 0xe1
 80018dc:	d00c      	beq.n	80018f8 <nRF24_WriteReg+0x64>
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	2be2      	cmp	r3, #226	@ 0xe2
 80018e2:	d009      	beq.n	80018f8 <nRF24_WriteReg+0x64>
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	2be3      	cmp	r3, #227	@ 0xe3
 80018e8:	d006      	beq.n	80018f8 <nRF24_WriteReg+0x64>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 80018ea:	79fb      	ldrb	r3, [r7, #7]
 80018ec:	2bff      	cmp	r3, #255	@ 0xff
 80018ee:	d003      	beq.n	80018f8 <nRF24_WriteReg+0x64>
			// Send register value
			nRF24_LL_RW(value);
 80018f0:	79bb      	ldrb	r3, [r7, #6]
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7ff ff82 	bl	80017fc <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 80018f8:	f7ff ff76 	bl	80017e8 <nRF24_CSN_H>
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001904:	b590      	push	{r4, r7, lr}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	71fb      	strb	r3, [r7, #7]
 8001910:	4613      	mov	r3, r2
 8001912:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001914:	f7ff ff5f 	bl	80017d6 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 8001918:	79fb      	ldrb	r3, [r7, #7]
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff ff6e 	bl	80017fc <nRF24_LL_RW>
	while (count--) {
 8001920:	e007      	b.n	8001932 <nRF24_ReadMBReg+0x2e>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 8001922:	683c      	ldr	r4, [r7, #0]
 8001924:	1c63      	adds	r3, r4, #1
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	20ff      	movs	r0, #255	@ 0xff
 800192a:	f7ff ff67 	bl	80017fc <nRF24_LL_RW>
 800192e:	4603      	mov	r3, r0
 8001930:	7023      	strb	r3, [r4, #0]
	while (count--) {
 8001932:	79bb      	ldrb	r3, [r7, #6]
 8001934:	1e5a      	subs	r2, r3, #1
 8001936:	71ba      	strb	r2, [r7, #6]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d1f2      	bne.n	8001922 <nRF24_ReadMBReg+0x1e>
	}
	nRF24_CSN_H();
 800193c:	f7ff ff54 	bl	80017e8 <nRF24_CSN_H>
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bd90      	pop	{r4, r7, pc}

08001948 <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	6039      	str	r1, [r7, #0]
 8001952:	71fb      	strb	r3, [r7, #7]
 8001954:	4613      	mov	r3, r2
 8001956:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001958:	f7ff ff3d 	bl	80017d6 <nRF24_CSN_L>
	nRF24_LL_RW(reg);
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff ff4c 	bl	80017fc <nRF24_LL_RW>
	while (count--) {
 8001964:	e006      	b.n	8001974 <nRF24_WriteMBReg+0x2c>
		nRF24_LL_RW(*pBuf++);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	1c5a      	adds	r2, r3, #1
 800196a:	603a      	str	r2, [r7, #0]
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff ff44 	bl	80017fc <nRF24_LL_RW>
	while (count--) {
 8001974:	79bb      	ldrb	r3, [r7, #6]
 8001976:	1e5a      	subs	r2, r3, #1
 8001978:	71ba      	strb	r2, [r7, #6]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f3      	bne.n	8001966 <nRF24_WriteMBReg+0x1e>
	}
	nRF24_CSN_H();
 800197e:	f7ff ff33 	bl	80017e8 <nRF24_CSN_H>
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <ReadReg>:

uint8_t ReadReg(uint8_t reg) {
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	4603      	mov	r3, r0
 8001992:	71fb      	strb	r3, [r7, #7]
	return nRF24_ReadReg(reg);
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff ff62 	bl	8001860 <nRF24_ReadReg>
 800199c:	4603      	mov	r3, r0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3708      	adds	r7, #8
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <ReadMBReg>:

void ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	4603      	mov	r3, r0
 80019ae:	6039      	str	r1, [r7, #0]
 80019b0:	71fb      	strb	r3, [r7, #7]
 80019b2:	4613      	mov	r3, r2
 80019b4:	71bb      	strb	r3, [r7, #6]
	nRF24_ReadMBReg(reg, pBuf, count);
 80019b6:	79ba      	ldrb	r2, [r7, #6]
 80019b8:	79fb      	ldrb	r3, [r7, #7]
 80019ba:	6839      	ldr	r1, [r7, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff ffa1 	bl	8001904 <nRF24_ReadMBReg>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 80019ca:	b580      	push	{r7, lr}
 80019cc:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 80019ce:	2108      	movs	r1, #8
 80019d0:	2000      	movs	r0, #0
 80019d2:	f7ff ff5f 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 80019d6:	213f      	movs	r1, #63	@ 0x3f
 80019d8:	2001      	movs	r0, #1
 80019da:	f7ff ff5b 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 80019de:	2103      	movs	r1, #3
 80019e0:	2002      	movs	r0, #2
 80019e2:	f7ff ff57 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 80019e6:	2103      	movs	r1, #3
 80019e8:	2003      	movs	r0, #3
 80019ea:	f7ff ff53 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 80019ee:	2103      	movs	r1, #3
 80019f0:	2004      	movs	r0, #4
 80019f2:	f7ff ff4f 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 80019f6:	2102      	movs	r1, #2
 80019f8:	2005      	movs	r0, #5
 80019fa:	f7ff ff4b 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 80019fe:	210e      	movs	r1, #14
 8001a00:	2006      	movs	r0, #6
 8001a02:	f7ff ff47 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 8001a06:	2100      	movs	r1, #0
 8001a08:	2007      	movs	r0, #7
 8001a0a:	f7ff ff43 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 8001a0e:	2100      	movs	r1, #0
 8001a10:	2011      	movs	r0, #17
 8001a12:	f7ff ff3f 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 8001a16:	2100      	movs	r1, #0
 8001a18:	2012      	movs	r0, #18
 8001a1a:	f7ff ff3b 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 8001a1e:	2100      	movs	r1, #0
 8001a20:	2013      	movs	r0, #19
 8001a22:	f7ff ff37 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8001a26:	2100      	movs	r1, #0
 8001a28:	2014      	movs	r0, #20
 8001a2a:	f7ff ff33 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8001a2e:	2100      	movs	r1, #0
 8001a30:	2015      	movs	r0, #21
 8001a32:	f7ff ff2f 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8001a36:	2100      	movs	r1, #0
 8001a38:	2016      	movs	r0, #22
 8001a3a:	f7ff ff2b 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8001a3e:	2100      	movs	r1, #0
 8001a40:	201c      	movs	r0, #28
 8001a42:	f7ff ff27 	bl	8001894 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8001a46:	2100      	movs	r1, #0
 8001a48:	201d      	movs	r0, #29
 8001a4a:	f7ff ff23 	bl	8001894 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8001a4e:	f000 f9ce 	bl	8001dee <nRF24_FlushRX>
	nRF24_FlushTX();
 8001a52:	f000 f9c4 	bl	8001dde <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8001a56:	f000 f9d2 	bl	8001dfe <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8001a5a:	f7ff fec5 	bl	80017e8 <nRF24_CSN_H>
}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
	...

08001a64 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 8001a6a:	4b14      	ldr	r3, [pc, #80]	@ (8001abc <nRF24_Check+0x58>)
 8001a6c:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8001a6e:	2205      	movs	r2, #5
 8001a70:	68b9      	ldr	r1, [r7, #8]
 8001a72:	2030      	movs	r0, #48	@ 0x30
 8001a74:	f7ff ff68 	bl	8001948 <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 8001a78:	463b      	mov	r3, r7
 8001a7a:	2205      	movs	r2, #5
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	2010      	movs	r0, #16
 8001a80:	f7ff ff40 	bl	8001904 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8001a84:	2300      	movs	r3, #0
 8001a86:	73fb      	strb	r3, [r7, #15]
 8001a88:	e00f      	b.n	8001aaa <nRF24_Check+0x46>
		if (rxbuf[i] != *ptr++) return 0;
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	3310      	adds	r3, #16
 8001a8e:	443b      	add	r3, r7
 8001a90:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	1c59      	adds	r1, r3, #1
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	d001      	beq.n	8001aa4 <nRF24_Check+0x40>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	e006      	b.n	8001ab2 <nRF24_Check+0x4e>
	for (i = 0; i < 5; i++) {
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	73fb      	strb	r3, [r7, #15]
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	2b04      	cmp	r3, #4
 8001aae:	d9ec      	bls.n	8001a8a <nRF24_Check+0x26>
	}

	return 1;
 8001ab0:	2301      	movs	r3, #1
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	08003714 	.word	0x08003714

08001ac0 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 8001aca:	2000      	movs	r0, #0
 8001acc:	f7ff fec8 	bl	8001860 <nRF24_ReadReg>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d104      	bne.n	8001ae4 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 8001ada:	7bfb      	ldrb	r3, [r7, #15]
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	73fb      	strb	r3, [r7, #15]
 8001ae2:	e003      	b.n	8001aec <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	f023 0302 	bic.w	r3, r3, #2
 8001aea:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
 8001aee:	4619      	mov	r1, r3
 8001af0:	2000      	movs	r0, #0
 8001af2:	f7ff fecf 	bl	8001894 <nRF24_WriteReg>
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}

08001afe <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b084      	sub	sp, #16
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	4603      	mov	r3, r0
 8001b06:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8001b08:	2000      	movs	r0, #0
 8001b0a:	f7ff fea9 	bl	8001860 <nRF24_ReadReg>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
 8001b14:	f023 0301 	bic.w	r3, r3, #1
 8001b18:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	b25a      	sxtb	r2, r3
 8001b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	b25b      	sxtb	r3, r3
 8001b2c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
 8001b30:	4619      	mov	r1, r3
 8001b32:	2000      	movs	r0, #0
 8001b34:	f7ff feae 	bl	8001894 <nRF24_WriteReg>
}
 8001b38:	bf00      	nop
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f7ff fe88 	bl	8001860 <nRF24_ReadReg>
 8001b50:	4603      	mov	r3, r0
 8001b52:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	f023 030c 	bic.w	r3, r3, #12
 8001b5a:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8001b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b60:	f003 030c 	and.w	r3, r3, #12
 8001b64:	b25a      	sxtb	r2, r3
 8001b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	b25b      	sxtb	r3, r3
 8001b6e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	4619      	mov	r1, r3
 8001b74:	2000      	movs	r0, #0
 8001b76:	f7ff fe8d 	bl	8001894 <nRF24_WriteReg>
}
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	4603      	mov	r3, r0
 8001b8a:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8001b8c:	79fb      	ldrb	r3, [r7, #7]
 8001b8e:	4619      	mov	r1, r3
 8001b90:	2005      	movs	r0, #5
 8001b92:	f7ff fe7f 	bl	8001894 <nRF24_WriteReg>
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <nRF24_SetAutoRetr>:
// Set automatic retransmission parameters
// input:
//   ard - auto retransmit delay, one of nRF24_ARD_xx values
//   arc - count of auto retransmits, value form 0 to 15
// note: zero arc value means that the automatic retransmission disabled
void nRF24_SetAutoRetr(uint8_t ard, uint8_t arc) {
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	460a      	mov	r2, r1
 8001ba8:	71fb      	strb	r3, [r7, #7]
 8001baa:	4613      	mov	r3, r2
 8001bac:	71bb      	strb	r3, [r7, #6]
	// Set auto retransmit settings (SETUP_RETR register)
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, (uint8_t)((ard << 4) | (arc & nRF24_MASK_RETR_ARC)));
 8001bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb2:	011b      	lsls	r3, r3, #4
 8001bb4:	b25a      	sxtb	r2, r3
 8001bb6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001bba:	f003 030f 	and.w	r3, r3, #15
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	2004      	movs	r0, #4
 8001bca:	f7ff fe63 	bl	8001894 <nRF24_WriteReg>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8001bd6:	b580      	push	{r7, lr}
 8001bd8:	b082      	sub	sp, #8
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	4603      	mov	r3, r0
 8001bde:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 8001be0:	79fb      	ldrb	r3, [r7, #7]
 8001be2:	3b02      	subs	r3, #2
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	4619      	mov	r1, r3
 8001be8:	2003      	movs	r0, #3
 8001bea:	f7ff fe53 	bl	8001894 <nRF24_WriteReg>
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
	...

08001bf8 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	6039      	str	r1, [r7, #0]
 8001c02:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d00a      	beq.n	8001c20 <nRF24_SetAddr+0x28>
 8001c0a:	2b06      	cmp	r3, #6
 8001c0c:	dc36      	bgt.n	8001c7c <nRF24_SetAddr+0x84>
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	dc02      	bgt.n	8001c18 <nRF24_SetAddr+0x20>
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	da04      	bge.n	8001c20 <nRF24_SetAddr+0x28>
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
			break;
		default:
			// Incorrect pipe number -> do nothing
			break;
 8001c16:	e031      	b.n	8001c7c <nRF24_SetAddr+0x84>
 8001c18:	3b02      	subs	r3, #2
	switch (pipe) {
 8001c1a:	2b03      	cmp	r3, #3
 8001c1c:	d82e      	bhi.n	8001c7c <nRF24_SetAddr+0x84>
 8001c1e:	e023      	b.n	8001c68 <nRF24_SetAddr+0x70>
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 8001c20:	2003      	movs	r0, #3
 8001c22:	f7ff fe1d 	bl	8001860 <nRF24_ReadReg>
 8001c26:	4603      	mov	r3, r0
 8001c28:	3301      	adds	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
			addr += addr_width;
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
 8001c2e:	683a      	ldr	r2, [r7, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 8001c34:	f7ff fdcf 	bl	80017d6 <nRF24_CSN_L>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	4a13      	ldr	r2, [pc, #76]	@ (8001c88 <nRF24_SetAddr+0x90>)
 8001c3c:	5cd3      	ldrb	r3, [r2, r3]
 8001c3e:	f043 0320 	orr.w	r3, r3, #32
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fdd9 	bl	80017fc <nRF24_LL_RW>
				nRF24_LL_RW(*addr--);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	1e5a      	subs	r2, r3, #1
 8001c4e:	603a      	str	r2, [r7, #0]
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fdd2 	bl	80017fc <nRF24_LL_RW>
			} while (addr_width--);
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	1e5a      	subs	r2, r3, #1
 8001c5c:	73fa      	strb	r2, [r7, #15]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f3      	bne.n	8001c4a <nRF24_SetAddr+0x52>
			nRF24_CSN_H();
 8001c62:	f7ff fdc1 	bl	80017e8 <nRF24_CSN_H>
			break;
 8001c66:	e00a      	b.n	8001c7e <nRF24_SetAddr+0x86>
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <nRF24_SetAddr+0x90>)
 8001c6c:	5cd2      	ldrb	r2, [r2, r3]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	4619      	mov	r1, r3
 8001c74:	4610      	mov	r0, r2
 8001c76:	f7ff fe0d 	bl	8001894 <nRF24_WriteReg>
			break;
 8001c7a:	e000      	b.n	8001c7e <nRF24_SetAddr+0x86>
			break;
 8001c7c:	bf00      	nop
	}
}
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	08003724 	.word	0x08003724

08001c8c <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	73fb      	strb	r3, [r7, #15]

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8001c9a:	2006      	movs	r0, #6
 8001c9c:	f7ff fde0 	bl	8001860 <nRF24_ReadReg>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	f023 0306 	bic.w	r3, r3, #6
 8001caa:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	2006      	movs	r0, #6
 8001cba:	f7ff fdeb 	bl	8001894 <nRF24_WriteReg>
}
 8001cbe:	bf00      	nop
 8001cc0:	3710      	adds	r7, #16
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b084      	sub	sp, #16
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	4603      	mov	r3, r0
 8001cce:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8001cd0:	2006      	movs	r0, #6
 8001cd2:	f7ff fdc5 	bl	8001860 <nRF24_ReadReg>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8001ce0:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 8001ce2:	7bfa      	ldrb	r2, [r7, #15]
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	4619      	mov	r1, r3
 8001cee:	2006      	movs	r0, #6
 8001cf0:	f7ff fdd0 	bl	8001894 <nRF24_WriteReg>
}
 8001cf4:	bf00      	nop
 8001cf6:	3710      	adds	r7, #16
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b084      	sub	sp, #16
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
 8001d06:	460b      	mov	r3, r1
 8001d08:	71bb      	strb	r3, [r7, #6]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 8001d0e:	2002      	movs	r0, #2
 8001d10:	f7ff fda6 	bl	8001860 <nRF24_ReadReg>
 8001d14:	4603      	mov	r3, r0
 8001d16:	b25a      	sxtb	r2, r3
 8001d18:	79fb      	ldrb	r3, [r7, #7]
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d20:	b25b      	sxtb	r3, r3
 8001d22:	4313      	orrs	r3, r2
 8001d24:	b25b      	sxtb	r3, r3
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d2c:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
 8001d30:	4619      	mov	r1, r3
 8001d32:	2002      	movs	r0, #2
 8001d34:	f7ff fdae 	bl	8001894 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	4a19      	ldr	r2, [pc, #100]	@ (8001da0 <nRF24_SetRXPipe+0xa4>)
 8001d3c:	5cd2      	ldrb	r2, [r2, r3]
 8001d3e:	797b      	ldrb	r3, [r7, #5]
 8001d40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	4619      	mov	r1, r3
 8001d48:	4610      	mov	r0, r2
 8001d4a:	f7ff fda3 	bl	8001894 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f7ff fd86 	bl	8001860 <nRF24_ReadReg>
 8001d54:	4603      	mov	r3, r0
 8001d56:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8001d58:	79bb      	ldrb	r3, [r7, #6]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d10a      	bne.n	8001d74 <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	2201      	movs	r2, #1
 8001d62:	fa02 f303 	lsl.w	r3, r2, r3
 8001d66:	b25a      	sxtb	r2, r3
 8001d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	b25b      	sxtb	r3, r3
 8001d70:	73fb      	strb	r3, [r7, #15]
 8001d72:	e00b      	b.n	8001d8c <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	2201      	movs	r2, #1
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	b25b      	sxtb	r3, r3
 8001d7e:	43db      	mvns	r3, r3
 8001d80:	b25a      	sxtb	r2, r3
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4013      	ands	r3, r2
 8001d88:	b25b      	sxtb	r3, r3
 8001d8a:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	4619      	mov	r1, r3
 8001d90:	2001      	movs	r0, #1
 8001d92:	f7ff fd7f 	bl	8001894 <nRF24_WriteReg>
}
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	0800371c 	.word	0x0800371c

08001da4 <nRF24_EnableAA>:
}

// Enable the auto retransmit (a.k.a. enhanced ShockBurst) for the specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
void nRF24_EnableAA(uint8_t pipe) {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Set bit in EN_AA register
	reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 8001dae:	2001      	movs	r0, #1
 8001db0:	f7ff fd56 	bl	8001860 <nRF24_ReadReg>
 8001db4:	4603      	mov	r3, r0
 8001db6:	73fb      	strb	r3, [r7, #15]
	reg |= (1 << pipe);
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	2201      	movs	r2, #1
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	b25a      	sxtb	r2, r3
 8001dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	b25b      	sxtb	r3, r3
 8001dca:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	f7ff fd5f 	bl	8001894 <nRF24_WriteReg>
}
 8001dd6:	bf00      	nop
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 8001dde:	b580      	push	{r7, lr}
 8001de0:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 8001de2:	21ff      	movs	r1, #255	@ 0xff
 8001de4:	20e1      	movs	r0, #225	@ 0xe1
 8001de6:	f7ff fd55 	bl	8001894 <nRF24_WriteReg>
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}

08001dee <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 8001dee:	b580      	push	{r7, lr}
 8001df0:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 8001df2:	21ff      	movs	r1, #255	@ 0xff
 8001df4:	20e2      	movs	r0, #226	@ 0xe2
 8001df6:	f7ff fd4d 	bl	8001894 <nRF24_WriteReg>
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8001e04:	2007      	movs	r0, #7
 8001e06:	f7ff fd2b 	bl	8001860 <nRF24_ReadReg>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8001e0e:	79fb      	ldrb	r3, [r7, #7]
 8001e10:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001e14:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	2007      	movs	r0, #7
 8001e1c:	f7ff fd3a 	bl	8001894 <nRF24_WriteReg>
}
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <LL_AHB2_GRP1_EnableClock>:
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e30:	4b08      	ldr	r3, [pc, #32]	@ (8001e54 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001e32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e34:	4907      	ldr	r1, [pc, #28]	@ (8001e54 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001e3c:	4b05      	ldr	r3, [pc, #20]	@ (8001e54 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001e3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	4013      	ands	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	bf00      	nop
 8001e4a:	3714      	adds	r7, #20
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	40021000 	.word	0x40021000

08001e58 <LL_APB2_GRP1_EnableClock>:
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001e60:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e64:	4907      	ldr	r1, [pc, #28]	@ (8001e84 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001e6c:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001e6e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4013      	ands	r3, r2
 8001e74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001e76:	68fb      	ldr	r3, [r7, #12]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	40021000 	.word	0x40021000

08001e88 <LL_SPI_SetStandard>:
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f023 0210 	bic.w	r2, r3, #16
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	605a      	str	r2, [r3, #4]
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <LL_SPI_DisableNSSPulseMgt>:
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f023 0208 	bic.w	r2, r3, #8
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	605a      	str	r2, [r3, #4]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
	...

08001ed0 <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b090      	sub	sp, #64	@ 0x40
 8001ed4:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001ed6:	f107 0318 	add.w	r3, r7, #24
 8001eda:	2228      	movs	r2, #40	@ 0x28
 8001edc:	2100      	movs	r1, #0
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f001 fb66 	bl	80035b0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee4:	463b      	mov	r3, r7
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	605a      	str	r2, [r3, #4]
 8001eec:	609a      	str	r2, [r3, #8]
 8001eee:	60da      	str	r2, [r3, #12]
 8001ef0:	611a      	str	r2, [r3, #16]
 8001ef2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001ef4:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001ef8:	f7ff ffae 	bl	8001e58 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001efc:	2001      	movs	r0, #1
 8001efe:	f7ff ff93 	bl	8001e28 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001f02:	23e0      	movs	r3, #224	@ 0xe0
 8001f04:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001f06:	2302      	movs	r3, #2
 8001f08:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f12:	2300      	movs	r3, #0
 8001f14:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001f16:	2305      	movs	r3, #5
 8001f18:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f1a:	463b      	mov	r3, r7
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f22:	f000 fd52 	bl	80029ca <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001f2a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8001f2e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001f30:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001f34:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001f36:	2300      	movs	r3, #0
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001f3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8001f44:	2318      	movs	r3, #24
 8001f46:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8001f50:	2307      	movs	r3, #7
 8001f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001f54:	f107 0318 	add.w	r3, r7, #24
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4807      	ldr	r0, [pc, #28]	@ (8001f78 <SPI1_Init+0xa8>)
 8001f5c:	f001 f98d 	bl	800327a <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001f60:	2100      	movs	r1, #0
 8001f62:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <SPI1_Init+0xa8>)
 8001f64:	f7ff ff90 	bl	8001e88 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8001f68:	4803      	ldr	r0, [pc, #12]	@ (8001f78 <SPI1_Init+0xa8>)
 8001f6a:	f7ff ffa0 	bl	8001eae <LL_SPI_DisableNSSPulseMgt>
}
 8001f6e:	bf00      	nop
 8001f70:	3740      	adds	r7, #64	@ 0x40
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40013000 	.word	0x40013000

08001f7c <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8001f84:	4b07      	ldr	r3, [pc, #28]	@ (8001fa4 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001f86:	695a      	ldr	r2, [r3, #20]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d101      	bne.n	8001f96 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8001f92:	2301      	movs	r3, #1
 8001f94:	e000      	b.n	8001f98 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8001f96:	2300      	movs	r3, #0
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr
 8001fa4:	40010400 	.word	0x40010400

08001fa8 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8001fb0:	4a04      	ldr	r2, [pc, #16]	@ (8001fc4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6153      	str	r3, [r2, #20]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	40010400 	.word	0x40010400

08001fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr

08001fd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd6:	b480      	push	{r7}
 8001fd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fda:	bf00      	nop
 8001fdc:	e7fd      	b.n	8001fda <HardFault_Handler+0x4>

08001fde <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fde:	b480      	push	{r7}
 8001fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe2:	bf00      	nop
 8001fe4:	e7fd      	b.n	8001fe2 <MemManage_Handler+0x4>

08001fe6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fea:	bf00      	nop
 8001fec:	e7fd      	b.n	8001fea <BusFault_Handler+0x4>

08001fee <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff2:	bf00      	nop
 8001ff4:	e7fd      	b.n	8001ff2 <UsageFault_Handler+0x4>

08001ff6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ffa:	bf00      	nop
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002012:	b480      	push	{r7}
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8002024:	2001      	movs	r0, #1
 8002026:	f7ff ffa9 	bl	8001f7c <LL_EXTI_IsActiveFlag_0_31>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d002      	beq.n	8002036 <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8002030:	2001      	movs	r0, #1
 8002032:	f7ff ffb9 	bl	8001fa8 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002040:	4b17      	ldr	r3, [pc, #92]	@ (80020a0 <SystemInit+0x64>)
 8002042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002046:	4a16      	ldr	r2, [pc, #88]	@ (80020a0 <SystemInit+0x64>)
 8002048:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800204c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002050:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <SystemInit+0x68>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a13      	ldr	r2, [pc, #76]	@ (80020a4 <SystemInit+0x68>)
 8002056:	f043 0301 	orr.w	r3, r3, #1
 800205a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800205c:	4b11      	ldr	r3, [pc, #68]	@ (80020a4 <SystemInit+0x68>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <SystemInit+0x68>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a0f      	ldr	r2, [pc, #60]	@ (80020a4 <SystemInit+0x68>)
 8002068:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 800206c:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002070:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002072:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <SystemInit+0x68>)
 8002074:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002078:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800207a:	4b0a      	ldr	r3, [pc, #40]	@ (80020a4 <SystemInit+0x68>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a09      	ldr	r2, [pc, #36]	@ (80020a4 <SystemInit+0x68>)
 8002080:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002084:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002086:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <SystemInit+0x68>)
 8002088:	2200      	movs	r2, #0
 800208a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800208c:	4b04      	ldr	r3, [pc, #16]	@ (80020a0 <SystemInit+0x64>)
 800208e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002092:	609a      	str	r2, [r3, #8]
#endif
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	e000ed00 	.word	0xe000ed00
 80020a4:	40021000 	.word	0x40021000

080020a8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f043 0201 	orr.w	r2, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	601a      	str	r2, [r3, #0]
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	609a      	str	r2, [r3, #8]
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll ISR          TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE)) ? 1UL : 0UL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002104:	2b80      	cmp	r3, #128	@ 0x80
 8002106:	d101      	bne.n	800210c <LL_USART_IsActiveFlag_TXE+0x18>
 8002108:	2301      	movs	r3, #1
 800210a:	e000      	b.n	800210e <LL_USART_IsActiveFlag_TXE+0x1a>
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
 8002122:	460b      	mov	r3, r1
 8002124:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8002126:	78fb      	ldrb	r3, [r7, #3]
 8002128:	b29a      	uxth	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
	...

0800213c <LL_AHB2_GRP1_EnableClock>:
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002144:	4b08      	ldr	r3, [pc, #32]	@ (8002168 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002146:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002148:	4907      	ldr	r1, [pc, #28]	@ (8002168 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4313      	orrs	r3, r2
 800214e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002150:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002152:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4013      	ands	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800215a:	68fb      	ldr	r3, [r7, #12]
}
 800215c:	bf00      	nop
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	40021000 	.word	0x40021000

0800216c <LL_APB1_GRP1_EnableClock>:
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002174:	4b08      	ldr	r3, [pc, #32]	@ (8002198 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002176:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002178:	4907      	ldr	r1, [pc, #28]	@ (8002198 <LL_APB1_GRP1_EnableClock+0x2c>)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4313      	orrs	r3, r2
 800217e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002180:	4b05      	ldr	r3, [pc, #20]	@ (8002198 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002182:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4013      	ands	r3, r2
 8002188:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800218a:	68fb      	ldr	r3, [r7, #12]
}
 800218c:	bf00      	nop
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40021000 	.word	0x40021000

0800219c <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08e      	sub	sp, #56	@ 0x38
 80021a0:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80021a2:	f107 031c 	add.w	r3, r7, #28
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	609a      	str	r2, [r3, #8]
 80021ae:	60da      	str	r2, [r3, #12]
 80021b0:	611a      	str	r2, [r3, #16]
 80021b2:	615a      	str	r2, [r3, #20]
 80021b4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b6:	1d3b      	adds	r3, r7, #4
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
 80021c4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80021c6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80021ca:	f7ff ffcf 	bl	800216c <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80021ce:	2001      	movs	r0, #1
 80021d0:	f7ff ffb4 	bl	800213c <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 80021d4:	230c      	movs	r3, #12
 80021d6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80021d8:	2302      	movs	r3, #2
 80021da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80021dc:	2303      	movs	r3, #3
 80021de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80021e8:	2307      	movs	r3, #7
 80021ea:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ec:	1d3b      	adds	r3, r7, #4
 80021ee:	4619      	mov	r1, r3
 80021f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021f4:	f000 fbe9 	bl	80029ca <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 80021f8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80021fc:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80021fe:	2300      	movs	r3, #0
 8002200:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002206:	2300      	movs	r3, #0
 8002208:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800220a:	230c      	movs	r3, #12
 800220c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800220e:	2300      	movs	r3, #0
 8002210:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002212:	2300      	movs	r3, #0
 8002214:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002216:	f107 031c 	add.w	r3, r7, #28
 800221a:	4619      	mov	r1, r3
 800221c:	4806      	ldr	r0, [pc, #24]	@ (8002238 <USART2_Init+0x9c>)
 800221e:	f001 f8eb 	bl	80033f8 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002222:	4805      	ldr	r0, [pc, #20]	@ (8002238 <USART2_Init+0x9c>)
 8002224:	f7ff ff50 	bl	80020c8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002228:	4803      	ldr	r0, [pc, #12]	@ (8002238 <USART2_Init+0x9c>)
 800222a:	f7ff ff3d 	bl	80020a8 <LL_USART_Enable>
}
 800222e:	bf00      	nop
 8002230:	3738      	adds	r7, #56	@ 0x38
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	40004400 	.word	0x40004400

0800223c <UART_SendChar>:

void UART_SendChar(char b) {
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]

	while(!LL_USART_IsActiveFlag_TXE(USART2)){};
 8002246:	bf00      	nop
 8002248:	4807      	ldr	r0, [pc, #28]	@ (8002268 <UART_SendChar+0x2c>)
 800224a:	f7ff ff53 	bl	80020f4 <LL_USART_IsActiveFlag_TXE>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f9      	beq.n	8002248 <UART_SendChar+0xc>
	LL_USART_TransmitData8(USART2, (uint8_t) b);
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	4619      	mov	r1, r3
 8002258:	4803      	ldr	r0, [pc, #12]	@ (8002268 <UART_SendChar+0x2c>)
 800225a:	f7ff ff5e 	bl	800211a <LL_USART_TransmitData8>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40004400 	.word	0x40004400

0800226c <UART_SendStr>:

void UART_SendStr(char *string) {
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	for(;(*string) != 0;string++)
 8002274:	e007      	b.n	8002286 <UART_SendStr+0x1a>
	{
		UART_SendChar(* string);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff ffde 	bl	800223c <UART_SendChar>
	for(;(*string) != 0;string++)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3301      	adds	r3, #1
 8002284:	607b      	str	r3, [r7, #4]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1f3      	bne.n	8002276 <UART_SendStr+0xa>
	}
}
 800228e:	bf00      	nop
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002298:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800229c:	f7ff fece 	bl	800203c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80022a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80022a2:	e003      	b.n	80022ac <LoopCopyDataInit>

080022a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80022a4:	4b0b      	ldr	r3, [pc, #44]	@ (80022d4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80022a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80022a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80022aa:	3104      	adds	r1, #4

080022ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80022ac:	480a      	ldr	r0, [pc, #40]	@ (80022d8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80022ae:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <LoopForever+0xe>)
	adds	r2, r0, r1
 80022b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80022b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80022b4:	d3f6      	bcc.n	80022a4 <CopyDataInit>
	ldr	r2, =_sbss
 80022b6:	4a0a      	ldr	r2, [pc, #40]	@ (80022e0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80022b8:	e002      	b.n	80022c0 <LoopFillZerobss>

080022ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80022ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80022bc:	f842 3b04 	str.w	r3, [r2], #4

080022c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80022c0:	4b08      	ldr	r3, [pc, #32]	@ (80022e4 <LoopForever+0x16>)
	cmp	r2, r3
 80022c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80022c4:	d3f9      	bcc.n	80022ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022c6:	f001 f97b 	bl	80035c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022ca:	f7ff f8e3 	bl	8001494 <main>

080022ce <LoopForever>:

LoopForever:
    b LoopForever
 80022ce:	e7fe      	b.n	80022ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022d0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80022d4:	0800377c 	.word	0x0800377c
	ldr	r0, =_sdata
 80022d8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80022dc:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 80022e0:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 80022e4:	20000050 	.word	0x20000050

080022e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022e8:	e7fe      	b.n	80022e8 <ADC1_2_IRQHandler>
	...

080022ec <LL_EXTI_EnableIT_0_31>:
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80022f4:	4b05      	ldr	r3, [pc, #20]	@ (800230c <LL_EXTI_EnableIT_0_31+0x20>)
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	4904      	ldr	r1, [pc, #16]	@ (800230c <LL_EXTI_EnableIT_0_31+0x20>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	600b      	str	r3, [r1, #0]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr
 800230c:	40010400 	.word	0x40010400

08002310 <LL_EXTI_EnableIT_32_63>:
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8002318:	4b05      	ldr	r3, [pc, #20]	@ (8002330 <LL_EXTI_EnableIT_32_63+0x20>)
 800231a:	6a1a      	ldr	r2, [r3, #32]
 800231c:	4904      	ldr	r1, [pc, #16]	@ (8002330 <LL_EXTI_EnableIT_32_63+0x20>)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	4313      	orrs	r3, r2
 8002322:	620b      	str	r3, [r1, #32]
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	40010400 	.word	0x40010400

08002334 <LL_EXTI_DisableIT_0_31>:
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800233c:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <LL_EXTI_DisableIT_0_31+0x24>)
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	43db      	mvns	r3, r3
 8002344:	4904      	ldr	r1, [pc, #16]	@ (8002358 <LL_EXTI_DisableIT_0_31+0x24>)
 8002346:	4013      	ands	r3, r2
 8002348:	600b      	str	r3, [r1, #0]
}
 800234a:	bf00      	nop
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	40010400 	.word	0x40010400

0800235c <LL_EXTI_DisableIT_32_63>:
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8002364:	4b06      	ldr	r3, [pc, #24]	@ (8002380 <LL_EXTI_DisableIT_32_63+0x24>)
 8002366:	6a1a      	ldr	r2, [r3, #32]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	43db      	mvns	r3, r3
 800236c:	4904      	ldr	r1, [pc, #16]	@ (8002380 <LL_EXTI_DisableIT_32_63+0x24>)
 800236e:	4013      	ands	r3, r2
 8002370:	620b      	str	r3, [r1, #32]
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40010400 	.word	0x40010400

08002384 <LL_EXTI_EnableEvent_0_31>:
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800238c:	4b05      	ldr	r3, [pc, #20]	@ (80023a4 <LL_EXTI_EnableEvent_0_31+0x20>)
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	4904      	ldr	r1, [pc, #16]	@ (80023a4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4313      	orrs	r3, r2
 8002396:	604b      	str	r3, [r1, #4]
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	40010400 	.word	0x40010400

080023a8 <LL_EXTI_EnableEvent_32_63>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80023b0:	4b05      	ldr	r3, [pc, #20]	@ (80023c8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80023b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023b4:	4904      	ldr	r1, [pc, #16]	@ (80023c8 <LL_EXTI_EnableEvent_32_63+0x20>)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr
 80023c8:	40010400 	.word	0x40010400

080023cc <LL_EXTI_DisableEvent_0_31>:
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80023d4:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	43db      	mvns	r3, r3
 80023dc:	4904      	ldr	r1, [pc, #16]	@ (80023f0 <LL_EXTI_DisableEvent_0_31+0x24>)
 80023de:	4013      	ands	r3, r2
 80023e0:	604b      	str	r3, [r1, #4]
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40010400 	.word	0x40010400

080023f4 <LL_EXTI_DisableEvent_32_63>:
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80023fc:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <LL_EXTI_DisableEvent_32_63+0x24>)
 80023fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	43db      	mvns	r3, r3
 8002404:	4904      	ldr	r1, [pc, #16]	@ (8002418 <LL_EXTI_DisableEvent_32_63+0x24>)
 8002406:	4013      	ands	r3, r2
 8002408:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	40010400 	.word	0x40010400

0800241c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002424:	4b05      	ldr	r3, [pc, #20]	@ (800243c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	4904      	ldr	r1, [pc, #16]	@ (800243c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4313      	orrs	r3, r2
 800242e:	608b      	str	r3, [r1, #8]
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	40010400 	.word	0x40010400

08002440 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8002448:	4b05      	ldr	r3, [pc, #20]	@ (8002460 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800244a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800244c:	4904      	ldr	r1, [pc, #16]	@ (8002460 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4313      	orrs	r3, r2
 8002452:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8002454:	bf00      	nop
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr
 8002460:	40010400 	.word	0x40010400

08002464 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	43db      	mvns	r3, r3
 8002474:	4904      	ldr	r1, [pc, #16]	@ (8002488 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002476:	4013      	ands	r3, r2
 8002478:	608b      	str	r3, [r1, #8]
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	40010400 	.word	0x40010400

0800248c <LL_EXTI_DisableRisingTrig_32_63>:
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8002496:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	43db      	mvns	r3, r3
 800249c:	4904      	ldr	r1, [pc, #16]	@ (80024b0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800249e:	4013      	ands	r3, r2
 80024a0:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40010400 	.word	0x40010400

080024b4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80024bc:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80024be:	68da      	ldr	r2, [r3, #12]
 80024c0:	4904      	ldr	r1, [pc, #16]	@ (80024d4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	60cb      	str	r3, [r1, #12]
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	40010400 	.word	0x40010400

080024d8 <LL_EXTI_EnableFallingTrig_32_63>:
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80024e0:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80024e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024e4:	4904      	ldr	r1, [pc, #16]	@ (80024f8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	40010400 	.word	0x40010400

080024fc <LL_EXTI_DisableFallingTrig_0_31>:
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8002504:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	43db      	mvns	r3, r3
 800250c:	4904      	ldr	r1, [pc, #16]	@ (8002520 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800250e:	4013      	ands	r3, r2
 8002510:	60cb      	str	r3, [r1, #12]
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	40010400 	.word	0x40010400

08002524 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800252c:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800252e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	43db      	mvns	r3, r3
 8002534:	4904      	ldr	r1, [pc, #16]	@ (8002548 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8002536:	4013      	ands	r3, r2
 8002538:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	40010400 	.word	0x40010400

0800254c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	7a1b      	ldrb	r3, [r3, #8]
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80d0 	beq.w	8002702 <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d063      	beq.n	8002632 <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7a5b      	ldrb	r3, [r3, #9]
 800256e:	2b02      	cmp	r3, #2
 8002570:	d01c      	beq.n	80025ac <LL_EXTI_Init+0x60>
 8002572:	2b02      	cmp	r3, #2
 8002574:	dc25      	bgt.n	80025c2 <LL_EXTI_Init+0x76>
 8002576:	2b00      	cmp	r3, #0
 8002578:	d002      	beq.n	8002580 <LL_EXTI_Init+0x34>
 800257a:	2b01      	cmp	r3, #1
 800257c:	d00b      	beq.n	8002596 <LL_EXTI_Init+0x4a>
 800257e:	e020      	b.n	80025c2 <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4618      	mov	r0, r3
 8002586:	f7ff ff21 	bl	80023cc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff feac 	bl	80022ec <LL_EXTI_EnableIT_0_31>
          break;
 8002594:	e018      	b.n	80025c8 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff feca 	bl	8002334 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff feed 	bl	8002384 <LL_EXTI_EnableEvent_0_31>
          break;
 80025aa:	e00d      	b.n	80025c8 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff fe9b 	bl	80022ec <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff fee2 	bl	8002384 <LL_EXTI_EnableEvent_0_31>
          break;
 80025c0:	e002      	b.n	80025c8 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 80025c2:	2301      	movs	r3, #1
 80025c4:	60fb      	str	r3, [r7, #12]
          break;
 80025c6:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	7a9b      	ldrb	r3, [r3, #10]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d030      	beq.n	8002632 <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	7a9b      	ldrb	r3, [r3, #10]
 80025d4:	2b03      	cmp	r3, #3
 80025d6:	d01c      	beq.n	8002612 <LL_EXTI_Init+0xc6>
 80025d8:	2b03      	cmp	r3, #3
 80025da:	dc25      	bgt.n	8002628 <LL_EXTI_Init+0xdc>
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d002      	beq.n	80025e6 <LL_EXTI_Init+0x9a>
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d00b      	beq.n	80025fc <LL_EXTI_Init+0xb0>
 80025e4:	e020      	b.n	8002628 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff ff86 	bl	80024fc <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff11 	bl	800241c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80025fa:	e01a      	b.n	8002632 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff ff2f 	bl	8002464 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff ff52 	bl	80024b4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002610:	e00f      	b.n	8002632 <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff ff00 	bl	800241c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff ff47 	bl	80024b4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002626:	e004      	b.n	8002632 <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f043 0302 	orr.w	r3, r3, #2
 800262e:	60fb      	str	r3, [r7, #12]
            break;
 8002630:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d077      	beq.n	800272a <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	7a5b      	ldrb	r3, [r3, #9]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d01c      	beq.n	800267c <LL_EXTI_Init+0x130>
 8002642:	2b02      	cmp	r3, #2
 8002644:	dc25      	bgt.n	8002692 <LL_EXTI_Init+0x146>
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <LL_EXTI_Init+0x104>
 800264a:	2b01      	cmp	r3, #1
 800264c:	d00b      	beq.n	8002666 <LL_EXTI_Init+0x11a>
 800264e:	e020      	b.n	8002692 <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	4618      	mov	r0, r3
 8002656:	f7ff fecd 	bl	80023f4 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	4618      	mov	r0, r3
 8002660:	f7ff fe56 	bl	8002310 <LL_EXTI_EnableIT_32_63>
          break;
 8002664:	e01a      	b.n	800269c <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff fe76 	bl	800235c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fe97 	bl	80023a8 <LL_EXTI_EnableEvent_32_63>
          break;
 800267a:	e00f      	b.n	800269c <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff fe45 	bl	8002310 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff fe8c 	bl	80023a8 <LL_EXTI_EnableEvent_32_63>
          break;
 8002690:	e004      	b.n	800269c <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	60fb      	str	r3, [r7, #12]
          break;
 800269a:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	7a9b      	ldrb	r3, [r3, #10]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d042      	beq.n	800272a <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	7a9b      	ldrb	r3, [r3, #10]
 80026a8:	2b03      	cmp	r3, #3
 80026aa:	d01c      	beq.n	80026e6 <LL_EXTI_Init+0x19a>
 80026ac:	2b03      	cmp	r3, #3
 80026ae:	dc25      	bgt.n	80026fc <LL_EXTI_Init+0x1b0>
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d002      	beq.n	80026ba <LL_EXTI_Init+0x16e>
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d00b      	beq.n	80026d0 <LL_EXTI_Init+0x184>
 80026b8:	e020      	b.n	80026fc <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ff30 	bl	8002524 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff feb9 	bl	8002440 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 80026ce:	e02c      	b.n	800272a <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff fed9 	bl	800248c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fefa 	bl	80024d8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80026e4:	e021      	b.n	800272a <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff fea8 	bl	8002440 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff feef 	bl	80024d8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80026fa:	e016      	b.n	800272a <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	60fb      	str	r3, [r7, #12]
            break;
 8002700:	e013      	b.n	800272a <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff fe14 	bl	8002334 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff fe5b 	bl	80023cc <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff fe1e 	bl	800235c <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fe65 	bl	80023f4 <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 800272a:	68fb      	ldr	r3, [r7, #12]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <LL_GPIO_SetPinMode>:
{
 8002734:	b480      	push	{r7}
 8002736:	b08b      	sub	sp, #44	@ 0x2c
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	fa93 f3a3 	rbit	r3, r3
 800274e:	613b      	str	r3, [r7, #16]
  return result;
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800275a:	2320      	movs	r3, #32
 800275c:	e003      	b.n	8002766 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800275e:	69bb      	ldr	r3, [r7, #24]
 8002760:	fab3 f383 	clz	r3, r3
 8002764:	b2db      	uxtb	r3, r3
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	2103      	movs	r1, #3
 800276a:	fa01 f303 	lsl.w	r3, r1, r3
 800276e:	43db      	mvns	r3, r3
 8002770:	401a      	ands	r2, r3
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002776:	6a3b      	ldr	r3, [r7, #32]
 8002778:	fa93 f3a3 	rbit	r3, r3
 800277c:	61fb      	str	r3, [r7, #28]
  return result;
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8002788:	2320      	movs	r3, #32
 800278a:	e003      	b.n	8002794 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800278c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278e:	fab3 f383 	clz	r3, r3
 8002792:	b2db      	uxtb	r3, r3
 8002794:	005b      	lsls	r3, r3, #1
 8002796:	6879      	ldr	r1, [r7, #4]
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	431a      	orrs	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	601a      	str	r2, [r3, #0]
}
 80027a2:	bf00      	nop
 80027a4:	372c      	adds	r7, #44	@ 0x2c
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <LL_GPIO_SetPinOutputType>:
{
 80027ae:	b480      	push	{r7}
 80027b0:	b085      	sub	sp, #20
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	685a      	ldr	r2, [r3, #4]
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	43db      	mvns	r3, r3
 80027c2:	401a      	ands	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	fb01 f303 	mul.w	r3, r1, r3
 80027cc:	431a      	orrs	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	605a      	str	r2, [r3, #4]
}
 80027d2:	bf00      	nop
 80027d4:	3714      	adds	r7, #20
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_GPIO_SetPinSpeed>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b08b      	sub	sp, #44	@ 0x2c
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	689a      	ldr	r2, [r3, #8]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	fa93 f3a3 	rbit	r3, r3
 80027f8:	613b      	str	r3, [r7, #16]
  return result;
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002804:	2320      	movs	r3, #32
 8002806:	e003      	b.n	8002810 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	fab3 f383 	clz	r3, r3
 800280e:	b2db      	uxtb	r3, r3
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	2103      	movs	r1, #3
 8002814:	fa01 f303 	lsl.w	r3, r1, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	401a      	ands	r2, r3
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	fa93 f3a3 	rbit	r3, r3
 8002826:	61fb      	str	r3, [r7, #28]
  return result;
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002832:	2320      	movs	r3, #32
 8002834:	e003      	b.n	800283e <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002838:	fab3 f383 	clz	r3, r3
 800283c:	b2db      	uxtb	r3, r3
 800283e:	005b      	lsls	r3, r3, #1
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	fa01 f303 	lsl.w	r3, r1, r3
 8002846:	431a      	orrs	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	609a      	str	r2, [r3, #8]
}
 800284c:	bf00      	nop
 800284e:	372c      	adds	r7, #44	@ 0x2c
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <LL_GPIO_SetPinPull>:
{
 8002858:	b480      	push	{r7}
 800285a:	b08b      	sub	sp, #44	@ 0x2c
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	68da      	ldr	r2, [r3, #12]
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	fa93 f3a3 	rbit	r3, r3
 8002872:	613b      	str	r3, [r7, #16]
  return result;
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800287e:	2320      	movs	r3, #32
 8002880:	e003      	b.n	800288a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8002882:	69bb      	ldr	r3, [r7, #24]
 8002884:	fab3 f383 	clz	r3, r3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	2103      	movs	r1, #3
 800288e:	fa01 f303 	lsl.w	r3, r1, r3
 8002892:	43db      	mvns	r3, r3
 8002894:	401a      	ands	r2, r3
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289a:	6a3b      	ldr	r3, [r7, #32]
 800289c:	fa93 f3a3 	rbit	r3, r3
 80028a0:	61fb      	str	r3, [r7, #28]
  return result;
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80028a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80028ac:	2320      	movs	r3, #32
 80028ae:	e003      	b.n	80028b8 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80028b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b2:	fab3 f383 	clz	r3, r3
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	6879      	ldr	r1, [r7, #4]
 80028bc:	fa01 f303 	lsl.w	r3, r1, r3
 80028c0:	431a      	orrs	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	60da      	str	r2, [r3, #12]
}
 80028c6:	bf00      	nop
 80028c8:	372c      	adds	r7, #44	@ 0x2c
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr

080028d2 <LL_GPIO_SetAFPin_0_7>:
{
 80028d2:	b480      	push	{r7}
 80028d4:	b08b      	sub	sp, #44	@ 0x2c
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	60f8      	str	r0, [r7, #12]
 80028da:	60b9      	str	r1, [r7, #8]
 80028dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a1a      	ldr	r2, [r3, #32]
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	fa93 f3a3 	rbit	r3, r3
 80028ec:	613b      	str	r3, [r7, #16]
  return result;
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80028f8:	2320      	movs	r3, #32
 80028fa:	e003      	b.n	8002904 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	fab3 f383 	clz	r3, r3
 8002902:	b2db      	uxtb	r3, r3
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	210f      	movs	r1, #15
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	401a      	ands	r2, r3
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002914:	6a3b      	ldr	r3, [r7, #32]
 8002916:	fa93 f3a3 	rbit	r3, r3
 800291a:	61fb      	str	r3, [r7, #28]
  return result;
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002926:	2320      	movs	r3, #32
 8002928:	e003      	b.n	8002932 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	fab3 f383 	clz	r3, r3
 8002930:	b2db      	uxtb	r3, r3
 8002932:	009b      	lsls	r3, r3, #2
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	fa01 f303 	lsl.w	r3, r1, r3
 800293a:	431a      	orrs	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	621a      	str	r2, [r3, #32]
}
 8002940:	bf00      	nop
 8002942:	372c      	adds	r7, #44	@ 0x2c
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <LL_GPIO_SetAFPin_8_15>:
{
 800294c:	b480      	push	{r7}
 800294e:	b08b      	sub	sp, #44	@ 0x2c
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	0a1b      	lsrs	r3, r3, #8
 8002960:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	fa93 f3a3 	rbit	r3, r3
 8002968:	613b      	str	r3, [r7, #16]
  return result;
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d101      	bne.n	8002978 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002974:	2320      	movs	r3, #32
 8002976:	e003      	b.n	8002980 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	fab3 f383 	clz	r3, r3
 800297e:	b2db      	uxtb	r3, r3
 8002980:	009b      	lsls	r3, r3, #2
 8002982:	210f      	movs	r1, #15
 8002984:	fa01 f303 	lsl.w	r3, r1, r3
 8002988:	43db      	mvns	r3, r3
 800298a:	401a      	ands	r2, r3
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	0a1b      	lsrs	r3, r3, #8
 8002990:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	6a3b      	ldr	r3, [r7, #32]
 8002994:	fa93 f3a3 	rbit	r3, r3
 8002998:	61fb      	str	r3, [r7, #28]
  return result;
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80029a4:	2320      	movs	r3, #32
 80029a6:	e003      	b.n	80029b0 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	fab3 f383 	clz	r3, r3
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	6879      	ldr	r1, [r7, #4]
 80029b4:	fa01 f303 	lsl.w	r3, r1, r3
 80029b8:	431a      	orrs	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80029be:	bf00      	nop
 80029c0:	372c      	adds	r7, #44	@ 0x2c
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b088      	sub	sp, #32
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
 80029d2:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	fa93 f3a3 	rbit	r3, r3
 80029e0:	60fb      	str	r3, [r7, #12]
  return result;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d101      	bne.n	80029f0 <LL_GPIO_Init+0x26>
    return 32U;
 80029ec:	2320      	movs	r3, #32
 80029ee:	e003      	b.n	80029f8 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	fab3 f383 	clz	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80029fa:	e040      	b.n	8002a7e <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	2101      	movs	r1, #1
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d032      	beq.n	8002a78 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	461a      	mov	r2, r3
 8002a18:	69b9      	ldr	r1, [r7, #24]
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f7ff fe8a 	bl	8002734 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d003      	beq.n	8002a30 <LL_GPIO_Init+0x66>
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d106      	bne.n	8002a3e <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	461a      	mov	r2, r3
 8002a36:	69b9      	ldr	r1, [r7, #24]
 8002a38:	6878      	ldr	r0, [r7, #4]
 8002a3a:	f7ff fed0 	bl	80027de <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	461a      	mov	r2, r3
 8002a44:	69b9      	ldr	r1, [r7, #24]
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7ff ff06 	bl	8002858 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d111      	bne.n	8002a78 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	2bff      	cmp	r3, #255	@ 0xff
 8002a58:	d807      	bhi.n	8002a6a <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	695b      	ldr	r3, [r3, #20]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	69b9      	ldr	r1, [r7, #24]
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f7ff ff35 	bl	80028d2 <LL_GPIO_SetAFPin_0_7>
 8002a68:	e006      	b.n	8002a78 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	69b9      	ldr	r1, [r7, #24]
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff ff6a 	bl	800294c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	fa22 f303 	lsr.w	r3, r2, r3
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1b7      	bne.n	80029fc <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d003      	beq.n	8002a9c <LL_GPIO_Init+0xd2>
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	2b02      	cmp	r3, #2
 8002a9a:	d107      	bne.n	8002aac <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	6819      	ldr	r1, [r3, #0]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f7ff fe81 	bl	80027ae <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3720      	adds	r7, #32
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <LL_RCC_HSI_IsReady>:
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8002abc:	4b07      	ldr	r3, [pc, #28]	@ (8002adc <LL_RCC_HSI_IsReady+0x24>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ac4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ac8:	d101      	bne.n	8002ace <LL_RCC_HSI_IsReady+0x16>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <LL_RCC_HSI_IsReady+0x18>
 8002ace:	2300      	movs	r3, #0
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40021000 	.word	0x40021000

08002ae0 <LL_RCC_LSE_IsReady>:
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 8002ae4:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <LL_RCC_LSE_IsReady+0x24>)
 8002ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d101      	bne.n	8002af6 <LL_RCC_LSE_IsReady+0x16>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <LL_RCC_LSE_IsReady+0x18>
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40021000 	.word	0x40021000

08002b08 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8002b0c:	4b06      	ldr	r3, [pc, #24]	@ (8002b28 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0308 	and.w	r3, r3, #8
 8002b14:	2b08      	cmp	r3, #8
 8002b16:	d101      	bne.n	8002b1c <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e000      	b.n	8002b1e <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr
 8002b28:	40021000 	.word	0x40021000

08002b2c <LL_RCC_MSI_GetRange>:
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002b30:	4b04      	ldr	r3, [pc, #16]	@ (8002b44 <LL_RCC_MSI_GetRange+0x18>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40021000 	.word	0x40021000

08002b48 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002b4c:	4b04      	ldr	r3, [pc, #16]	@ (8002b60 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 8002b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b52:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	40021000 	.word	0x40021000

08002b64 <LL_RCC_GetSysClkSource>:
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002b68:	4b04      	ldr	r3, [pc, #16]	@ (8002b7c <LL_RCC_GetSysClkSource+0x18>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 030c 	and.w	r3, r3, #12
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40021000 	.word	0x40021000

08002b80 <LL_RCC_GetAHBPrescaler>:
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b84:	4b04      	ldr	r3, [pc, #16]	@ (8002b98 <LL_RCC_GetAHBPrescaler+0x18>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	40021000 	.word	0x40021000

08002b9c <LL_RCC_GetAPB1Prescaler>:
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002ba0:	4b04      	ldr	r3, [pc, #16]	@ (8002bb4 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40021000 	.word	0x40021000

08002bb8 <LL_RCC_GetAPB2Prescaler>:
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002bbc:	4b04      	ldr	r3, [pc, #16]	@ (8002bd0 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	40021000 	.word	0x40021000

08002bd4 <LL_RCC_GetUSARTClockSource>:
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8002bdc:	4b06      	ldr	r3, [pc, #24]	@ (8002bf8 <LL_RCC_GetUSARTClockSource+0x24>)
 8002bde:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	401a      	ands	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	041b      	lsls	r3, r3, #16
 8002bea:	4313      	orrs	r3, r2
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr
 8002bf8:	40021000 	.word	0x40021000

08002bfc <LL_RCC_GetUARTClockSource>:
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8002c04:	4b06      	ldr	r3, [pc, #24]	@ (8002c20 <LL_RCC_GetUARTClockSource+0x24>)
 8002c06:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	401a      	ands	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	041b      	lsls	r3, r3, #16
 8002c12:	4313      	orrs	r3, r2
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr
 8002c20:	40021000 	.word	0x40021000

08002c24 <LL_RCC_PLL_GetMainSource>:
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002c28:	4b04      	ldr	r3, [pc, #16]	@ (8002c3c <LL_RCC_PLL_GetMainSource+0x18>)
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	f003 0303 	and.w	r3, r3, #3
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000

08002c40 <LL_RCC_PLL_GetN>:
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002c44:	4b04      	ldr	r3, [pc, #16]	@ (8002c58 <LL_RCC_PLL_GetN+0x18>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	0a1b      	lsrs	r3, r3, #8
 8002c4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	40021000 	.word	0x40021000

08002c5c <LL_RCC_PLL_GetR>:
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002c60:	4b04      	ldr	r3, [pc, #16]	@ (8002c74 <LL_RCC_PLL_GetR+0x18>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	40021000 	.word	0x40021000

08002c78 <LL_RCC_PLL_GetDivider>:
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002c7c:	4b04      	ldr	r3, [pc, #16]	@ (8002c90 <LL_RCC_PLL_GetDivider+0x18>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40021000 	.word	0x40021000

08002c94 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2b03      	cmp	r3, #3
 8002ca4:	d137      	bne.n	8002d16 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f7ff ff94 	bl	8002bd4 <LL_RCC_GetUSARTClockSource>
 8002cac:	4603      	mov	r3, r0
 8002cae:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8002cb2:	2b03      	cmp	r3, #3
 8002cb4:	f200 80b3 	bhi.w	8002e1e <LL_RCC_GetUSARTClockFreq+0x18a>
 8002cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc0 <LL_RCC_GetUSARTClockFreq+0x2c>)
 8002cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cbe:	bf00      	nop
 8002cc0:	08002cff 	.word	0x08002cff
 8002cc4:	08002cd1 	.word	0x08002cd1
 8002cc8:	08002cd9 	.word	0x08002cd9
 8002ccc:	08002ceb 	.word	0x08002ceb
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002cd0:	f000 f956 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002cd4:	60f8      	str	r0, [r7, #12]
        break;
 8002cd6:	e0b3      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002cd8:	f7ff feee 	bl	8002ab8 <LL_RCC_HSI_IsReady>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	f000 809f 	beq.w	8002e22 <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 8002ce4:	4b59      	ldr	r3, [pc, #356]	@ (8002e4c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002ce6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002ce8:	e09b      	b.n	8002e22 <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002cea:	f7ff fef9 	bl	8002ae0 <LL_RCC_LSE_IsReady>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	f000 8098 	beq.w	8002e26 <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 8002cf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cfa:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002cfc:	e093      	b.n	8002e26 <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002cfe:	f000 f93f 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002d02:	4603      	mov	r3, r0
 8002d04:	4618      	mov	r0, r3
 8002d06:	f000 f9cb 	bl	80030a0 <RCC_GetHCLKClockFreq>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f000 f9f1 	bl	80030f4 <RCC_GetPCLK2ClockFreq>
 8002d12:	60f8      	str	r0, [r7, #12]
        break;
 8002d14:	e094      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2b0c      	cmp	r3, #12
 8002d1a:	d146      	bne.n	8002daa <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff ff59 	bl	8002bd4 <LL_RCC_GetUSARTClockSource>
 8002d22:	4603      	mov	r3, r0
 8002d24:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8002d28:	2b0c      	cmp	r3, #12
 8002d2a:	d87e      	bhi.n	8002e2a <LL_RCC_GetUSARTClockFreq+0x196>
 8002d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d34 <LL_RCC_GetUSARTClockFreq+0xa0>)
 8002d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d32:	bf00      	nop
 8002d34:	08002d93 	.word	0x08002d93
 8002d38:	08002e2b 	.word	0x08002e2b
 8002d3c:	08002e2b 	.word	0x08002e2b
 8002d40:	08002e2b 	.word	0x08002e2b
 8002d44:	08002d69 	.word	0x08002d69
 8002d48:	08002e2b 	.word	0x08002e2b
 8002d4c:	08002e2b 	.word	0x08002e2b
 8002d50:	08002e2b 	.word	0x08002e2b
 8002d54:	08002d71 	.word	0x08002d71
 8002d58:	08002e2b 	.word	0x08002e2b
 8002d5c:	08002e2b 	.word	0x08002e2b
 8002d60:	08002e2b 	.word	0x08002e2b
 8002d64:	08002d81 	.word	0x08002d81
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8002d68:	f000 f90a 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002d6c:	60f8      	str	r0, [r7, #12]
        break;
 8002d6e:	e067      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002d70:	f7ff fea2 	bl	8002ab8 <LL_RCC_HSI_IsReady>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d059      	beq.n	8002e2e <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 8002d7a:	4b34      	ldr	r3, [pc, #208]	@ (8002e4c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002d7c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002d7e:	e056      	b.n	8002e2e <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002d80:	f7ff feae 	bl	8002ae0 <LL_RCC_LSE_IsReady>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d053      	beq.n	8002e32 <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 8002d8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d8e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002d90:	e04f      	b.n	8002e32 <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002d92:	f000 f8f5 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002d96:	4603      	mov	r3, r0
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f000 f981 	bl	80030a0 <RCC_GetHCLKClockFreq>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 f993 	bl	80030cc <RCC_GetPCLK1ClockFreq>
 8002da6:	60f8      	str	r0, [r7, #12]
        break;
 8002da8:	e04a      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2b30      	cmp	r3, #48	@ 0x30
 8002dae:	d147      	bne.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff ff0f 	bl	8002bd4 <LL_RCC_GetUSARTClockSource>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8002dbc:	d01a      	beq.n	8002df4 <LL_RCC_GetUSARTClockFreq+0x160>
 8002dbe:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8002dc2:	d838      	bhi.n	8002e36 <LL_RCC_GetUSARTClockFreq+0x1a2>
 8002dc4:	4a22      	ldr	r2, [pc, #136]	@ (8002e50 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d00c      	beq.n	8002de4 <LL_RCC_GetUSARTClockFreq+0x150>
 8002dca:	4a21      	ldr	r2, [pc, #132]	@ (8002e50 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d832      	bhi.n	8002e36 <LL_RCC_GetUSARTClockFreq+0x1a2>
 8002dd0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002dd4:	d017      	beq.n	8002e06 <LL_RCC_GetUSARTClockFreq+0x172>
 8002dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8002e54 <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d12c      	bne.n	8002e36 <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8002ddc:	f000 f8d0 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002de0:	60f8      	str	r0, [r7, #12]
          break;
 8002de2:	e02d      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8002de4:	f7ff fe68 	bl	8002ab8 <LL_RCC_HSI_IsReady>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d025      	beq.n	8002e3a <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 8002dee:	4b17      	ldr	r3, [pc, #92]	@ (8002e4c <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8002df0:	60fb      	str	r3, [r7, #12]
          }
          break;
 8002df2:	e022      	b.n	8002e3a <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8002df4:	f7ff fe74 	bl	8002ae0 <LL_RCC_LSE_IsReady>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d01f      	beq.n	8002e3e <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 8002dfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e02:	60fb      	str	r3, [r7, #12]
          }
          break;
 8002e04:	e01b      	b.n	8002e3e <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002e06:	f000 f8bb 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f000 f947 	bl	80030a0 <RCC_GetHCLKClockFreq>
 8002e12:	4603      	mov	r3, r0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f000 f959 	bl	80030cc <RCC_GetPCLK1ClockFreq>
 8002e1a:	60f8      	str	r0, [r7, #12]
          break;
 8002e1c:	e010      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002e1e:	bf00      	nop
 8002e20:	e00e      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002e22:	bf00      	nop
 8002e24:	e00c      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002e26:	bf00      	nop
 8002e28:	e00a      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002e2a:	bf00      	nop
 8002e2c:	e008      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002e2e:	bf00      	nop
 8002e30:	e006      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8002e32:	bf00      	nop
 8002e34:	e004      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 8002e36:	bf00      	nop
 8002e38:	e002      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002e3a:	bf00      	nop
 8002e3c:	e000      	b.n	8002e40 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8002e3e:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8002e40:	68fb      	ldr	r3, [r7, #12]
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	00f42400 	.word	0x00f42400
 8002e50:	00300020 	.word	0x00300020
 8002e54:	00300010 	.word	0x00300010

08002e58 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8002e60:	2300      	movs	r3, #0
 8002e62:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e68:	d13b      	bne.n	8002ee2 <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7ff fec6 	bl	8002bfc <LL_RCC_GetUARTClockSource>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8002e76:	d01a      	beq.n	8002eae <LL_RCC_GetUARTClockFreq+0x56>
 8002e78:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8002e7c:	d82c      	bhi.n	8002ed8 <LL_RCC_GetUARTClockFreq+0x80>
 8002e7e:	4a3b      	ldr	r2, [pc, #236]	@ (8002f6c <LL_RCC_GetUARTClockFreq+0x114>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d00c      	beq.n	8002e9e <LL_RCC_GetUARTClockFreq+0x46>
 8002e84:	4a39      	ldr	r2, [pc, #228]	@ (8002f6c <LL_RCC_GetUARTClockFreq+0x114>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d826      	bhi.n	8002ed8 <LL_RCC_GetUARTClockFreq+0x80>
 8002e8a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002e8e:	d017      	beq.n	8002ec0 <LL_RCC_GetUARTClockFreq+0x68>
 8002e90:	4a37      	ldr	r2, [pc, #220]	@ (8002f70 <LL_RCC_GetUARTClockFreq+0x118>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d120      	bne.n	8002ed8 <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8002e96:	f000 f873 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002e9a:	60f8      	str	r0, [r7, #12]
        break;
 8002e9c:	e021      	b.n	8002ee2 <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002e9e:	f7ff fe0b 	bl	8002ab8 <LL_RCC_HSI_IsReady>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d019      	beq.n	8002edc <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 8002ea8:	4b32      	ldr	r3, [pc, #200]	@ (8002f74 <LL_RCC_GetUARTClockFreq+0x11c>)
 8002eaa:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002eac:	e016      	b.n	8002edc <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002eae:	f7ff fe17 	bl	8002ae0 <LL_RCC_LSE_IsReady>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d013      	beq.n	8002ee0 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 8002eb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ebc:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002ebe:	e00f      	b.n	8002ee0 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002ec0:	f000 f85e 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f000 f8ea 	bl	80030a0 <RCC_GetHCLKClockFreq>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 f8fc 	bl	80030cc <RCC_GetPCLK1ClockFreq>
 8002ed4:	60f8      	str	r0, [r7, #12]
        break;
 8002ed6:	e004      	b.n	8002ee2 <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 8002ed8:	bf00      	nop
 8002eda:	e002      	b.n	8002ee2 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8002edc:	bf00      	nop
 8002ede:	e000      	b.n	8002ee2 <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8002ee0:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ee8:	d13b      	bne.n	8002f62 <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff fe86 	bl	8002bfc <LL_RCC_GetUARTClockSource>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8002ef6:	d01a      	beq.n	8002f2e <LL_RCC_GetUARTClockFreq+0xd6>
 8002ef8:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8002efc:	d82c      	bhi.n	8002f58 <LL_RCC_GetUARTClockFreq+0x100>
 8002efe:	4a1e      	ldr	r2, [pc, #120]	@ (8002f78 <LL_RCC_GetUARTClockFreq+0x120>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d00c      	beq.n	8002f1e <LL_RCC_GetUARTClockFreq+0xc6>
 8002f04:	4a1c      	ldr	r2, [pc, #112]	@ (8002f78 <LL_RCC_GetUARTClockFreq+0x120>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d826      	bhi.n	8002f58 <LL_RCC_GetUARTClockFreq+0x100>
 8002f0a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002f0e:	d017      	beq.n	8002f40 <LL_RCC_GetUARTClockFreq+0xe8>
 8002f10:	4a1a      	ldr	r2, [pc, #104]	@ (8002f7c <LL_RCC_GetUARTClockFreq+0x124>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d120      	bne.n	8002f58 <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8002f16:	f000 f833 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002f1a:	60f8      	str	r0, [r7, #12]
        break;
 8002f1c:	e021      	b.n	8002f62 <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8002f1e:	f7ff fdcb 	bl	8002ab8 <LL_RCC_HSI_IsReady>
 8002f22:	4603      	mov	r3, r0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d019      	beq.n	8002f5c <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 8002f28:	4b12      	ldr	r3, [pc, #72]	@ (8002f74 <LL_RCC_GetUARTClockFreq+0x11c>)
 8002f2a:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002f2c:	e016      	b.n	8002f5c <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8002f2e:	f7ff fdd7 	bl	8002ae0 <LL_RCC_LSE_IsReady>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d013      	beq.n	8002f60 <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 8002f38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f3c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002f3e:	e00f      	b.n	8002f60 <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8002f40:	f000 f81e 	bl	8002f80 <RCC_GetSystemClockFreq>
 8002f44:	4603      	mov	r3, r0
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 f8aa 	bl	80030a0 <RCC_GetHCLKClockFreq>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f000 f8bc 	bl	80030cc <RCC_GetPCLK1ClockFreq>
 8002f54:	60f8      	str	r0, [r7, #12]
        break;
 8002f56:	e004      	b.n	8002f62 <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 8002f58:	bf00      	nop
 8002f5a:	e002      	b.n	8002f62 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002f5c:	bf00      	nop
 8002f5e:	e000      	b.n	8002f62 <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8002f60:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8002f62:	68fb      	ldr	r3, [r7, #12]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	00c00080 	.word	0x00c00080
 8002f70:	00c00040 	.word	0x00c00040
 8002f74:	00f42400 	.word	0x00f42400
 8002f78:	03000200 	.word	0x03000200
 8002f7c:	03000100 	.word	0x03000100

08002f80 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002f86:	f7ff fded 	bl	8002b64 <LL_RCC_GetSysClkSource>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b0c      	cmp	r3, #12
 8002f8e:	d851      	bhi.n	8003034 <RCC_GetSystemClockFreq+0xb4>
 8002f90:	a201      	add	r2, pc, #4	@ (adr r2, 8002f98 <RCC_GetSystemClockFreq+0x18>)
 8002f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f96:	bf00      	nop
 8002f98:	08002fcd 	.word	0x08002fcd
 8002f9c:	08003035 	.word	0x08003035
 8002fa0:	08003035 	.word	0x08003035
 8002fa4:	08003035 	.word	0x08003035
 8002fa8:	08003021 	.word	0x08003021
 8002fac:	08003035 	.word	0x08003035
 8002fb0:	08003035 	.word	0x08003035
 8002fb4:	08003035 	.word	0x08003035
 8002fb8:	08003027 	.word	0x08003027
 8002fbc:	08003035 	.word	0x08003035
 8002fc0:	08003035 	.word	0x08003035
 8002fc4:	08003035 	.word	0x08003035
 8002fc8:	0800302d 	.word	0x0800302d
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002fcc:	f7ff fd9c 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d111      	bne.n	8002ffa <RCC_GetSystemClockFreq+0x7a>
 8002fd6:	f7ff fd97 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d004      	beq.n	8002fea <RCC_GetSystemClockFreq+0x6a>
 8002fe0:	f7ff fda4 	bl	8002b2c <LL_RCC_MSI_GetRange>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	0a1b      	lsrs	r3, r3, #8
 8002fe8:	e003      	b.n	8002ff2 <RCC_GetSystemClockFreq+0x72>
 8002fea:	f7ff fdad 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	0a1b      	lsrs	r3, r3, #8
 8002ff2:	4a28      	ldr	r2, [pc, #160]	@ (8003094 <RCC_GetSystemClockFreq+0x114>)
 8002ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff8:	e010      	b.n	800301c <RCC_GetSystemClockFreq+0x9c>
 8002ffa:	f7ff fd85 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d004      	beq.n	800300e <RCC_GetSystemClockFreq+0x8e>
 8003004:	f7ff fd92 	bl	8002b2c <LL_RCC_MSI_GetRange>
 8003008:	4603      	mov	r3, r0
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	e003      	b.n	8003016 <RCC_GetSystemClockFreq+0x96>
 800300e:	f7ff fd9b 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 8003012:	4603      	mov	r3, r0
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	4a1f      	ldr	r2, [pc, #124]	@ (8003094 <RCC_GetSystemClockFreq+0x114>)
 8003018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301c:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800301e:	e033      	b.n	8003088 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003020:	4b1d      	ldr	r3, [pc, #116]	@ (8003098 <RCC_GetSystemClockFreq+0x118>)
 8003022:	607b      	str	r3, [r7, #4]
      break;
 8003024:	e030      	b.n	8003088 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003026:	4b1d      	ldr	r3, [pc, #116]	@ (800309c <RCC_GetSystemClockFreq+0x11c>)
 8003028:	607b      	str	r3, [r7, #4]
      break;
 800302a:	e02d      	b.n	8003088 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800302c:	f000 f876 	bl	800311c <RCC_PLL_GetFreqDomain_SYS>
 8003030:	6078      	str	r0, [r7, #4]
      break;
 8003032:	e029      	b.n	8003088 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003034:	f7ff fd68 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d111      	bne.n	8003062 <RCC_GetSystemClockFreq+0xe2>
 800303e:	f7ff fd63 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d004      	beq.n	8003052 <RCC_GetSystemClockFreq+0xd2>
 8003048:	f7ff fd70 	bl	8002b2c <LL_RCC_MSI_GetRange>
 800304c:	4603      	mov	r3, r0
 800304e:	0a1b      	lsrs	r3, r3, #8
 8003050:	e003      	b.n	800305a <RCC_GetSystemClockFreq+0xda>
 8003052:	f7ff fd79 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 8003056:	4603      	mov	r3, r0
 8003058:	0a1b      	lsrs	r3, r3, #8
 800305a:	4a0e      	ldr	r2, [pc, #56]	@ (8003094 <RCC_GetSystemClockFreq+0x114>)
 800305c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003060:	e010      	b.n	8003084 <RCC_GetSystemClockFreq+0x104>
 8003062:	f7ff fd51 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003066:	4603      	mov	r3, r0
 8003068:	2b00      	cmp	r3, #0
 800306a:	d004      	beq.n	8003076 <RCC_GetSystemClockFreq+0xf6>
 800306c:	f7ff fd5e 	bl	8002b2c <LL_RCC_MSI_GetRange>
 8003070:	4603      	mov	r3, r0
 8003072:	091b      	lsrs	r3, r3, #4
 8003074:	e003      	b.n	800307e <RCC_GetSystemClockFreq+0xfe>
 8003076:	f7ff fd67 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 800307a:	4603      	mov	r3, r0
 800307c:	091b      	lsrs	r3, r3, #4
 800307e:	4a05      	ldr	r2, [pc, #20]	@ (8003094 <RCC_GetSystemClockFreq+0x114>)
 8003080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003084:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003086:	bf00      	nop
  }

  return frequency;
 8003088:	687b      	ldr	r3, [r7, #4]
}
 800308a:	4618      	mov	r0, r3
 800308c:	3708      	adds	r7, #8
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	08003744 	.word	0x08003744
 8003098:	00f42400 	.word	0x00f42400
 800309c:	007a1200 	.word	0x007a1200

080030a0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80030a8:	f7ff fd6a 	bl	8002b80 <LL_RCC_GetAHBPrescaler>
 80030ac:	4603      	mov	r3, r0
 80030ae:	091b      	lsrs	r3, r3, #4
 80030b0:	f003 030f 	and.w	r3, r3, #15
 80030b4:	4a04      	ldr	r2, [pc, #16]	@ (80030c8 <RCC_GetHCLKClockFreq+0x28>)
 80030b6:	5cd3      	ldrb	r3, [r2, r3]
 80030b8:	461a      	mov	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	40d3      	lsrs	r3, r2
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	0800372c 	.word	0x0800372c

080030cc <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80030d4:	f7ff fd62 	bl	8002b9c <LL_RCC_GetAPB1Prescaler>
 80030d8:	4603      	mov	r3, r0
 80030da:	0a1b      	lsrs	r3, r3, #8
 80030dc:	4a04      	ldr	r2, [pc, #16]	@ (80030f0 <RCC_GetPCLK1ClockFreq+0x24>)
 80030de:	5cd3      	ldrb	r3, [r2, r3]
 80030e0:	461a      	mov	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	40d3      	lsrs	r3, r2
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	0800373c 	.word	0x0800373c

080030f4 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80030fc:	f7ff fd5c 	bl	8002bb8 <LL_RCC_GetAPB2Prescaler>
 8003100:	4603      	mov	r3, r0
 8003102:	0adb      	lsrs	r3, r3, #11
 8003104:	4a04      	ldr	r2, [pc, #16]	@ (8003118 <RCC_GetPCLK2ClockFreq+0x24>)
 8003106:	5cd3      	ldrb	r3, [r2, r3]
 8003108:	461a      	mov	r2, r3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	40d3      	lsrs	r3, r2
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	0800373c 	.word	0x0800373c

0800311c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800311c:	b590      	push	{r4, r7, lr}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003122:	f7ff fd7f 	bl	8002c24 <LL_RCC_PLL_GetMainSource>
 8003126:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2b03      	cmp	r3, #3
 800312c:	d036      	beq.n	800319c <RCC_PLL_GetFreqDomain_SYS+0x80>
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d836      	bhi.n	80031a2 <RCC_PLL_GetFreqDomain_SYS+0x86>
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d003      	beq.n	8003142 <RCC_PLL_GetFreqDomain_SYS+0x26>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	2b02      	cmp	r3, #2
 800313e:	d02a      	beq.n	8003196 <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8003140:	e02f      	b.n	80031a2 <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8003142:	f7ff fce1 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d111      	bne.n	8003170 <RCC_PLL_GetFreqDomain_SYS+0x54>
 800314c:	f7ff fcdc 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d004      	beq.n	8003160 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8003156:	f7ff fce9 	bl	8002b2c <LL_RCC_MSI_GetRange>
 800315a:	4603      	mov	r3, r0
 800315c:	0a1b      	lsrs	r3, r3, #8
 800315e:	e003      	b.n	8003168 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8003160:	f7ff fcf2 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 8003164:	4603      	mov	r3, r0
 8003166:	0a1b      	lsrs	r3, r3, #8
 8003168:	4a2f      	ldr	r2, [pc, #188]	@ (8003228 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800316a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800316e:	e010      	b.n	8003192 <RCC_PLL_GetFreqDomain_SYS+0x76>
 8003170:	f7ff fcca 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d004      	beq.n	8003184 <RCC_PLL_GetFreqDomain_SYS+0x68>
 800317a:	f7ff fcd7 	bl	8002b2c <LL_RCC_MSI_GetRange>
 800317e:	4603      	mov	r3, r0
 8003180:	091b      	lsrs	r3, r3, #4
 8003182:	e003      	b.n	800318c <RCC_PLL_GetFreqDomain_SYS+0x70>
 8003184:	f7ff fce0 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 8003188:	4603      	mov	r3, r0
 800318a:	091b      	lsrs	r3, r3, #4
 800318c:	4a26      	ldr	r2, [pc, #152]	@ (8003228 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 800318e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003192:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8003194:	e02f      	b.n	80031f6 <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003196:	4b25      	ldr	r3, [pc, #148]	@ (800322c <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8003198:	607b      	str	r3, [r7, #4]
      break;
 800319a:	e02c      	b.n	80031f6 <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800319c:	4b24      	ldr	r3, [pc, #144]	@ (8003230 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 800319e:	607b      	str	r3, [r7, #4]
      break;
 80031a0:	e029      	b.n	80031f6 <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80031a2:	f7ff fcb1 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d111      	bne.n	80031d0 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 80031ac:	f7ff fcac 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d004      	beq.n	80031c0 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 80031b6:	f7ff fcb9 	bl	8002b2c <LL_RCC_MSI_GetRange>
 80031ba:	4603      	mov	r3, r0
 80031bc:	0a1b      	lsrs	r3, r3, #8
 80031be:	e003      	b.n	80031c8 <RCC_PLL_GetFreqDomain_SYS+0xac>
 80031c0:	f7ff fcc2 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 80031c4:	4603      	mov	r3, r0
 80031c6:	0a1b      	lsrs	r3, r3, #8
 80031c8:	4a17      	ldr	r2, [pc, #92]	@ (8003228 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80031ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031ce:	e010      	b.n	80031f2 <RCC_PLL_GetFreqDomain_SYS+0xd6>
 80031d0:	f7ff fc9a 	bl	8002b08 <LL_RCC_MSI_IsEnabledRangeSelect>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d004      	beq.n	80031e4 <RCC_PLL_GetFreqDomain_SYS+0xc8>
 80031da:	f7ff fca7 	bl	8002b2c <LL_RCC_MSI_GetRange>
 80031de:	4603      	mov	r3, r0
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	e003      	b.n	80031ec <RCC_PLL_GetFreqDomain_SYS+0xd0>
 80031e4:	f7ff fcb0 	bl	8002b48 <LL_RCC_MSI_GetRangeAfterStandby>
 80031e8:	4603      	mov	r3, r0
 80031ea:	091b      	lsrs	r3, r3, #4
 80031ec:	4a0e      	ldr	r2, [pc, #56]	@ (8003228 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 80031ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031f2:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80031f4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80031f6:	f7ff fd3f 	bl	8002c78 <LL_RCC_PLL_GetDivider>
 80031fa:	4603      	mov	r3, r0
 80031fc:	091b      	lsrs	r3, r3, #4
 80031fe:	3301      	adds	r3, #1
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	fbb2 f4f3 	udiv	r4, r2, r3
 8003206:	f7ff fd1b 	bl	8002c40 <LL_RCC_PLL_GetN>
 800320a:	4603      	mov	r3, r0
 800320c:	fb03 f404 	mul.w	r4, r3, r4
 8003210:	f7ff fd24 	bl	8002c5c <LL_RCC_PLL_GetR>
 8003214:	4603      	mov	r3, r0
 8003216:	0e5b      	lsrs	r3, r3, #25
 8003218:	3301      	adds	r3, #1
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	bd90      	pop	{r4, r7, pc}
 8003228:	08003744 	.word	0x08003744
 800322c:	00f42400 	.word	0x00f42400
 8003230:	007a1200 	.word	0x007a1200

08003234 <LL_SPI_IsEnabled>:
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003244:	2b40      	cmp	r3, #64	@ 0x40
 8003246:	d101      	bne.n	800324c <LL_SPI_IsEnabled+0x18>
 8003248:	2301      	movs	r3, #1
 800324a:	e000      	b.n	800324e <LL_SPI_IsEnabled+0x1a>
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <LL_SPI_SetCRCPolynomial>:
{
 800325a:	b480      	push	{r7}
 800325c:	b083      	sub	sp, #12
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
 8003262:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	b29b      	uxth	r3, r3
 8003268:	461a      	mov	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	611a      	str	r2, [r3, #16]
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr

0800327a <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b084      	sub	sp, #16
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
 8003282:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f7ff ffd3 	bl	8003234 <LL_SPI_IsEnabled>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d13b      	bne.n	800330c <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800329c:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	6811      	ldr	r1, [r2, #0]
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	6852      	ldr	r2, [r2, #4]
 80032a8:	4311      	orrs	r1, r2
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	68d2      	ldr	r2, [r2, #12]
 80032ae:	4311      	orrs	r1, r2
 80032b0:	683a      	ldr	r2, [r7, #0]
 80032b2:	6912      	ldr	r2, [r2, #16]
 80032b4:	4311      	orrs	r1, r2
 80032b6:	683a      	ldr	r2, [r7, #0]
 80032b8:	6952      	ldr	r2, [r2, #20]
 80032ba:	4311      	orrs	r1, r2
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	6992      	ldr	r2, [r2, #24]
 80032c0:	4311      	orrs	r1, r2
 80032c2:	683a      	ldr	r2, [r7, #0]
 80032c4:	69d2      	ldr	r2, [r2, #28]
 80032c6:	4311      	orrs	r1, r2
 80032c8:	683a      	ldr	r2, [r7, #0]
 80032ca:	6a12      	ldr	r2, [r2, #32]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032dc:	f023 0304 	bic.w	r3, r3, #4
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	6891      	ldr	r1, [r2, #8]
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	6952      	ldr	r2, [r2, #20]
 80032e8:	0c12      	lsrs	r2, r2, #16
 80032ea:	430a      	orrs	r2, r1
 80032ec:	431a      	orrs	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032fa:	d105      	bne.n	8003308 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003300:	4619      	mov	r1, r3
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff ffa9 	bl	800325a <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8003308:	2300      	movs	r3, #0
 800330a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800330c:	7bfb      	ldrb	r3, [r7, #15]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <LL_USART_IsEnabled>:
{
 8003316:	b480      	push	{r7}
 8003318:	b083      	sub	sp, #12
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	2b01      	cmp	r3, #1
 8003328:	d101      	bne.n	800332e <LL_USART_IsEnabled+0x18>
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <LL_USART_IsEnabled+0x1a>
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <LL_USART_SetStopBitsLength>:
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	605a      	str	r2, [r3, #4]
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr

08003362 <LL_USART_SetHWFlowCtrl>:
{
 8003362:	b480      	push	{r7}
 8003364:	b083      	sub	sp, #12
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
 800336a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	431a      	orrs	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	609a      	str	r2, [r3, #8]
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <LL_USART_SetBaudRate>:
{
 8003388:	b480      	push	{r7}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]
 8003394:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800339c:	d11a      	bne.n	80033d4 <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	005a      	lsls	r2, r3, #1
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	085b      	lsrs	r3, r3, #1
 80033a6:	441a      	add	r2, r3
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80033b2:	697a      	ldr	r2, [r7, #20]
 80033b4:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 80033b8:	4013      	ands	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	085b      	lsrs	r3, r3, #1
 80033c0:	b29b      	uxth	r3, r3
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	60da      	str	r2, [r3, #12]
}
 80033d2:	e00a      	b.n	80033ea <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	085a      	lsrs	r2, r3, #1
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	441a      	add	r2, r3
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e2:	b29b      	uxth	r3, r3
 80033e4:	461a      	mov	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	60da      	str	r2, [r3, #12]
}
 80033ea:	bf00      	nop
 80033ec:	371c      	adds	r7, #28
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
	...

080033f8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003406:	2300      	movs	r3, #0
 8003408:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7ff ff83 	bl	8003316 <LL_USART_IsEnabled>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d15b      	bne.n	80034ce <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	4b2f      	ldr	r3, [pc, #188]	@ (80034d8 <LL_USART_Init+0xe0>)
 800341c:	4013      	ands	r3, r2
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	6851      	ldr	r1, [r2, #4]
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	68d2      	ldr	r2, [r2, #12]
 8003426:	4311      	orrs	r1, r2
 8003428:	683a      	ldr	r2, [r7, #0]
 800342a:	6912      	ldr	r2, [r2, #16]
 800342c:	4311      	orrs	r1, r2
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	6992      	ldr	r2, [r2, #24]
 8003432:	430a      	orrs	r2, r1
 8003434:	431a      	orrs	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	4619      	mov	r1, r3
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7ff ff7b 	bl	800333c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	4619      	mov	r1, r3
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ff88 	bl	8003362 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a21      	ldr	r2, [pc, #132]	@ (80034dc <LL_USART_Init+0xe4>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d104      	bne.n	8003464 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800345a:	2003      	movs	r0, #3
 800345c:	f7ff fc1a 	bl	8002c94 <LL_RCC_GetUSARTClockFreq>
 8003460:	60b8      	str	r0, [r7, #8]
 8003462:	e023      	b.n	80034ac <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a1e      	ldr	r2, [pc, #120]	@ (80034e0 <LL_USART_Init+0xe8>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d104      	bne.n	8003476 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800346c:	200c      	movs	r0, #12
 800346e:	f7ff fc11 	bl	8002c94 <LL_RCC_GetUSARTClockFreq>
 8003472:	60b8      	str	r0, [r7, #8]
 8003474:	e01a      	b.n	80034ac <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a1a      	ldr	r2, [pc, #104]	@ (80034e4 <LL_USART_Init+0xec>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d104      	bne.n	8003488 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800347e:	2030      	movs	r0, #48	@ 0x30
 8003480:	f7ff fc08 	bl	8002c94 <LL_RCC_GetUSARTClockFreq>
 8003484:	60b8      	str	r0, [r7, #8]
 8003486:	e011      	b.n	80034ac <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a17      	ldr	r2, [pc, #92]	@ (80034e8 <LL_USART_Init+0xf0>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d104      	bne.n	800349a <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8003490:	20c0      	movs	r0, #192	@ 0xc0
 8003492:	f7ff fce1 	bl	8002e58 <LL_RCC_GetUARTClockFreq>
 8003496:	60b8      	str	r0, [r7, #8]
 8003498:	e008      	b.n	80034ac <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a13      	ldr	r2, [pc, #76]	@ (80034ec <LL_USART_Init+0xf4>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d104      	bne.n	80034ac <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80034a2:	f44f 7040 	mov.w	r0, #768	@ 0x300
 80034a6:	f7ff fcd7 	bl	8002e58 <LL_RCC_GetUARTClockFreq>
 80034aa:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00d      	beq.n	80034ce <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d009      	beq.n	80034ce <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 80034ba:	2300      	movs	r3, #0
 80034bc:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	699a      	ldr	r2, [r3, #24]
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	68b9      	ldr	r1, [r7, #8]
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f7ff ff5d 	bl	8003388 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80034ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	efff69f3 	.word	0xefff69f3
 80034dc:	40013800 	.word	0x40013800
 80034e0:	40004400 	.word	0x40004400
 80034e4:	40004800 	.word	0x40004800
 80034e8:	40004c00 	.word	0x40004c00
 80034ec:	40005000 	.word	0x40005000

080034f0 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003502:	4a07      	ldr	r2, [pc, #28]	@ (8003520 <LL_InitTick+0x30>)
 8003504:	3b01      	subs	r3, #1
 8003506:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003508:	4b05      	ldr	r3, [pc, #20]	@ (8003520 <LL_InitTick+0x30>)
 800350a:	2200      	movs	r2, #0
 800350c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800350e:	4b04      	ldr	r3, [pc, #16]	@ (8003520 <LL_InitTick+0x30>)
 8003510:	2205      	movs	r2, #5
 8003512:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000e010 	.word	0xe000e010

08003524 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800352c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f7ff ffdd 	bl	80034f0 <LL_InitTick>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
	...

08003540 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003548:	4b10      	ldr	r3, [pc, #64]	@ (800358c <LL_mDelay+0x4c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay = Delay;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	60fb      	str	r3, [r7, #12]

  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003552:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800355a:	d00c      	beq.n	8003576 <LL_mDelay+0x36>
  {
    tmpDelay++;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	3301      	adds	r3, #1
 8003560:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8003562:	e008      	b.n	8003576 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003564:	4b09      	ldr	r3, [pc, #36]	@ (800358c <LL_mDelay+0x4c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d002      	beq.n	8003576 <LL_mDelay+0x36>
    {
      tmpDelay--;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3b01      	subs	r3, #1
 8003574:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1f3      	bne.n	8003564 <LL_mDelay+0x24>
    }
  }
}
 800357c:	bf00      	nop
 800357e:	bf00      	nop
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	e000e010 	.word	0xe000e010

08003590 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003598:	4a04      	ldr	r2, [pc, #16]	@ (80035ac <LL_SetSystemCoreClock+0x1c>)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6013      	str	r3, [r2, #0]
}
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	2000002c 	.word	0x2000002c

080035b0 <memset>:
 80035b0:	4402      	add	r2, r0
 80035b2:	4603      	mov	r3, r0
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d100      	bne.n	80035ba <memset+0xa>
 80035b8:	4770      	bx	lr
 80035ba:	f803 1b01 	strb.w	r1, [r3], #1
 80035be:	e7f9      	b.n	80035b4 <memset+0x4>

080035c0 <__libc_init_array>:
 80035c0:	b570      	push	{r4, r5, r6, lr}
 80035c2:	4d0d      	ldr	r5, [pc, #52]	@ (80035f8 <__libc_init_array+0x38>)
 80035c4:	4c0d      	ldr	r4, [pc, #52]	@ (80035fc <__libc_init_array+0x3c>)
 80035c6:	1b64      	subs	r4, r4, r5
 80035c8:	10a4      	asrs	r4, r4, #2
 80035ca:	2600      	movs	r6, #0
 80035cc:	42a6      	cmp	r6, r4
 80035ce:	d109      	bne.n	80035e4 <__libc_init_array+0x24>
 80035d0:	4d0b      	ldr	r5, [pc, #44]	@ (8003600 <__libc_init_array+0x40>)
 80035d2:	4c0c      	ldr	r4, [pc, #48]	@ (8003604 <__libc_init_array+0x44>)
 80035d4:	f000 f818 	bl	8003608 <_init>
 80035d8:	1b64      	subs	r4, r4, r5
 80035da:	10a4      	asrs	r4, r4, #2
 80035dc:	2600      	movs	r6, #0
 80035de:	42a6      	cmp	r6, r4
 80035e0:	d105      	bne.n	80035ee <__libc_init_array+0x2e>
 80035e2:	bd70      	pop	{r4, r5, r6, pc}
 80035e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80035e8:	4798      	blx	r3
 80035ea:	3601      	adds	r6, #1
 80035ec:	e7ee      	b.n	80035cc <__libc_init_array+0xc>
 80035ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80035f2:	4798      	blx	r3
 80035f4:	3601      	adds	r6, #1
 80035f6:	e7f2      	b.n	80035de <__libc_init_array+0x1e>
 80035f8:	08003774 	.word	0x08003774
 80035fc:	08003774 	.word	0x08003774
 8003600:	08003774 	.word	0x08003774
 8003604:	08003778 	.word	0x08003778

08003608 <_init>:
 8003608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360a:	bf00      	nop
 800360c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800360e:	bc08      	pop	{r3}
 8003610:	469e      	mov	lr, r3
 8003612:	4770      	bx	lr

08003614 <_fini>:
 8003614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003616:	bf00      	nop
 8003618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800361a:	bc08      	pop	{r3}
 800361c:	469e      	mov	lr, r3
 800361e:	4770      	bx	lr
