{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 00:25:45 2017 " "Info: Processing started: Sat Oct 07 00:25:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_D5M_XVGA -c DE2_70_D5M_XVGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "sdram_pll:u7\|altpll:altpll_component\|_clk0 50.0 MHz iCLK_50 166.0 MHz Cyclone II " "Warning: Clock \"iCLK_50\" frequency requirement of 166.0 MHz overrides \"Cyclone II\" PLL \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "sdram_pll:u7\|altpll:altpll_component\|_clk1 50.0 MHz iCLK_50 166.0 MHz Cyclone II " "Warning: Clock \"iCLK_50\" frequency requirement of 166.0 MHz overrides \"Cyclone II\" PLL \"sdram_pll:u7\|altpll:altpll_component\|_clk1\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NEW_PLL_CONFLICTING_FMAX" "sdram_pll:u7\|altpll:altpll_component\|_clk2 50.0 MHz iCLK_50 166.0 MHz Cyclone II " "Warning: Clock \"iCLK_50\" frequency requirement of 166.0 MHz overrides \"Cyclone II\" PLL \"sdram_pll:u7\|altpll:altpll_component\|_clk2\" input frequency requirement of 50.0 MHz" {  } {  } 0 0 "Clock \"%3!s!\" frequency requirement of %4!s! overrides \"%5!s!\" PLL \"%1!s!\" input frequency requirement of %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~UPDATEUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~CLKDRUSER " "Info: Assuming node \"altera_internal_jtag~CLKDRUSER\" is an undefined clock" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~CLKDRUSER" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "CLK " "Warning: Clock Setting \"CLK\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "VGA_CTRL_CLK " "Warning: Clock Setting \"VGA_CTRL_CLK\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "DRMA1_CLK " "Warning: Clock Setting \"DRMA1_CLK\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u10\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u10\|mI2C_CTRL_CLK\" as buffer" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u10\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAW2RGB:u4\|dval_ctrl " "Info: Detected ripple clock \"RAW2RGB:u4\|dval_ctrl\" as buffer" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAW2RGB:u4\|dval_ctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\] register Sdram_Control_4Port:u8\|mADDR\[15\] -4.482 ns " "Info: Slack time is -4.482 ns for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\]\" and destination register \"Sdram_Control_4Port:u8\|mADDR\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "159.01 MHz 6.289 ns " "Info: Fmax is 159.01 MHz (period= 6.289 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.552 ns + Largest register register " "Info: + Largest register to register requirement is 1.552 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.807 ns + " "Info: + Setup relationship between source and destination is 1.807 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -0.811 ns " "Info: + Latch edge is -0.811 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns  50 " "Info: Clock period of Source clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.041 ns + Largest " "Info: + Largest clock skew is -0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 destination 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination register is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.537 ns) 2.759 ns Sdram_Control_4Port:u8\|mADDR\[15\] 3 REG LCFF_X11_Y11_N23 1 " "Info: 3: + IC(1.197 ns) + CELL(0.537 ns) = 2.759 ns; Loc. = LCFF_X11_Y11_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8\|mADDR\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 531 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.46 % ) " "Info: Total cell delay = 0.537 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.222 ns ( 80.54 % ) " "Info: Total interconnect delay = 2.222 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|mADDR[15] {} } { 0.000ns 1.025ns 1.197ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 source 2.800 ns - Longest register " "Info: - Longest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.537 ns) 2.800 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\] 3 REG LCFF_X34_Y46_N3 1 " "Info: 3: + IC(1.238 ns) + CELL(0.537 ns) = 2.800 ns; Loc. = LCFF_X34_Y46_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.18 % ) " "Info: Total cell delay = 0.537 ns ( 19.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 80.82 % ) " "Info: Total interconnect delay = 2.263 ns ( 80.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.025ns 1.238ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|mADDR[15] {} } { 0.000ns 1.025ns 1.197ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.025ns 1.238ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 531 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|mADDR[15] {} } { 0.000ns 1.025ns 1.197ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.025ns 1.238ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.034 ns - Longest register register " "Info: - Longest register to register delay is 6.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\] 1 REG LCFF_X34_Y46_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y46_N3; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe12a\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dffpipe_oe9.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.414 ns) 0.942 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~3 2 COMB LCCOMB_X34_Y46_N10 1 " "Info: 2: + IC(0.528 ns) + CELL(0.414 ns) = 0.942 ns; Loc. = LCCOMB_X34_Y46_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.942 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.013 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~5 3 COMB LCCOMB_X34_Y46_N12 1 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.013 ns; Loc. = LCCOMB_X34_Y46_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~3 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.172 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~7 4 COMB LCCOMB_X34_Y46_N14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.172 ns; Loc. = LCCOMB_X34_Y46_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~5 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.243 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~9 5 COMB LCCOMB_X34_Y46_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.243 ns; Loc. = LCCOMB_X34_Y46_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~7 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.314 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~11 6 COMB LCCOMB_X34_Y46_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.314 ns; Loc. = LCCOMB_X34_Y46_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.385 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~13 7 COMB LCCOMB_X34_Y46_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.385 ns; Loc. = LCCOMB_X34_Y46_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~11 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.456 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~15 8 COMB LCCOMB_X34_Y46_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.456 ns; Loc. = LCCOMB_X34_Y46_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~13 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.866 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~16 9 COMB LCCOMB_X34_Y46_N24 18 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.866 ns; Loc. = LCCOMB_X34_Y46_N24; Fanout = 18; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|op_2~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~15 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.275 ns) 4.708 ns Sdram_Control_4Port:u8\|mRD~7 10 COMB LCCOMB_X15_Y11_N0 16 " "Info: 10: + IC(2.567 ns) + CELL(0.275 ns) = 4.708 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 16; COMB Node = 'Sdram_Control_4Port:u8\|mRD~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16 Sdram_Control_4Port:u8|mRD~7 } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 181 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.660 ns) 6.034 ns Sdram_Control_4Port:u8\|mADDR\[15\] 11 REG LCFF_X11_Y11_N23 1 " "Info: 11: + IC(0.666 ns) + CELL(0.660 ns) = 6.034 ns; Loc. = LCFF_X11_Y11_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u8\|mADDR\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { Sdram_Control_4Port:u8|mRD~7 Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 531 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.273 ns ( 37.67 % ) " "Info: Total cell delay = 2.273 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 62.33 % ) " "Info: Total interconnect delay = 3.761 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~3 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~5 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~7 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~11 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~13 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~15 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16 Sdram_Control_4Port:u8|mRD~7 Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.034 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~3 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~5 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~7 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~9 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~11 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~13 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~15 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16 {} Sdram_Control_4Port:u8|mRD~7 {} Sdram_Control_4Port:u8|mADDR[15] {} } { 0.000ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.567ns 0.666ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.759 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|mADDR[15] {} } { 0.000ns 1.025ns 1.197ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} } { 0.000ns 1.025ns 1.238ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.034 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~3 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~5 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~7 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~11 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~13 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~15 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16 Sdram_Control_4Port:u8|mRD~7 Sdram_Control_4Port:u8|mADDR[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.034 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~3 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~5 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~7 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~9 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~11 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~13 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~15 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16 {} Sdram_Control_4Port:u8|mRD~7 {} Sdram_Control_4Port:u8|mADDR[15] {} } { 0.000ns 0.528ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.567ns 0.666ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'sdram_pll:u7\|altpll:altpll_component\|_clk0' 13599 " "Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u7\|altpll:altpll_component\|_clk0' along 13599 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:u7\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:u7\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 register DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\] register Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] -572 ps " "Info: Slack time is -572 ps for clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" between source register \"DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\]\" and destination register \"Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "89.73 MHz 11.144 ns " "Info: Fmax is 89.73 MHz (period= 11.144 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.771 ns + Largest register register " "Info: + Largest register to register requirement is 4.771 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.405 ns " "Info: + Latch edge is 2.405 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns 2.405 ns inverted 50 " "Info: Clock period of Destination clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with inverted offset of 2.405 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.595 ns " "Info: - Launch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns + Largest " "Info: + Largest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.537 ns) 2.800 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 3 REG LCFF_X49_Y19_N29 3 " "Info: 3: + IC(1.211 ns) + CELL(0.537 ns) = 2.800 ns; Loc. = LCFF_X49_Y19_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.18 % ) " "Info: Total cell delay = 0.537 ns ( 19.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 80.82 % ) " "Info: Total interconnect delay = 2.263 ns ( 80.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.211ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 source 2.815 ns - Longest register " "Info: - Longest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to source register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.537 ns) 2.815 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\] 3 REG LCFF_X51_Y21_N21 3 " "Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.815 ns; Loc. = LCFF_X51_Y21_N21; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 8910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.08 % ) " "Info: Total cell delay = 0.537 ns ( 19.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 80.92 % ) " "Info: Total interconnect delay = 2.278 ns ( 80.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.211ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 8910 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.211ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns - Longest register register " "Info: - Longest register to register delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\] 1 REG LCFF_X51_Y21_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y21_N21; Fanout = 3; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|d_address_tag_field\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 8910 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.398 ns) 0.738 ns DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2 2 COMB LCCOMB_X51_Y21_N4 2 " "Info: 2: + IC(0.340 ns) + CELL(0.398 ns) = 0.738 ns; Loc. = LCCOMB_X51_Y21_N4; Fanout = 2; COMB Node = 'DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 } "NODE_NAME" } } { "DE2_70_SOPC.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.150 ns) 1.335 ns DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3 3 COMB LCCOMB_X50_Y21_N28 7 " "Info: 3: + IC(0.447 ns) + CELL(0.150 ns) = 1.335 ns; Loc. = LCCOMB_X50_Y21_N28; Fanout = 7; COMB Node = 'DE2_70_SOPC:sopc_instance\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 } "NODE_NAME" } } { "DE2_70_SOPC.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 847 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 1.755 ns DE2_70_SOPC:sopc_instance\|camera_s1_arbitrator:the_camera_s1\|cpu_data_master_requests_camera_s1~3 4 COMB LCCOMB_X50_Y21_N12 2 " "Info: 4: + IC(0.270 ns) + CELL(0.150 ns) = 1.755 ns; Loc. = LCCOMB_X50_Y21_N12; Fanout = 2; COMB Node = 'DE2_70_SOPC:sopc_instance\|camera_s1_arbitrator:the_camera_s1\|cpu_data_master_requests_camera_s1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 } "NODE_NAME" } } { "DE2_70_SOPC.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 566 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 2.160 ns DE2_70_SOPC:sopc_instance\|camera_s1_arbitrator:the_camera_s1\|camera_s1_read 5 COMB LCCOMB_X50_Y21_N18 25 " "Info: 5: + IC(0.255 ns) + CELL(0.150 ns) = 2.160 ns; Loc. = LCCOMB_X50_Y21_N18; Fanout = 25; COMB Node = 'DE2_70_SOPC:sopc_instance\|camera_s1_arbitrator:the_camera_s1\|camera_s1_read'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|camera_s1_read } "NODE_NAME" } } { "DE2_70_SOPC.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC.v" 558 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 2.566 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_rdreq~1 6 COMB LCCOMB_X50_Y21_N0 27 " "Info: 6: + IC(0.256 ns) + CELL(0.150 ns) = 2.566 ns; Loc. = LCCOMB_X50_Y21_N0; Fanout = 27; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|valid_rdreq~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|camera_s1_read Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 95 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.149 ns) 3.453 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdcnt_addr_ena 7 COMB LCCOMB_X49_Y19_N30 22 " "Info: 7: + IC(0.738 ns) + CELL(0.149 ns) = 3.453 ns; Loc. = LCCOMB_X49_Y19_N30; Fanout = 22; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/dcfifo_m2o1.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.393 ns) 4.122 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT 8 COMB LCCOMB_X49_Y19_N8 2 " "Info: 8: + IC(0.276 ns) + CELL(0.393 ns) = 4.122 ns; Loc. = LCCOMB_X49_Y19_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.193 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT 9 COMB LCCOMB_X49_Y19_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.193 ns; Loc. = LCCOMB_X49_Y19_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.264 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT 10 COMB LCCOMB_X49_Y19_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.264 ns; Loc. = LCCOMB_X49_Y19_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.423 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT 11 COMB LCCOMB_X49_Y19_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.423 ns; Loc. = LCCOMB_X49_Y19_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.494 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT 12 COMB LCCOMB_X49_Y19_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.494 ns; Loc. = LCCOMB_X49_Y19_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.565 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT 13 COMB LCCOMB_X49_Y19_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.565 ns; Loc. = LCCOMB_X49_Y19_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.636 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT 14 COMB LCCOMB_X49_Y19_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.636 ns; Loc. = LCCOMB_X49_Y19_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.707 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT 15 COMB LCCOMB_X49_Y19_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.707 ns; Loc. = LCCOMB_X49_Y19_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.778 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT 16 COMB LCCOMB_X49_Y19_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.778 ns; Loc. = LCCOMB_X49_Y19_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.849 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT 17 COMB LCCOMB_X49_Y19_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.849 ns; Loc. = LCCOMB_X49_Y19_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.259 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9 18 COMB LCCOMB_X49_Y19_N28 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 5.259 ns; Loc. = LCCOMB_X49_Y19_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.343 ns Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 19 REG LCFF_X49_Y19_N29 3 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.343 ns; Loc. = LCFF_X49_Y19_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.761 ns ( 51.68 % ) " "Info: Total cell delay = 2.761 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.582 ns ( 48.32 % ) " "Info: Total interconnect delay = 2.582 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|camera_s1_read Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 {} DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|camera_s1_read {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.340ns 0.447ns 0.270ns 0.255ns 0.256ns 0.738ns 0.276ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.052ns 1.211ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} } { 0.000ns 1.052ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|camera_s1_read Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|d_address_tag_field[6] {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2 {} DE2_70_SOPC:sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3 {} DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|cpu_data_master_requests_camera_s1~3 {} DE2_70_SOPC:sopc_instance|camera_s1_arbitrator:the_camera_s1|camera_s1_read {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq~1 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u8|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.340ns 0.447ns 0.270ns 0.255ns 0.256ns 0.738ns 0.276ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.150ns 0.149ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0' 1076 " "Warning: Can't achieve timing requirement Clock Setup: 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0' along 1076 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register VGA_Controller:u1\|V_Cont\[0\] register VGA_Controller:u1\|oVGA_R\[2\] 2.775 ns " "Info: Slack time is 2.775 ns for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u1\|V_Cont\[0\]\" and destination register \"VGA_Controller:u1\|oVGA_R\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "154.23 MHz 6.484 ns " "Info: Fmax is 154.23 MHz (period= 6.484 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.994 ns + Largest register register " "Info: + Largest register to register requirement is 8.994 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.259 ns + " "Info: + Setup relationship between source and destination is 9.259 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.631 ns " "Info: + Latch edge is 6.631 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.063 ns + Largest " "Info: + Largest clock skew is 0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.861 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 245 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.297 ns) 2.861 ns VGA_Controller:u1\|oVGA_R\[2\] 3 REG IOC_X82_Y51_N0 1 " "Info: 3: + IC(1.526 ns) + CELL(0.297 ns) = 2.861 ns; Loc. = IOC_X82_Y51_N0; Fanout = 1; REG Node = 'VGA_Controller:u1\|oVGA_R\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.297 ns ( 10.38 % ) " "Info: Total cell delay = 0.297 ns ( 10.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.564 ns ( 89.62 % ) " "Info: Total interconnect delay = 2.564 ns ( 89.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_R[2] {} } { 0.000ns 1.038ns 1.526ns } { 0.000ns 0.000ns 0.297ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.798 ns - Longest register " "Info: - Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 245 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 2.798 ns VGA_Controller:u1\|V_Cont\[0\] 3 REG LCFF_X49_Y50_N5 4 " "Info: 3: + IC(1.223 ns) + CELL(0.537 ns) = 2.798 ns; Loc. = LCFF_X49_Y50_N5; Fanout = 4; REG Node = 'VGA_Controller:u1\|V_Cont\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[0] } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.19 % ) " "Info: Total cell delay = 0.537 ns ( 19.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.261 ns ( 80.81 % ) " "Info: Total interconnect delay = 2.261 ns ( 80.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[0] {} } { 0.000ns 1.038ns 1.223ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_R[2] {} } { 0.000ns 1.038ns 1.526ns } { 0.000ns 0.000ns 0.297ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[0] {} } { 0.000ns 1.038ns 1.223ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 199 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.078 ns - " "Info: - Micro setup delay of destination is 0.078 ns" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 138 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_R[2] {} } { 0.000ns 1.038ns 1.526ns } { 0.000ns 0.000ns 0.297ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[0] {} } { 0.000ns 1.038ns 1.223ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.219 ns - Longest register register " "Info: - Longest register to register delay is 6.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|V_Cont\[0\] 1 REG LCFF_X49_Y50_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y50_N5; Fanout = 4; REG Node = 'VGA_Controller:u1\|V_Cont\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|V_Cont[0] } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 199 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.376 ns) 0.713 ns VGA_Controller:u1\|LessThan6~0 2 COMB LCCOMB_X49_Y50_N30 1 " "Info: 2: + IC(0.337 ns) + CELL(0.376 ns) = 0.713 ns; Loc. = LCCOMB_X49_Y50_N30; Fanout = 1; COMB Node = 'VGA_Controller:u1\|LessThan6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { VGA_Controller:u1|V_Cont[0] VGA_Controller:u1|LessThan6~0 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.275 ns) 1.416 ns VGA_Controller:u1\|LessThan6~1 3 COMB LCCOMB_X50_Y50_N20 2 " "Info: 3: + IC(0.428 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X50_Y50_N20; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan6~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { VGA_Controller:u1|LessThan6~0 VGA_Controller:u1|LessThan6~1 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 1.952 ns VGA_Controller:u1\|LessThan6~2 4 COMB LCCOMB_X50_Y50_N14 2 " "Info: 4: + IC(0.261 ns) + CELL(0.275 ns) = 1.952 ns; Loc. = LCCOMB_X50_Y50_N14; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan6~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { VGA_Controller:u1|LessThan6~1 VGA_Controller:u1|LessThan6~2 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 2.498 ns VGA_Controller:u1\|mVGA_R~3 5 COMB LCCOMB_X50_Y50_N8 2 " "Info: 5: + IC(0.271 ns) + CELL(0.275 ns) = 2.498 ns; Loc. = LCCOMB_X50_Y50_N8; Fanout = 2; COMB Node = 'VGA_Controller:u1\|mVGA_R~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { VGA_Controller:u1|LessThan6~2 VGA_Controller:u1|mVGA_R~3 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 3.043 ns VGA_Controller:u1\|mVGA_R~6 6 COMB LCCOMB_X50_Y50_N4 30 " "Info: 6: + IC(0.270 ns) + CELL(0.275 ns) = 3.043 ns; Loc. = LCCOMB_X50_Y50_N4; Fanout = 30; COMB Node = 'VGA_Controller:u1\|mVGA_R~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { VGA_Controller:u1|mVGA_R~3 VGA_Controller:u1|mVGA_R~6 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.150 ns) 5.149 ns VGA_Controller:u1\|mVGA_R\[2\]~9 7 COMB LCCOMB_X80_Y50_N22 1 " "Info: 7: + IC(1.956 ns) + CELL(0.150 ns) = 5.149 ns; Loc. = LCCOMB_X80_Y50_N22; Fanout = 1; COMB Node = 'VGA_Controller:u1\|mVGA_R\[2\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.106 ns" { VGA_Controller:u1|mVGA_R~6 VGA_Controller:u1|mVGA_R[2]~9 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.279 ns) 6.219 ns VGA_Controller:u1\|oVGA_R\[2\] 8 REG IOC_X82_Y51_N0 1 " "Info: 8: + IC(0.791 ns) + CELL(0.279 ns) = 6.219 ns; Loc. = IOC_X82_Y51_N0; Fanout = 1; REG Node = 'VGA_Controller:u1\|oVGA_R\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { VGA_Controller:u1|mVGA_R[2]~9 VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.905 ns ( 30.63 % ) " "Info: Total cell delay = 1.905 ns ( 30.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.314 ns ( 69.37 % ) " "Info: Total interconnect delay = 4.314 ns ( 69.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { VGA_Controller:u1|V_Cont[0] VGA_Controller:u1|LessThan6~0 VGA_Controller:u1|LessThan6~1 VGA_Controller:u1|LessThan6~2 VGA_Controller:u1|mVGA_R~3 VGA_Controller:u1|mVGA_R~6 VGA_Controller:u1|mVGA_R[2]~9 VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { VGA_Controller:u1|V_Cont[0] {} VGA_Controller:u1|LessThan6~0 {} VGA_Controller:u1|LessThan6~1 {} VGA_Controller:u1|LessThan6~2 {} VGA_Controller:u1|mVGA_R~3 {} VGA_Controller:u1|mVGA_R~6 {} VGA_Controller:u1|mVGA_R[2]~9 {} VGA_Controller:u1|oVGA_R[2] {} } { 0.000ns 0.337ns 0.428ns 0.261ns 0.271ns 0.270ns 1.956ns 0.791ns } { 0.000ns 0.376ns 0.275ns 0.275ns 0.275ns 0.275ns 0.150ns 0.279ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_R[2] {} } { 0.000ns 1.038ns 1.526ns } { 0.000ns 0.000ns 0.297ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.798 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[0] {} } { 0.000ns 1.038ns 1.223ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.219 ns" { VGA_Controller:u1|V_Cont[0] VGA_Controller:u1|LessThan6~0 VGA_Controller:u1|LessThan6~1 VGA_Controller:u1|LessThan6~2 VGA_Controller:u1|mVGA_R~3 VGA_Controller:u1|mVGA_R~6 VGA_Controller:u1|mVGA_R[2]~9 VGA_Controller:u1|oVGA_R[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.219 ns" { VGA_Controller:u1|V_Cont[0] {} VGA_Controller:u1|LessThan6~0 {} VGA_Controller:u1|LessThan6~1 {} VGA_Controller:u1|LessThan6~2 {} VGA_Controller:u1|mVGA_R~3 {} VGA_Controller:u1|mVGA_R~6 {} VGA_Controller:u1|mVGA_R[2]~9 {} VGA_Controller:u1|oVGA_R[2] {} } { 0.000ns 0.337ns 0.428ns 0.261ns 0.271ns 0.270ns 1.956ns 0.791ns } { 0.000ns 0.376ns 0.275ns 0.275ns 0.275ns 0.275ns 0.150ns 0.279ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "GPIO_CLKIN_N1 register CCD_Capture:u3\|Y_Cont\[8\] register RAW2RGB:u4\|rGreen\[7\] 1.928 ns " "Info: Slack time is 1.928 ns for clock \"GPIO_CLKIN_N1\" between source register \"CCD_Capture:u3\|Y_Cont\[8\]\" and destination register \"RAW2RGB:u4\|rGreen\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "139.63 MHz 7.162 ns " "Info: Fmax is 139.63 MHz (period= 7.162 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "8.856 ns + Largest register register " "Info: + Largest register to register requirement is 8.856 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "9.090 ns + " "Info: + Setup relationship between source and destination is 9.090 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.090 ns " "Info: + Latch edge is 9.090 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns + Largest " "Info: + Largest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 destination 2.796 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_CLKIN_N1\" to destination register is 2.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.101 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G12 897 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.537 ns) 2.796 ns RAW2RGB:u4\|rGreen\[7\] 3 REG LCFF_X62_Y37_N13 1 " "Info: 3: + IC(1.158 ns) + CELL(0.537 ns) = 2.796 ns; Loc. = LCFF_X62_Y37_N13; Fanout = 1; REG Node = 'RAW2RGB:u4\|rGreen\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.58 % ) " "Info: Total cell delay = 1.526 ns ( 54.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 45.42 % ) " "Info: Total interconnect delay = 1.270 ns ( 45.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[7] {} } { 0.000ns 0.000ns 0.112ns 1.158ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 source 2.816 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_CLKIN_N1\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.101 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G12 897 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.537 ns) 2.816 ns CCD_Capture:u3\|Y_Cont\[8\] 3 REG LCFF_X59_Y35_N17 3 " "Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 2.816 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 3; REG Node = 'CCD_Capture:u3\|Y_Cont\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[8] } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.19 % ) " "Info: Total cell delay = 1.526 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.290 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.290 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[8] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[7] {} } { 0.000ns 0.000ns 0.112ns 1.158ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[8] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 178 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[7] {} } { 0.000ns 0.000ns 0.112ns 1.158ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[8] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.928 ns - Longest register register " "Info: - Longest register to register delay is 6.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCD_Capture:u3\|Y_Cont\[8\] 1 REG LCFF_X59_Y35_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y35_N17; Fanout = 3; REG Node = 'CCD_Capture:u3\|Y_Cont\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|Y_Cont[8] } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.371 ns) 1.107 ns RAW2RGB:u4\|Equal2~1 2 COMB LCCOMB_X60_Y35_N8 1 " "Info: 2: + IC(0.736 ns) + CELL(0.371 ns) = 1.107 ns; Loc. = LCCOMB_X60_Y35_N8; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Equal2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { CCD_Capture:u3|Y_Cont[8] RAW2RGB:u4|Equal2~1 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.420 ns) 1.775 ns RAW2RGB:u4\|Equal2~4 3 COMB LCCOMB_X60_Y35_N0 16 " "Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.775 ns; Loc. = LCCOMB_X60_Y35_N0; Fanout = 16; COMB Node = 'RAW2RGB:u4\|Equal2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { RAW2RGB:u4|Equal2~1 RAW2RGB:u4|Equal2~4 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.150 ns) 2.190 ns RAW2RGB:u4\|Equal2~5 4 COMB LCCOMB_X60_Y35_N24 20 " "Info: 4: + IC(0.265 ns) + CELL(0.150 ns) = 2.190 ns; Loc. = LCCOMB_X60_Y35_N24; Fanout = 20; COMB Node = 'RAW2RGB:u4\|Equal2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.415 ns" { RAW2RGB:u4|Equal2~4 RAW2RGB:u4|Equal2~5 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.437 ns) 2.927 ns RAW2RGB:u4\|Add0~27 5 COMB LCCOMB_X60_Y35_N2 1 " "Info: 5: + IC(0.300 ns) + CELL(0.437 ns) = 2.927 ns; Loc. = LCCOMB_X60_Y35_N2; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { RAW2RGB:u4|Equal2~5 RAW2RGB:u4|Add0~27 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.319 ns RAW2RGB:u4\|Add0~28 6 COMB LCCOMB_X60_Y35_N6 1 " "Info: 6: + IC(0.242 ns) + CELL(0.150 ns) = 3.319 ns; Loc. = LCCOMB_X60_Y35_N6; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Add0~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { RAW2RGB:u4|Add0~27 RAW2RGB:u4|Add0~28 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.414 ns) 4.944 ns RAW2RGB:u4\|Add0~44 7 COMB LCCOMB_X61_Y37_N6 2 " "Info: 7: + IC(1.211 ns) + CELL(0.414 ns) = 4.944 ns; Loc. = LCCOMB_X61_Y37_N6; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { RAW2RGB:u4|Add0~28 RAW2RGB:u4|Add0~44 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.015 ns RAW2RGB:u4\|Add0~46 8 COMB LCCOMB_X61_Y37_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.015 ns; Loc. = LCCOMB_X61_Y37_N8; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RAW2RGB:u4|Add0~44 RAW2RGB:u4|Add0~46 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.086 ns RAW2RGB:u4\|Add0~48 9 COMB LCCOMB_X61_Y37_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.086 ns; Loc. = LCCOMB_X61_Y37_N10; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RAW2RGB:u4|Add0~46 RAW2RGB:u4|Add0~48 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.157 ns RAW2RGB:u4\|Add0~50 10 COMB LCCOMB_X61_Y37_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.157 ns; Loc. = LCCOMB_X61_Y37_N12; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { RAW2RGB:u4|Add0~48 RAW2RGB:u4|Add0~50 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.316 ns RAW2RGB:u4\|Add0~52 11 COMB LCCOMB_X61_Y37_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 5.316 ns; Loc. = LCCOMB_X61_Y37_N14; Fanout = 2; COMB Node = 'RAW2RGB:u4\|Add0~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { RAW2RGB:u4|Add0~50 RAW2RGB:u4|Add0~52 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.726 ns RAW2RGB:u4\|Add0~53 12 COMB LCCOMB_X61_Y37_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 5.726 ns; Loc. = LCCOMB_X61_Y37_N16; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { RAW2RGB:u4|Add0~52 RAW2RGB:u4|Add0~53 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.420 ns) 6.844 ns RAW2RGB:u4\|rGreen~129 13 COMB LCCOMB_X62_Y37_N12 1 " "Info: 13: + IC(0.698 ns) + CELL(0.420 ns) = 6.844 ns; Loc. = LCCOMB_X62_Y37_N12; Fanout = 1; COMB Node = 'RAW2RGB:u4\|rGreen~129'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { RAW2RGB:u4|Add0~53 RAW2RGB:u4|rGreen~129 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.928 ns RAW2RGB:u4\|rGreen\[7\] 14 REG LCFF_X62_Y37_N13 1 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 6.928 ns; Loc. = LCFF_X62_Y37_N13; Fanout = 1; REG Node = 'RAW2RGB:u4\|rGreen\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RAW2RGB:u4|rGreen~129 RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.228 ns ( 46.59 % ) " "Info: Total cell delay = 3.228 ns ( 46.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 53.41 % ) " "Info: Total interconnect delay = 3.700 ns ( 53.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { CCD_Capture:u3|Y_Cont[8] RAW2RGB:u4|Equal2~1 RAW2RGB:u4|Equal2~4 RAW2RGB:u4|Equal2~5 RAW2RGB:u4|Add0~27 RAW2RGB:u4|Add0~28 RAW2RGB:u4|Add0~44 RAW2RGB:u4|Add0~46 RAW2RGB:u4|Add0~48 RAW2RGB:u4|Add0~50 RAW2RGB:u4|Add0~52 RAW2RGB:u4|Add0~53 RAW2RGB:u4|rGreen~129 RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { CCD_Capture:u3|Y_Cont[8] {} RAW2RGB:u4|Equal2~1 {} RAW2RGB:u4|Equal2~4 {} RAW2RGB:u4|Equal2~5 {} RAW2RGB:u4|Add0~27 {} RAW2RGB:u4|Add0~28 {} RAW2RGB:u4|Add0~44 {} RAW2RGB:u4|Add0~46 {} RAW2RGB:u4|Add0~48 {} RAW2RGB:u4|Add0~50 {} RAW2RGB:u4|Add0~52 {} RAW2RGB:u4|Add0~53 {} RAW2RGB:u4|rGreen~129 {} RAW2RGB:u4|rGreen[7] {} } { 0.000ns 0.736ns 0.248ns 0.265ns 0.300ns 0.242ns 1.211ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.698ns 0.000ns } { 0.000ns 0.371ns 0.420ns 0.150ns 0.437ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.796 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} RAW2RGB:u4|rGreen[7] {} } { 0.000ns 0.000ns 0.112ns 1.158ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[8] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.928 ns" { CCD_Capture:u3|Y_Cont[8] RAW2RGB:u4|Equal2~1 RAW2RGB:u4|Equal2~4 RAW2RGB:u4|Equal2~5 RAW2RGB:u4|Add0~27 RAW2RGB:u4|Add0~28 RAW2RGB:u4|Add0~44 RAW2RGB:u4|Add0~46 RAW2RGB:u4|Add0~48 RAW2RGB:u4|Add0~50 RAW2RGB:u4|Add0~52 RAW2RGB:u4|Add0~53 RAW2RGB:u4|rGreen~129 RAW2RGB:u4|rGreen[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.928 ns" { CCD_Capture:u3|Y_Cont[8] {} RAW2RGB:u4|Equal2~1 {} RAW2RGB:u4|Equal2~4 {} RAW2RGB:u4|Equal2~5 {} RAW2RGB:u4|Add0~27 {} RAW2RGB:u4|Add0~28 {} RAW2RGB:u4|Add0~44 {} RAW2RGB:u4|Add0~46 {} RAW2RGB:u4|Add0~48 {} RAW2RGB:u4|Add0~50 {} RAW2RGB:u4|Add0~52 {} RAW2RGB:u4|Add0~53 {} RAW2RGB:u4|rGreen~129 {} RAW2RGB:u4|rGreen[7] {} } { 0.000ns 0.736ns 0.248ns 0.265ns 0.300ns 0.242ns 1.211ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.698ns 0.000ns } { 0.000ns 0.371ns 0.420ns 0.150ns 0.437ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register Reset_Delay:u2\|Cont\[25\] register Reset_Delay:u2\|Cont\[16\] 1.524 ns " "Info: Slack time is 1.524 ns for clock \"iCLK_50\" between source register \"Reset_Delay:u2\|Cont\[25\]\" and destination register \"Reset_Delay:u2\|Cont\[16\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "222.22 MHz 4.5 ns " "Info: Fmax is 222.22 MHz (period= 4.5 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "5.810 ns + Largest register register " "Info: + Largest register to register requirement is 5.810 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.024 ns + " "Info: + Setup relationship between source and destination is 6.024 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.024 ns " "Info: + Latch edge is 6.024 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.365 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.537 ns) 2.365 ns Reset_Delay:u2\|Cont\[16\] 2 REG LCFF_X47_Y1_N1 4 " "Info: 2: + IC(0.869 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X47_Y1_N1; Fanout = 4; REG Node = 'Reset_Delay:u2\|Cont\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { iCLK_50 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 63.26 % ) " "Info: Total cell delay = 1.496 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.869 ns ( 36.74 % ) " "Info: Total interconnect delay = 0.869 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[16] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.365 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.537 ns) 2.365 ns Reset_Delay:u2\|Cont\[25\] 2 REG LCFF_X47_Y1_N19 3 " "Info: 2: + IC(0.869 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X47_Y1_N19; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { iCLK_50 Reset_Delay:u2|Cont[25] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 63.26 % ) " "Info: Total cell delay = 1.496 ns ( 63.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.869 ns ( 36.74 % ) " "Info: Total interconnect delay = 0.869 ns ( 36.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[25] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[16] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[25] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[16] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[25] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.286 ns - Longest register register " "Info: - Longest register to register delay is 4.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|Cont\[25\] 1 REG LCFF_X47_Y1_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y1_N19; Fanout = 3; REG Node = 'Reset_Delay:u2\|Cont\[25\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|Cont[25] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.275 ns) 1.005 ns Reset_Delay:u2\|Equal0~7 2 COMB LCCOMB_X48_Y1_N0 1 " "Info: 2: + IC(0.730 ns) + CELL(0.275 ns) = 1.005 ns; Loc. = LCCOMB_X48_Y1_N0; Fanout = 1; COMB Node = 'Reset_Delay:u2\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Reset_Delay:u2|Cont[25] Reset_Delay:u2|Equal0~7 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 1.614 ns Reset_Delay:u2\|Equal0~8 3 COMB LCCOMB_X48_Y2_N30 3 " "Info: 3: + IC(0.459 ns) + CELL(0.150 ns) = 1.614 ns; Loc. = LCCOMB_X48_Y2_N30; Fanout = 3; COMB Node = 'Reset_Delay:u2\|Equal0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Reset_Delay:u2|Equal0~7 Reset_Delay:u2|Equal0~8 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.022 ns Reset_Delay:u2\|Equal0~9 4 COMB LCCOMB_X48_Y2_N24 2 " "Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 2.022 ns; Loc. = LCCOMB_X48_Y2_N24; Fanout = 2; COMB Node = 'Reset_Delay:u2\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Reset_Delay:u2|Equal0~8 Reset_Delay:u2|Equal0~9 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 2.555 ns Reset_Delay:u2\|Equal0~11 5 COMB LCCOMB_X48_Y2_N26 1 " "Info: 5: + IC(0.258 ns) + CELL(0.275 ns) = 2.555 ns; Loc. = LCCOMB_X48_Y2_N26; Fanout = 1; COMB Node = 'Reset_Delay:u2\|Equal0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Reset_Delay:u2|Equal0~9 Reset_Delay:u2|Equal0~11 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.956 ns Reset_Delay:u2\|Equal0~12 6 COMB LCCOMB_X48_Y2_N16 32 " "Info: 6: + IC(0.251 ns) + CELL(0.150 ns) = 2.956 ns; Loc. = LCCOMB_X48_Y2_N16; Fanout = 32; COMB Node = 'Reset_Delay:u2\|Equal0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Reset_Delay:u2|Equal0~11 Reset_Delay:u2|Equal0~12 } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.660 ns) 4.286 ns Reset_Delay:u2\|Cont\[16\] 7 REG LCFF_X47_Y1_N1 4 " "Info: 7: + IC(0.670 ns) + CELL(0.660 ns) = 4.286 ns; Loc. = LCFF_X47_Y1_N1; Fanout = 4; REG Node = 'Reset_Delay:u2\|Cont\[16\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { Reset_Delay:u2|Equal0~12 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "v/Reset_Delay.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Reset_Delay.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 38.73 % ) " "Info: Total cell delay = 1.660 ns ( 38.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.626 ns ( 61.27 % ) " "Info: Total interconnect delay = 2.626 ns ( 61.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.286 ns" { Reset_Delay:u2|Cont[25] Reset_Delay:u2|Equal0~7 Reset_Delay:u2|Equal0~8 Reset_Delay:u2|Equal0~9 Reset_Delay:u2|Equal0~11 Reset_Delay:u2|Equal0~12 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.286 ns" { Reset_Delay:u2|Cont[25] {} Reset_Delay:u2|Equal0~7 {} Reset_Delay:u2|Equal0~8 {} Reset_Delay:u2|Equal0~9 {} Reset_Delay:u2|Equal0~11 {} Reset_Delay:u2|Equal0~12 {} Reset_Delay:u2|Cont[16] {} } { 0.000ns 0.730ns 0.459ns 0.258ns 0.258ns 0.251ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[16] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { iCLK_50 Reset_Delay:u2|Cont[25] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { iCLK_50 {} iCLK_50~combout {} Reset_Delay:u2|Cont[25] {} } { 0.000ns 0.000ns 0.869ns } { 0.000ns 0.959ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.286 ns" { Reset_Delay:u2|Cont[25] Reset_Delay:u2|Equal0~7 Reset_Delay:u2|Equal0~8 Reset_Delay:u2|Equal0~9 Reset_Delay:u2|Equal0~11 Reset_Delay:u2|Equal0~12 Reset_Delay:u2|Cont[16] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.286 ns" { Reset_Delay:u2|Cont[25] {} Reset_Delay:u2|Equal0~7 {} Reset_Delay:u2|Equal0~8 {} Reset_Delay:u2|Equal0~9 {} Reset_Delay:u2|Equal0~11 {} Reset_Delay:u2|Equal0~12 {} Reset_Delay:u2|Cont[16] {} } { 0.000ns 0.730ns 0.459ns 0.258ns 0.258ns 0.251ns 0.670ns } { 0.000ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iTD1_CLK27 " "Info: No valid register-to-register data paths exist for clock \"iTD1_CLK27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "GPIO_CLKOUT_N1 " "Info: No valid register-to-register data paths exist for clock \"GPIO_CLKOUT_N1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "oDRAM0_CLK " "Info: No valid register-to-register data paths exist for clock \"oDRAM0_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50_4 register DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request register DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 1.719 ns " "Info: Slack time is 1.719 ns for clock \"iCLK_50_4\" between source register \"DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request\" and destination register \"DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.433 ns + Largest register register " "Info: + Largest register to register requirement is 2.433 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.595 ns + " "Info: + Setup relationship between source and destination is 2.595 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50_4 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50_4\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.405 ns " "Info: - Launch edge is 7.405 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.052 ns + Largest " "Info: + Largest clock skew is 0.052 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50_4 destination 2.891 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50_4\" to destination register is 2.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iCLK_50_4 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iCLK_50_4~clkctrl 2 COMB CLKCTRL_G1 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_50_4 iCLK_50_4~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.537 ns) 2.891 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X44_Y20_N5 1 " "Info: 3: + IC(1.251 ns) + CELL(0.537 ns) = 2.891 ns; Loc. = LCFF_X44_Y20_N5; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.78 % ) " "Info: Total cell delay = 1.526 ns ( 52.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.365 ns ( 47.22 % ) " "Info: Total interconnect delay = 1.365 ns ( 47.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 source 2.839 ns - Longest register " "Info: - Longest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 2.839 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request 3 REG LCFF_X45_Y20_N21 2 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X45_Y20_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "DE2_70_SOPC_clock_0.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 18.92 % ) " "Info: Total cell delay = 0.537 ns ( 18.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.302 ns ( 81.08 % ) " "Info: Total interconnect delay = 2.302 ns ( 81.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DE2_70_SOPC_clock_0.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.714 ns - Longest register register " "Info: - Longest register to register delay is 0.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request 1 REG LCFF_X45_Y20_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y20_N21; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM\|slave_write_request'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "DE2_70_SOPC_clock_0.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_SOPC_clock_0.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.149 ns) 0.630 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder 2 COMB LCCOMB_X44_Y20_N4 1 " "Info: 2: + IC(0.481 ns) + CELL(0.149 ns) = 0.630 ns; Loc. = LCCOMB_X44_Y20_N4; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.714 ns DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1 3 REG LCFF_X44_Y20_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.714 ns; Loc. = LCFF_X44_Y20_N5; Fanout = 1; REG Node = 'DE2_70_SOPC:sopc_instance\|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer3\|din_s1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 32.63 % ) " "Info: Total cell delay = 0.233 ns ( 32.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.481 ns ( 67.37 % ) " "Info: Total interconnect delay = 0.481 ns ( 67.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.714 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.481ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.891 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.000ns 0.114ns 1.251ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} } { 0.000ns 1.052ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.714 ns" { DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|DE2_70_SOPC_clock_0_slave_FSM:slave_FSM|slave_write_request {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1~feeder {} DE2_70_SOPC:sopc_instance|DE2_70_SOPC_clock_0:the_DE2_70_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 {} } { 0.000ns 0.481ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "altera_internal_jtag~UPDATEUSER register register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 500.0 MHz Internal " "Info: Clock \"altera_internal_jtag~UPDATEUSER\" Internal fmax is restricted to 500.0 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.951 ns + Longest register register " "Info: + Longest register to register delay is 0.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 1 REG LCFF_X41_Y23_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y23_N27; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.660 ns) 0.951 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 2 REG LCFF_X41_Y23_N1 2 " "Info: 2: + IC(0.291 ns) + CELL(0.660 ns) = 0.951 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 69.40 % ) " "Info: Total cell delay = 0.660 ns ( 69.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.291 ns ( 30.60 % ) " "Info: Total interconnect delay = 0.291 ns ( 30.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER destination 6.718 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to destination register is 6.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y26_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.935 ns) + CELL(0.000 ns) 4.935 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G10 5 " "Info: 2: + IC(4.935 ns) + CELL(0.000 ns) = 4.935 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 6.718 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\] 3 REG LCFF_X41_Y23_N1 2 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 6.718 ns; Loc. = LCFF_X41_Y23_N1; Fanout = 2; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 7.99 % ) " "Info: Total cell delay = 0.537 ns ( 7.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.181 ns ( 92.01 % ) " "Info: Total interconnect delay = 6.181 ns ( 92.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.935ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~UPDATEUSER source 6.718 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~UPDATEUSER\" to source register is 6.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~UPDATEUSER 1 CLK JTAG_X1_Y26_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.935 ns) + CELL(0.000 ns) 4.935 ns altera_internal_jtag~UPDATEUSERclkctrl 2 COMB CLKCTRL_G10 5 " "Info: 2: + IC(4.935 ns) + CELL(0.000 ns) = 4.935 ns; Loc. = CLKCTRL_G10; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 6.718 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\] 3 REG LCFF_X41_Y23_N27 5 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 6.718 ns; Loc. = LCFF_X41_Y23_N27; Fanout = 5; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|XWDE0671\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 7.99 % ) " "Info: Total cell delay = 0.537 ns ( 7.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.181 ns ( 92.01 % ) " "Info: Total interconnect delay = 6.181 ns ( 92.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.935ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.935ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.935ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.951 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 0.291ns } { 0.000ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } { 0.000ns 4.935ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.718 ns" { altera_internal_jtag~UPDATEUSER altera_internal_jtag~UPDATEUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.718 ns" { altera_internal_jtag~UPDATEUSER {} altera_internal_jtag~UPDATEUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] {} } { 0.000ns 4.935ns 1.246ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] {} } {  } {  } "" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 309 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[1\] register sld_hub:sld_hub_inst\|tdo 119.3 MHz 8.382 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 119.3 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[1\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 8.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.979 ns + Longest register register " "Info: + Longest register to register delay is 3.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 1 REG LCFF_X44_Y24_N13 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y24_N13; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.376 ns) 1.186 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LCCOMB_X43_Y23_N16 2 " "Info: 2: + IC(0.810 ns) + CELL(0.376 ns) = 1.186 ns; Loc. = LCCOMB_X43_Y23_N16; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.393 ns) 2.553 ns sld_hub:sld_hub_inst\|tdo~8 3 COMB LCCOMB_X44_Y25_N0 1 " "Info: 3: + IC(0.974 ns) + CELL(0.393 ns) = 2.553 ns; Loc. = LCCOMB_X44_Y25_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.416 ns) 3.212 ns sld_hub:sld_hub_inst\|tdo~11 4 COMB LCCOMB_X44_Y25_N6 1 " "Info: 4: + IC(0.243 ns) + CELL(0.416 ns) = 3.212 ns; Loc. = LCCOMB_X44_Y25_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.659 ns" { sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.413 ns) 3.895 ns sld_hub:sld_hub_inst\|tdo~10 5 COMB LCCOMB_X44_Y25_N16 1 " "Info: 5: + IC(0.270 ns) + CELL(0.413 ns) = 3.895 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.979 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X44_Y25_N17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.979 ns; Loc. = LCFF_X44_Y25_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 42.27 % ) " "Info: Total cell delay = 1.682 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.297 ns ( 57.73 % ) " "Info: Total interconnect delay = 2.297 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.810ns 0.974ns 0.243ns 0.270ns 0.000ns } { 0.000ns 0.376ns 0.393ns 0.416ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.677 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.537 ns) 4.677 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X44_Y25_N17 2 " "Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 4.677 ns; Loc. = LCFF_X44_Y25_N17; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.804 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.48 % ) " "Info: Total cell delay = 0.537 ns ( 11.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 88.52 % ) " "Info: Total interconnect delay = 4.140 ns ( 88.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.677 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.267ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.675 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.000 ns) 2.873 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 171 " "Info: 2: + IC(2.873 ns) + CELL(0.000 ns) = 2.873 ns; Loc. = CLKCTRL_G0; Fanout = 171; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(0.537 ns) 4.675 ns sld_hub:sld_hub_inst\|irsr_reg\[1\] 3 REG LCFF_X44_Y24_N13 13 " "Info: 3: + IC(1.265 ns) + CELL(0.537 ns) = 4.675 ns; Loc. = LCFF_X44_Y24_N13; Fanout = 13; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.49 % ) " "Info: Total cell delay = 0.537 ns ( 11.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.138 ns ( 88.51 % ) " "Info: Total interconnect delay = 4.138 ns ( 88.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.675 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.873ns 1.265ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.677 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.267ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.675 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.873ns 1.265ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { sld_hub:sld_hub_inst|irsr_reg[1] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~8 sld_hub:sld_hub_inst|tdo~11 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.979 ns" { sld_hub:sld_hub_inst|irsr_reg[1] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~8 {} sld_hub:sld_hub_inst|tdo~11 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.810ns 0.974ns 0.243ns 0.270ns 0.000ns } { 0.000ns 0.376ns 0.393ns 0.416ns 0.413ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.677 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.873ns 1.267ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.675 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[1] {} } { 0.000ns 2.873ns 1.265ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~CLKDRUSER register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] register pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 406.5 MHz 2.46 ns Internal " "Info: Clock \"altera_internal_jtag~CLKDRUSER\" has Internal fmax of 406.5 MHz between source register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]\" and destination register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]\" (period= 2.46 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.246 ns + Longest register register " "Info: + Longest register to register delay is 2.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 1 REG LCFF_X43_Y24_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N7; Fanout = 7; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.414 ns) 0.776 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~1 2 COMB LCCOMB_X43_Y24_N10 2 " "Info: 2: + IC(0.362 ns) + CELL(0.414 ns) = 0.776 ns; Loc. = LCCOMB_X43_Y24_N10; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.847 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~3 3 COMB LCCOMB_X43_Y24_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.847 ns; Loc. = LCCOMB_X43_Y24_N12; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.006 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~5 4 COMB LCCOMB_X43_Y24_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.006 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 2; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.077 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~7 5 COMB LCCOMB_X43_Y24_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.077 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.487 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~8 6 COMB LCCOMB_X43_Y24_N18 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.487 ns; Loc. = LCCOMB_X43_Y24_N18; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|Add0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 1003 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 2.162 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~13 7 COMB LCCOMB_X43_Y24_N24 1 " "Info: 7: + IC(0.255 ns) + CELL(0.420 ns) = 2.162 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 1; COMB Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~13 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 983 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.246 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 8 REG LCFF_X43_Y24_N25 6 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 2.246 ns; Loc. = LCFF_X43_Y24_N25; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~13 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 72.53 % ) " "Info: Total cell delay = 1.629 ns ( 72.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.617 ns ( 27.47 % ) " "Info: Total interconnect delay = 0.617 ns ( 27.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~13 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~13 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.362ns 0.000ns 0.000ns 0.000ns 0.000ns 0.255ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 6.452 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 6.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.000 ns) 4.665 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G8 23 " "Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 6.452 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\] 3 REG LCFF_X43_Y24_N25 6 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 6.452 ns; Loc. = LCFF_X43_Y24_N25; Fanout = 6; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.32 % ) " "Info: Total cell delay = 0.537 ns ( 8.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.915 ns ( 91.68 % ) " "Info: Total interconnect delay = 5.915 ns ( 91.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 4.665ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER source 6.452 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to source register is 6.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.000 ns) 4.665 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G8 23 " "Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 6.452 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\] 3 REG LCFF_X43_Y24_N7 7 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 6.452 ns; Loc. = LCFF_X43_Y24_N7; Fanout = 7; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|AJQN5180\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.32 % ) " "Info: Total cell delay = 0.537 ns ( 8.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.915 ns ( 91.68 % ) " "Info: Total interconnect delay = 5.915 ns ( 91.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 4.665ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 4.665ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 4.665ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 997 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~13 pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~1 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~3 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~5 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~7 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|Add0~8 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180~13 {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 0.362ns 0.000ns 0.000ns 0.000ns 0.000ns 0.255ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.410ns 0.420ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4] {} } { 0.000ns 4.665ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.452 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.452 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0] {} } { 0.000ns 4.665ns 1.250ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTDB_CLOCK_REQ_RESTRICTED" "sdram_pll:u7\|altpll:altpll_component\|_clk0 4.760 ns " "Warning: Clock period specified in clock requirement for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" must be greater than or equal to the I/O edge rate limit of 4.760 ns in the currently selected device" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Clock period specified in clock requirement for clock \"%1!s!\" must be greater than or equal to the I/O edge rate limit of %2!s! in the currently selected device" 0 0 "" 0 -1}
{ "Warning" "WTDB_PLL_OUTPUT_CLOCK_REQ_RESTRICTED" "sdram_pll:u7\|altpll:altpll_component\|_clk2 2.777 ns oDRAM1_CLK " "Warning: Clock period specified for PLL output clock \"sdram_pll:u7\|altpll:altpll_component\|_clk2\" must be greater than or equal to 2.777 ns for output I/O \"oDRAM1_CLK\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 283 -1 0 } }  } 0 0 "Clock period specified for PLL output clock \"%1!s!\" must be greater than or equal to %2!s! for output I/O \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u9\|command:command1\|do_rw register Sdram_Control_4Port:u9\|command:command1\|do_rw 391 ps " "Info: Minimum slack time is 391 ps for clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u9\|command:command1\|do_rw\" and destination register \"Sdram_Control_4Port:u9\|command:command1\|do_rw\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 1 REG LCFF_X1_Y20_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u9\|command:command1\|do_rw~0 2 COMB LCCOMB_X1_Y20_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X1_Y20_N6; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u9|command:command1|do_rw Sdram_Control_4Port:u9|command:command1|do_rw~0 } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 3 REG LCFF_X1_Y20_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u9|command:command1|do_rw~0 Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw Sdram_Control_4Port:u9|command:command1|do_rw~0 Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw {} Sdram_Control_4Port:u9|command:command1|do_rw~0 {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns  50 " "Info: Clock period of Source clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.537 ns) 2.751 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 3 REG LCFF_X1_Y20_N7 3 " "Info: 3: + IC(1.189 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.52 % ) " "Info: Total cell delay = 0.537 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 80.48 % ) " "Info: Total interconnect delay = 2.214 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 source 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.537 ns) 2.751 ns Sdram_Control_4Port:u9\|command:command1\|do_rw 3 REG LCFF_X1_Y20_N7 3 " "Info: 3: + IC(1.189 ns) + CELL(0.537 ns) = 2.751 ns; Loc. = LCFF_X1_Y20_N7; Fanout = 3; REG Node = 'Sdram_Control_4Port:u9\|command:command1\|do_rw'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.52 % ) " "Info: Total cell delay = 0.537 ns ( 19.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 80.48 % ) " "Info: Total interconnect delay = 2.214 ns ( 80.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/Sdram_Control_4Port/command.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/command.v" 121 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw Sdram_Control_4Port:u9|command:command1|do_rw~0 Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u9|command:command1|do_rw {} Sdram_Control_4Port:u9|command:command1|do_rw~0 {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|command:command1|do_rw {} } { 0.000ns 1.025ns 1.189ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 register DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype register DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype 391 ps " "Info: Minimum slack time is 391 ps for clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" between source register \"DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype\" and destination register \"DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype 1 REG LCFF_X53_Y26_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 1018 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype~2 2 COMB LCCOMB_X53_Y26_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X53_Y26_N28; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype~2 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 1018 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype 3 REG LCFF_X53_Y26_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype~2 DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 1018 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype~2 DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype~2 {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.595 ns " "Info: + Latch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Destination clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.595 ns " "Info: - Launch edge is -2.595 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 10.000 ns -2.595 ns  50 " "Info: Clock period of Source clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" is 10.000 ns with  offset of -2.595 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 destination 2.829 ns + Longest register " "Info: + Longest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to destination register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.537 ns) 2.829 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype 3 REG LCFF_X53_Y26_N29 2 " "Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 1018 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 18.98 % ) " "Info: Total cell delay = 0.537 ns ( 18.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.292 ns ( 81.02 % ) " "Info: Total interconnect delay = 2.292 ns ( 81.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 source 2.829 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0\" to source register is 2.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.000 ns) 1.052 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl 2 COMB CLKCTRL_G3 7832 " "Info: 2: + IC(1.052 ns) + CELL(0.000 ns) = 1.052 ns; Loc. = CLKCTRL_G3; Fanout = 7832; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|altpll:sd1\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.537 ns) 2.829 ns DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype 3 REG LCFF_X53_Y26_N29 2 " "Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.829 ns; Loc. = LCFF_X53_Y26_N29; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 1018 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 18.98 % ) " "Info: Total cell delay = 0.537 ns ( 18.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.292 ns ( 81.02 % ) " "Info: Total interconnect delay = 2.292 ns ( 81.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 1018 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/cpu.v" 1018 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype~2 DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype~2 {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.829 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|altpll:sd1|_clk0~clkctrl {} DE2_70_SOPC:sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype {} } { 0.000ns 1.052ns 1.240ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 register VGA_Controller:u1\|mVGA_V_SYNC register VGA_Controller:u1\|mVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u1\|mVGA_V_SYNC\" and destination register \"VGA_Controller:u1\|mVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|mVGA_V_SYNC 1 REG LCFF_X51_Y50_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:u1\|mVGA_V_SYNC~0 2 COMB LCCOMB_X51_Y50_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y50_N22; Fanout = 1; COMB Node = 'VGA_Controller:u1\|mVGA_V_SYNC~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:u1|mVGA_V_SYNC VGA_Controller:u1|mVGA_V_SYNC~0 } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:u1\|mVGA_V_SYNC 3 REG LCFF_X51_Y50_N23 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:u1|mVGA_V_SYNC~0 VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC VGA_Controller:u1|mVGA_V_SYNC~0 VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC {} VGA_Controller:u1|mVGA_V_SYNC~0 {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.628 ns " "Info: + Latch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Destination clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.628 ns " "Info: - Launch edge is -2.628 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_pll:u6\|altpll:altpll_component\|_clk0 9.259 ns -2.628 ns  50 " "Info: Clock period of Source clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 destination 2.801 ns + Longest register " "Info: + Longest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 245 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.537 ns) 2.801 ns VGA_Controller:u1\|mVGA_V_SYNC 3 REG LCFF_X51_Y50_N23 3 " "Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.801 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.17 % ) " "Info: Total cell delay = 0.537 ns ( 19.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.264 ns ( 80.83 % ) " "Info: Total interconnect delay = 2.264 ns ( 80.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_pll:u6\|altpll:altpll_component\|_clk0 source 2.801 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.000 ns) 1.038 ns vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 245 " "Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 245; COMB Node = 'vga_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.537 ns) 2.801 ns VGA_Controller:u1\|mVGA_V_SYNC 3 REG LCFF_X51_Y50_N23 3 " "Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.801 ns; Loc. = LCFF_X51_Y50_N23; Fanout = 3; REG Node = 'VGA_Controller:u1\|mVGA_V_SYNC'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.17 % ) " "Info: Total cell delay = 0.537 ns ( 19.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.264 ns ( 80.83 % ) " "Info: Total interconnect delay = 2.264 ns ( 80.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/VGA_Controller.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC VGA_Controller:u1|mVGA_V_SYNC~0 VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|mVGA_V_SYNC {} VGA_Controller:u1|mVGA_V_SYNC~0 {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 vga_pll:u6|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|mVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.801 ns" { vga_pll:u6|altpll:altpll_component|_clk0 {} vga_pll:u6|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|mVGA_V_SYNC {} } { 0.000ns 1.038ns 1.226ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "GPIO_CLKIN_N1 register CCD_Capture:u3\|Y_Cont\[1\] register RAW2RGB:u4\|dval_ctrl 299 ps " "Info: Minimum slack time is 299 ps for clock \"GPIO_CLKIN_N1\" between source register \"CCD_Capture:u3\|Y_Cont\[1\]\" and destination register \"RAW2RGB:u4\|dval_ctrl\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.127 ns + Shortest register register " "Info: + Shortest register to register delay is 1.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CCD_Capture:u3\|Y_Cont\[1\] 1 REG LCFF_X59_Y35_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y35_N3; Fanout = 3; REG Node = 'CCD_Capture:u3\|Y_Cont\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|Y_Cont[1] } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.150 ns) 0.650 ns RAW2RGB:u4\|Equal2~0 2 COMB LCCOMB_X60_Y35_N10 1 " "Info: 2: + IC(0.500 ns) + CELL(0.150 ns) = 0.650 ns; Loc. = LCCOMB_X60_Y35_N10; Fanout = 1; COMB Node = 'RAW2RGB:u4\|Equal2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { CCD_Capture:u3|Y_Cont[1] RAW2RGB:u4|Equal2~0 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.043 ns RAW2RGB:u4\|Equal2~4 3 COMB LCCOMB_X60_Y35_N0 16 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.043 ns; Loc. = LCCOMB_X60_Y35_N0; Fanout = 16; COMB Node = 'RAW2RGB:u4\|Equal2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { RAW2RGB:u4|Equal2~0 RAW2RGB:u4|Equal2~4 } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 195 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.127 ns RAW2RGB:u4\|dval_ctrl 4 REG LCFF_X60_Y35_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.127 ns; Loc. = LCFF_X60_Y35_N1; Fanout = 1; REG Node = 'RAW2RGB:u4\|dval_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { RAW2RGB:u4|Equal2~4 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 34.07 % ) " "Info: Total cell delay = 0.384 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.743 ns ( 65.93 % ) " "Info: Total interconnect delay = 0.743 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { CCD_Capture:u3|Y_Cont[1] RAW2RGB:u4|Equal2~0 RAW2RGB:u4|Equal2~4 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.127 ns" { CCD_Capture:u3|Y_Cont[1] {} RAW2RGB:u4|Equal2~0 {} RAW2RGB:u4|Equal2~4 {} RAW2RGB:u4|dval_ctrl {} } { 0.000ns 0.500ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.828 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.828 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source GPIO_CLKIN_N1 9.090 ns 0.000 ns  50 " "Info: Clock period of Source clock \"GPIO_CLKIN_N1\" is 9.090 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.812 ns + Smallest " "Info: + Smallest clock skew is 0.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 destination 3.628 ns + Longest register " "Info: + Longest clock path from clock \"GPIO_CLKIN_N1\" to destination register is 3.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.537 ns) 3.628 ns RAW2RGB:u4\|dval_ctrl 2 REG LCFF_X60_Y35_N1 1 " "Info: 2: + IC(2.102 ns) + CELL(0.537 ns) = 3.628 ns; Loc. = LCFF_X60_Y35_N1; Fanout = 1; REG Node = 'RAW2RGB:u4\|dval_ctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { GPIO_CLKIN_N1 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 42.06 % ) " "Info: Total cell delay = 1.526 ns ( 42.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 57.94 % ) " "Info: Total interconnect delay = 2.102 ns ( 57.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { GPIO_CLKIN_N1 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.628 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} RAW2RGB:u4|dval_ctrl {} } { 0.000ns 0.000ns 2.102ns } { 0.000ns 0.989ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_CLKIN_N1 source 2.816 ns - Shortest register " "Info: - Shortest clock path from clock \"GPIO_CLKIN_N1\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns GPIO_CLKIN_N1 1 CLK PIN_AH14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 2; CLK Node = 'GPIO_CLKIN_N1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKIN_N1 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.101 ns GPIO_CLKIN_N1~clkctrl 2 COMB CLKCTRL_G12 897 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.101 ns; Loc. = CLKCTRL_G12; Fanout = 897; COMB Node = 'GPIO_CLKIN_N1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 391 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.537 ns) 2.816 ns CCD_Capture:u3\|Y_Cont\[1\] 3 REG LCFF_X59_Y35_N3 3 " "Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 2.816 ns; Loc. = LCFF_X59_Y35_N3; Fanout = 3; REG Node = 'CCD_Capture:u3\|Y_Cont\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[1] } "NODE_NAME" } } { "v/CCD_Capture.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.19 % ) " "Info: Total cell delay = 1.526 ns ( 54.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.290 ns ( 45.81 % ) " "Info: Total interconnect delay = 1.290 ns ( 45.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[1] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { GPIO_CLKIN_N1 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.628 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} RAW2RGB:u4|dval_ctrl {} } { 0.000ns 0.000ns 2.102ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[1] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/CCD_Capture.v" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/RAW2RGB.v" 81 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { GPIO_CLKIN_N1 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.628 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} RAW2RGB:u4|dval_ctrl {} } { 0.000ns 0.000ns 2.102ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[1] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { CCD_Capture:u3|Y_Cont[1] RAW2RGB:u4|Equal2~0 RAW2RGB:u4|Equal2~4 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.127 ns" { CCD_Capture:u3|Y_Cont[1] {} RAW2RGB:u4|Equal2~0 {} RAW2RGB:u4|Equal2~4 {} RAW2RGB:u4|dval_ctrl {} } { 0.000ns 0.500ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { GPIO_CLKIN_N1 RAW2RGB:u4|dval_ctrl } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.628 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} RAW2RGB:u4|dval_ctrl {} } { 0.000ns 0.000ns 2.102ns } { 0.000ns 0.989ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { GPIO_CLKIN_N1 GPIO_CLKIN_N1~clkctrl CCD_Capture:u3|Y_Cont[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { GPIO_CLKIN_N1 {} GPIO_CLKIN_N1~combout {} GPIO_CLKIN_N1~clkctrl {} CCD_Capture:u3|Y_Cont[1] {} } { 0.000ns 0.000ns 0.112ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register I2C_CCD_Config:u10\|senosr_exposure\[13\] register I2C_CCD_Config:u10\|mI2C_DATA\[13\] -2.363 ns " "Info: Minimum slack time is -2.363 ns for clock \"iCLK_50\" between source register \"I2C_CCD_Config:u10\|senosr_exposure\[13\]\" and destination register \"I2C_CCD_Config:u10\|mI2C_DATA\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.297 ns + Shortest register register " "Info: + Shortest register to register delay is 1.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u10\|senosr_exposure\[13\] 1 REG LCFF_X50_Y3_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y3_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u10|senosr_exposure[13] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.415 ns) 1.213 ns I2C_CCD_Config:u10\|Mux10~2 2 COMB LCCOMB_X51_Y4_N12 1 " "Info: 2: + IC(0.798 ns) + CELL(0.415 ns) = 1.213 ns; Loc. = LCCOMB_X51_Y4_N12; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10\|Mux10~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { I2C_CCD_Config:u10|senosr_exposure[13] I2C_CCD_Config:u10|Mux10~2 } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.297 ns I2C_CCD_Config:u10\|mI2C_DATA\[13\] 3 REG LCFF_X51_Y4_N13 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.297 ns; Loc. = LCFF_X51_Y4_N13; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u10|Mux10~2 I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.499 ns ( 38.47 % ) " "Info: Total cell delay = 0.499 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.798 ns ( 61.53 % ) " "Info: Total interconnect delay = 0.798 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { I2C_CCD_Config:u10|senosr_exposure[13] I2C_CCD_Config:u10|Mux10~2 I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.297 ns" { I2C_CCD_Config:u10|senosr_exposure[13] {} I2C_CCD_Config:u10|Mux10~2 {} I2C_CCD_Config:u10|mI2C_DATA[13] {} } { 0.000ns 0.798ns 0.000ns } { 0.000ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.660 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.660 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 6.024 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 6.024 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.644 ns + Smallest " "Info: + Smallest clock skew is 3.644 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 6.906 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 6.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.787 ns) 2.396 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK 2 REG LCFF_X50_Y4_N3 3 " "Info: 2: + IC(0.650 ns) + CELL(0.787 ns) = 2.396 ns; Loc. = LCFF_X50_Y4_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.725 ns) + CELL(0.000 ns) 5.121 ns I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G7 72 " "Info: 3: + IC(2.725 ns) + CELL(0.000 ns) = 5.121 ns; Loc. = CLKCTRL_G7; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 6.906 ns I2C_CCD_Config:u10\|mI2C_DATA\[13\] 4 REG LCFF_X51_Y4_N13 1 " "Info: 4: + IC(1.248 ns) + CELL(0.537 ns) = 6.906 ns; Loc. = LCFF_X51_Y4_N13; Fanout = 1; REG Node = 'I2C_CCD_Config:u10\|mI2C_DATA\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 33.06 % ) " "Info: Total cell delay = 2.283 ns ( 33.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.623 ns ( 66.94 % ) " "Info: Total interconnect delay = 4.623 ns ( 66.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.650ns 2.725ns 1.248ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 3.262 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 3.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 124 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 124; CLK Node = 'iCLK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.766 ns) + CELL(0.537 ns) 3.262 ns I2C_CCD_Config:u10\|senosr_exposure\[13\] 2 REG LCFF_X50_Y3_N21 5 " "Info: 2: + IC(1.766 ns) + CELL(0.537 ns) = 3.262 ns; Loc. = LCFF_X50_Y3_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10\|senosr_exposure\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[13] } "NODE_NAME" } } { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 45.86 % ) " "Info: Total cell delay = 1.496 ns ( 45.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.766 ns ( 54.14 % ) " "Info: Total interconnect delay = 1.766 ns ( 54.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.262 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[13] {} } { 0.000ns 0.000ns 1.766ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.650ns 2.725ns 1.248ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.262 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[13] {} } { 0.000ns 0.000ns 1.766ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 129 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/I2C_CCD_Config.v" 217 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.650ns 2.725ns 1.248ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.262 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[13] {} } { 0.000ns 0.000ns 1.766ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { I2C_CCD_Config:u10|senosr_exposure[13] I2C_CCD_Config:u10|Mux10~2 I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.297 ns" { I2C_CCD_Config:u10|senosr_exposure[13] {} I2C_CCD_Config:u10|Mux10~2 {} I2C_CCD_Config:u10|mI2C_DATA[13] {} } { 0.000ns 0.798ns 0.000ns } { 0.000ns 0.415ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.906 ns" { iCLK_50 I2C_CCD_Config:u10|mI2C_CTRL_CLK I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u10|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.906 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|mI2C_CTRL_CLK {} I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u10|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.650ns 2.725ns 1.248ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.262 ns" { iCLK_50 I2C_CCD_Config:u10|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.262 ns" { iCLK_50 {} iCLK_50~combout {} I2C_CCD_Config:u10|senosr_exposure[13] {} } { 0.000ns 0.000ns 1.766ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "iCLK_50 115 " "Warning: Can't achieve minimum setup and hold requirement iCLK_50 along 115 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50_4 register DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg register DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"iCLK_50_4\" between source register \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg\" and destination register \"DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 1 REG LCFF_X44_Y18_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg~0 2 COMB LCCOMB_X44_Y18_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y18_N10; Fanout = 1; COMB Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 3 REG LCFF_X44_Y18_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50_4 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50_4\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50_4 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50_4\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50_4 destination 2.877 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50_4\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iCLK_50_4 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iCLK_50_4~clkctrl 2 COMB CLKCTRL_G1 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_50_4 iCLK_50_4~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 3 REG LCFF_X44_Y18_N11 2 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50_4 source 2.877 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50_4\" to source register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns iCLK_50_4 1 CLK PIN_R3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R3; Fanout = 3; CLK Node = 'iCLK_50_4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50_4 } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns iCLK_50_4~clkctrl 2 COMB CLKCTRL_G1 24 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G1; Fanout = 24; COMB Node = 'iCLK_50_4~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { iCLK_50_4 iCLK_50_4~clkctrl } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg 3 REG LCFF_X44_Y18_N11 2 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X44_Y18_N11; Fanout = 2; REG Node = 'DE2_70_SOPC:sopc_instance\|pll:the_pll\|pfdena_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "pll.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/pll.v" 158 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg~0 {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { iCLK_50_4 iCLK_50_4~clkctrl DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { iCLK_50_4 {} iCLK_50_4~combout {} iCLK_50_4~clkctrl {} DE2_70_SOPC:sopc_instance|pll:the_pll|pfdena_reg {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 32 " "Warning: Can't achieve timing requirement tsu along 32 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 pin DRAM_DQ\[30\] register Sdram_Control_4Port:u9\|mDATAOUT\[14\] -395 ps " "Info: Slack time is -395 ps for clock \"iCLK_50\" between source pin \"DRAM_DQ\[30\]\" and destination register \"Sdram_Control_4Port:u9\|mDATAOUT\[14\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "1.000 ns + register " "Info: + tsu requirement for source pin and destination register is 1.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "1.395 ns - " "Info: - tsu from clock to input pin is 1.395 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.229 ns + Longest pin register " "Info: + Longest pin to register delay is 1.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[30\] 1 PIN PIN_AB1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB1; Fanout = 1; PIN Node = 'DRAM_DQ\[30\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.229 ns) 1.229 ns Sdram_Control_4Port:u9\|mDATAOUT\[14\] 2 REG IOC_X0_Y14_N2 2 " "Info: 2: + IC(0.000 ns) + CELL(1.229 ns) = 1.229 ns; Loc. = IOC_X0_Y14_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u9\|mDATAOUT\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[30] Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 100.00 % ) " "Info: Total cell delay = 1.229 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[30] Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[30] {} Sdram_Control_4Port:u9|mDATAOUT[14] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 sdram_pll:u7\|altpll:altpll_component\|_clk0 -2.618 ns - " "Info: - Offset between input clock \"iCLK_50\" and output clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.076 ns + " "Info: + Micro setup delay of destination is 0.076 ns" {  } { { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 344 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 destination 2.528 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination register is 2.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.268 ns) 2.528 ns Sdram_Control_4Port:u9\|mDATAOUT\[14\] 3 REG IOC_X0_Y14_N2 2 " "Info: 3: + IC(1.235 ns) + CELL(0.268 ns) = 2.528 ns; Loc. = IOC_X0_Y14_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u9\|mDATAOUT\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 344 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.268 ns ( 10.60 % ) " "Info: Total cell delay = 0.268 ns ( 10.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 89.40 % ) " "Info: Total interconnect delay = 2.260 ns ( 89.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mDATAOUT[14] {} } { 0.000ns 1.025ns 1.235ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[30] Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[30] {} Sdram_Control_4Port:u9|mDATAOUT[14] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mDATAOUT[14] {} } { 0.000ns 1.025ns 1.235ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { DRAM_DQ[30] Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.229 ns" { DRAM_DQ[30] {} Sdram_Control_4Port:u9|mDATAOUT[14] {} } { 0.000ns 0.000ns } { 0.000ns 1.229ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u9|mDATAOUT[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.528 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u9|mDATAOUT[14] {} } { 0.000ns 1.025ns 1.235ns } { 0.000ns 0.000ns 0.268ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 161 " "Warning: Can't achieve timing requirement tco along 161 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 memory Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[12\] pin DRAM_DQ\[12\] -4.961 ns " "Info: Slack time is -4.961 ns for clock \"iCLK_50\" between source memory \"Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[12\]\" and destination pin \"DRAM_DQ\[12\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "1.000 ns + memory " "Info: + tco requirement for source memory and destination pin is 1.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "5.961 ns - " "Info: - tco from clock to output pin is 5.961 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 sdram_pll:u7\|altpll:altpll_component\|_clk0 -2.618 ns + " "Info: + Offset between input clock \"iCLK_50\" and output clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 227 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 source 2.805 ns + Longest memory " "Info: + Longest clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to source memory is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u7\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 1151 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 1151; COMB Node = 'sdram_pll:u7\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.635 ns) 2.805 ns Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[12\] 3 MEM M4K_X17_Y10 1 " "Info: 3: + IC(1.145 ns) + CELL(0.635 ns) = 2.805 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 22.64 % ) " "Info: Total cell delay = 0.635 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 77.36 % ) " "Info: Total interconnect delay = 2.170 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] {} } { 0.000ns 1.025ns 1.145ns } { 0.000ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.565 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[12\] 1 MEM M4K_X17_Y10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y10; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u8\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|q_a\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] } "NODE_NAME" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.437 ns) 1.259 ns Sdram_Control_4Port:u8\|mDATAIN\[12\]~28 2 COMB LCCOMB_X16_Y8_N20 1 " "Info: 2: + IC(0.734 ns) + CELL(0.437 ns) = 1.259 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u8\|mDATAIN\[12\]~28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] Sdram_Control_4Port:u8|mDATAIN[12]~28 } "NODE_NAME" } } { "v/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/v/Sdram_Control_4Port/Sdram_Control_4Port.v" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(2.662 ns) 5.565 ns DRAM_DQ\[12\] 3 PIN PIN_AG2 0 " "Info: 3: + IC(1.644 ns) + CELL(2.662 ns) = 5.565 ns; Loc. = PIN_AG2; Fanout = 0; PIN Node = 'DRAM_DQ\[12\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { Sdram_Control_4Port:u8|mDATAIN[12]~28 DRAM_DQ[12] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 265 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.187 ns ( 57.27 % ) " "Info: Total cell delay = 3.187 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.378 ns ( 42.73 % ) " "Info: Total interconnect delay = 2.378 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] Sdram_Control_4Port:u8|mDATAIN[12]~28 DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] {} Sdram_Control_4Port:u8|mDATAIN[12]~28 {} DRAM_DQ[12] {} } { 0.000ns 0.734ns 1.644ns } { 0.088ns 0.437ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] {} } { 0.000ns 1.025ns 1.145ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] Sdram_Control_4Port:u8|mDATAIN[12]~28 DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] {} Sdram_Control_4Port:u8|mDATAIN[12]~28 {} DRAM_DQ[12] {} } { 0.000ns 0.734ns 1.644ns } { 0.088ns 0.437ns 2.662ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { sdram_pll:u7|altpll:altpll_component|_clk0 {} sdram_pll:u7|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] {} } { 0.000ns 1.025ns 1.145ns } { 0.000ns 0.000ns 0.635ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.565 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] Sdram_Control_4Port:u8|mDATAIN[12]~28 DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.565 ns" { Sdram_Control_4Port:u8|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] {} Sdram_Control_4Port:u8|mDATAIN[12]~28 {} DRAM_DQ[12] {} } { 0.000ns 0.734ns 1.644ns } { 0.088ns 0.437ns 2.662ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSW\[3\] oLEDR\[3\] 10.645 ns Longest " "Info: Longest tpd from source pin \"iSW\[3\]\" to destination pin \"oLEDR\[3\]\" is 10.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns iSW\[3\] 1 PIN PIN_AC27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 1; PIN Node = 'iSW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iSW[3] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 235 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.975 ns) + CELL(2.818 ns) 10.645 ns oLEDR\[3\] 2 PIN PIN_AJ4 0 " "Info: 2: + IC(6.975 ns) + CELL(2.818 ns) = 10.645 ns; Loc. = PIN_AJ4; Fanout = 0; PIN Node = 'oLEDR\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.793 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "DE2_70_D5M_XVGA.v" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/DE2_70_D5M_XVGA.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.670 ns ( 34.48 % ) " "Info: Total cell delay = 3.670 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.975 ns ( 65.52 % ) " "Info: Total interconnect delay = 6.975 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.645 ns" { iSW[3] oLEDR[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.645 ns" { iSW[3] {} iSW[3]~combout {} oLEDR[3] {} } { 0.000ns 0.000ns 6.975ns } { 0.000ns 0.852ns 2.818ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 altera_internal_jtag~TDIUTAP altera_internal_jtag~CLKDRUSER 2.660 ns register " "Info: th for register \"pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~CLKDRUSER\") is 2.660 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~CLKDRUSER destination 6.451 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~CLKDRUSER\" to destination register is 6.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~CLKDRUSER 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~CLKDRUSER } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.665 ns) + CELL(0.000 ns) 4.665 ns altera_internal_jtag~CLKDRUSERclkctrl 2 COMB CLKCTRL_G8 23 " "Info: 2: + IC(4.665 ns) + CELL(0.000 ns) = 4.665 ns; Loc. = CLKCTRL_G8; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.665 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.537 ns) 6.451 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 3 REG LCFF_X41_Y25_N3 1 " "Info: 3: + IC(1.249 ns) + CELL(0.537 ns) = 6.451 ns; Loc. = LCFF_X41_Y25_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 8.32 % ) " "Info: Total cell delay = 0.537 ns ( 8.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.914 ns ( 91.68 % ) " "Info: Total interconnect delay = 5.914 ns ( 91.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 4.665ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.057 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y26_N0 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 20; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.691 ns) + CELL(0.366 ns) 4.057 ns pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 2 REG LCFF_X41_Y25_N3 1 " "Info: 2: + IC(3.691 ns) + CELL(0.366 ns) = 4.057 ns; Loc. = LCFF_X41_Y25_N3; Fanout = 1; REG Node = 'pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.057 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "../../../../../../../../altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" "" { Text "C:/altera/90sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 9.02 % ) " "Info: Total cell delay = 0.366 ns ( 9.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 90.98 % ) " "Info: Total interconnect delay = 3.691 ns ( 90.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.057 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.057 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 3.691ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { altera_internal_jtag~CLKDRUSER altera_internal_jtag~CLKDRUSERclkctrl pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.451 ns" { altera_internal_jtag~CLKDRUSER {} altera_internal_jtag~CLKDRUSERclkctrl {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 4.665ns 1.249ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.057 ns" { altera_internal_jtag~TDIUTAP pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.057 ns" { altera_internal_jtag~TDIUTAP {} pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967 {} } { 0.000ns 3.691ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (High) 1151 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (High) along 1151 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Minimum Pulse Width Requirement (Low) 1151 " "Warning: Can't achieve timing requirement Minimum Pulse Width Requirement (Low) along 1151 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg -1.477 ns " "Info: Minimum pulse width minimum slack time is -1.477 ns between clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" and destination register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted sdram_pll:u7\|altpll:altpll_component\|_clk0 high 0.903 ns + " "Info: + non-inverted clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination has high pulse width of 0.903 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns non-inverted 50 " "Info: Clock period of Source clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg high 2.380 ns - " "Info: - Register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\" has a high minimum pulse width requirement of 2.380 ns" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_PULSE_RESULT" "sdram_pll:u7\|altpll:altpll_component\|_clk0 Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg -1.476 ns " "Info: Minimum pulse width minimum slack time is -1.476 ns between clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" and destination register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\"" { { "Info" "ITDB_ACTUAL_PULSE_RESULT" "non-inverted sdram_pll:u7\|altpll:altpll_component\|_clk0 low 0.904 ns + " "Info: + non-inverted clock path from clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" to destination has low pulse width of 0.904 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u7\|altpll:altpll_component\|_clk0 1.807 ns -2.618 ns non-inverted 50 " "Info: Clock period of Source clock \"sdram_pll:u7\|altpll:altpll_component\|_clk0\" is 1.807 ns with non-inverted offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%5!c! %1!s! clock path from clock \"%2!s!\" to destination has %3!s! pulse width of %4!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_PULSE_RESULT" "Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg low 2.380 ns - " "Info: - Register \"Sdram_Control_4Port:u9\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram5\|ram_block6a3~portb_we_reg\" has a low minimum pulse width requirement of 2.380 ns" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "%4!c! Register \"%1!s!\" has a %2!s! minimum pulse width requirement of %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u7|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sdram_pll:u7|altpll:altpll_component|_clk0 {} } {  } {  } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { Sdram_Control_4Port:u9|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a3~portb_we_reg {} } {  } {  } "" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/pvsfa/Documents/Pasta/d5m quartus9/DE2_70_CAMERA/HW/DE2_70_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } }  } 0 0 "Minimum pulse width minimum slack time is %3!s! between clock \"%1!s!\" and destination register \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 00:25:52 2017 " "Info: Processing ended: Sat Oct 07 00:25:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
