#include "cs_ne_irq.c"
/*
 * Network Engine interrupt handling functions
 */

const struct cs_ne_irq_info cs_ne_fedbg_irq_info = {
	.intr_status = (FEDBG_HDR_D_BUF_OVF_INT_STATUS			|
			FEDBG_CLASS_RSLT_BUF_INT_OVF_INT_STATUS		|
			FEDBG_CLASS_RSLT_BUF_OVF_INT_STATUS		|
			FEDBG_HLKP_RSLT_BUF_INT_OVF_INT_STATUS		|
			FEDBG_HLKP_RSLT_BUF_OVF_INT_STATUS		|
			FEDBG_LPM_RSLT_BUF_INT_OVF_INT_STATUS		|
			FEDBG_LPM_RSLT_BUF_OVF_INT_STATUS		|
			FEDBG_FWD_RSLT_BUF_INT_OVR_INT_STATUS		|
			FEDBG_FWD_RSLT_BUF_OVF_INT_STATUS		|
			FEDBG_QOS_RSLT_BUF_INT_OVF_INT_STATUS		|
			FEDBG_QOS_RSLT_BUF_OVF_INT_STATUS		|
			FEDBG_INBUF_OVF_INT_STATUS			|
			FEDBG_TM_BUF_OVF_INT_STATUS			|
			FEDBG_CLASS_HIT_INT_STATUS),

	.intr_enable = (FEDBG_HDR_D_BUF_OVF_INT_ENABLE			|
			FEDBG_CLASS_RSLT_BUF_INT_OVF_INT_ENABLE		|
			FEDBG_CLASS_RSLT_BUF_OVF_INT_ENABLE		|
			FEDBG_HLKP_RSLT_BUF_INT_OVF_INT_ENABLE		|
			FEDBG_HLKP_RSLT_BUF_OVF_INT_ENABLE		|
			FEDBG_LPM_RSLT_BUF_INT_OVF_INT_ENABLE		|
			FEDBG_LPM_RSLT_BUF_OVF_INT_ENABLE		|
			FEDBG_FWD_RSLT_BUF_INT_OVR_INT_ENABLE		|
			FEDBG_FWD_RSLT_BUF_OVF_INT_ENABLE		|
			FEDBG_QOS_RSLT_BUF_INT_OVF_INT_ENABLE		|
			FEDBG_QOS_RSLT_BUF_OVF_INT_ENABLE		|
			FEDBG_INBUF_OVF_INT_ENABLE			|
			FEDBG_TM_BUF_OVF_INT_ENABLE			|
			FEDBG_CLASS_HIT_INT_ENABLE),

	.intr_handle = cs_ne_fedbg_intr_handle,
};

const struct cs_ne_irq_info cs_ne_fehash_irq_info = {
	.intr_status = (FEHASH_HASHMEM_CORR_ECC_ERR_STATUS		|
			FEHASH_HASHMEM_UNCORR_ECC_ERR_STATUS		|
			FEHASH_MASKMEM_CORR_ECC_ERR_STATUS		|
			FEHASH_MASKMEM_UNCORR_ECC_ERR_STATUS		|
			FEHASH_STATUSMEM_CORR_ECC_ERR_STATUS		|
			FEHASH_STATUSMEM_UNCORR_ECC_ERR_STATUS		|
			FEHASH_HASHMEM_MULT_HIT_STATUS			|
			FEHASH_HASH_OVERFLOW_MULT_HIT_STATUS		|
			FEHASH_CHECKSUM_PARITY_FAIL_STATUS),

	.intr_enable =(FEHASH_HASHMEM_CORR_ECC_ERR_ENABLETATUS		|
			FEHASH_HASHMEM_UNCORR_ECC_ERR_ENABLETATUS	|
			FEHASH_MASKMEM_CORR_ECC_ERR_ENABLETATUS		|
			FEHASH_MASKMEM_UNCORR_ECC_ERR_ENABLETATUS	|
			FEHASH_ENABLETATUSMEM_CORR_ECC_ERR_ENABLETATUS	|
			FEHASH_STATUSMEM_UNCORR_ECC_ERR_ENABLETATUS	|
			FEHASH_HASHMEM_MULT_HIT_ENABLETATUS		|
			FEHASH_HASH_OVERFLOW_MULT_HIT_ENABLETATUS	|
			FEHASH_CHECKSUM_PARITY_FAIL_ENABLETATUS),

	.intr_handle = cs_ne_fehash_intr_handle,

};

const struct cs_ne_irq_info cs_ne_felpm_irq_info = {
	.intr_status = (FELPM_TABLE0_UPPER_PAR_ERR_INT_STATUS		|
			FELPM_TABLE0_LOWER_PAR_ERR_INT_STATUS		|
			FELPM_TABLE1_UPPER_PAR_ERR_INT_STATUS		|
			FELPM_TABLE1_LOWER_PAR_ERR_INT_STATUS		|
			FELPM_HC_TABLE0_UPPER_PAR_ERR_INT_STATUS	|
			FELPM_HC_TABLE0_LOWER_PAR_ERR_INT_STATUS	|
			FELPM_HC_TABLE1_UPPER_PAR_ERR_INT_STATUS	|
			FELPM_HC_TABLE1_LOWER_PAR_ERR_INT_STATUS	|
			FELPM_HC0_HALF_ROLL_INT_STATUS			|
			FELPM_HC0_FULL_ROLL_INT_STATUS			|
			FELPM_HC0_HALF_ROLL_INT_STATUS			|
			FELPM_HC1_FULL_ROLL_INT_STATUS),

	.intr_enable = (FELPM_TABLE0_UPPER_PAR_ERR_INT_ENABLE		|
			FELPM_TABLE0_LOWER_PAR_ERR_INT_ENABLE		|
			FELPM_TABLE1_UPPER_PAR_ERR_INT_ENABLE		|
			FELPM_TABLE1_LOWER_PAR_ERR_INT_ENABLE		|
			FELPM_HC_TABLE0_UPPER_PAR_ERR_INT_ENABLE	|
			FELPM_HC_TABLE0_LOWER_PAR_ERR_INT_ENABLE	|
			FELPM_HC_TABLE1_UPPER_PAR_ERR_INT_ENABLE	|
			FELPM_HC_TABLE1_LOWER_PAR_ERR_INT_ENABLE	|
			FELPM_HC0_HALF_ROLL_INT_ENABLE			|
			FELPM_HC0_FULL_ROLL_INT_ENABLE			|
			FELPM_HC0_HALF_ROLL_INT_ENABLE			|
			FELPM_HC1_FULL_ROLL_INT_ENABLE),

	.intr_handle = cs_ne_felpm_intr_handle,

};

const struct cs_ne_irq_info cs_ne_fepe_irq_info = {
	.intr_status = (FEPE_DATA_FIFO_OVERFLOW_INT_STATUS		|
			FEPE_CMD_FIFO_OVERFLOW_INT_STATUS		|
			FEPE_FE_PKT_CNT_MSB_SETL_STATUS			|
			FEPE_FE_PKT_DROP_MSB_SETL_STATUS		|
			FEPE_HDRA_PKT_DROP_MSB_SETL_STATUS		|
			FEPE_RUNT_PKT_DETL_STATUS			|
			FEPE_IPV6_UDPCSUM_0_DETL_STATUS),

	.intr_enable = (FEPE_DATA_FIFO_OVERFLOW_INT_ENABLE		|
			FEPE_CMD_FIFO_OVERFLOW_INT_ENABLE		|
			FEPE_FE_PKT_CNT_MSB_SETL_ENABLE			|
			FEPE_FE_PKT_DROP_MSB_SETL_ENABLE		|
			FEPE_HDRA_PKT_DROP_MSB_SETL_ENABLE		|
			FEPE_RUNT_PKT_DETL_ENABLE			|
			FEPE_IPV6_UDPCSUM_0_DETL_ENABLE),

	.intr_handle = cs_ne_fepe_intr_handle,
};

const struct cs_ne_irq_info cs_ne_fefwd_irq_info = {
	.intr_status = (FEFWD_DROP_INT_STATUS				|
			FEFWD_CLASS0_PORT_CHK_FAIL_STATUS		|
			FEFWD_CLASS1_PORT_CHK_FAIL_STATUS		|
			FEFWD_CLASS2_PORT_CHK_FAIL_STATUS		|
			FEFWD_CLASS3_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLRULE0_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLRULE1_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLRULE2_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLRULE3_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLRULE4_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLRULE5_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLACT0_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLACT1_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLACT2_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLACT3_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLACT4_PORT_CHK_FAIL_STATUS		|
			FEFWD_ACLACT5_PORT_CHK_FAIL_STATUS		|
			FEFWD_FWDRSLT_PORT_CHK_FAIL_STATUS		|
			FEFWD_QOSRSLT_PORT_CHK_FAIL_STATUS		|
			FEFWD_L2TABLE_PORT_CHK_FAIL_STATUS		|
			FEFWD_L3TABLE_PORT_CHK_FAIL_STATUS		|
			FEFWD_VOQPOL_PORT_CHK_FAIL_STATUS		|
			FEFWD_FLOWVLAN_PORT_CHK_FAIL_STATUS		|
			FEFWD_VLANTBL_PORT_CHK_FAIL_STATUS),

	.intr_status = (FEFWD_DROP_INT_ENABLE				|
			FEFWD_CLASS0_PORT_CHK_FAIL_ENABLE		|
			FEFWD_CLASS1_PORT_CHK_FAIL_ENABLE		|
			FEFWD_CLASS2_PORT_CHK_FAIL_ENABLE		|
			FEFWD_CLASS3_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLRULE0_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLRULE1_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLRULE2_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLRULE3_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLRULE4_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLRULE5_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLACT0_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLACT1_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLACT2_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLACT3_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLACT4_PORT_CHK_FAIL_ENABLE		|
			FEFWD_ACLACT5_PORT_CHK_FAIL_ENABLE		|
			FEFWD_FWDRSLT_PORT_CHK_FAIL_ENABLE		|
			FEFWD_QOSRSLT_PORT_CHK_FAIL_ENABLE		|
			FEFWD_L2TABLE_PORT_CHK_FAIL_ENABLE		|
			FEFWD_L3TABLE_PORT_CHK_FAIL_ENABLE		|
			FEFWD_VOQPOL_PORT_CHK_FAIL_ENABLE		|
			FEFWD_FLOWVLAN_PORT_CHK_FAIL_ENABLE		|
			FEFWD_VLANTBL_PORT_CHK_FAIL_ENABLE),
	.intr_handle = cs_ne_fefwd_intr_handle,
};

const struct cs_ne_irq_info cs_ne_fetop_irq_info = {
	.intr_status = (FETOP_FWD_INT_STATUS	|
			FETOP_LPM_INT_STATUS	|
			FETOP_HASH_INT_STATUS	|
			FETOP_PE_INT_STATUS	|
			FETOP_DBG_INT_STATUS),

	.intr_enable = (FETOP_FWD_INT_ENABLE	|
			FETOP_LPM_INT_ENABLE	|
			FETOP_HASH_INT_ENABLE	|
			FETOP_PE_INT_ENABLE	|
			FETOP_DBG_INT_ENABLE),
	.intr_handle = cs_ne_fetop_intr_handle,

	.sub_module[0] = &cs_ne_fefwd_irq_info,
	.sub_module[1] = &cs_ne_felpm_irq_info,
	.sub_module[2] = &cs_ne_fehash_irq_info,
	.sub_module[3] = &cs_ne_fepe_irq_info,
	.sub_module[31] = &cs_ne_fedbg_irq_info,
};

const struct cs_ne_irq_info cs_ne_tmpm_irq_info = {
	.intr_status = (TM_PM_FLOW_CNTR_MSB0_STATUS		|
			TM_PM_FLOW_CNTR_MSB1_STATUS		|
			TM_PM_FLOW_CNTR_MSB2_STATUS		|
			TM_PM_FLOW_CNTR_MSB3_STATUS		|
			TM_PM_FLOW_CNTR_MSB4_STATUS		|
			TM_PM_FLOW_CNTR_MSB5_STATUS		|
			TM_PM_FLOW_CNTR_MSB6_STATUS		|
			TM_PM_FLOW_CNTR_MSB7_STATUS		|
			TM_PM_SPID_CNTR_MSB0_STATUS		|
			TM_PM_VOQ_CNTR_MSB0_STATUS		|
			TM_PM_VOQ_CNTR_MSB1_STATUS		|
			TM_PM_CPU_CNTR_MSB0_STATUS		|
			TM_PM_PKT_TYPE_CNTR_MSB0_STATUS		|
			TM_PM_PKT_TYPE_CNTR_MSB1_STATUS		|
			TM_PM_CPU_COPY_CNTR_MSB0_STATUS		|
			TM_PM_CPU_COPY_CNTR_MSB1_STATUS		|
			TM_PM_CPU_COPY_CNTR_MSB2_STATUS		|
			TM_PM_CPU_COPY_CNTR_MSB3_STATUS		|
			TM_PM_GLB_CNTR_MSB0_STATUS		|
			TM_PM_ERR_CNTR_MEM_STATUS		|
			TM_PM_ERR_GLB_CNTR_MEM_STATUS),

	.intr_enable = (TM_PM_FLOW_CNTR_MSB0_ENABLE		|
			TM_PM_FLOW_CNTR_MSB1_ENABLE		|
			TM_PM_FLOW_CNTR_MSB2_ENABLE		|
			TM_PM_FLOW_CNTR_MSB3_ENABLE		|
			TM_PM_FLOW_CNTR_MSB4_ENABLE		|
			TM_PM_FLOW_CNTR_MSB5_ENABLE		|
			TM_PM_FLOW_CNTR_MSB6_ENABLE		|
			TM_PM_FLOW_CNTR_MSB7_ENABLE		|
			TM_PM_SPID_CNTR_MSB0_ENABLE		|
			TM_PM_VOQ_CNTR_MSB0_ENABLE		|
			TM_PM_VOQ_CNTR_MSB1_ENABLE		|
			TM_PM_CPU_CNTR_MSB0_ENABLE		|
			TM_PM_PKT_TYPE_CNTR_MSB0_ENABLE		|
			TM_PM_PKT_TYPE_CNTR_MSB1_ENABLE		|
			TM_PM_CPU_COPY_CNTR_MSB0_ENABLE		|
			TM_PM_CPU_COPY_CNTR_MSB1_ENABLE		|
			TM_PM_CPU_COPY_CNTR_MSB2_ENABLE		|
			TM_PM_CPU_COPY_CNTR_MSB3_ENABLE		|
			TM_PM_GLB_CNTR_MSB0_ENABLE		|
			TM_PM_ERR_CNTR_MEM_ENABLE		|
			TM_PM_ERR_GLB_CNTR_MEM_ENABLE),

	.intr_handle = cs_ne_tmpm_intr_handle,
};

const struct cs_ne_irq_info cs_ne_tmpol_irq_info = {
	.intr_status = (TM_POL_ERR_FLOW_PROFILE_MEM_STATUS		|
			TM_POL_ERR_CORRECT_FLOW_PROFILE_MEM_STATUS	|
			TM_POL_ERR_FLOW_STATUS_MEM_STATUS		|
			TM_POL_ERR_CORRECT_FLOW_STATUS_MEM_STATUS	|
			TM_POL_ERR_SPID_PROFILE_MEM_STATUS		|
			TM_POL_ERR_CORRECT_SPID_PROFILE_MEM_STATUS	|
			TM_POL_ERR_SPID_STATUS_MEM_STATUS		|
			TM_POL_ERR_CORRECT_SPID_STATUS_MEM_STATUS	|
			TM_POL_ERR_CPU_PROFILE_MEM_STATUS		|
			TM_POL_ERR_CORRECT_CPU_PROFILE_MEM_STATUS	|
			TM_POL_ERR_CPU_STATUS_MEM_STATUS		|
			TM_POL_ERR_CORRECT_CPU_STATUS_MEM_STATUS	|
			TM_POL_ERR_PKT_TYPE_PROFILE_MEM_STATUS		|
			TM_POL_ERR_CORRECT_PKT_TYPE_PROFILE_MEM_STATUS	|
			TM_POL_ERR_PKT_TYPE_STATUS_MEM_STATUS		|
			TM_POL_ERR_CORRECT_PKT_TYPE_STATUS_MEM_STATUS),

	.intr_enable = (TM_POL_ERR_FLOW_PROFILE_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_FLOW_PROFILE_MEM_ENABLE	|
			TM_POL_ERR_FLOW_STATUS_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_FLOW_STATUS_MEM_ENABLE	|
			TM_POL_ERR_SPID_PROFILE_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_SPID_PROFILE_MEM_ENABLE	|
			TM_POL_ERR_SPID_STATUS_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_SPID_STATUS_MEM_ENABLE	|
			TM_POL_ERR_CPU_PROFILE_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_CPU_PROFILE_MEM_ENABLE	|
			TM_POL_ERR_CPU_STATUS_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_CPU_STATUS_MEM_ENABLE	|
			TM_POL_ERR_PKT_TYPE_PROFILE_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_PKT_TYPE_PROFILE_MEM_ENABLE	|
			TM_POL_ERR_PKT_TYPE_STATUS_MEM_ENABLE		|
			TM_POL_ERR_CORRECT_PKT_TYPE_STATUS_MEM_ENABLE),

	.intr_handle = cs_ne_tmpol_intr_handle,
};

const struct cs_ne_irq_info cs_ne_tmbm_irq_info = {
	.intr_status = (TM_BM_ERR_VOQ_MEM_STATUS			|
			TM_BM_ERR_CORRECT_VOQ_MEM_STATUS		|
			TM_BM_ERR_VOQ_PROFILE_MEM_STATUS		|
			TM_BM_ERR_CORRECT_VOQ_PROFILE_MEM_STATUS	|
			TM_BM_ERR_VOQ_STATUS_MEM_STATUS			|
			TM_BM_ERR_CORRECT_VOQ_STATUS_MEM_STATUS		|
			TM_BM_ERR_DEST_PORT_MEM_STATUS			|
			TM_BM_ERR_CORRECT_DEST_PORT_MEM_STATUS		|
			TM_BM_ERR_DEST_PORT_STATUS_MEM_STATUS		|
			TM_BM_ERR_CORRECT_DEST_PORT_STATUS_MEM_STATUS	|
			TM_BM_ERR_WRED_PROFILE_MEM_STATUS		|
			TM_BM_ERR_CORRECT_WRED_PROFILE_MEM_STATUS	|
			TM_BM_ERR_GLOBAL_BUFFERS_USED_STATUS		|
			TM_BM_ERR_GLOBAL_CPU_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX0_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX1_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX2_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX3_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX4_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX5_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX6_BUFFERS_USED_STATUS	|
			TM_BM_ERR_GLOBAL_LINUX7_BUFFERS_USED_STATUS),

	.intr_enable = (TM_BM_ERR_VOQ_MEM_ENABLE			|
			TM_BM_ERR_CORRECT_VOQ_MEM_ENABLE		|
			TM_BM_ERR_VOQ_PROFILE_MEM_ENABLE		|
			TM_BM_ERR_CORRECT_VOQ_PROFILE_MEM_ENABLE	|
			TM_BM_ERR_VOQ_STATUS_MEM_ENABLE			|
			TM_BM_ERR_CORRECT_VOQ_STATUS_MEM_ENABLE		|
			TM_BM_ERR_DEST_PORT_MEM_ENABLE			|
			TM_BM_ERR_CORRECT_DEST_PORT_MEM_ENABLE		|
			TM_BM_ERR_DEST_PORT_STATUS_MEM_ENABLE		|
			TM_BM_ERR_CORRECT_DEST_PORT_STATUS_MEM_ENABLE	|
			TM_BM_ERR_WRED_PROFILE_MEM_ENABLE		|
			TM_BM_ERR_CORRECT_WRED_PROFILE_MEM_ENABLE	|
			TM_BM_ERR_GLOBAL_BUFFERS_USED_ENABLE		|
			TM_BM_ERR_GLOBAL_CPU_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX0_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX1_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX2_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX3_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX4_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX5_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX6_BUFFERS_USED_ENABLE	|
			TM_BM_ERR_GLOBAL_LINUX7_BUFFERS_USED_ENABLE),

	.intr_handle = cs_ne_tmbm_intr_handle,
};

const struct cs_ne_irq_info cs_ne_tmtop_irq_info = {
	.intr_status = (TM_TC_BM_STATUS		|
			TM_TC_POL_STATUS	|
			TM_TC_PM_STATUS),

	.intr_enable = (TM_TC_BM_ENABLE		|
			TM_TC_POL_ENABLE	|
			TM_TC_PM_ENABLE),

	.intr_handle = cs_ne_tmtop_intr_handle,
	.sub_module[0] = &cs_ne_tmbm_irq_info,
	.sub_module[1] = &cs_ne_tmpol_irq_info,
	.sub_module[2] = &cs_ne_tmpm_irq_info,
};

const struct cs_ne_irq_info cs_ne_qmtop_irq_info = {
	.intr_status = (QM_ERR_BUF_LIST_MEM_STATUS			|
			QM_ERR_CORRECT_BUF_LIST_MEM_STATUS		|
			QM_ERR_CPU_BUF_LIST_MEM_STATUS			|
			QM_ERR_CORRECT_CPU_BUF_LIST_MEM_STATUS		|
			QM_ERR_PROFILE_MEM_STATUS			|
			QM_ERR_CORRECT_PROFILE_MEM_STATUS		|
			QM_ERR_STATUS_MEM_STATUS			|
			QM_ERR_CORRECT_STATUS_MEM_STATUS		|
			QM_ERR_STATUS_SDRAM_ADDR_MEM_STATUS		|
			QM_ERR_CORRECT_STATUS_SDRAM_ADDR_MEM_STATUS	|
			QM_ERR_INT_BUF_LIST_MEM_STATUS			|
			QM_ERR_CORRECT_INT_BUF_LIST_MEM_STATUS		|
			QM_FLUSH_COMPLETE_STATUS			|
			QM_ERR_AXI_INTMEM_READ_STATUS			|
			QM_ERR_AXI_INTMEM_WRITE_STATUS			|
			QM_ERR_BUF_UNDERRUN_STATUS			|
			QM_VOQ_DISABLE_STATUS				|
			QM_ERR_PKT_ENQUEUE_STATUS			|
			QM_ERR_CPU_BUF_UNDERRUN_STATUS			|
			QM_CPU_VOQ_DISABLE_STATUS			|
			QM_ERR_CPU_PKT_ENQUEUE_STATUS			|
			QM_PKT_AGE_OLD_STATUS				|
			QM_QUE_AGE_OLD_STATUS				|
			QM_ERR_PKT_HEADER_STATUS			|
			QM_ERR_AXI_QM_READ_STATUS			|
			QM_ERR_AXI_QM_WRITE_STATUS			|
			QM_ERR_AXI_QMCPU_READ_STATUS			|
			QM_ERR_AXI_QMCPU_WRITE_STATUS),

	.intr_enable = (QM_ERR_BUF_LIST_MEM_ENABLE			|
			QM_ERR_CORRECT_BUF_LIST_MEM_ENABLE		|
			QM_ERR_CPU_BUF_LIST_MEM_ENABLE			|
			QM_ERR_CORRECT_CPU_BUF_LIST_MEM_ENABLE		|
			QM_ERR_PROFILE_MEM_ENABLE			|
			QM_ERR_CORRECT_PROFILE_MEM_ENABLE		|
			QM_ERR_STATUS_MEM_ENABLE			|
			QM_ERR_CORRECT_STATUS_MEM_ENABLE		|
			QM_ERR_STATUS_SDRAM_ADDR_MEM_ENABLE		|
			QM_ERR_CORRECT_STATUS_SDRAM_ADDR_MEM_ENABLE	|
			QM_ERR_INT_BUF_LIST_MEM_ENABLE			|
			QM_ERR_CORRECT_INT_BUF_LIST_MEM_ENABLE		|
			QM_FLUSH_COMPLETE_ENABLE			|
			QM_ERR_AXI_INTMEM_READ_ENABLE			|
			QM_ERR_AXI_INTMEM_WRITE_ENABLE			|
			QM_ERR_BUF_UNDERRUN_ENABLE			|
			QM_VOQ_DISABLE_ENABLE				|
			QM_ERR_PKT_ENQUEUE_ENABLE			|
			QM_ERR_CPU_BUF_UNDERRUN_ENABLE			|
			QM_CPU_VOQ_DISABLE_ENABLE			|
			QM_ERR_CPU_PKT_ENQUEUE_ENABLE			|
			QM_PKT_AGE_OLD_ENABLE				|
			QM_QUE_AGE_OLD_ENABLE				|
			QM_ERR_PKT_HEADER_ENABLE			|
			QM_ERR_AXI_QM_READ_ENABLE			|
			QM_ERR_AXI_QM_WRITE_ENABLE			|
			QM_ERR_AXI_QMCPU_READ_ENABLE			|
			QM_ERR_AXI_QMCPU_WRITE_ENABLE),

	.intr_handle = cs_ne_qmtop_intr_handle,
};

const struct cs_ne_irq_info cs_ne_schtop_irq_info = {
	.intr_status = (SCHTOP_CPU_CMD_EXEC_STATUS	|
			SCHTOP_SHP_PAR_ERR_0_INT_STATUS	|
			SCHTOP_SHP_PAR_ERR_1_INT_STATUS	|
			SCHTOP_SHP_PAR_ERR_2_INT_STATUS),

	.intr_enable = (SCHTOP_CPU_CMD_EXEC_ENABLE	|
			SCHTOP_SHP_PAR_ERR_0_INT_ENABLE	|
			SCHTOP_SHP_PAR_ERR_1_INT_ENABLE	|
			SCHTOP_SHP_PAR_ERR_2_INT_ENABLE),

	.intr_handle = cs_ne_schtop_intr_handle,
};

const struct cs_ne_irq_info cs_ne_global_irq_info = {
	.intr_status = (GLOBAL_NE_INT_NI_XRAM_RX_STATUS	|
			GLOBAL_NE_INT_NI_XRAM_TX_STATUS	|
			GLOBAL_NE_INT_NI_STATUS		|
			GLOBAL_NE_INT_FE_STATUS		|
			GLOBAL_NE_INT_TM_STATUS		|
			GLOBAL_NE_INT_QM_STATUS		|
			GLOBAL_NE_INT_SCH_STATUS),

	.intr_enable = (GLOBAL_NE_INT_NI_XRAM_RX_ENABLE	|
			GLOBAL_NE_INT_NI_XRAM_TX_ENABLE	|
			GLOBAL_NE_INT_NI_ENABLE		|
			GLOBAL_NE_INT_FE_ENABLE		|
			GLOBAL_NE_INT_TM_ENABLE		|
			GLOBAL_NE_INT_QM_ENABLE		|
			GLOBAL_NE_INT_SCH_ENABLE),

	.intr_handle = cs_ne_global_intr_handle,

	.sub_module[3] = &cs_ne_fetop_irq_info,
};

static irqreturn_t ne_interrupt(int irq, void* dev_instance)
{


};

