============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 28 2023  04:40:34 am
  Module:                 risc_v_Pad_Frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3203 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[32]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[7][0]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_mem_wb_datapath_ffd_q_reg[32]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-     -47                  
       Uncertainty:-     100                  
     Required Time:=    5397                  
      Launch Clock:-     600                  
         Data Path:-    1594                  
             Slack:=    3203                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[7][0]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[7][0]/Q  -       CK->Q R     DFFRHQX1       1  4.1    98   556    1156    (-,-) 
  risc_v_top_i_g17402__2346/Y                       -       A->Y  R     MX2X1          1  4.3   108   244    1400    (-,-) 
  risc_v_top_i_g17389__7098/Y                       -       A1->Y F     AOI21X1        1  4.1   272   230    1630    (-,-) 
  g2__8428/Y                                        -       AN->Y F     NAND3BX2       1  4.3   260   353    1984    (-,-) 
  risc_v_top_i_g17374__2398/Y                       -       B0->Y R     OAI2BB1X1      1  4.1   142   210    2194    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[32]/D      -       -     R     DFFNSRX1       1    -     -     0    2194    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 2: MET (3272 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[31]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[31]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=   10497                  
      Launch Clock:-     600                  
         Data Path:-    6625                  
             Slack:=    3272                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.5   109   206    5773    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.5   109   206    5979    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.5   109   206    6185    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.5   109   206    6391    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/CO -       B->CO R     ADDHX1         1  4.5   109   206    6597    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g341__1617/CO -       B->CO R     ADDHX1         1  4.5   109   206    6803    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g340__3680/CO -       B->CO R     ADDHX1         1  4.3   105   204    7007    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g339__6783/Y  -       B->Y  R     CLKXOR2X1      1  4.2   105   218    7225    (-,-) 
  risc_v_top_i_ff_pc_q_reg[31]/D                                              -       -     R     DFFRHQX1       1    -     -     0    7225    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (3471 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[30]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[30]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    6422                  
             Slack:=    3471                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.5   109   206    5773    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.5   109   206    5979    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.5   109   206    6185    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.5   109   206    6391    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/CO -       B->CO R     ADDHX1         1  4.5   109   206    6597    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g341__1617/CO -       B->CO R     ADDHX1         1  4.5   109   206    6803    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g340__3680/S  -       B->S  R     ADDHX1         1  4.1   103   219    7022    (-,-) 
  risc_v_top_i_ff_pc_q_reg[30]/D                                              -       -     R     DFFRX1         1    -     -     0    7022    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (3677 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[29]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[29]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    6216                  
             Slack:=    3677                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.5   109   206    5773    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.5   109   206    5979    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.5   109   206    6185    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.5   109   206    6391    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/CO -       B->CO R     ADDHX1         1  4.5   109   206    6597    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g341__1617/S  -       B->S  R     ADDHX1         1  4.1   103   219    6816    (-,-) 
  risc_v_top_i_ff_pc_q_reg[29]/D                                              -       -     R     DFFRX1         1    -     -     0    6816    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (3883 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[28]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[28]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    6010                  
             Slack:=    3883                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.5   109   206    5773    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.5   109   206    5979    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.5   109   206    6185    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.5   109   206    6391    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/S  -       B->S  R     ADDHX1         1  4.1   103   219    6610    (-,-) 
  risc_v_top_i_ff_pc_q_reg[28]/D                                              -       -     R     DFFRX1         1    -     -     0    6610    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (4050 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[39]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][7]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[39]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=    5344                  
      Launch Clock:-     600                  
         Data Path:-     694                  
             Slack:=    4050                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][7]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][7]/Q  -       CK->Q F     DFFRHQX1       1  4.1   113   534    1134    (-,-) 
  risc_v_top_i_g17379__5526/Y                       -       B->Y  F     AND2X1         1  4.1   115   160    1294    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[39]/D      -       -     F     DFFNSRX1       1    -     -     0    1294    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 7: MET (4050 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[38]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][6]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[38]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=    5344                  
      Launch Clock:-     600                  
         Data Path:-     694                  
             Slack:=    4050                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][6]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][6]/Q  -       CK->Q F     DFFRHQX1       1  4.1   113   534    1134    (-,-) 
  risc_v_top_i_g17380__6783/Y                       -       B->Y  F     AND2X1         1  4.1   115   160    1294    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[38]/D      -       -     F     DFFNSRX1       1    -     -     0    1294    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 8: MET (4050 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[37]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][5]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[37]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=    5344                  
      Launch Clock:-     600                  
         Data Path:-     694                  
             Slack:=    4050                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][5]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][5]/Q  -       CK->Q F     DFFRHQX1       1  4.1   113   534    1134    (-,-) 
  risc_v_top_i_g17381__3680/Y                       -       B->Y  F     AND2X1         1  4.1   115   160    1294    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[37]/D      -       -     F     DFFNSRX1       1    -     -     0    1294    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 9: MET (4050 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[36]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][4]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[36]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=    5344                  
      Launch Clock:-     600                  
         Data Path:-     694                  
             Slack:=    4050                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][4]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][4]/Q  -       CK->Q F     DFFRHQX1       1  4.1   113   534    1134    (-,-) 
  risc_v_top_i_g17375__5107/Y                       -       B->Y  F     AND2X1         1  4.1   115   160    1294    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[36]/D      -       -     F     DFFNSRX1       1    -     -     0    1294    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 10: MET (4050 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[35]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][3]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[35]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=    5344                  
      Launch Clock:-     600                  
         Data Path:-     694                  
             Slack:=    4050                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][3]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][3]/Q  -       CK->Q F     DFFRHQX1       1  4.1   113   534    1134    (-,-) 
  risc_v_top_i_g17378__8428/Y                       -       B->Y  F     AND2X1         1  4.1   115   160    1294    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[35]/D      -       -     F     DFFNSRX1       1    -     -     0    1294    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 11: MET (4050 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[34]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][2]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[34]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=    5344                  
      Launch Clock:-     600                  
         Data Path:-     694                  
             Slack:=    4050                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][2]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][2]/Q  -       CK->Q F     DFFRHQX1       1  4.1   113   534    1134    (-,-) 
  risc_v_top_i_g17376__6260/Y                       -       B->Y  F     AND2X1         1  4.1   115   160    1294    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[34]/D      -       -     F     DFFNSRX1       1    -     -     0    1294    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 12: MET (4050 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[33]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][1]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[33]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       6                  
       Uncertainty:-     100                  
     Required Time:=    5344                  
      Launch Clock:-     600                  
         Data Path:-     694                  
             Slack:=    4050                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][1]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][1]/Q  -       CK->Q F     DFFRHQX1       1  4.1   113   534    1134    (-,-) 
  risc_v_top_i_g17377__4319/Y                       -       B->Y  F     AND2X1         1  4.1   115   160    1294    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[33]/D      -       -     F     DFFNSRX1       1    -     -     0    1294    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 13: MET (4089 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[27]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[27]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    5804                  
             Slack:=    4089                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.5   109   206    5773    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.5   109   206    5979    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.5   109   206    6185    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/S  -       B->S  R     ADDHX1         1  4.1   103   219    6404    (-,-) 
  risc_v_top_i_ff_pc_q_reg[27]/D                                              -       -     R     DFFRX1         1    -     -     0    6404    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 14: MET (4138 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[22]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[22]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[22]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     585                  
             Slack:=    4138                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[22]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[22]/Q              -       CK->Q F     DFFSHQX1       2  6.3   168   585    1185    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[22]/D -       -     F     DFFNSRX1       2    -     -     0    1185    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 15: MET (4157 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[3]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[3]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      28                  
       Uncertainty:-     100                  
     Required Time:=    5322                  
      Launch Clock:-     600                  
         Data Path:-     564                  
             Slack:=    4157                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q              -       CK->Q F     DFFRX1         2  6.4   171   564    1164    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[3]/D -       -     F     DFFNSRX1       2    -     -     0    1164    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 16: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[30]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[30]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[30]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[30]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[30]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[30]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 17: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[29]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[29]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[29]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[29]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[29]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[29]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 18: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[28]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[28]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[28]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[28]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[28]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[28]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 19: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[27]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[27]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[27]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[27]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[27]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[27]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 20: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[26]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[26]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[26]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[26]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[26]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[26]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 21: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[25]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[25]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[25]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[25]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[25]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[25]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 22: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[24]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[24]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[24]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[24]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[24]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[24]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 23: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[23]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[23]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[23]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[23]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[23]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[23]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 24: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[21]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[21]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[21]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[21]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[21]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[21]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 25: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[20]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[20]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[20]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[20]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[20]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[20]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 26: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[19]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[19]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[19]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[19]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[19]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[19]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 27: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[18]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[18]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[18]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[18]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[18]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[18]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 28: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[17]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[17]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[17]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[17]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[17]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[17]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 29: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[16]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[16]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[16]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[16]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[16]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[16]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 30: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[15]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[15]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[15]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[15]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[15]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[15]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 31: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[14]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[14]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[14]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[14]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[14]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[14]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 32: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[13]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[13]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[13]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[13]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[13]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[13]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 33: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[12]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[12]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[12]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[12]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[12]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[12]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 34: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[11]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[11]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[11]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[11]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[11]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[11]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 35: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[10]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[10]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[10]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[10]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[10]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[10]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 36: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[9]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[9]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[9]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[9]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[9]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[9]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 37: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[8]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[8]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[8]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[8]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[8]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[8]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 38: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[7]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[7]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[7]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[7]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[7]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[7]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 39: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[6]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[6]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[6]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[6]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[6]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[6]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 40: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[5]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[5]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[5]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[5]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[5]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[5]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 41: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[4]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[4]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[4]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[4]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[4]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[4]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 42: MET (4160 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[2]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[2]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      27                  
       Uncertainty:-     100                  
     Required Time:=    5323                  
      Launch Clock:-     600                  
         Data Path:-     563                  
             Slack:=    4160                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q              -       CK->Q F     DFFRX1         2  6.3   169   563    1163    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[2]/D -       -     F     DFFNSRX1       2    -     -     0    1163    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 43: MET (4164 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[31]/CKN->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[31]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[31]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-      25                  
       Uncertainty:-     100                  
     Required Time:=    5325                  
      Launch Clock:-     600                  
         Data Path:-     561                  
             Slack:=    4164                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[31]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[31]/Q              -       CK->Q F     DFFRHQX1       2  6.1   163   561    1161    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[31]/D -       -     F     DFFNSRX1       2    -     -     0    1161    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 44: MET (4295 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[26]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[26]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    5598                  
             Slack:=    4295                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.5   109   206    5773    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.5   109   206    5979    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/S  -       B->S  R     ADDHX1         1  4.1   103   219    6198    (-,-) 
  risc_v_top_i_ff_pc_q_reg[26]/D                                              -       -     R     DFFRX1         1    -     -     0    6198    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (4501 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[25]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[25]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    5392                  
             Slack:=    4501                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.5   109   206    5773    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/S  -       B->S  R     ADDHX1         1  4.1   103   219    5992    (-,-) 
  risc_v_top_i_ff_pc_q_reg[25]/D                                              -       -     R     DFFRX1         1    -     -     0    5992    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (4707 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[24]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[24]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    5186                  
             Slack:=    4707                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.5   109   206    5567    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/S  -       B->S  R     ADDHX1         1  4.1   103   219    5786    (-,-) 
  risc_v_top_i_ff_pc_q_reg[24]/D                                              -       -     R     DFFRX1         1    -     -     0    5786    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (4913 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[23]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[23]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    4980                  
             Slack:=    4913                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.5   109   206    5361    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/S  -       B->S  R     ADDHX1         1  4.1   103   219    5580    (-,-) 
  risc_v_top_i_ff_pc_q_reg[23]/D                                              -       -     R     DFFRX1         1    -     -     0    5580    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (5127 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[22]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[22]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -2                  
       Uncertainty:-     100                  
     Required Time:=   10502                  
      Launch Clock:-     600                  
         Data Path:-    4776                  
             Slack:=    5127                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.5   109   206    5155    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/S  -       B->S  R     ADDHX1         1  4.2   105   220    5376    (-,-) 
  risc_v_top_i_ff_pc_q_reg[22]/D                                              -       -     R     DFFSHQX1       1    -     -     0    5376    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (5325 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[21]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[21]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    4569                  
             Slack:=    5325                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.5   109   206    4949    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/S  -       B->S  R     ADDHX1         1  4.1   103   219    5169    (-,-) 
  risc_v_top_i_ff_pc_q_reg[21]/D                                              -       -     R     DFFRX1         1    -     -     0    5169    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (5531 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[20]/CK->D
           View: view_risc_v_slow
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[20]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-       7                  
       Uncertainty:-     100                  
     Required Time:=   10493                  
      Launch Clock:-     600                  
         Data Path:-    4363                  
             Slack:=    5531                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q                                               -       CK->Q R     DFFRX1         2  6.3   149   609    1209    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       A->CO R     ADDHX1         1  4.5   109   238    1447    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.5   109   206    1653    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.5   109   206    1859    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.5   109   206    2065    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.5   109   206    2271    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.5   109   206    2477    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.5   109   206    2683    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.5   109   206    2889    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.5   109   206    3095    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.5   109   206    3301    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.5   109   206    3507    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.5   109   206    3713    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.5   109   206    3919    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.5   109   206    4125    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.5   109   206    4331    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.5   109   206    4537    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.5   109   206    4743    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/S  -       B->S  R     ADDHX1         1  4.1   103   219    4963    (-,-) 
  risc_v_top_i_ff_pc_q_reg[20]/D                                              -       -     R     DFFRX1         1    -     -     0    4963    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------


