Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jan  3 18:57:36 2021
| Host         : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file tpu_transmit_utilization_placed.rpt -pb tpu_transmit_utilization_placed.pb
| Design       : tpu_transmit
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 76730 |     0 |    242400 | 31.65 |
|   LUT as Logic             | 71933 |     0 |    242400 | 29.68 |
|   LUT as Memory            |  4797 |     0 |    112800 |  4.25 |
|     LUT as Distributed RAM |  4685 |     0 |           |       |
|     LUT as Shift Register  |   112 |     0 |           |       |
| CLB Registers              | 51674 |     0 |    484800 | 10.66 |
|   Register as Flip Flop    | 51674 |     0 |    484800 | 10.66 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |   793 |     0 |     30300 |  2.62 |
| F7 Muxes                   |  5626 |     0 |    121200 |  4.64 |
| F8 Muxes                   |  2095 |     0 |     60600 |  3.46 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 35    |          Yes |           - |          Set |
| 407   |          Yes |           - |        Reset |
| 572   |          Yes |         Set |            - |
| 50660 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 15751 |     0 |     30300 | 51.98 |
|   CLBL                                     |  7571 |     0 |           |       |
|   CLBM                                     |  8180 |     0 |           |       |
| LUT as Logic                               | 71933 |     0 |    242400 | 29.68 |
|   using O5 output only                     |   750 |       |           |       |
|   using O6 output only                     | 43765 |       |           |       |
|   using O5 and O6                          | 27418 |       |           |       |
| LUT as Memory                              |  4797 |     0 |    112800 |  4.25 |
|   LUT as Distributed RAM                   |  4685 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  3433 |       |           |       |
|     using O5 and O6                        |  1252 |       |           |       |
|   LUT as Shift Register                    |   112 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    97 |       |           |       |
|     using O5 and O6                        |    15 |       |           |       |
| CLB Registers                              | 51674 |     0 |    484800 | 10.66 |
|   Register driven from within the CLB      | 43482 |       |           |       |
|   Register driven from outside the CLB     |  8192 |       |           |       |
|     LUT in front of the register is unused |  5899 |       |           |       |
|     LUT in front of the register is used   |  2293 |       |           |       |
| Unique Control Sets                        |  7885 |       |     60600 | 13.01 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   42 |     0 |       600 |  7.00 |
|   RAMB36/FIFO*    |   12 |     2 |       600 |  2.00 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |   60 |     8 |      1200 |  5.00 |
|     RAMB18E2 only |   60 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  298 |     7 |       520 | 57.31 |
| HPIOB            |  216 |     2 |       416 | 51.92 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |  214 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |   82 |     5 |       104 | 78.85 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |   80 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       480 |  1.46 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    1 |     1 |        20 |  5.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    1 |     0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    1 |     1 |         3 | 33.33 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 50660 |            Register |
| LUT3          | 37737 |                 CLB |
| LUT6          | 29540 |                 CLB |
| LUT5          | 15437 |                 CLB |
| LUT2          | 10594 |                 CLB |
| MUXF7         |  5626 |                 CLB |
| LUT4          |  5457 |                 CLB |
| RAMD32        |  2854 |                 CLB |
| RAMD64E       |  2762 |                 CLB |
| MUXF8         |  2095 |                 CLB |
| CARRY8        |   793 |                 CLB |
| LUT1          |   586 |                 CLB |
| FDSE          |   572 |            Register |
| FDCE          |   407 |            Register |
| RAMS32        |   304 |                 CLB |
| OBUF          |   292 |                 I/O |
| SRL16E        |   127 |                 CLB |
| RAMB18E2      |    60 |            BLOCKRAM |
| FDPE          |    35 |            Register |
| RAMS64E       |    17 |                 CLB |
| RAMB36E2      |    12 |            BLOCKRAM |
| BUFG_GT       |     5 |               Clock |
| OBUFT         |     2 |                 I/O |
| IBUFCTRL      |     2 |              Others |
| BUFG_GT_SYNC  |     2 |               Clock |
| BUFGCE        |     2 |               Clock |
| PCIE_3_1      |     1 |            Advanced |
| MMCME3_ADV    |     1 |               Clock |
| INBUF         |     1 |                 I/O |
| IBUF_ANALOG   |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
| GTHE3_CHANNEL |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| mult_duc           |   32 |
| duc_out_fifo       |   16 |
| axis_fifo_t8       |   16 |
| sub_duc            |    8 |
| rs_encoder         |    8 |
| dds_125m_q         |    8 |
| dds_125m_i         |    8 |
| add_duc            |    8 |
| xdma_bpu           |    1 |
| tpu_transmit_clock |    1 |
+--------------------+------+


