{"vcs1":{"timestamp_begin":1740044241.522082108, "rt":3.99, "ut":3.76, "st":0.16}}
{"vcselab":{"timestamp_begin":1740044245.582426347, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740044245.896709097, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740044241.233065852}
{"VCS_COMP_START_TIME": 1740044241.233065852}
{"VCS_COMP_END_TIME": 1740044246.200644225}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287840}}
{"vcselab": {"peak_mem": 150360}}
