/* ###################################################################
**     This component module is generated by Processor Expert. Do not modify it.
**     Filename    : pin_mux.c
**     Project     : TWR-KM34Z75M
**     Processor   : MKM34Z256VLQ7
**     Component   : PinSettings
**     Version     : Component 1.2.0, Driver 1.4, CPU db: 3.00.000
**     Repository  : KSDK 1.3.0
**     Compiler    : GNU C Compiler
**
**     Copyright : 1997 - 2015 Freescale Semiconductor, Inc.
**     All Rights Reserved.
**
**     Redistribution and use in source and binary forms, with or without modification,
**     are permitted provided that the following conditions are met:
**
**     o Redistributions of source code must retain the above copyright notice, this list
**       of conditions and the following disclaimer.
**
**     o Redistributions in binary form must reproduce the above copyright notice, this
**       list of conditions and the following disclaimer in the documentation and/or
**       other materials provided with the distribution.
**
**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
**       contributors may be used to endorse or promote products derived from this
**       software without specific prior written permission.
**
**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
**     http: www.freescale.com
**     mail: support@freescale.com
** ###################################################################*/
/*!
** @file pin_mux.c
** @version 1.4
** @brief
**
*/
/*!
**  @addtogroup pin_mux_module pin_mux module documentation
**  @{
*/

/* MODULE pin_mux. */

#include "fsl_device_registers.h"
#include "fsl_port_hal.h"
#include "fsl_sim_hal.h"
#include "pin_mux.h"

void configure_gpio_pins(uint32_t instance)
{
  switch(instance) {
    case PORTC_IDX:                      /* HW_PORTC */
      /* Affects PORTC_PCR1 register,LED */
      PORT_HAL_SetMuxMode(PORTC,1u,kPortMuxAsGpio);
      #if FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH
      PORT_HAL_SetOpenDrainCmd(PORTC,1u,true);
      #endif
      break;
    case PORTD_IDX:
      /* Affects PORTD_PCR0 register,Switch */
      PORT_HAL_SetMuxMode(PORTD,0u,kPortMuxAsGpio);
      PORT_HAL_SetSlewRateMode(PORTD,0u,kPortSlowSlewRate);
      break;
    case PORTE_IDX:                      /* HW_PORTE */
      /* Affects PORTE_PCR4 register,switch */
      PORT_HAL_SetMuxMode(PORTE,4u,kPortMuxAsGpio);
      PORT_HAL_SetPullMode(PORTE,4u,kPortPullUp);
      PORT_HAL_SetPullCmd(PORTE,4u,true);
      /* Affects PORTE_PCR5 register,LED */
      PORT_HAL_SetMuxMode(PORTE,5u,kPortMuxAsGpio);
      #if FSL_FEATURE_PORT_HAS_DRIVE_STRENGTH
      PORT_HAL_SetOpenDrainCmd(PORTE,5u,true);
      #endif
      break;
    case PORTF_IDX:                      /* HW_PORTF */
      PORT_HAL_SetMuxMode(PORTF,4u,kPortMuxAsGpio);
      PORT_HAL_SetSlewRateMode(PORTF,4u,kPortSlowSlewRate);
    case PORTJ_IDX:                      /* HW_PORTJ */
    /* Affects PORTJ_PCR3 register,LED */
      PORT_HAL_SetMuxMode(PORTJ,3u,kPortMuxAsGpio);
      PORT_HAL_SetSlewRateMode(PORTJ,3u,kPortSlowSlewRate);
    default:
      break;
  }
}

void configure_adc_pins(uint32_t instance)
{
  switch (instance) {
    case ADC0_IDX:
      PORT_HAL_SetMuxMode(PORTK, 3, kPortMuxAsGpio);
      break;
    default:
      break;
  }
}

void configure_i2c_pins(uint32_t instance)
{
  switch(instance) {
    case I2C0_IDX:                       /* I2C0 */
      /* Affects PORTD_PCR8 register */
      PORT_HAL_SetMuxMode(PORTE,0u,kPortMuxAlt2);
      /* PORT_HAL_SetOpenDrainCmd(PORTE,0u,true); */
      PORT_HAL_SetOpenDrainCmd(PORTE,0U,true);

      /* Affects PORTD_PCR7 register */
      PORT_HAL_SetMuxMode(PORTD,7u,kPortMuxAlt2);
      /* PORT_HAL_SetOpenDrainCmd(PORTD,7u,true); */
      PORT_HAL_SetOpenDrainCmd(PORTD,7U,true);
      break;
    case I2C1_IDX:                       /* I2C1 */
      /* Affects PORTJ_PCR0 register */
      PORT_HAL_SetMuxMode(PORTJ,0u,kPortMuxAlt2);
      PORT_HAL_SetOpenDrainCmd(PORTJ,0U,true);

      /* Affects PORTJ_PCR1 register */
      PORT_HAL_SetMuxMode(PORTJ,1u,kPortMuxAlt2);
      PORT_HAL_SetOpenDrainCmd(PORTJ,1U,true);
      break;
    default:
      break;
  }
}

void configure_rtc_pins(uint32_t instance)
{
  /* Affects PORTF_PCR2 register */
  PORT_HAL_SetMuxMode(PORTF,2u,kPortMuxAlt3);
}

void configure_spi_pins(uint32_t instance)
{
  switch(instance) {
    case SPI0_IDX:                       /* SPI0 */
      /* Affects PORTG_PCR2 register */
      PORT_HAL_SetMuxMode(PORTG,2u,kPortMuxAlt2);
      /* Affects PORTG_PCR3 register */
      PORT_HAL_SetMuxMode(PORTG,3u,kPortMuxAlt2);
      /* Affects PORTG_PCR4 register */
      PORT_HAL_SetMuxMode(PORTG,4u,kPortMuxAlt2);
      /* Affects PORTG_PCR5 register */
      PORT_HAL_SetMuxMode(PORTG,5u,kPortMuxAlt2);
      break;
    case SPI1_IDX:                       /* SPI1 */
      /* Affects PORTF_PCR3 register */
      PORT_HAL_SetMuxMode(PORTF,3u,kPortMuxAlt2);
      /* Affects PORTF_PCR4 register */
      PORT_HAL_SetMuxMode(PORTF,4u,kPortMuxAlt2);
      /* Affects PORTF_PCR5 register */
      PORT_HAL_SetMuxMode(PORTF,5u,kPortMuxAlt2);
      /* Affects PORTF_PCR6 register */
      PORT_HAL_SetMuxMode(PORTF,6u,kPortMuxAlt2);
      break;
    default:
      break;
  }
}

void configure_uart_pins(uint32_t instance)
{
  switch(instance) {
    case UART0_IDX:                        /* UART0 */
	  /* Affects PORTK_PCR2 register */
      PORT_HAL_SetMuxMode(PORTK, 2u, kPortMuxAlt2);
      /* Affects PORTK_PCR3 register */
      PORT_HAL_SetMuxMode(PORTK, 3u, kPortMuxAlt2);
      break;
    case UART1_IDX:                        /* UART1 */
	  /* Affects PORTI_PCR0 register */
      PORT_HAL_SetMuxMode(PORTI, 0u, kPortMuxAlt2);
      /* Affects PORTI_PCR0 register */
      PORT_HAL_SetMuxMode(PORTI, 1u, kPortMuxAlt2);
      break;
    case UART2_IDX:                      /* UART2 */
	  /* Affects PORTI_PCR6 register */
      PORT_HAL_SetMuxMode(PORTI, 6u, kPortMuxAlt2);
      /* Affects PORTI_PCR7 register */
      PORT_HAL_SetMuxMode(PORTI, 7u, kPortMuxAlt2);
      break;
    case UART3_IDX:                      /* UART3 */
	  /* Affects PORTC_PCR2 register */
      PORT_HAL_SetMuxMode(PORTC, 2u, kPortMuxAlt2);
      /* Affects PORTC_PCR3 register */
      PORT_HAL_SetMuxMode(PORTC, 3u, kPortMuxAlt2);
      break;
    default:
      break;
  }
}

void configure_lpuart_pins()
{
  /* Affects PORTJ_PCR5 register */
  PORT_HAL_SetMuxMode(PORTJ, 5u, kPortMuxAlt2);
  /* Affects PORTJ_PCR6 register */
  PORT_HAL_SetMuxMode(PORTJ, 6u, kPortMuxAlt2);
}

void configure_spi_cs0_pins(uint32_t instance)
{
  PORT_HAL_SetMuxMode(PORTG,2u,kPortMuxAsGpio);
}

void configure_spi_cs1_pins(uint32_t instance)
{
  PORT_HAL_SetMuxMode(PORTF,3u,kPortMuxAsGpio);
}

void configure_gpio_i2c_pins(uint32_t instance)
{
  PORT_HAL_SetMuxMode(PORTE,3u,kPortMuxAsGpio);
  PORT_HAL_SetMuxMode(PORTE,2u,kPortMuxAsGpio);
}

void configure_cmp_pins(uint32_t instance)
{
  switch (instance)
  {
    case CMP0_IDX:
      PORT_HAL_SetMuxMode(PORTD, 0U, kPortPinDisabled); /* PTD0 - CMP0_IN0. */
      break;
    default:
      break;
  }
}

void configure_quadtmr_pins()
{
  /* Quad Timer TMR1 on J25, pin 20 */
  PORT_HAL_SetMuxMode(PORTG, 0u, kPortMuxAlt2);
}

void configure_lcd_pins()
{
  /* LCD pin mux configuration */
  PORT_HAL_SetMuxMode(PORTA, 0u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTA, 1u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTA, 2u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTA, 3u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTA, 5u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTA, 6u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTA, 7u, kPortPinDisabled);

  PORT_HAL_SetMuxMode(PORTB, 0u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTB, 1u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTB, 2u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTB, 3u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTB, 4u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTB, 5u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTB, 6u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTB, 7u, kPortPinDisabled);

  PORT_HAL_SetMuxMode(PORTC, 4u, kPortPinDisabled);

  PORT_HAL_SetMuxMode(PORTG, 6u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTG, 7u, kPortPinDisabled);

  PORT_HAL_SetMuxMode(PORTH, 4u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTH, 5u, kPortPinDisabled);

  PORT_HAL_SetMuxMode(PORTI, 3u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTI, 4u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTI, 5u, kPortPinDisabled);

  PORT_HAL_SetMuxMode(PORTJ, 2u, kPortPinDisabled);

  PORT_HAL_SetMuxMode(PORTL, 3u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTL, 4u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTL, 5u, kPortPinDisabled);
  PORT_HAL_SetMuxMode(PORTL, 6u, kPortPinDisabled);
}

/* Setup all smartcard interface pins */
void configure_smartcard_pins(uint32_t instance)
{
  /* IO*/
  PORT_HAL_SetMuxMode(PORTI,1u,kPortMuxAlt2);
  PORT_HAL_SetPullMode(PORTI,1u,kPortPullUp);
  PORT_HAL_SetPullCmd(PORTI,1u, true);

  /* Card clock */
  PORT_HAL_SetMuxMode(PORTG,0u,kPortMuxAlt2);

  /* PHY/Interface Control */
  /* Reset */
  PORT_HAL_SetMuxMode(PORTK,5u,kPortMuxAsGpio);

  /* Vsel0 and Vsel1 */
  PORT_HAL_SetMuxMode(PORTI,2u,kPortMuxAsGpio);
  PORT_HAL_SetMuxMode(PORTH,6u,kPortMuxAsGpio);

  /* INT pin */
  PORT_HAL_SetMuxMode(PORTH,2u,kPortMuxAsGpio);

  /* CMDVCC pin */
  PORT_HAL_SetMuxMode(PORTH,7u,kPortMuxAsGpio);
}

void configure_xbar_pins(uint32_t instance)
{
  PORT_HAL_SetMuxMode(PORTF, 7, kPortMuxAlt3);
  // set the PTL2 to ALT2 XBAR_OUT10 pin */
  PORT_HAL_SetMuxMode(PORTL, 2, kPortMuxAlt2);
}

/* END pin_mux. */
/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.5 [05.21]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
