void F_1 ( T_1 * V_1 ) {\r\nV_1 -> V_2 = NULL ;\r\nV_1 -> V_3 = NULL ;\r\nV_1 -> V_4 = NULL ;\r\nV_1 -> V_5 = NULL ;\r\nV_1 -> V_6 = NULL ;\r\n}\r\nint F_2 ( T_1 * V_1 , T_2 V_7 , T_3 * V_8 ) {\r\nF_1 ( V_1 ) ;\r\nreturn F_3 ( V_1 , V_7 , V_8 ) ;\r\n}\r\nvoid F_4 ( T_1 * V_1 , T_3 * V_8 ) {\r\nif ( V_1 == NULL ) {\r\nreturn;\r\n}\r\nF_5 ( V_8 , V_1 -> V_2 ) ;\r\nV_1 -> V_2 = NULL ;\r\n}\r\nint F_3 ( T_1 * V_1 , T_2 V_9 , T_3 * V_8 ) {\r\nT_4 * V_10 ;\r\nT_2 V_11 ;\r\nV_11 = F_6 ( V_1 ) ;\r\nif ( V_11 >= V_9 ) {\r\nreturn 0 ;\r\n}\r\nV_9 = F_7 ( V_9 , V_11 * 2 ) ;\r\nV_10 = ( T_4 * ) F_8 ( V_8 , V_1 -> V_2 , V_9 ) ;\r\nif ( V_10 == NULL ) {\r\nreturn V_12 ;\r\n}\r\nV_1 -> V_4 = V_10 + ( V_1 -> V_4 - V_1 -> V_2 ) ;\r\nV_1 -> V_5 = V_10 + ( V_1 -> V_5 - V_1 -> V_2 ) ;\r\nV_1 -> V_6 = V_10 + ( V_1 -> V_6 - V_1 -> V_2 ) ;\r\nV_1 -> V_2 = V_10 ;\r\nV_1 -> V_3 = V_10 + V_9 ;\r\nreturn 0 ;\r\n}\r\nvoid F_9 ( T_1 * V_1 ) {\r\nV_1 -> V_4 = V_1 -> V_5 = V_1 -> V_6 = V_1 -> V_2 ;\r\n}\r\nvoid F_10 ( T_1 * V_1 , T_4 * V_2 , T_2 V_13 ) {\r\nV_1 -> V_2 = V_1 -> V_4 = V_1 -> V_5 = V_1 -> V_6 = V_2 ;\r\nV_1 -> V_3 = V_2 + V_13 ;\r\n}\r\nstatic int F_11 ( T_5 * * V_14 , T_2 V_15 ,\r\nT_3 * V_8 ) {\r\nint V_16 ;\r\n* V_14 = ( T_5 * ) F_12 ( V_8 , sizeof( T_5 ) ) ;\r\nif ( * V_14 == NULL ) {\r\nreturn V_12 ;\r\n}\r\n( * V_14 ) -> V_17 = NULL ;\r\nV_16 = F_2 ( & ( * V_14 ) -> V_1 , V_15 , V_8 ) ;\r\nif ( V_16 != 0 ) {\r\nF_5 ( V_8 , * V_14 ) ;\r\nreturn V_12 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_13 ( T_5 * V_14 , T_3 * V_8 ) {\r\nF_4 ( & V_14 -> V_1 , V_8 ) ;\r\nF_5 ( V_8 , V_14 ) ;\r\n}\r\nint F_14 ( T_6 * V_18 , T_2 V_15 , T_2 V_19 ,\r\nT_3 * V_8 ) {\r\nreturn F_15 ( V_18 , V_15 , V_19 , 0 , V_8 ) ;\r\n}\r\nint F_15 ( T_6 * V_18 , T_2 V_15 ,\r\nT_2 V_19 , T_2 V_20 , T_3 * V_8 ) {\r\nreturn F_16 ( V_18 , V_15 , V_19 , V_19 , V_20 ,\r\nV_8 ) ;\r\n}\r\nint F_16 ( T_6 * V_18 , T_2 V_15 ,\r\nT_2 V_19 , T_2 V_21 , T_2 V_20 ,\r\nT_3 * V_8 ) {\r\nint V_16 ;\r\nT_5 * V_14 ;\r\nif ( V_21 == 0 || V_19 < V_21 || V_15 < V_20 ) {\r\nreturn V_22 ;\r\n}\r\nV_16 = F_11 ( & V_14 , V_15 , V_8 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\nV_18 -> V_8 = V_8 ;\r\nV_18 -> V_20 = V_20 ;\r\nV_18 -> V_23 = V_14 ;\r\nV_18 -> V_24 = V_18 -> V_23 ;\r\nF_17 ( & V_18 -> V_24 -> V_1 , V_20 ) ;\r\nV_18 -> V_15 = V_15 ;\r\nV_18 -> V_25 = 1 ;\r\nV_18 -> V_19 = V_19 ;\r\nV_18 -> V_21 = V_21 ;\r\nreturn 0 ;\r\n}\r\nint F_18 ( T_6 * V_18 , T_2 V_15 ) {\r\nint V_16 ;\r\nT_5 * V_14 ;\r\nif ( V_15 < V_18 -> V_20 ) {\r\nreturn V_22 ;\r\n}\r\nV_16 = F_11 ( & V_14 , V_15 , V_18 -> V_8 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\nF_19 ( V_18 ) ;\r\nV_18 -> V_23 = V_14 ;\r\nV_18 -> V_24 = V_18 -> V_23 ;\r\nF_17 ( & V_18 -> V_24 -> V_1 , V_18 -> V_20 ) ;\r\nV_18 -> V_15 = V_15 ;\r\nV_18 -> V_25 = 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_19 ( T_6 * V_18 ) {\r\nT_5 * V_14 , * V_26 ;\r\nif ( V_18 == NULL ) {\r\nreturn;\r\n}\r\nfor ( V_14 = V_18 -> V_23 ; V_14 ; ) {\r\nV_26 = V_14 -> V_17 ;\r\nF_13 ( V_14 , V_18 -> V_8 ) ;\r\nV_14 = V_26 ;\r\n}\r\nV_18 -> V_23 = NULL ;\r\n}\r\nint F_20 ( T_6 * V_18 , T_4 * V_2 , T_2 V_13 ,\r\nT_3 * V_8 ) {\r\nT_5 * V_14 ;\r\nV_14 = ( T_5 * ) F_12 ( V_8 , sizeof( T_5 ) ) ;\r\nif ( V_14 == NULL ) {\r\nreturn V_12 ;\r\n}\r\nV_14 -> V_17 = NULL ;\r\nF_10 ( & V_14 -> V_1 , V_2 , V_13 ) ;\r\nV_18 -> V_8 = V_8 ;\r\nV_18 -> V_20 = 0 ;\r\nV_18 -> V_23 = V_14 ;\r\nV_18 -> V_24 = V_18 -> V_23 ;\r\nV_18 -> V_15 = V_13 ;\r\nV_18 -> V_25 = 1 ;\r\nV_18 -> V_19 = 1 ;\r\nV_18 -> V_21 = 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_21 ( T_6 * V_18 ) {\r\nif ( V_18 == NULL ) {\r\nreturn;\r\n}\r\nF_5 ( V_18 -> V_8 , V_18 -> V_23 ) ;\r\nV_18 -> V_23 = NULL ;\r\n}\r\nvoid F_22 ( T_6 * V_18 ) {\r\nT_5 * V_27 ;\r\nfor ( V_27 = V_18 -> V_24 ; V_27 ; V_27 = V_27 -> V_17 ) {\r\nif ( F_23 ( & V_27 -> V_1 ) == 0 ) {\r\nreturn;\r\n} else {\r\nV_18 -> V_24 = V_27 ;\r\n}\r\n}\r\n}\r\nT_2 F_24 ( T_6 * V_18 ) {\r\nT_5 * V_27 ;\r\nT_2 V_13 ;\r\nV_13 = 0 ;\r\nfor ( V_27 = V_18 -> V_23 ; V_27 ; V_27 = V_27 -> V_17 ) {\r\nV_13 += F_23 ( & V_27 -> V_1 ) ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic T_2 F_25 ( T_6 * V_18 ) {\r\nreturn F_26 ( & V_18 -> V_24 -> V_1 ) +\r\n( V_18 -> V_15 - V_18 -> V_20 ) *\r\n( V_18 -> V_19 - V_18 -> V_25 ) ;\r\n}\r\nstatic int F_27 ( T_6 * V_18 ) {\r\nint V_16 ;\r\nT_5 * V_14 ;\r\nif ( V_18 -> V_24 -> V_17 ) {\r\nV_18 -> V_24 = V_18 -> V_24 -> V_17 ;\r\nreturn 0 ;\r\n}\r\nif ( V_18 -> V_19 == V_18 -> V_25 ) {\r\nreturn V_28 ;\r\n}\r\nV_16 = F_11 ( & V_14 , V_18 -> V_15 , V_18 -> V_8 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\nF_28 ( fprintf ( V_29 ,\r\nL_1 ,\r\nV_18 -> V_15 , V_18 , V_18 -> V_25 ) ) ;\r\n++ V_18 -> V_25 ;\r\nV_18 -> V_24 -> V_17 = V_14 ;\r\nV_18 -> V_24 = V_14 ;\r\nF_17 ( & V_18 -> V_24 -> V_1 , V_18 -> V_20 ) ;\r\nreturn 0 ;\r\n}\r\nint F_29 ( T_6 * V_18 , const void * V_30 , T_2 V_13 ) {\r\nint V_16 ;\r\nT_2 V_31 ;\r\nT_1 * V_1 ;\r\nconst T_4 * V_32 ;\r\nif ( F_25 ( V_18 ) < V_13 ) {\r\nreturn V_28 ;\r\n}\r\nV_32 = ( const T_4 * ) V_30 ;\r\nwhile ( V_13 ) {\r\nV_1 = & V_18 -> V_24 -> V_1 ;\r\nV_31 = F_30 ( F_26 ( V_1 ) , V_13 ) ;\r\nif ( V_31 == 0 ) {\r\nV_16 = F_27 ( V_18 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\ncontinue;\r\n}\r\nV_1 -> V_5 = F_31 ( V_1 -> V_5 , V_32 , V_31 ) ;\r\nV_32 += V_31 ;\r\nV_13 -= V_31 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_32 ( T_6 * V_18 ) {\r\nint V_16 ;\r\nT_1 * V_1 ;\r\nV_1 = & V_18 -> V_24 -> V_1 ;\r\nif ( F_26 ( V_1 ) > 0 ) {\r\nreturn 0 ;\r\n}\r\nV_16 = F_27 ( V_18 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_33 ( T_6 * V_18 , T_4 V_33 ) {\r\nint V_16 ;\r\nV_16 = F_32 ( V_18 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\n* V_18 -> V_24 -> V_1 . V_5 ++ = V_33 ;\r\nreturn 0 ;\r\n}\r\nint F_34 ( T_6 * V_18 , T_4 V_33 ) {\r\nint V_16 ;\r\nV_16 = F_32 ( V_18 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\n* V_18 -> V_24 -> V_1 . V_5 = V_33 ;\r\nreturn 0 ;\r\n}\r\nint F_35 ( T_6 * V_18 , T_4 V_33 ) {\r\nint V_16 ;\r\nV_16 = F_32 ( V_18 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\n* V_18 -> V_24 -> V_1 . V_5 ++ |= V_33 ;\r\nreturn 0 ;\r\n}\r\nint F_36 ( T_6 * V_18 , T_4 V_33 ) {\r\nint V_16 ;\r\nV_16 = F_32 ( V_18 ) ;\r\nif ( V_16 != 0 ) {\r\nreturn V_16 ;\r\n}\r\n* V_18 -> V_24 -> V_1 . V_5 |= V_33 ;\r\nreturn 0 ;\r\n}\r\nT_7 F_37 ( T_6 * V_18 , T_4 * * V_34 ) {\r\nT_2 V_13 ;\r\nT_5 * V_14 ;\r\nT_1 * V_1 ;\r\nT_4 * V_35 ;\r\nT_1 V_36 ;\r\nV_13 = 0 ;\r\nfor ( V_14 = V_18 -> V_23 ; V_14 ; V_14 = V_14 -> V_17 ) {\r\nV_13 += F_23 ( & V_14 -> V_1 ) ;\r\n}\r\nif ( V_13 == 0 ) {\r\nV_35 = NULL ;\r\nreturn 0 ;\r\n}\r\nV_35 = ( T_4 * ) F_12 ( V_18 -> V_8 , V_13 ) ;\r\nif ( V_35 == NULL ) {\r\nreturn V_12 ;\r\n}\r\nF_10 ( & V_36 , V_35 , V_13 ) ;\r\nfor ( V_14 = V_18 -> V_23 ; V_14 ; V_14 = V_14 -> V_17 ) {\r\nV_1 = & V_14 -> V_1 ;\r\nV_36 . V_5 = F_31 ( V_36 . V_5 , V_1 -> V_4 , F_23 ( V_1 ) ) ;\r\n}\r\n* V_34 = V_35 ;\r\nreturn ( T_7 ) V_13 ;\r\n}\r\nT_2 F_38 ( T_6 * V_18 , T_4 * V_34 ) {\r\nT_2 V_13 ;\r\nT_5 * V_14 ;\r\nT_1 * V_1 ;\r\nT_1 V_36 ;\r\nV_13 = F_24 ( V_18 ) ;\r\nF_10 ( & V_36 , V_34 , V_13 ) ;\r\nfor ( V_14 = V_18 -> V_23 ; V_14 ; V_14 = V_14 -> V_17 ) {\r\nV_1 = & V_14 -> V_1 ;\r\nV_36 . V_5 = F_31 ( V_36 . V_5 , V_1 -> V_4 , F_23 ( V_1 ) ) ;\r\n}\r\nreturn V_13 ;\r\n}\r\nvoid F_39 ( T_6 * V_18 ) {\r\nT_5 * V_14 , * V_27 ;\r\nT_2 V_37 ;\r\nV_37 = V_18 -> V_21 ;\r\nfor ( V_27 = V_18 -> V_23 ; V_27 ; V_27 = V_27 -> V_17 ) {\r\nF_9 ( & V_27 -> V_1 ) ;\r\nF_17 ( & V_27 -> V_1 , V_18 -> V_20 ) ;\r\nif ( -- V_37 == 0 ) {\r\nbreak;\r\n}\r\n}\r\nif ( V_27 ) {\r\nV_14 = V_27 -> V_17 ;\r\nV_27 -> V_17 = NULL ;\r\nfor ( V_27 = V_14 ; V_27 ; ) {\r\nV_14 = V_27 -> V_17 ;\r\nF_13 ( V_27 , V_18 -> V_8 ) ;\r\nV_27 = V_14 ;\r\n}\r\nV_18 -> V_25 = V_18 -> V_21 ;\r\n}\r\nV_18 -> V_24 = V_18 -> V_23 ;\r\n}\r\nint F_40 ( T_6 * V_18 ) { return F_27 ( V_18 ) ; }\r\nint F_41 ( T_6 * V_18 ) {\r\nT_5 * V_14 ;\r\nV_14 = V_18 -> V_24 -> V_17 ;\r\nreturn V_14 && F_23 ( & V_14 -> V_1 ) ;\r\n}
