

================================================================
== Vitis HLS Report for 'eucHW'
================================================================
* Date:           Tue Mar 22 12:32:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                              |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_33_33_s_fu_49  |sqrt_fixed_33_33_s  |        7|        7|  70.000 ns|  70.000 ns|    1|    1|      yes|
        +------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     14|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    528|   1392|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     59|    -|
|Register         |        -|   -|     27|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    555|   1465|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |           Instance           |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |mul_9s_9s_17_1_1_U2           |mul_9s_9s_17_1_1    |        0|   0|    0|    51|    0|
    |grp_sqrt_fixed_33_33_s_fu_49  |sqrt_fixed_33_33_s  |        0|   0|  528|  1341|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+
    |Total                         |                    |        0|   0|  528|  1392|    0|
    +------------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |sub_ln4_fu_62_p2  |         -|   0|  0|  14|           9|           9|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  14|           9|           9|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         11|    1|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  10|   0|   10|          0|
    |mul_ln408_reg_91  |  17|   0|   17|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  27|   0|   27|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|         eucHW|  return value|
|A         |   in|    8|     ap_none|             A|       pointer|
|B         |   in|    8|     ap_none|             B|       pointer|
|C         |  out|   32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|    1|      ap_vld|             C|       pointer|
+----------+-----+-----+------------+--------------+--------------+

