
*** Running vivado
    with args -log fir_fpga_fir_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir_fpga_fir_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fir_fpga_fir_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2203.488 ; gain = 88.121 ; free physical = 1577 ; free virtual = 6055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/user/vlsi/vivado/ip_repo/fir_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: fir_fpga_fir_0_0
Command: synth_design -top fir_fpga_fir_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22976
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2977.418 ; gain = 378.199 ; free physical = 767 ; free virtual = 5027
Synthesis current peak Physical Memory [PSS] (MB): peak = 2191.341; parent = 1898.274; children = 293.066
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4798.605; parent = 2980.414; children = 1818.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir_fpga_fir_0_0' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_fir_0_0/synth/fir_fpga_fir_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_v1_0' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0.vhd:5' bound to instance 'U0' of component 'fir_v1_0' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_fir_0_0/synth/fir_fpga_fir_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'fir_v1_0' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fir_v1_0_S00_AXI' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0_S00_AXI.vhd:5' bound to instance 'fir_v1_0_S00_AXI_inst' of component 'fir_v1_0_S00_AXI' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'fir_v1_0_S00_AXI' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-226] default block is never used [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0_S00_AXI.vhd:363]
INFO: [Synth 8-3491] module 'FIR' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:4' bound to instance 'fir_instance' of component 'FIR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0_S00_AXI.vhd:397]
INFO: [Synth 8-638] synthesizing module 'FIR' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:13]
INFO: [Synth 8-3491] module 'CU' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/CU.vhd:5' bound to instance 'control_unit' of component 'CU' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:66]
INFO: [Synth 8-638] synthesizing module 'CU' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/CU.vhd:13]
WARNING: [Synth 8-614] signal 'valid_in' is read in the process but is not in the sensitivity list [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/CU.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'CU' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/CU.vhd:13]
WARNING: [Synth 8-5640] Port 'rom0' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
WARNING: [Synth 8-5640] Port 'rom1' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
WARNING: [Synth 8-5640] Port 'rom2' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
WARNING: [Synth 8-5640] Port 'rom3' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
WARNING: [Synth 8-5640] Port 'rom4' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
WARNING: [Synth 8-5640] Port 'rom5' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
WARNING: [Synth 8-5640] Port 'rom6' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
WARNING: [Synth 8-5640] Port 'rom7' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:46]
INFO: [Synth 8-3491] module 'ROM' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/ROM.vhd:5' bound to instance 'rom_unit' of component 'ROM' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/ROM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/ROM.vhd:17]
WARNING: [Synth 8-5640] Port 'ram0' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
WARNING: [Synth 8-5640] Port 'ram1' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
WARNING: [Synth 8-5640] Port 'ram2' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
WARNING: [Synth 8-5640] Port 'ram3' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
WARNING: [Synth 8-5640] Port 'ram4' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
WARNING: [Synth 8-5640] Port 'ram5' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
WARNING: [Synth 8-5640] Port 'ram6' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
WARNING: [Synth 8-5640] Port 'ram7' is missing in component declaration [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:31]
INFO: [Synth 8-3491] module 'RAM' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/RAM.vhd:5' bound to instance 'ram_unit' of component 'RAM' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:84]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/RAM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'RAM' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/RAM.vhd:21]
INFO: [Synth 8-3491] module 'MAC' declared at '/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/MAC.vhd:6' bound to instance 'mac_unit' of component 'MAC' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:95]
INFO: [Synth 8-638] synthesizing module 'MAC' [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/MAC.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'MAC' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/MAC.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FIR' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/src/FIR.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'fir_v1_0_S00_AXI' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'fir_v1_0' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ipshared/afde/hdl/fir_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'fir_fpga_fir_0_0' (0#1) [/home/user/vlsi/vivado/exer5/exer5.gen/sources_1/bd/fir_fpga/ip/fir_fpga_fir_0_0/synth/fir_fpga_fir_0_0.vhd:82]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module fir_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module fir_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module fir_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module fir_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module fir_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module fir_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3071.508 ; gain = 472.289 ; free physical = 435 ; free virtual = 4902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2260.154; parent = 1898.274; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5032.195; parent = 3071.508; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.992 ; gain = 490.773 ; free physical = 435 ; free virtual = 4902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.549; parent = 1898.274; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5050.680; parent = 3089.992; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.992 ; gain = 490.773 ; free physical = 435 ; free virtual = 4902
Synthesis current peak Physical Memory [PSS] (MB): peak = 2264.549; parent = 1898.274; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5050.680; parent = 3089.992; children = 1960.688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3090.641 ; gain = 0.055 ; free physical = 429 ; free virtual = 4896
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.742 ; gain = 0.000 ; free physical = 312 ; free virtual = 4785
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3244.531 ; gain = 0.773 ; free physical = 304 ; free virtual = 4777
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/user/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3244.648 ; gain = 645.430 ; free physical = 394 ; free virtual = 4838
Synthesis current peak Physical Memory [PSS] (MB): peak = 2333.969; parent = 1913.995; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5180.359; parent = 3219.672; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3244.648 ; gain = 645.430 ; free physical = 393 ; free virtual = 4837
Synthesis current peak Physical Memory [PSS] (MB): peak = 2334.633; parent = 1914.749; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5180.480; parent = 3219.793; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3244.648 ; gain = 645.430 ; free physical = 393 ; free virtual = 4837
Synthesis current peak Physical Memory [PSS] (MB): peak = 2334.824; parent = 1914.940; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5180.508; parent = 3219.820; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 3244.648 ; gain = 645.430 ; free physical = 383 ; free virtual = 4828
Synthesis current peak Physical Memory [PSS] (MB): peak = 2352.645; parent = 1932.882; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5181.641; parent = 3220.953; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module fir_fpga_fir_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module fir_fpga_fir_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module fir_fpga_fir_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module fir_fpga_fir_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module fir_fpga_fir_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module fir_fpga_fir_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3244.648 ; gain = 645.430 ; free physical = 362 ; free virtual = 4809
Synthesis current peak Physical Memory [PSS] (MB): peak = 2375.855; parent = 1956.760; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 338 ; free virtual = 4786
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.652; parent = 2046.172; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 338 ; free virtual = 4786
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.738; parent = 2046.258; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 312 ; free virtual = 4759
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.562; parent = 2048.082; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 311 ; free virtual = 4758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.852; parent = 2048.371; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 311 ; free virtual = 4758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.883; parent = 2048.402; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 311 ; free virtual = 4758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.961; parent = 2048.480; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 311 ; free virtual = 4758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.973; parent = 2048.492; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 311 ; free virtual = 4758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.992; parent = 2048.512; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 311 ; free virtual = 4758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2466.016; parent = 2048.535; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     2|
|3     |LUT2   |    17|
|4     |LUT3   |    27|
|5     |LUT4   |    20|
|6     |LUT5   |    14|
|7     |LUT6   |    58|
|8     |FDCE   |    97|
|9     |FDRE   |   139|
|10    |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 311 ; free virtual = 4758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2466.074; parent = 2048.594; children = 427.768
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5183.289; parent = 3222.602; children = 1960.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3266.070 ; gain = 512.195 ; free physical = 357 ; free virtual = 4804
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3266.070 ; gain = 666.852 ; free physical = 356 ; free virtual = 4804
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.070 ; gain = 0.000 ; free physical = 345 ; free virtual = 4805
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3266.070 ; gain = 0.000 ; free physical = 508 ; free virtual = 4971
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5c9caf4b
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 3266.070 ; gain = 1021.926 ; free physical = 711 ; free virtual = 5174
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_fir_0_0_synth_1/fir_fpga_fir_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fir_fpga_fir_0_0, cache-ID = 4f7ee6eadf985466
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/user/vlsi/vivado/exer5/exer5.runs/fir_fpga_fir_0_0_synth_1/fir_fpga_fir_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_fpga_fir_0_0_utilization_synth.rpt -pb fir_fpga_fir_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr  5 19:48:26 2025...
