
Buoy_Firmware_V1_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017018  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ba0  080171a8  080171a8  000271a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017d48  08017d48  00027d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017d50  08017d50  00027d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08017d54  08017d54  00027d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006cc  20000000  08017d58  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  000306cc  2**0
                  CONTENTS
  8 .bss          00003268  200006cc  200006cc  000306cc  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20003934  20003934  000306cc  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  000306cc  2**0
                  CONTENTS, READONLY
 11 .debug_info   000260da  00000000  00000000  000306f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003e3f  00000000  00000000  000567d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001c20  00000000  00000000  0005a610  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001a70  00000000  00000000  0005c230  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d44d  00000000  00000000  0005dca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008bf5  00000000  00000000  0006b0ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00073ce2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009488  00000000  00000000  00073d60  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  0007d1e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000004e  00000000  00000000  0007d20c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006cc 	.word	0x200006cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08017190 	.word	0x08017190

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006d0 	.word	0x200006d0
 80001cc:	08017190 	.word	0x08017190

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_frsub>:
 8000ca0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ca4:	e002      	b.n	8000cac <__addsf3>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_fsub>:
 8000ca8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cac <__addsf3>:
 8000cac:	0042      	lsls	r2, r0, #1
 8000cae:	bf1f      	itttt	ne
 8000cb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cb4:	ea92 0f03 	teqne	r2, r3
 8000cb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc0:	d06a      	beq.n	8000d98 <__addsf3+0xec>
 8000cc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cca:	bfc1      	itttt	gt
 8000ccc:	18d2      	addgt	r2, r2, r3
 8000cce:	4041      	eorgt	r1, r0
 8000cd0:	4048      	eorgt	r0, r1
 8000cd2:	4041      	eorgt	r1, r0
 8000cd4:	bfb8      	it	lt
 8000cd6:	425b      	neglt	r3, r3
 8000cd8:	2b19      	cmp	r3, #25
 8000cda:	bf88      	it	hi
 8000cdc:	4770      	bxhi	lr
 8000cde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ce2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cea:	bf18      	it	ne
 8000cec:	4240      	negne	r0, r0
 8000cee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cfa:	bf18      	it	ne
 8000cfc:	4249      	negne	r1, r1
 8000cfe:	ea92 0f03 	teq	r2, r3
 8000d02:	d03f      	beq.n	8000d84 <__addsf3+0xd8>
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	fa41 fc03 	asr.w	ip, r1, r3
 8000d0c:	eb10 000c 	adds.w	r0, r0, ip
 8000d10:	f1c3 0320 	rsb	r3, r3, #32
 8000d14:	fa01 f103 	lsl.w	r1, r1, r3
 8000d18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d1c:	d502      	bpl.n	8000d24 <__addsf3+0x78>
 8000d1e:	4249      	negs	r1, r1
 8000d20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d28:	d313      	bcc.n	8000d52 <__addsf3+0xa6>
 8000d2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d2e:	d306      	bcc.n	8000d3e <__addsf3+0x92>
 8000d30:	0840      	lsrs	r0, r0, #1
 8000d32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d36:	f102 0201 	add.w	r2, r2, #1
 8000d3a:	2afe      	cmp	r2, #254	; 0xfe
 8000d3c:	d251      	bcs.n	8000de2 <__addsf3+0x136>
 8000d3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d46:	bf08      	it	eq
 8000d48:	f020 0001 	biceq.w	r0, r0, #1
 8000d4c:	ea40 0003 	orr.w	r0, r0, r3
 8000d50:	4770      	bx	lr
 8000d52:	0049      	lsls	r1, r1, #1
 8000d54:	eb40 0000 	adc.w	r0, r0, r0
 8000d58:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d60:	d1ed      	bne.n	8000d3e <__addsf3+0x92>
 8000d62:	fab0 fc80 	clz	ip, r0
 8000d66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d72:	bfaa      	itet	ge
 8000d74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d78:	4252      	neglt	r2, r2
 8000d7a:	4318      	orrge	r0, r3
 8000d7c:	bfbc      	itt	lt
 8000d7e:	40d0      	lsrlt	r0, r2
 8000d80:	4318      	orrlt	r0, r3
 8000d82:	4770      	bx	lr
 8000d84:	f092 0f00 	teq	r2, #0
 8000d88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d8c:	bf06      	itte	eq
 8000d8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d92:	3201      	addeq	r2, #1
 8000d94:	3b01      	subne	r3, #1
 8000d96:	e7b5      	b.n	8000d04 <__addsf3+0x58>
 8000d98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da0:	bf18      	it	ne
 8000da2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000da6:	d021      	beq.n	8000dec <__addsf3+0x140>
 8000da8:	ea92 0f03 	teq	r2, r3
 8000dac:	d004      	beq.n	8000db8 <__addsf3+0x10c>
 8000dae:	f092 0f00 	teq	r2, #0
 8000db2:	bf08      	it	eq
 8000db4:	4608      	moveq	r0, r1
 8000db6:	4770      	bx	lr
 8000db8:	ea90 0f01 	teq	r0, r1
 8000dbc:	bf1c      	itt	ne
 8000dbe:	2000      	movne	r0, #0
 8000dc0:	4770      	bxne	lr
 8000dc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dc6:	d104      	bne.n	8000dd2 <__addsf3+0x126>
 8000dc8:	0040      	lsls	r0, r0, #1
 8000dca:	bf28      	it	cs
 8000dcc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dd0:	4770      	bx	lr
 8000dd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dd6:	bf3c      	itt	cc
 8000dd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ddc:	4770      	bxcc	lr
 8000dde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000de2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000de6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dea:	4770      	bx	lr
 8000dec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df0:	bf16      	itet	ne
 8000df2:	4608      	movne	r0, r1
 8000df4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df8:	4601      	movne	r1, r0
 8000dfa:	0242      	lsls	r2, r0, #9
 8000dfc:	bf06      	itte	eq
 8000dfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e02:	ea90 0f01 	teqeq	r0, r1
 8000e06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_ui2f>:
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	e004      	b.n	8000e1c <__aeabi_i2f+0x8>
 8000e12:	bf00      	nop

08000e14 <__aeabi_i2f>:
 8000e14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e18:	bf48      	it	mi
 8000e1a:	4240      	negmi	r0, r0
 8000e1c:	ea5f 0c00 	movs.w	ip, r0
 8000e20:	bf08      	it	eq
 8000e22:	4770      	bxeq	lr
 8000e24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e28:	4601      	mov	r1, r0
 8000e2a:	f04f 0000 	mov.w	r0, #0
 8000e2e:	e01c      	b.n	8000e6a <__aeabi_l2f+0x2a>

08000e30 <__aeabi_ul2f>:
 8000e30:	ea50 0201 	orrs.w	r2, r0, r1
 8000e34:	bf08      	it	eq
 8000e36:	4770      	bxeq	lr
 8000e38:	f04f 0300 	mov.w	r3, #0
 8000e3c:	e00a      	b.n	8000e54 <__aeabi_l2f+0x14>
 8000e3e:	bf00      	nop

08000e40 <__aeabi_l2f>:
 8000e40:	ea50 0201 	orrs.w	r2, r0, r1
 8000e44:	bf08      	it	eq
 8000e46:	4770      	bxeq	lr
 8000e48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e4c:	d502      	bpl.n	8000e54 <__aeabi_l2f+0x14>
 8000e4e:	4240      	negs	r0, r0
 8000e50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e54:	ea5f 0c01 	movs.w	ip, r1
 8000e58:	bf02      	ittt	eq
 8000e5a:	4684      	moveq	ip, r0
 8000e5c:	4601      	moveq	r1, r0
 8000e5e:	2000      	moveq	r0, #0
 8000e60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e64:	bf08      	it	eq
 8000e66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e6e:	fabc f28c 	clz	r2, ip
 8000e72:	3a08      	subs	r2, #8
 8000e74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e78:	db10      	blt.n	8000e9c <__aeabi_l2f+0x5c>
 8000e7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e7e:	4463      	add	r3, ip
 8000e80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e84:	f1c2 0220 	rsb	r2, r2, #32
 8000e88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e90:	eb43 0002 	adc.w	r0, r3, r2
 8000e94:	bf08      	it	eq
 8000e96:	f020 0001 	biceq.w	r0, r0, #1
 8000e9a:	4770      	bx	lr
 8000e9c:	f102 0220 	add.w	r2, r2, #32
 8000ea0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea4:	f1c2 0220 	rsb	r2, r2, #32
 8000ea8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eac:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb0:	eb43 0002 	adc.w	r0, r3, r2
 8000eb4:	bf08      	it	eq
 8000eb6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eba:	4770      	bx	lr

08000ebc <__aeabi_fmul>:
 8000ebc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec4:	bf1e      	ittt	ne
 8000ec6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eca:	ea92 0f0c 	teqne	r2, ip
 8000ece:	ea93 0f0c 	teqne	r3, ip
 8000ed2:	d06f      	beq.n	8000fb4 <__aeabi_fmul+0xf8>
 8000ed4:	441a      	add	r2, r3
 8000ed6:	ea80 0c01 	eor.w	ip, r0, r1
 8000eda:	0240      	lsls	r0, r0, #9
 8000edc:	bf18      	it	ne
 8000ede:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ee2:	d01e      	beq.n	8000f22 <__aeabi_fmul+0x66>
 8000ee4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ee8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000eec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ef0:	fba0 3101 	umull	r3, r1, r0, r1
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000efc:	bf3e      	ittt	cc
 8000efe:	0049      	lslcc	r1, r1, #1
 8000f00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f04:	005b      	lslcc	r3, r3, #1
 8000f06:	ea40 0001 	orr.w	r0, r0, r1
 8000f0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f0e:	2afd      	cmp	r2, #253	; 0xfd
 8000f10:	d81d      	bhi.n	8000f4e <__aeabi_fmul+0x92>
 8000f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f1a:	bf08      	it	eq
 8000f1c:	f020 0001 	biceq.w	r0, r0, #1
 8000f20:	4770      	bx	lr
 8000f22:	f090 0f00 	teq	r0, #0
 8000f26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f2a:	bf08      	it	eq
 8000f2c:	0249      	lsleq	r1, r1, #9
 8000f2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f36:	3a7f      	subs	r2, #127	; 0x7f
 8000f38:	bfc2      	ittt	gt
 8000f3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f42:	4770      	bxgt	lr
 8000f44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	3a01      	subs	r2, #1
 8000f4e:	dc5d      	bgt.n	800100c <__aeabi_fmul+0x150>
 8000f50:	f112 0f19 	cmn.w	r2, #25
 8000f54:	bfdc      	itt	le
 8000f56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f5a:	4770      	bxle	lr
 8000f5c:	f1c2 0200 	rsb	r2, r2, #0
 8000f60:	0041      	lsls	r1, r0, #1
 8000f62:	fa21 f102 	lsr.w	r1, r1, r2
 8000f66:	f1c2 0220 	rsb	r2, r2, #32
 8000f6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f72:	f140 0000 	adc.w	r0, r0, #0
 8000f76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f7a:	bf08      	it	eq
 8000f7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f80:	4770      	bx	lr
 8000f82:	f092 0f00 	teq	r2, #0
 8000f86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0040      	lsleq	r0, r0, #1
 8000f8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f92:	3a01      	subeq	r2, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fmul+0xce>
 8000f96:	ea40 000c 	orr.w	r0, r0, ip
 8000f9a:	f093 0f00 	teq	r3, #0
 8000f9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fa2:	bf02      	ittt	eq
 8000fa4:	0049      	lsleq	r1, r1, #1
 8000fa6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000faa:	3b01      	subeq	r3, #1
 8000fac:	d0f9      	beq.n	8000fa2 <__aeabi_fmul+0xe6>
 8000fae:	ea41 010c 	orr.w	r1, r1, ip
 8000fb2:	e78f      	b.n	8000ed4 <__aeabi_fmul+0x18>
 8000fb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb8:	ea92 0f0c 	teq	r2, ip
 8000fbc:	bf18      	it	ne
 8000fbe:	ea93 0f0c 	teqne	r3, ip
 8000fc2:	d00a      	beq.n	8000fda <__aeabi_fmul+0x11e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1d8      	bne.n	8000f82 <__aeabi_fmul+0xc6>
 8000fd0:	ea80 0001 	eor.w	r0, r0, r1
 8000fd4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fd8:	4770      	bx	lr
 8000fda:	f090 0f00 	teq	r0, #0
 8000fde:	bf17      	itett	ne
 8000fe0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000fe4:	4608      	moveq	r0, r1
 8000fe6:	f091 0f00 	teqne	r1, #0
 8000fea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000fee:	d014      	beq.n	800101a <__aeabi_fmul+0x15e>
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d101      	bne.n	8000ffa <__aeabi_fmul+0x13e>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	d10f      	bne.n	800101a <__aeabi_fmul+0x15e>
 8000ffa:	ea93 0f0c 	teq	r3, ip
 8000ffe:	d103      	bne.n	8001008 <__aeabi_fmul+0x14c>
 8001000:	024b      	lsls	r3, r1, #9
 8001002:	bf18      	it	ne
 8001004:	4608      	movne	r0, r1
 8001006:	d108      	bne.n	800101a <__aeabi_fmul+0x15e>
 8001008:	ea80 0001 	eor.w	r0, r0, r1
 800100c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001010:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001014:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001018:	4770      	bx	lr
 800101a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800101e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8001022:	4770      	bx	lr

08001024 <__aeabi_fdiv>:
 8001024:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001028:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800102c:	bf1e      	ittt	ne
 800102e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001032:	ea92 0f0c 	teqne	r2, ip
 8001036:	ea93 0f0c 	teqne	r3, ip
 800103a:	d069      	beq.n	8001110 <__aeabi_fdiv+0xec>
 800103c:	eba2 0203 	sub.w	r2, r2, r3
 8001040:	ea80 0c01 	eor.w	ip, r0, r1
 8001044:	0249      	lsls	r1, r1, #9
 8001046:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800104a:	d037      	beq.n	80010bc <__aeabi_fdiv+0x98>
 800104c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001050:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001054:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001058:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800105c:	428b      	cmp	r3, r1
 800105e:	bf38      	it	cc
 8001060:	005b      	lslcc	r3, r3, #1
 8001062:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001066:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800106a:	428b      	cmp	r3, r1
 800106c:	bf24      	itt	cs
 800106e:	1a5b      	subcs	r3, r3, r1
 8001070:	ea40 000c 	orrcs.w	r0, r0, ip
 8001074:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001078:	bf24      	itt	cs
 800107a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800107e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001082:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001086:	bf24      	itt	cs
 8001088:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800108c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001090:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001094:	bf24      	itt	cs
 8001096:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800109a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800109e:	011b      	lsls	r3, r3, #4
 80010a0:	bf18      	it	ne
 80010a2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80010a6:	d1e0      	bne.n	800106a <__aeabi_fdiv+0x46>
 80010a8:	2afd      	cmp	r2, #253	; 0xfd
 80010aa:	f63f af50 	bhi.w	8000f4e <__aeabi_fmul+0x92>
 80010ae:	428b      	cmp	r3, r1
 80010b0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80010b4:	bf08      	it	eq
 80010b6:	f020 0001 	biceq.w	r0, r0, #1
 80010ba:	4770      	bx	lr
 80010bc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80010c0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010c4:	327f      	adds	r2, #127	; 0x7f
 80010c6:	bfc2      	ittt	gt
 80010c8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80010cc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010d0:	4770      	bxgt	lr
 80010d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80010d6:	f04f 0300 	mov.w	r3, #0
 80010da:	3a01      	subs	r2, #1
 80010dc:	e737      	b.n	8000f4e <__aeabi_fmul+0x92>
 80010de:	f092 0f00 	teq	r2, #0
 80010e2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80010e6:	bf02      	ittt	eq
 80010e8:	0040      	lsleq	r0, r0, #1
 80010ea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80010ee:	3a01      	subeq	r2, #1
 80010f0:	d0f9      	beq.n	80010e6 <__aeabi_fdiv+0xc2>
 80010f2:	ea40 000c 	orr.w	r0, r0, ip
 80010f6:	f093 0f00 	teq	r3, #0
 80010fa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010fe:	bf02      	ittt	eq
 8001100:	0049      	lsleq	r1, r1, #1
 8001102:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001106:	3b01      	subeq	r3, #1
 8001108:	d0f9      	beq.n	80010fe <__aeabi_fdiv+0xda>
 800110a:	ea41 010c 	orr.w	r1, r1, ip
 800110e:	e795      	b.n	800103c <__aeabi_fdiv+0x18>
 8001110:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001114:	ea92 0f0c 	teq	r2, ip
 8001118:	d108      	bne.n	800112c <__aeabi_fdiv+0x108>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	f47f af7d 	bne.w	800101a <__aeabi_fmul+0x15e>
 8001120:	ea93 0f0c 	teq	r3, ip
 8001124:	f47f af70 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001128:	4608      	mov	r0, r1
 800112a:	e776      	b.n	800101a <__aeabi_fmul+0x15e>
 800112c:	ea93 0f0c 	teq	r3, ip
 8001130:	d104      	bne.n	800113c <__aeabi_fdiv+0x118>
 8001132:	024b      	lsls	r3, r1, #9
 8001134:	f43f af4c 	beq.w	8000fd0 <__aeabi_fmul+0x114>
 8001138:	4608      	mov	r0, r1
 800113a:	e76e      	b.n	800101a <__aeabi_fmul+0x15e>
 800113c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001140:	bf18      	it	ne
 8001142:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001146:	d1ca      	bne.n	80010de <__aeabi_fdiv+0xba>
 8001148:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800114c:	f47f af5c 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001150:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001154:	f47f af3c 	bne.w	8000fd0 <__aeabi_fmul+0x114>
 8001158:	e75f      	b.n	800101a <__aeabi_fmul+0x15e>
 800115a:	bf00      	nop

0800115c <__aeabi_f2iz>:
 800115c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30f      	bcc.n	8001186 <__aeabi_f2iz+0x2a>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d90d      	bls.n	800118c <__aeabi_f2iz+0x30>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800117c:	fa23 f002 	lsr.w	r0, r3, r2
 8001180:	bf18      	it	ne
 8001182:	4240      	negne	r0, r0
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr
 800118c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001190:	d101      	bne.n	8001196 <__aeabi_f2iz+0x3a>
 8001192:	0242      	lsls	r2, r0, #9
 8001194:	d105      	bne.n	80011a2 <__aeabi_f2iz+0x46>
 8001196:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800119a:	bf08      	it	eq
 800119c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011a0:	4770      	bx	lr
 80011a2:	f04f 0000 	mov.w	r0, #0
 80011a6:	4770      	bx	lr

080011a8 <__aeabi_ldivmod>:
 80011a8:	b97b      	cbnz	r3, 80011ca <__aeabi_ldivmod+0x22>
 80011aa:	b972      	cbnz	r2, 80011ca <__aeabi_ldivmod+0x22>
 80011ac:	2900      	cmp	r1, #0
 80011ae:	bfbe      	ittt	lt
 80011b0:	2000      	movlt	r0, #0
 80011b2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80011b6:	e006      	blt.n	80011c6 <__aeabi_ldivmod+0x1e>
 80011b8:	bf08      	it	eq
 80011ba:	2800      	cmpeq	r0, #0
 80011bc:	bf1c      	itt	ne
 80011be:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80011c2:	f04f 30ff 	movne.w	r0, #4294967295
 80011c6:	f000 b9c5 	b.w	8001554 <__aeabi_idiv0>
 80011ca:	f1ad 0c08 	sub.w	ip, sp, #8
 80011ce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d2:	2900      	cmp	r1, #0
 80011d4:	db09      	blt.n	80011ea <__aeabi_ldivmod+0x42>
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db1a      	blt.n	8001210 <__aeabi_ldivmod+0x68>
 80011da:	f000 f84d 	bl	8001278 <__udivmoddi4>
 80011de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e6:	b004      	add	sp, #16
 80011e8:	4770      	bx	lr
 80011ea:	4240      	negs	r0, r0
 80011ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db1b      	blt.n	800122c <__aeabi_ldivmod+0x84>
 80011f4:	f000 f840 	bl	8001278 <__udivmoddi4>
 80011f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001200:	b004      	add	sp, #16
 8001202:	4240      	negs	r0, r0
 8001204:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001208:	4252      	negs	r2, r2
 800120a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800120e:	4770      	bx	lr
 8001210:	4252      	negs	r2, r2
 8001212:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001216:	f000 f82f 	bl	8001278 <__udivmoddi4>
 800121a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001222:	b004      	add	sp, #16
 8001224:	4240      	negs	r0, r0
 8001226:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800122a:	4770      	bx	lr
 800122c:	4252      	negs	r2, r2
 800122e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001232:	f000 f821 	bl	8001278 <__udivmoddi4>
 8001236:	f8dd e004 	ldr.w	lr, [sp, #4]
 800123a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800123e:	b004      	add	sp, #16
 8001240:	4252      	negs	r2, r2
 8001242:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001246:	4770      	bx	lr

08001248 <__aeabi_uldivmod>:
 8001248:	b953      	cbnz	r3, 8001260 <__aeabi_uldivmod+0x18>
 800124a:	b94a      	cbnz	r2, 8001260 <__aeabi_uldivmod+0x18>
 800124c:	2900      	cmp	r1, #0
 800124e:	bf08      	it	eq
 8001250:	2800      	cmpeq	r0, #0
 8001252:	bf1c      	itt	ne
 8001254:	f04f 31ff 	movne.w	r1, #4294967295
 8001258:	f04f 30ff 	movne.w	r0, #4294967295
 800125c:	f000 b97a 	b.w	8001554 <__aeabi_idiv0>
 8001260:	f1ad 0c08 	sub.w	ip, sp, #8
 8001264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001268:	f000 f806 	bl	8001278 <__udivmoddi4>
 800126c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001274:	b004      	add	sp, #16
 8001276:	4770      	bx	lr

08001278 <__udivmoddi4>:
 8001278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800127c:	468c      	mov	ip, r1
 800127e:	460d      	mov	r5, r1
 8001280:	4604      	mov	r4, r0
 8001282:	9e08      	ldr	r6, [sp, #32]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d151      	bne.n	800132c <__udivmoddi4+0xb4>
 8001288:	428a      	cmp	r2, r1
 800128a:	4617      	mov	r7, r2
 800128c:	d96d      	bls.n	800136a <__udivmoddi4+0xf2>
 800128e:	fab2 fe82 	clz	lr, r2
 8001292:	f1be 0f00 	cmp.w	lr, #0
 8001296:	d00b      	beq.n	80012b0 <__udivmoddi4+0x38>
 8001298:	f1ce 0c20 	rsb	ip, lr, #32
 800129c:	fa01 f50e 	lsl.w	r5, r1, lr
 80012a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80012a4:	fa02 f70e 	lsl.w	r7, r2, lr
 80012a8:	ea4c 0c05 	orr.w	ip, ip, r5
 80012ac:	fa00 f40e 	lsl.w	r4, r0, lr
 80012b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80012b4:	0c25      	lsrs	r5, r4, #16
 80012b6:	fbbc f8fa 	udiv	r8, ip, sl
 80012ba:	fa1f f987 	uxth.w	r9, r7
 80012be:	fb0a cc18 	mls	ip, sl, r8, ip
 80012c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80012c6:	fb08 f309 	mul.w	r3, r8, r9
 80012ca:	42ab      	cmp	r3, r5
 80012cc:	d90a      	bls.n	80012e4 <__udivmoddi4+0x6c>
 80012ce:	19ed      	adds	r5, r5, r7
 80012d0:	f108 32ff 	add.w	r2, r8, #4294967295
 80012d4:	f080 8123 	bcs.w	800151e <__udivmoddi4+0x2a6>
 80012d8:	42ab      	cmp	r3, r5
 80012da:	f240 8120 	bls.w	800151e <__udivmoddi4+0x2a6>
 80012de:	f1a8 0802 	sub.w	r8, r8, #2
 80012e2:	443d      	add	r5, r7
 80012e4:	1aed      	subs	r5, r5, r3
 80012e6:	b2a4      	uxth	r4, r4
 80012e8:	fbb5 f0fa 	udiv	r0, r5, sl
 80012ec:	fb0a 5510 	mls	r5, sl, r0, r5
 80012f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012f4:	fb00 f909 	mul.w	r9, r0, r9
 80012f8:	45a1      	cmp	r9, r4
 80012fa:	d909      	bls.n	8001310 <__udivmoddi4+0x98>
 80012fc:	19e4      	adds	r4, r4, r7
 80012fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8001302:	f080 810a 	bcs.w	800151a <__udivmoddi4+0x2a2>
 8001306:	45a1      	cmp	r9, r4
 8001308:	f240 8107 	bls.w	800151a <__udivmoddi4+0x2a2>
 800130c:	3802      	subs	r0, #2
 800130e:	443c      	add	r4, r7
 8001310:	eba4 0409 	sub.w	r4, r4, r9
 8001314:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001318:	2100      	movs	r1, #0
 800131a:	2e00      	cmp	r6, #0
 800131c:	d061      	beq.n	80013e2 <__udivmoddi4+0x16a>
 800131e:	fa24 f40e 	lsr.w	r4, r4, lr
 8001322:	2300      	movs	r3, #0
 8001324:	6034      	str	r4, [r6, #0]
 8001326:	6073      	str	r3, [r6, #4]
 8001328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800132c:	428b      	cmp	r3, r1
 800132e:	d907      	bls.n	8001340 <__udivmoddi4+0xc8>
 8001330:	2e00      	cmp	r6, #0
 8001332:	d054      	beq.n	80013de <__udivmoddi4+0x166>
 8001334:	2100      	movs	r1, #0
 8001336:	e886 0021 	stmia.w	r6, {r0, r5}
 800133a:	4608      	mov	r0, r1
 800133c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001340:	fab3 f183 	clz	r1, r3
 8001344:	2900      	cmp	r1, #0
 8001346:	f040 808e 	bne.w	8001466 <__udivmoddi4+0x1ee>
 800134a:	42ab      	cmp	r3, r5
 800134c:	d302      	bcc.n	8001354 <__udivmoddi4+0xdc>
 800134e:	4282      	cmp	r2, r0
 8001350:	f200 80fa 	bhi.w	8001548 <__udivmoddi4+0x2d0>
 8001354:	1a84      	subs	r4, r0, r2
 8001356:	eb65 0503 	sbc.w	r5, r5, r3
 800135a:	2001      	movs	r0, #1
 800135c:	46ac      	mov	ip, r5
 800135e:	2e00      	cmp	r6, #0
 8001360:	d03f      	beq.n	80013e2 <__udivmoddi4+0x16a>
 8001362:	e886 1010 	stmia.w	r6, {r4, ip}
 8001366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800136a:	b912      	cbnz	r2, 8001372 <__udivmoddi4+0xfa>
 800136c:	2701      	movs	r7, #1
 800136e:	fbb7 f7f2 	udiv	r7, r7, r2
 8001372:	fab7 fe87 	clz	lr, r7
 8001376:	f1be 0f00 	cmp.w	lr, #0
 800137a:	d134      	bne.n	80013e6 <__udivmoddi4+0x16e>
 800137c:	1beb      	subs	r3, r5, r7
 800137e:	0c3a      	lsrs	r2, r7, #16
 8001380:	fa1f fc87 	uxth.w	ip, r7
 8001384:	2101      	movs	r1, #1
 8001386:	fbb3 f8f2 	udiv	r8, r3, r2
 800138a:	0c25      	lsrs	r5, r4, #16
 800138c:	fb02 3318 	mls	r3, r2, r8, r3
 8001390:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001394:	fb0c f308 	mul.w	r3, ip, r8
 8001398:	42ab      	cmp	r3, r5
 800139a:	d907      	bls.n	80013ac <__udivmoddi4+0x134>
 800139c:	19ed      	adds	r5, r5, r7
 800139e:	f108 30ff 	add.w	r0, r8, #4294967295
 80013a2:	d202      	bcs.n	80013aa <__udivmoddi4+0x132>
 80013a4:	42ab      	cmp	r3, r5
 80013a6:	f200 80d1 	bhi.w	800154c <__udivmoddi4+0x2d4>
 80013aa:	4680      	mov	r8, r0
 80013ac:	1aed      	subs	r5, r5, r3
 80013ae:	b2a3      	uxth	r3, r4
 80013b0:	fbb5 f0f2 	udiv	r0, r5, r2
 80013b4:	fb02 5510 	mls	r5, r2, r0, r5
 80013b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80013bc:	fb0c fc00 	mul.w	ip, ip, r0
 80013c0:	45a4      	cmp	ip, r4
 80013c2:	d907      	bls.n	80013d4 <__udivmoddi4+0x15c>
 80013c4:	19e4      	adds	r4, r4, r7
 80013c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80013ca:	d202      	bcs.n	80013d2 <__udivmoddi4+0x15a>
 80013cc:	45a4      	cmp	ip, r4
 80013ce:	f200 80b8 	bhi.w	8001542 <__udivmoddi4+0x2ca>
 80013d2:	4618      	mov	r0, r3
 80013d4:	eba4 040c 	sub.w	r4, r4, ip
 80013d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80013dc:	e79d      	b.n	800131a <__udivmoddi4+0xa2>
 80013de:	4631      	mov	r1, r6
 80013e0:	4630      	mov	r0, r6
 80013e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013e6:	f1ce 0420 	rsb	r4, lr, #32
 80013ea:	fa05 f30e 	lsl.w	r3, r5, lr
 80013ee:	fa07 f70e 	lsl.w	r7, r7, lr
 80013f2:	fa20 f804 	lsr.w	r8, r0, r4
 80013f6:	0c3a      	lsrs	r2, r7, #16
 80013f8:	fa25 f404 	lsr.w	r4, r5, r4
 80013fc:	ea48 0803 	orr.w	r8, r8, r3
 8001400:	fbb4 f1f2 	udiv	r1, r4, r2
 8001404:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8001408:	fb02 4411 	mls	r4, r2, r1, r4
 800140c:	fa1f fc87 	uxth.w	ip, r7
 8001410:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8001414:	fb01 f30c 	mul.w	r3, r1, ip
 8001418:	42ab      	cmp	r3, r5
 800141a:	fa00 f40e 	lsl.w	r4, r0, lr
 800141e:	d909      	bls.n	8001434 <__udivmoddi4+0x1bc>
 8001420:	19ed      	adds	r5, r5, r7
 8001422:	f101 30ff 	add.w	r0, r1, #4294967295
 8001426:	f080 808a 	bcs.w	800153e <__udivmoddi4+0x2c6>
 800142a:	42ab      	cmp	r3, r5
 800142c:	f240 8087 	bls.w	800153e <__udivmoddi4+0x2c6>
 8001430:	3902      	subs	r1, #2
 8001432:	443d      	add	r5, r7
 8001434:	1aeb      	subs	r3, r5, r3
 8001436:	fa1f f588 	uxth.w	r5, r8
 800143a:	fbb3 f0f2 	udiv	r0, r3, r2
 800143e:	fb02 3310 	mls	r3, r2, r0, r3
 8001442:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001446:	fb00 f30c 	mul.w	r3, r0, ip
 800144a:	42ab      	cmp	r3, r5
 800144c:	d907      	bls.n	800145e <__udivmoddi4+0x1e6>
 800144e:	19ed      	adds	r5, r5, r7
 8001450:	f100 38ff 	add.w	r8, r0, #4294967295
 8001454:	d26f      	bcs.n	8001536 <__udivmoddi4+0x2be>
 8001456:	42ab      	cmp	r3, r5
 8001458:	d96d      	bls.n	8001536 <__udivmoddi4+0x2be>
 800145a:	3802      	subs	r0, #2
 800145c:	443d      	add	r5, r7
 800145e:	1aeb      	subs	r3, r5, r3
 8001460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001464:	e78f      	b.n	8001386 <__udivmoddi4+0x10e>
 8001466:	f1c1 0720 	rsb	r7, r1, #32
 800146a:	fa22 f807 	lsr.w	r8, r2, r7
 800146e:	408b      	lsls	r3, r1
 8001470:	fa05 f401 	lsl.w	r4, r5, r1
 8001474:	ea48 0303 	orr.w	r3, r8, r3
 8001478:	fa20 fe07 	lsr.w	lr, r0, r7
 800147c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8001480:	40fd      	lsrs	r5, r7
 8001482:	ea4e 0e04 	orr.w	lr, lr, r4
 8001486:	fbb5 f9fc 	udiv	r9, r5, ip
 800148a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800148e:	fb0c 5519 	mls	r5, ip, r9, r5
 8001492:	fa1f f883 	uxth.w	r8, r3
 8001496:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800149a:	fb09 f408 	mul.w	r4, r9, r8
 800149e:	42ac      	cmp	r4, r5
 80014a0:	fa02 f201 	lsl.w	r2, r2, r1
 80014a4:	fa00 fa01 	lsl.w	sl, r0, r1
 80014a8:	d908      	bls.n	80014bc <__udivmoddi4+0x244>
 80014aa:	18ed      	adds	r5, r5, r3
 80014ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80014b0:	d243      	bcs.n	800153a <__udivmoddi4+0x2c2>
 80014b2:	42ac      	cmp	r4, r5
 80014b4:	d941      	bls.n	800153a <__udivmoddi4+0x2c2>
 80014b6:	f1a9 0902 	sub.w	r9, r9, #2
 80014ba:	441d      	add	r5, r3
 80014bc:	1b2d      	subs	r5, r5, r4
 80014be:	fa1f fe8e 	uxth.w	lr, lr
 80014c2:	fbb5 f0fc 	udiv	r0, r5, ip
 80014c6:	fb0c 5510 	mls	r5, ip, r0, r5
 80014ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80014ce:	fb00 f808 	mul.w	r8, r0, r8
 80014d2:	45a0      	cmp	r8, r4
 80014d4:	d907      	bls.n	80014e6 <__udivmoddi4+0x26e>
 80014d6:	18e4      	adds	r4, r4, r3
 80014d8:	f100 35ff 	add.w	r5, r0, #4294967295
 80014dc:	d229      	bcs.n	8001532 <__udivmoddi4+0x2ba>
 80014de:	45a0      	cmp	r8, r4
 80014e0:	d927      	bls.n	8001532 <__udivmoddi4+0x2ba>
 80014e2:	3802      	subs	r0, #2
 80014e4:	441c      	add	r4, r3
 80014e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014ea:	eba4 0408 	sub.w	r4, r4, r8
 80014ee:	fba0 8902 	umull	r8, r9, r0, r2
 80014f2:	454c      	cmp	r4, r9
 80014f4:	46c6      	mov	lr, r8
 80014f6:	464d      	mov	r5, r9
 80014f8:	d315      	bcc.n	8001526 <__udivmoddi4+0x2ae>
 80014fa:	d012      	beq.n	8001522 <__udivmoddi4+0x2aa>
 80014fc:	b156      	cbz	r6, 8001514 <__udivmoddi4+0x29c>
 80014fe:	ebba 030e 	subs.w	r3, sl, lr
 8001502:	eb64 0405 	sbc.w	r4, r4, r5
 8001506:	fa04 f707 	lsl.w	r7, r4, r7
 800150a:	40cb      	lsrs	r3, r1
 800150c:	431f      	orrs	r7, r3
 800150e:	40cc      	lsrs	r4, r1
 8001510:	6037      	str	r7, [r6, #0]
 8001512:	6074      	str	r4, [r6, #4]
 8001514:	2100      	movs	r1, #0
 8001516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800151a:	4618      	mov	r0, r3
 800151c:	e6f8      	b.n	8001310 <__udivmoddi4+0x98>
 800151e:	4690      	mov	r8, r2
 8001520:	e6e0      	b.n	80012e4 <__udivmoddi4+0x6c>
 8001522:	45c2      	cmp	sl, r8
 8001524:	d2ea      	bcs.n	80014fc <__udivmoddi4+0x284>
 8001526:	ebb8 0e02 	subs.w	lr, r8, r2
 800152a:	eb69 0503 	sbc.w	r5, r9, r3
 800152e:	3801      	subs	r0, #1
 8001530:	e7e4      	b.n	80014fc <__udivmoddi4+0x284>
 8001532:	4628      	mov	r0, r5
 8001534:	e7d7      	b.n	80014e6 <__udivmoddi4+0x26e>
 8001536:	4640      	mov	r0, r8
 8001538:	e791      	b.n	800145e <__udivmoddi4+0x1e6>
 800153a:	4681      	mov	r9, r0
 800153c:	e7be      	b.n	80014bc <__udivmoddi4+0x244>
 800153e:	4601      	mov	r1, r0
 8001540:	e778      	b.n	8001434 <__udivmoddi4+0x1bc>
 8001542:	3802      	subs	r0, #2
 8001544:	443c      	add	r4, r7
 8001546:	e745      	b.n	80013d4 <__udivmoddi4+0x15c>
 8001548:	4608      	mov	r0, r1
 800154a:	e708      	b.n	800135e <__udivmoddi4+0xe6>
 800154c:	f1a8 0802 	sub.w	r8, r8, #2
 8001550:	443d      	add	r5, r7
 8001552:	e72b      	b.n	80013ac <__udivmoddi4+0x134>

08001554 <__aeabi_idiv0>:
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop

08001558 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001562:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <HAL_Init+0x3c>)
 8001564:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <HAL_Init+0x3c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156e:	2003      	movs	r0, #3
 8001570:	f000 f9b4 	bl	80018dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001574:	2000      	movs	r0, #0
 8001576:	f000 f80f 	bl	8001598 <HAL_InitTick>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	e001      	b.n	800158a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001586:	f00d f84f 	bl	800e628 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800158a:	79fb      	ldrb	r3, [r7, #7]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40022000 	.word	0x40022000

08001598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80015a4:	4b16      	ldr	r3, [pc, #88]	; (8001600 <HAL_InitTick+0x68>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d022      	beq.n	80015f2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_InitTick+0x6c>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <HAL_InitTick+0x68>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80015bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f9d4 	bl	800196e <HAL_SYSTICK_Config>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10f      	bne.n	80015ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b0f      	cmp	r3, #15
 80015d0:	d809      	bhi.n	80015e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d2:	2200      	movs	r2, #0
 80015d4:	6879      	ldr	r1, [r7, #4]
 80015d6:	f04f 30ff 	mov.w	r0, #4294967295
 80015da:	f000 f98a 	bl	80018f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015de:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <HAL_InitTick+0x70>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e007      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	e004      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73fb      	strb	r3, [r7, #15]
 80015f0:	e001      	b.n	80015f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000004 	.word	0x20000004
 8001604:	20000010 	.word	0x20000010
 8001608:	20000000 	.word	0x20000000

0800160c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_IncTick+0x1c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_IncTick+0x20>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4413      	add	r3, r2
 800161a:	4a03      	ldr	r2, [pc, #12]	; (8001628 <HAL_IncTick+0x1c>)
 800161c:	6013      	str	r3, [r2, #0]
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	20000984 	.word	0x20000984
 800162c:	20000004 	.word	0x20000004

08001630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return uwTick;
 8001634:	4b02      	ldr	r3, [pc, #8]	; (8001640 <HAL_GetTick+0x10>)
 8001636:	681b      	ldr	r3, [r3, #0]
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	20000984 	.word	0x20000984

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff fff0 	bl	8001630 <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d004      	beq.n	8001668 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_Delay+0x40>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4413      	add	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001668:	bf00      	nop
 800166a:	f7ff ffe1 	bl	8001630 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	1ad2      	subs	r2, r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	429a      	cmp	r2, r3
 8001678:	d3f7      	bcc.n	800166a <HAL_Delay+0x26>
  {
  }
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000004 	.word	0x20000004

08001688 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800168c:	4a04      	ldr	r2, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f043 0302 	orr.w	r3, r3, #2
 8001696:	6053      	str	r3, [r2, #4]
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	e0042000 	.word	0xe0042000

080016a4 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80016a8:	4a04      	ldr	r2, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016aa:	4b04      	ldr	r3, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6053      	str	r3, [r2, #4]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	e0042000 	.word	0xe0042000

080016c0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016dc:	4013      	ands	r3, r2
 80016de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f2:	4a04      	ldr	r2, [pc, #16]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	60d3      	str	r3, [r2, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800170c:	4b04      	ldr	r3, [pc, #16]	; (8001720 <NVIC_GetPriorityGrouping+0x18>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	f003 0307 	and.w	r3, r3, #7
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800172e:	4908      	ldr	r1, [pc, #32]	; (8001750 <NVIC_EnableIRQ+0x2c>)
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	095b      	lsrs	r3, r3, #5
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	e000e100 	.word	0xe000e100

08001754 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800175e:	4909      	ldr	r1, [pc, #36]	; (8001784 <NVIC_DisableIRQ+0x30>)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	095b      	lsrs	r3, r3, #5
 8001766:	79fa      	ldrb	r2, [r7, #7]
 8001768:	f002 021f 	and.w	r2, r2, #31
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	3320      	adds	r3, #32
 8001774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100

08001788 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001792:	4909      	ldr	r1, [pc, #36]	; (80017b8 <NVIC_ClearPendingIRQ+0x30>)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	095b      	lsrs	r3, r3, #5
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	f002 021f 	and.w	r2, r2, #31
 80017a0:	2001      	movs	r0, #1
 80017a2:	fa00 f202 	lsl.w	r2, r0, r2
 80017a6:	3360      	adds	r3, #96	; 0x60
 80017a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000e100 	.word	0xe000e100

080017bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	da0b      	bge.n	80017e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d0:	490d      	ldr	r1, [pc, #52]	; (8001808 <NVIC_SetPriority+0x4c>)
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 030f 	and.w	r3, r3, #15
 80017d8:	3b04      	subs	r3, #4
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	0112      	lsls	r2, r2, #4
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	440b      	add	r3, r1
 80017e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e6:	e009      	b.n	80017fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	4908      	ldr	r1, [pc, #32]	; (800180c <NVIC_SetPriority+0x50>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00
 800180c:	e000e100 	.word	0xe000e100

08001810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f1c3 0307 	rsb	r3, r3, #7
 800182a:	2b04      	cmp	r3, #4
 800182c:	bf28      	it	cs
 800182e:	2304      	movcs	r3, #4
 8001830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3304      	adds	r3, #4
 8001836:	2b06      	cmp	r3, #6
 8001838:	d902      	bls.n	8001840 <NVIC_EncodePriority+0x30>
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3b03      	subs	r3, #3
 800183e:	e000      	b.n	8001842 <NVIC_EncodePriority+0x32>
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	2201      	movs	r2, #1
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	1e5a      	subs	r2, r3, #1
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	401a      	ands	r2, r3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001856:	2101      	movs	r1, #1
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	1e59      	subs	r1, r3, #1
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	; 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001874:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001878:	4905      	ldr	r1, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001882:	4b04      	ldr	r3, [pc, #16]	; (8001894 <NVIC_SystemReset+0x24>)
 8001884:	4313      	orrs	r3, r2
 8001886:	60cb      	str	r3, [r1, #12]
 8001888:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800188c:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800188e:	e7fd      	b.n	800188c <NVIC_SystemReset+0x1c>
 8001890:	e000ed00 	.word	0xe000ed00
 8001894:	05fa0004 	.word	0x05fa0004

08001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018a8:	d301      	bcc.n	80018ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018aa:	2301      	movs	r3, #1
 80018ac:	e00f      	b.n	80018ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ae:	4a0a      	ldr	r2, [pc, #40]	; (80018d8 <SysTick_Config+0x40>)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b6:	210f      	movs	r1, #15
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f7ff ff7e 	bl	80017bc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <SysTick_Config+0x40>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c6:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <SysTick_Config+0x40>)
 80018c8:	2207      	movs	r2, #7
 80018ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	e000e010 	.word	0xe000e010

080018dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff feeb 	bl	80016c0 <NVIC_SetPriorityGrouping>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b086      	sub	sp, #24
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001904:	f7ff ff00 	bl	8001708 <NVIC_GetPriorityGrouping>
 8001908:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	68b9      	ldr	r1, [r7, #8]
 800190e:	6978      	ldr	r0, [r7, #20]
 8001910:	f7ff ff7e 	bl	8001810 <NVIC_EncodePriority>
 8001914:	4602      	mov	r2, r0
 8001916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191a:	4611      	mov	r1, r2
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff4d 	bl	80017bc <NVIC_SetPriority>
}
 8001922:	bf00      	nop
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fef3 	bl	8001724 <NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fefd 	bl	8001754 <NVIC_DisableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001966:	f7ff ff83 	bl	8001870 <NVIC_SystemReset>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ff8e 	bl	8001898 <SysTick_Config>
 800197c:	4603      	mov	r3, r0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fef7 	bl	8001788 <NVIC_ClearPendingIRQ>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e098      	b.n	8001ae8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b4d      	ldr	r3, [pc, #308]	; (8001af4 <HAL_DMA_Init+0x150>)
 80019be:	429a      	cmp	r2, r3
 80019c0:	d80f      	bhi.n	80019e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	4b4b      	ldr	r3, [pc, #300]	; (8001af8 <HAL_DMA_Init+0x154>)
 80019ca:	4413      	add	r3, r2
 80019cc:	4a4b      	ldr	r2, [pc, #300]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	091b      	lsrs	r3, r3, #4
 80019d4:	009a      	lsls	r2, r3, #2
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a48      	ldr	r2, [pc, #288]	; (8001b00 <HAL_DMA_Init+0x15c>)
 80019de:	641a      	str	r2, [r3, #64]	; 0x40
 80019e0:	e00e      	b.n	8001a00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b46      	ldr	r3, [pc, #280]	; (8001b04 <HAL_DMA_Init+0x160>)
 80019ea:	4413      	add	r3, r2
 80019ec:	4a43      	ldr	r2, [pc, #268]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ee:	fba2 2303 	umull	r2, r3, r2, r3
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	009a      	lsls	r2, r3, #2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a42      	ldr	r2, [pc, #264]	; (8001b08 <HAL_DMA_Init+0x164>)
 80019fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a5a:	d039      	beq.n	8001ad0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	4a27      	ldr	r2, [pc, #156]	; (8001b00 <HAL_DMA_Init+0x15c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d11a      	bne.n	8001a9c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a66:	4929      	ldr	r1, [pc, #164]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a68:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a70:	f003 031c 	and.w	r3, r3, #28
 8001a74:	200f      	movs	r0, #15
 8001a76:	fa00 f303 	lsl.w	r3, r0, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001a80:	4822      	ldr	r0, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a82:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6859      	ldr	r1, [r3, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	f003 031c 	and.w	r3, r3, #28
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	4313      	orrs	r3, r2
 8001a98:	6003      	str	r3, [r0, #0]
 8001a9a:	e019      	b.n	8001ad0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a9c:	491c      	ldr	r1, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f003 031c 	and.w	r3, r3, #28
 8001aaa:	200f      	movs	r0, #15
 8001aac:	fa00 f303 	lsl.w	r3, r0, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ab6:	4816      	ldr	r0, [pc, #88]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001ab8:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac4:	f003 031c 	and.w	r3, r3, #28
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40020407 	.word	0x40020407
 8001af8:	bffdfff8 	.word	0xbffdfff8
 8001afc:	cccccccd 	.word	0xcccccccd
 8001b00:	40020000 	.word	0x40020000
 8001b04:	bffdfbf8 	.word	0xbffdfbf8
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	400200a8 	.word	0x400200a8
 8001b10:	400204a8 	.word	0x400204a8

08001b14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e072      	b.n	8001c0c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6812      	ldr	r2, [r2, #0]
 8001b2e:	6812      	ldr	r2, [r2, #0]
 8001b30:	f022 0201 	bic.w	r2, r2, #1
 8001b34:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b36      	ldr	r3, [pc, #216]	; (8001c18 <HAL_DMA_DeInit+0x104>)
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d80f      	bhi.n	8001b62 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	4b34      	ldr	r3, [pc, #208]	; (8001c1c <HAL_DMA_DeInit+0x108>)
 8001b4a:	4413      	add	r3, r2
 8001b4c:	4a34      	ldr	r2, [pc, #208]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	091b      	lsrs	r3, r3, #4
 8001b54:	009a      	lsls	r2, r3, #2
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a31      	ldr	r2, [pc, #196]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001b5e:	641a      	str	r2, [r3, #64]	; 0x40
 8001b60:	e00e      	b.n	8001b80 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b2f      	ldr	r3, [pc, #188]	; (8001c28 <HAL_DMA_DeInit+0x114>)
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a2c      	ldr	r2, [pc, #176]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b72:	091b      	lsrs	r3, r3, #4
 8001b74:	009a      	lsls	r2, r3, #2
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	; (8001c2c <HAL_DMA_DeInit+0x118>)
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b90:	f002 021c 	and.w	r2, r2, #28
 8001b94:	2101      	movs	r1, #1
 8001b96:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	4a20      	ldr	r2, [pc, #128]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10d      	bne.n	8001bc2 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ba6:	4922      	ldr	r1, [pc, #136]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001ba8:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb0:	f003 031c 	and.w	r3, r3, #28
 8001bb4:	200f      	movs	r0, #15
 8001bb6:	fa00 f303 	lsl.w	r3, r0, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	600b      	str	r3, [r1, #0]
 8001bc0:	e00c      	b.n	8001bdc <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001bc2:	491c      	ldr	r1, [pc, #112]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bcc:	f003 031c 	and.w	r3, r3, #28
 8001bd0:	200f      	movs	r0, #15
 8001bd2:	fa00 f303 	lsl.w	r3, r0, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40020407 	.word	0x40020407
 8001c1c:	bffdfff8 	.word	0xbffdfff8
 8001c20:	cccccccd 	.word	0xcccccccd
 8001c24:	40020000 	.word	0x40020000
 8001c28:	bffdfbf8 	.word	0xbffdfbf8
 8001c2c:	40020400 	.word	0x40020400
 8001c30:	400200a8 	.word	0x400200a8
 8001c34:	400204a8 	.word	0x400204a8

08001c38 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d101      	bne.n	8001c58 <HAL_DMA_Start+0x20>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e02e      	b.n	8001cb6 <HAL_DMA_Start+0x7e>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d11d      	bne.n	8001ca8 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2202      	movs	r2, #2
 8001c70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	6812      	ldr	r2, [r2, #0]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	f022 0201 	bic.w	r2, r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 f9ac 	bl	8001fee <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	f042 0201 	orr.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	e005      	b.n	8001cb4 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	60f8      	str	r0, [r7, #12]
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_DMA_Start_IT+0x20>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e04b      	b.n	8001d76 <HAL_DMA_Start_IT+0xb8>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d13a      	bne.n	8001d68 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	6812      	ldr	r2, [r2, #0]
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	f022 0201 	bic.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f000 f969 	bl	8001fee <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	f042 020e 	orr.w	r2, r2, #14
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	e00f      	b.n	8001d56 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	6812      	ldr	r2, [r2, #0]
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	f022 0204 	bic.w	r2, r2, #4
 8001d44:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	f042 020a 	orr.w	r2, r2, #10
 8001d54:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	f042 0201 	orr.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e005      	b.n	8001d74 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d70:	2302      	movs	r3, #2
 8001d72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b085      	sub	sp, #20
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d86:	2300      	movs	r3, #0
 8001d88:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d008      	beq.n	8001da8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2204      	movs	r2, #4
 8001d9a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e022      	b.n	8001dee <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	6812      	ldr	r2, [r2, #0]
 8001db2:	f022 020e 	bic.w	r2, r2, #14
 8001db6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6812      	ldr	r2, [r2, #0]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	f022 0201 	bic.w	r2, r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001dd0:	f002 021c 	and.w	r2, r2, #28
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dda:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d005      	beq.n	8001e1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2204      	movs	r2, #4
 8001e14:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	73fb      	strb	r3, [r7, #15]
 8001e1a:	e029      	b.n	8001e70 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	6812      	ldr	r2, [r2, #0]
 8001e26:	f022 020e 	bic.w	r2, r2, #14
 8001e2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e44:	f002 021c 	and.w	r2, r2, #28
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	4798      	blx	r3
    }
  }
  return status;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	f003 031c 	and.w	r3, r3, #28
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d026      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d021      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d107      	bne.n	8001ece <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	f022 0204 	bic.w	r2, r2, #4
 8001ecc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ed6:	f002 021c 	and.w	r2, r2, #28
 8001eda:	2104      	movs	r1, #4
 8001edc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d071      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001ef2:	e06c      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	f003 031c 	and.w	r3, r3, #28
 8001efc:	2202      	movs	r2, #2
 8001efe:	409a      	lsls	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4013      	ands	r3, r2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d02e      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d029      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d10b      	bne.n	8001f38 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	f022 020a 	bic.w	r2, r2, #10
 8001f2e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f40:	f002 021c 	and.w	r2, r2, #28
 8001f44:	2102      	movs	r1, #2
 8001f46:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d038      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f64:	e033      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f003 031c 	and.w	r3, r3, #28
 8001f6e:	2208      	movs	r2, #8
 8001f70:	409a      	lsls	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d02a      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d025      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	f022 020e 	bic.w	r2, r2, #14
 8001f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f9c:	f002 021c 	and.w	r2, r2, #28
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
}
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr

08001fee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b085      	sub	sp, #20
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002004:	f002 021c 	and.w	r2, r2, #28
 8002008:	2101      	movs	r1, #1
 800200a:	fa01 f202 	lsl.w	r2, r1, r2
 800200e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b10      	cmp	r3, #16
 800201e:	d108      	bne.n	8002032 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002030:	e007      	b.n	8002042 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	60da      	str	r2, [r3, #12]
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800205a:	e17f      	b.n	800235c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	fa01 f303 	lsl.w	r3, r1, r3
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 8171 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d00b      	beq.n	8002094 <HAL_GPIO_Init+0x48>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d007      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002088:	2b11      	cmp	r3, #17
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	2b12      	cmp	r3, #18
 8002092:	d130      	bne.n	80020f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ca:	2201      	movs	r2, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f003 0201 	and.w	r2, r3, #1
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d118      	bne.n	8002134 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002108:	2201      	movs	r2, #1
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	08db      	lsrs	r3, r3, #3
 800211e:	f003 0201 	and.w	r2, r3, #1
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	2203      	movs	r2, #3
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x128>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b12      	cmp	r3, #18
 8002172:	d123      	bne.n	80021bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	08da      	lsrs	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3208      	adds	r2, #8
 800217c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	220f      	movs	r2, #15
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	08da      	lsrs	r2, r3, #3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	3208      	adds	r2, #8
 80021b6:	6939      	ldr	r1, [r7, #16]
 80021b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 0203 	and.w	r2, r3, #3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 80ac 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fe:	4a5e      	ldr	r2, [pc, #376]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002200:	4b5d      	ldr	r3, [pc, #372]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6613      	str	r3, [r2, #96]	; 0x60
 800220a:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <HAL_GPIO_Init+0x32c>)
 800220c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002216:	4a59      	ldr	r2, [pc, #356]	; (800237c <HAL_GPIO_Init+0x330>)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	089b      	lsrs	r3, r3, #2
 800221c:	3302      	adds	r3, #2
 800221e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002222:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	220f      	movs	r2, #15
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4013      	ands	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002240:	d025      	beq.n	800228e <HAL_GPIO_Init+0x242>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4e      	ldr	r2, [pc, #312]	; (8002380 <HAL_GPIO_Init+0x334>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d01f      	beq.n	800228a <HAL_GPIO_Init+0x23e>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4d      	ldr	r2, [pc, #308]	; (8002384 <HAL_GPIO_Init+0x338>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d019      	beq.n	8002286 <HAL_GPIO_Init+0x23a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4c      	ldr	r2, [pc, #304]	; (8002388 <HAL_GPIO_Init+0x33c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d013      	beq.n	8002282 <HAL_GPIO_Init+0x236>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4b      	ldr	r2, [pc, #300]	; (800238c <HAL_GPIO_Init+0x340>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00d      	beq.n	800227e <HAL_GPIO_Init+0x232>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4a      	ldr	r2, [pc, #296]	; (8002390 <HAL_GPIO_Init+0x344>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d007      	beq.n	800227a <HAL_GPIO_Init+0x22e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a49      	ldr	r2, [pc, #292]	; (8002394 <HAL_GPIO_Init+0x348>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d101      	bne.n	8002276 <HAL_GPIO_Init+0x22a>
 8002272:	2306      	movs	r3, #6
 8002274:	e00c      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002276:	2307      	movs	r3, #7
 8002278:	e00a      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227a:	2305      	movs	r3, #5
 800227c:	e008      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227e:	2304      	movs	r3, #4
 8002280:	e006      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002282:	2303      	movs	r3, #3
 8002284:	e004      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002286:	2302      	movs	r3, #2
 8002288:	e002      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228e:	2300      	movs	r3, #0
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	f002 0203 	and.w	r2, r2, #3
 8002296:	0092      	lsls	r2, r2, #2
 8002298:	4093      	lsls	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022a0:	4936      	ldr	r1, [pc, #216]	; (800237c <HAL_GPIO_Init+0x330>)
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	3302      	adds	r3, #2
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022ae:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022d2:	4a31      	ldr	r2, [pc, #196]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80022d8:	4b2f      	ldr	r3, [pc, #188]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022fc:	4a26      	ldr	r2, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002302:	4b25      	ldr	r3, [pc, #148]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002326:	4a1c      	ldr	r2, [pc, #112]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800232c:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <HAL_GPIO_Init+0x34c>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	43db      	mvns	r3, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002350:	4a11      	ldr	r2, [pc, #68]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3301      	adds	r3, #1
 800235a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa22 f303 	lsr.w	r3, r2, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	f47f ae78 	bne.w	800205c <HAL_GPIO_Init+0x10>
  }
}
 800236c:	bf00      	nop
 800236e:	371c      	adds	r7, #28
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	40010000 	.word	0x40010000
 8002380:	48000400 	.word	0x48000400
 8002384:	48000800 	.word	0x48000800
 8002388:	48000c00 	.word	0x48000c00
 800238c:	48001000 	.word	0x48001000
 8002390:	48001400 	.word	0x48001400
 8002394:	48001800 	.word	0x48001800
 8002398:	40010400 	.word	0x40010400

0800239c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80023aa:	e0cd      	b.n	8002548 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80023ac:	2201      	movs	r2, #1
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	409a      	lsls	r2, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80c1 	beq.w	8002542 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80023c0:	4a67      	ldr	r2, [pc, #412]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023cc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80023e8:	d025      	beq.n	8002436 <HAL_GPIO_DeInit+0x9a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a5d      	ldr	r2, [pc, #372]	; (8002564 <HAL_GPIO_DeInit+0x1c8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01f      	beq.n	8002432 <HAL_GPIO_DeInit+0x96>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a5c      	ldr	r2, [pc, #368]	; (8002568 <HAL_GPIO_DeInit+0x1cc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d019      	beq.n	800242e <HAL_GPIO_DeInit+0x92>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a5b      	ldr	r2, [pc, #364]	; (800256c <HAL_GPIO_DeInit+0x1d0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_GPIO_DeInit+0x8e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a5a      	ldr	r2, [pc, #360]	; (8002570 <HAL_GPIO_DeInit+0x1d4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d00d      	beq.n	8002426 <HAL_GPIO_DeInit+0x8a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a59      	ldr	r2, [pc, #356]	; (8002574 <HAL_GPIO_DeInit+0x1d8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d007      	beq.n	8002422 <HAL_GPIO_DeInit+0x86>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a58      	ldr	r2, [pc, #352]	; (8002578 <HAL_GPIO_DeInit+0x1dc>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d101      	bne.n	800241e <HAL_GPIO_DeInit+0x82>
 800241a:	2306      	movs	r3, #6
 800241c:	e00c      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800241e:	2307      	movs	r3, #7
 8002420:	e00a      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002422:	2305      	movs	r3, #5
 8002424:	e008      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002426:	2304      	movs	r3, #4
 8002428:	e006      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242a:	2303      	movs	r3, #3
 800242c:	e004      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242e:	2302      	movs	r3, #2
 8002430:	e002      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002436:	2300      	movs	r3, #0
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	f002 0203 	and.w	r2, r2, #3
 800243e:	0092      	lsls	r2, r2, #2
 8002440:	fa03 f202 	lsl.w	r2, r3, r2
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	429a      	cmp	r2, r3
 8002448:	d132      	bne.n	80024b0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800244a:	494c      	ldr	r1, [pc, #304]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244c:	4b4b      	ldr	r3, [pc, #300]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	4013      	ands	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002458:	4948      	ldr	r1, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245a:	4b48      	ldr	r3, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	43db      	mvns	r3, r3
 8002462:	4013      	ands	r3, r2
 8002464:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002466:	4945      	ldr	r1, [pc, #276]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002468:	4b44      	ldr	r3, [pc, #272]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	43db      	mvns	r3, r3
 8002470:	4013      	ands	r3, r2
 8002472:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002474:	4941      	ldr	r1, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002476:	4b41      	ldr	r3, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	4013      	ands	r3, r2
 8002480:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 0303 	and.w	r3, r3, #3
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	220f      	movs	r2, #15
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002492:	4833      	ldr	r0, [pc, #204]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	4931      	ldr	r1, [pc, #196]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	0892      	lsrs	r2, r2, #2
 800249e:	3202      	adds	r2, #2
 80024a0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	43d2      	mvns	r2, r2
 80024a8:	400a      	ands	r2, r1
 80024aa:	3302      	adds	r3, #2
 80024ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	2103      	movs	r1, #3
 80024ba:	fa01 f303 	lsl.w	r3, r1, r3
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	08da      	lsrs	r2, r3, #3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	08d9      	lsrs	r1, r3, #3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3108      	adds	r1, #8
 80024d0:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	200f      	movs	r0, #15
 80024de:	fa00 f303 	lsl.w	r3, r0, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	4019      	ands	r1, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	3208      	adds	r2, #8
 80024ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	2103      	movs	r1, #3
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	401a      	ands	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	2101      	movs	r1, #1
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	fa01 f303 	lsl.w	r3, r1, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	401a      	ands	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	2103      	movs	r1, #3
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	43db      	mvns	r3, r3
 8002528:	401a      	ands	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002532:	2101      	movs	r1, #1
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	43db      	mvns	r3, r3
 800253c:	401a      	ands	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3301      	adds	r3, #1
 8002546:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f47f af2b 	bne.w	80023ac <HAL_GPIO_DeInit+0x10>
  }
}
 8002556:	bf00      	nop
 8002558:	371c      	adds	r7, #28
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40010000 	.word	0x40010000
 8002564:	48000400 	.word	0x48000400
 8002568:	48000800 	.word	0x48000800
 800256c:	48000c00 	.word	0x48000c00
 8002570:	48001000 	.word	0x48001000
 8002574:	48001400 	.word	0x48001400
 8002578:	48001800 	.word	0x48001800
 800257c:	40010400 	.word	0x40010400

08002580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
 800258c:	4613      	mov	r3, r2
 800258e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002590:	787b      	ldrb	r3, [r7, #1]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002596:	887a      	ldrh	r2, [r7, #2]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800259c:	e002      	b.n	80025a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	460b      	mov	r3, r1
 80025b8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025c6:	887a      	ldrh	r2, [r7, #2]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80025cc:	e002      	b.n	80025d4 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ce:	887a      	ldrh	r2, [r7, #2]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	619a      	str	r2, [r3, #24]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e080      	b.n	80026f2 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d106      	bne.n	800260a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f00c fb23 	bl	800ec50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2224      	movs	r2, #36	; 0x24
 800260e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	f022 0201 	bic.w	r2, r2, #1
 8002620:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	6852      	ldr	r2, [r2, #4]
 800262a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800262e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	6892      	ldr	r2, [r2, #8]
 800263a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800263e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d107      	bne.n	8002658 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6892      	ldr	r2, [r2, #8]
 8002650:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	e006      	b.n	8002666 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6892      	ldr	r2, [r2, #8]
 8002660:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002664:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d104      	bne.n	8002678 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002676:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800268a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	68d2      	ldr	r2, [r2, #12]
 8002696:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800269a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6911      	ldr	r1, [r2, #16]
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6952      	ldr	r2, [r2, #20]
 80026a8:	4311      	orrs	r1, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6992      	ldr	r2, [r2, #24]
 80026ae:	0212      	lsls	r2, r2, #8
 80026b0:	430a      	orrs	r2, r1
 80026b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	69d1      	ldr	r1, [r2, #28]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6a12      	ldr	r2, [r2, #32]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e021      	b.n	8002750 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2224      	movs	r2, #36	; 0x24
 8002710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	f022 0201 	bic.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f00c fae1 	bl	800ecec <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	4608      	mov	r0, r1
 8002762:	4611      	mov	r1, r2
 8002764:	461a      	mov	r2, r3
 8002766:	4603      	mov	r3, r0
 8002768:	817b      	strh	r3, [r7, #10]
 800276a:	460b      	mov	r3, r1
 800276c:	813b      	strh	r3, [r7, #8]
 800276e:	4613      	mov	r3, r2
 8002770:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b20      	cmp	r3, #32
 800277c:	f040 80f9 	bne.w	8002972 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d002      	beq.n	800278c <HAL_I2C_Mem_Write+0x34>
 8002786:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002792:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0ed      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_I2C_Mem_Write+0x4e>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e0e6      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027ae:	f7fe ff3f 	bl	8001630 <HAL_GetTick>
 80027b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	2319      	movs	r3, #25
 80027ba:	2201      	movs	r2, #1
 80027bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 fbca 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0d1      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2221      	movs	r2, #33	; 0x21
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2240      	movs	r2, #64	; 0x40
 80027dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6a3a      	ldr	r2, [r7, #32]
 80027ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027f8:	88f8      	ldrh	r0, [r7, #6]
 80027fa:	893a      	ldrh	r2, [r7, #8]
 80027fc:	8979      	ldrh	r1, [r7, #10]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	4603      	mov	r3, r0
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fadb 	bl	8002dc4 <I2C_RequestMemoryWrite>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0a9      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	2bff      	cmp	r3, #255	; 0xff
 8002828:	d90e      	bls.n	8002848 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	22ff      	movs	r2, #255	; 0xff
 800282e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002834:	b2da      	uxtb	r2, r3
 8002836:	8979      	ldrh	r1, [r7, #10]
 8002838:	2300      	movs	r3, #0
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fcad 	bl	80031a0 <I2C_TransferConfig>
 8002846:	e00f      	b.n	8002868 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002856:	b2da      	uxtb	r2, r3
 8002858:	8979      	ldrh	r1, [r7, #10]
 800285a:	2300      	movs	r3, #0
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fc9c 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fbb4 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e07b      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002884:	7812      	ldrb	r2, [r2, #0]
 8002886:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	1c5a      	adds	r2, r3, #1
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a4:	3b01      	subs	r3, #1
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d034      	beq.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d130      	bne.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	2200      	movs	r2, #0
 80028c6:	2180      	movs	r1, #128	; 0x80
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 fb46 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e04d      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2bff      	cmp	r3, #255	; 0xff
 80028e0:	d90e      	bls.n	8002900 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	22ff      	movs	r2, #255	; 0xff
 80028e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	8979      	ldrh	r1, [r7, #10]
 80028f0:	2300      	movs	r3, #0
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 fc51 	bl	80031a0 <I2C_TransferConfig>
 80028fe:	e00f      	b.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800290e:	b2da      	uxtb	r2, r3
 8002910:	8979      	ldrh	r1, [r7, #10]
 8002912:	2300      	movs	r3, #0
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 fc40 	bl	80031a0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d19e      	bne.n	8002868 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fb93 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e01a      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2220      	movs	r2, #32
 8002944:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <HAL_I2C_Mem_Write+0x224>)
 8002952:	400b      	ands	r3, r1
 8002954:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800296e:	2300      	movs	r3, #0
 8002970:	e000      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002972:	2302      	movs	r3, #2
  }
}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	fe00e800 	.word	0xfe00e800

08002980 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	4608      	mov	r0, r1
 800298a:	4611      	mov	r1, r2
 800298c:	461a      	mov	r2, r3
 800298e:	4603      	mov	r3, r0
 8002990:	817b      	strh	r3, [r7, #10]
 8002992:	460b      	mov	r3, r1
 8002994:	813b      	strh	r3, [r7, #8]
 8002996:	4613      	mov	r3, r2
 8002998:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	f040 80fd 	bne.w	8002ba2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <HAL_I2C_Mem_Read+0x34>
 80029ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d105      	bne.n	80029c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e0f1      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_I2C_Mem_Read+0x4e>
 80029ca:	2302      	movs	r3, #2
 80029cc:	e0ea      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029d6:	f7fe fe2b 	bl	8001630 <HAL_GetTick>
 80029da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	2319      	movs	r3, #25
 80029e2:	2201      	movs	r2, #1
 80029e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 fab6 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0d5      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2222      	movs	r2, #34	; 0x22
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2240      	movs	r2, #64	; 0x40
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a3a      	ldr	r2, [r7, #32]
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a20:	88f8      	ldrh	r0, [r7, #6]
 8002a22:	893a      	ldrh	r2, [r7, #8]
 8002a24:	8979      	ldrh	r1, [r7, #10]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	9301      	str	r3, [sp, #4]
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	9300      	str	r3, [sp, #0]
 8002a2e:	4603      	mov	r3, r0
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 fa1b 	bl	8002e6c <I2C_RequestMemoryRead>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0ad      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	2bff      	cmp	r3, #255	; 0xff
 8002a50:	d90e      	bls.n	8002a70 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	22ff      	movs	r2, #255	; 0xff
 8002a56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	8979      	ldrh	r1, [r7, #10]
 8002a60:	4b52      	ldr	r3, [pc, #328]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 fb99 	bl	80031a0 <I2C_TransferConfig>
 8002a6e:	e00f      	b.n	8002a90 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	8979      	ldrh	r1, [r7, #10]
 8002a82:	4b4a      	ldr	r3, [pc, #296]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 fb88 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a96:	2200      	movs	r2, #0
 8002a98:	2104      	movs	r1, #4
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 fa5d 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e07c      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	1c5a      	adds	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d034      	beq.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d130      	bne.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	9300      	str	r3, [sp, #0]
 8002af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002af4:	2200      	movs	r2, #0
 8002af6:	2180      	movs	r1, #128	; 0x80
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 fa2e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e04d      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2bff      	cmp	r3, #255	; 0xff
 8002b10:	d90e      	bls.n	8002b30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	22ff      	movs	r2, #255	; 0xff
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	8979      	ldrh	r1, [r7, #10]
 8002b20:	2300      	movs	r3, #0
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fb39 	bl	80031a0 <I2C_TransferConfig>
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	8979      	ldrh	r1, [r7, #10]
 8002b42:	2300      	movs	r3, #0
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fb28 	bl	80031a0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d19a      	bne.n	8002a90 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 fa7b 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e01a      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2220      	movs	r2, #32
 8002b74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6859      	ldr	r1, [r3, #4]
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_I2C_Mem_Read+0x230>)
 8002b82:	400b      	ands	r3, r1
 8002b84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002ba2:	2302      	movs	r3, #2
  }
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	80002400 	.word	0x80002400
 8002bb0:	fe00e800 	.word	0xfe00e800

08002bb4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	; 0x28
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	607a      	str	r2, [r7, #4]
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b20      	cmp	r3, #32
 8002bd2:	f040 80f1 	bne.w	8002db8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002be4:	d101      	bne.n	8002bea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002be6:	2302      	movs	r3, #2
 8002be8:	e0e7      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_I2C_IsDeviceReady+0x44>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e0e0      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2224      	movs	r2, #36	; 0x24
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d107      	bne.n	8002c2a <HAL_I2C_IsDeviceReady+0x76>
 8002c1a:	897b      	ldrh	r3, [r7, #10]
 8002c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c28:	e004      	b.n	8002c34 <HAL_I2C_IsDeviceReady+0x80>
 8002c2a:	897b      	ldrh	r3, [r7, #10]
 8002c2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c30:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002c34:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fcfb 	bl	8001630 <HAL_GetTick>
 8002c3a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	f003 0320 	and.w	r3, r3, #32
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	bf0c      	ite	eq
 8002c4a:	2301      	moveq	r3, #1
 8002c4c:	2300      	movne	r3, #0
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f003 0310 	and.w	r3, r3, #16
 8002c5c:	2b10      	cmp	r3, #16
 8002c5e:	bf0c      	ite	eq
 8002c60:	2301      	moveq	r3, #1
 8002c62:	2300      	movne	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002c68:	e034      	b.n	8002cd4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c70:	d01a      	beq.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c72:	f7fe fcdd 	bl	8001630 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	1ad2      	subs	r2, r2, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d802      	bhi.n	8002c88 <HAL_I2C_IsDeviceReady+0xd4>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10f      	bne.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e088      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	bf0c      	ite	eq
 8002cb6:	2301      	moveq	r3, #1
 8002cb8:	2300      	movne	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002cd4:	7ffb      	ldrb	r3, [r7, #31]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d102      	bne.n	8002ce0 <HAL_I2C_IsDeviceReady+0x12c>
 8002cda:	7fbb      	ldrb	r3, [r7, #30]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0c4      	beq.n	8002c6a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d01a      	beq.n	8002d24 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 f92e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e058      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e04a      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2120      	movs	r1, #32
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f913 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e03d      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2210      	movs	r2, #16
 8002d44:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d118      	bne.n	8002d88 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	6852      	ldr	r2, [r2, #4]
 8002d60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d64:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2120      	movs	r1, #32
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 f8f2 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e01c      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2220      	movs	r2, #32
 8002d86:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	f4ff af3b 	bcc.w	8002c0e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	f043 0220 	orr.w	r2, r3, #32
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	4608      	mov	r0, r1
 8002dce:	4611      	mov	r1, r2
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	817b      	strh	r3, [r7, #10]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	813b      	strh	r3, [r7, #8]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	8979      	ldrh	r1, [r7, #10]
 8002de4:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <I2C_RequestMemoryWrite+0xa4>)
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 f9d7 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	69b9      	ldr	r1, [r7, #24]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f8ef 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e02c      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d105      	bne.n	8002e18 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	893a      	ldrh	r2, [r7, #8]
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	629a      	str	r2, [r3, #40]	; 0x28
 8002e16:	e015      	b.n	8002e44 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	893a      	ldrh	r2, [r7, #8]
 8002e1e:	0a12      	lsrs	r2, r2, #8
 8002e20:	b292      	uxth	r2, r2
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	69b9      	ldr	r1, [r7, #24]
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f8d5 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e012      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	893a      	ldrh	r2, [r7, #8]
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2180      	movs	r1, #128	; 0x80
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f883 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	80002000 	.word	0x80002000

08002e6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af02      	add	r7, sp, #8
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	4608      	mov	r0, r1
 8002e76:	4611      	mov	r1, r2
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	817b      	strh	r3, [r7, #10]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	813b      	strh	r3, [r7, #8]
 8002e82:	4613      	mov	r3, r2
 8002e84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	8979      	ldrh	r1, [r7, #10]
 8002e8c:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <I2C_RequestMemoryRead+0xa4>)
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2300      	movs	r3, #0
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 f984 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e98:	69fa      	ldr	r2, [r7, #28]
 8002e9a:	69b9      	ldr	r1, [r7, #24]
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 f89c 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e02c      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002eac:	88fb      	ldrh	r3, [r7, #6]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d105      	bne.n	8002ebe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	893a      	ldrh	r2, [r7, #8]
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	629a      	str	r2, [r3, #40]	; 0x28
 8002ebc:	e015      	b.n	8002eea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	893a      	ldrh	r2, [r7, #8]
 8002ec4:	0a12      	lsrs	r2, r2, #8
 8002ec6:	b292      	uxth	r2, r2
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ecc:	69fa      	ldr	r2, [r7, #28]
 8002ece:	69b9      	ldr	r1, [r7, #24]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 f882 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e012      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	893a      	ldrh	r2, [r7, #8]
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2140      	movs	r1, #64	; 0x40
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f830 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	80002000 	.word	0x80002000

08002f14 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d103      	bne.n	8002f32 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d007      	beq.n	8002f50 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	6992      	ldr	r2, [r2, #24]
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	619a      	str	r2, [r3, #24]
  }
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr

08002f5a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	60b9      	str	r1, [r7, #8]
 8002f64:	603b      	str	r3, [r7, #0]
 8002f66:	4613      	mov	r3, r2
 8002f68:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f6a:	e022      	b.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f72:	d01e      	beq.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f74:	f7fe fb5c 	bl	8001630 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	1ad2      	subs	r2, r2, r3
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d802      	bhi.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d113      	bne.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	f043 0220 	orr.w	r2, r3, #32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00f      	b.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699a      	ldr	r2, [r3, #24]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	401a      	ands	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	bf0c      	ite	eq
 8002fc2:	2301      	moveq	r3, #1
 8002fc4:	2300      	movne	r3, #0
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	461a      	mov	r2, r3
 8002fca:	79fb      	ldrb	r3, [r7, #7]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d0cd      	beq.n	8002f6c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b084      	sub	sp, #16
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	60f8      	str	r0, [r7, #12]
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fe6:	e02c      	b.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	68b9      	ldr	r1, [r7, #8]
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 f871 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e02a      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003002:	d01e      	beq.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003004:	f7fe fb14 	bl	8001630 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	1ad2      	subs	r2, r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	429a      	cmp	r2, r3
 8003012:	d802      	bhi.n	800301a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d113      	bne.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301e:	f043 0220 	orr.w	r2, r3, #32
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e007      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b02      	cmp	r3, #2
 800304e:	d1cb      	bne.n	8002fe8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b084      	sub	sp, #16
 800305e:	af00      	add	r7, sp, #0
 8003060:	60f8      	str	r0, [r7, #12]
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003066:	e028      	b.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f831 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e026      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800307c:	f7fe fad8 	bl	8001630 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	1ad2      	subs	r2, r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	429a      	cmp	r2, r3
 800308a:	d802      	bhi.n	8003092 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d113      	bne.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	f043 0220 	orr.w	r2, r3, #32
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e007      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d1cf      	bne.n	8003068 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
	...

080030d4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	2b10      	cmp	r3, #16
 80030ec:	d151      	bne.n	8003192 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ee:	e022      	b.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f6:	d01e      	beq.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f8:	f7fe fa9a 	bl	8001630 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	1ad2      	subs	r2, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	429a      	cmp	r2, r3
 8003106:	d802      	bhi.n	800310e <I2C_IsAcknowledgeFailed+0x3a>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d113      	bne.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	f043 0220 	orr.w	r2, r3, #32
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2220      	movs	r2, #32
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e02e      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b20      	cmp	r3, #32
 8003142:	d1d5      	bne.n	80030f0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2210      	movs	r2, #16
 800314a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2220      	movs	r2, #32
 8003152:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f7ff fedd 	bl	8002f14 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <I2C_IsAcknowledgeFailed+0xc8>)
 8003166:	400b      	ands	r3, r1
 8003168:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f043 0204 	orr.w	r2, r3, #4
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	fe00e800 	.word	0xfe00e800

080031a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	607b      	str	r3, [r7, #4]
 80031aa:	460b      	mov	r3, r1
 80031ac:	817b      	strh	r3, [r7, #10]
 80031ae:	4613      	mov	r3, r2
 80031b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	0d5b      	lsrs	r3, r3, #21
 80031c0:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <I2C_TransferConfig+0x54>)
 80031c6:	4303      	orrs	r3, r0
 80031c8:	43db      	mvns	r3, r3
 80031ca:	4019      	ands	r1, r3
 80031cc:	897b      	ldrh	r3, [r7, #10]
 80031ce:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80031d2:	7a7b      	ldrb	r3, [r7, #9]
 80031d4:	041b      	lsls	r3, r3, #16
 80031d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80031da:	4318      	orrs	r0, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4318      	orrs	r0, r3
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	4303      	orrs	r3, r0
 80031e4:	430b      	orrs	r3, r1
 80031e6:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	03ff63ff 	.word	0x03ff63ff

080031f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	d138      	bne.n	8003280 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003214:	2b01      	cmp	r3, #1
 8003216:	d101      	bne.n	800321c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003218:	2302      	movs	r3, #2
 800321a:	e032      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	; 0x24
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6812      	ldr	r2, [r2, #0]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800324a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	6811      	ldr	r1, [r2, #0]
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	f042 0201 	orr.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	e000      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003280:	2302      	movs	r3, #2
  }
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d139      	bne.n	8003316 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d101      	bne.n	80032b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032ac:	2302      	movs	r3, #2
 80032ae:	e033      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	; 0x24
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	f042 0201 	orr.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
	...

08003324 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003328:	4a04      	ldr	r2, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332a:	4b04      	ldr	r3, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003332:	6013      	str	r3, [r2, #0]
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr
 800333c:	40007000 	.word	0x40007000

08003340 <HAL_PWR_DisableBkUpAccess>:
  * @brief Disable access to the backup domain
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003344:	4a04      	ldr	r2, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003346:	4b04      	ldr	r3, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800334e:	6013      	str	r3, [r2, #0]
}
 8003350:	bf00      	nop
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	40007000 	.word	0x40007000

0800335c <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8003364:	490c      	ldr	r1, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003366:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f003 031f 	and.w	r3, r3, #31
 8003370:	43db      	mvns	r3, r3
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	095b      	lsrs	r3, r3, #5
 8003378:	4313      	orrs	r3, r2
 800337a:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 800337c:	4906      	ldr	r1, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	4313      	orrs	r3, r2
 800338a:	608b      	str	r3, [r1, #8]


}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	bc80      	pop	{r7}
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40007000 	.word	0x40007000

0800339c <HAL_PWR_DisableWakeUpPin>:
  *         This parameter can be one of the following values:
  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 80033a4:	4906      	ldr	r1, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a6:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4013      	ands	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	40007000 	.word	0x40007000

080033c4 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 80033c8:	4a09      	ldr	r2, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033ca:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 0307 	bic.w	r3, r3, #7
 80033d2:	f043 0303 	orr.w	r3, r3, #3
 80033d6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80033d8:	4a06      	ldr	r2, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033da:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 80033e4:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	40007000 	.word	0x40007000
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80033fc:	4b03      	ldr	r3, [pc, #12]	; (800340c <HAL_PWREx_GetVoltageRange+0x14>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	40007000 	.word	0x40007000

08003410 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800341e:	d130      	bne.n	8003482 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003420:	4b22      	ldr	r3, [pc, #136]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800342c:	d038      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800342e:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003430:	4b1e      	ldr	r3, [pc, #120]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003438:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800343c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800343e:	4b1c      	ldr	r3, [pc, #112]	; (80034b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2232      	movs	r2, #50	; 0x32
 8003444:	fb02 f303 	mul.w	r3, r2, r3
 8003448:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	0c9b      	lsrs	r3, r3, #18
 8003450:	3301      	adds	r3, #1
 8003452:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003454:	e002      	b.n	800345c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3b01      	subs	r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800345c:	4b13      	ldr	r3, [pc, #76]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003468:	d102      	bne.n	8003470 <HAL_PWREx_ControlVoltageScaling+0x60>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f2      	bne.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003470:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800347c:	d110      	bne.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e00f      	b.n	80034a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003482:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800348a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800348e:	d007      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003490:	4a06      	ldr	r2, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800349a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800349e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	40007000 	.word	0x40007000
 80034b0:	20000010 	.word	0x20000010
 80034b4:	431bde83 	.word	0x431bde83

080034b8 <HAL_PWREx_EnableInternalWakeUpLine>:
/**
  * @brief Enable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_EnableInternalWakeUpLine(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034bc:	4a04      	ldr	r2, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034be:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034c6:	6093      	str	r3, [r2, #8]
}
 80034c8:	bf00      	nop
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr
 80034d0:	40007000 	.word	0x40007000

080034d4 <HAL_PWREx_DisableInternalWakeUpLine>:
/**
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034d8:	4a04      	ldr	r2, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80034e2:	6093      	str	r3, [r2, #8]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr
 80034ec:	40007000 	.word	0x40007000

080034f0 <HAL_PWREx_EnableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to set
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b07      	cmp	r3, #7
 8003502:	f200 808d 	bhi.w	8003620 <HAL_PWREx_EnableGPIOPullDown+0x130>
 8003506:	a201      	add	r2, pc, #4	; (adr r2, 800350c <HAL_PWREx_EnableGPIOPullDown+0x1c>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	0800352d 	.word	0x0800352d
 8003510:	08003551 	.word	0x08003551
 8003514:	08003571 	.word	0x08003571
 8003518:	0800358d 	.word	0x0800358d
 800351c:	080035a9 	.word	0x080035a9
 8003520:	080035c5 	.word	0x080035c5
 8003524:	080035e1 	.word	0x080035e1
 8003528:	080035fd 	.word	0x080035fd
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 800352c:	4941      	ldr	r1, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800352e:	4b41      	ldr	r3, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003530:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003538:	4313      	orrs	r3, r2
 800353a:	624b      	str	r3, [r1, #36]	; 0x24
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 800353c:	493d      	ldr	r1, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800353e:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003540:	6a1a      	ldr	r2, [r3, #32]
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003548:	43db      	mvns	r3, r3
 800354a:	4013      	ands	r3, r2
 800354c:	620b      	str	r3, [r1, #32]
       break;
 800354e:	e06a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_B:
       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8003550:	4938      	ldr	r1, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003552:	4b38      	ldr	r3, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	f023 0310 	bic.w	r3, r3, #16
 800355c:	4313      	orrs	r3, r2
 800355e:	62cb      	str	r3, [r1, #44]	; 0x2c
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8003560:	4934      	ldr	r1, [pc, #208]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003562:	4b34      	ldr	r3, [pc, #208]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	43db      	mvns	r3, r3
 800356a:	4013      	ands	r3, r2
 800356c:	628b      	str	r3, [r1, #40]	; 0x28
       break;
 800356e:	e05a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_C:
       SET_BIT(PWR->PDCRC, GPIONumber);
 8003570:	4930      	ldr	r1, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003572:	4b30      	ldr	r3, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	4313      	orrs	r3, r2
 800357a:	634b      	str	r3, [r1, #52]	; 0x34
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 800357c:	492d      	ldr	r1, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800357e:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003580:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	43db      	mvns	r3, r3
 8003586:	4013      	ands	r3, r2
 8003588:	630b      	str	r3, [r1, #48]	; 0x30
       break;
 800358a:	e04c      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PDCRD, GPIONumber);
 800358c:	4929      	ldr	r1, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800358e:	4b29      	ldr	r3, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	4313      	orrs	r3, r2
 8003596:	63cb      	str	r3, [r1, #60]	; 0x3c
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 8003598:	4926      	ldr	r1, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800359a:	4b26      	ldr	r3, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800359c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	43db      	mvns	r3, r3
 80035a2:	4013      	ands	r3, r2
 80035a4:	638b      	str	r3, [r1, #56]	; 0x38
       break;
 80035a6:	e03e      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PDCRE, GPIONumber);
 80035a8:	4922      	ldr	r1, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035aa:	4b22      	ldr	r3, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	644b      	str	r3, [r1, #68]	; 0x44
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 80035b4:	491f      	ldr	r1, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035b6:	4b1f      	ldr	r3, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	43db      	mvns	r3, r3
 80035be:	4013      	ands	r3, r2
 80035c0:	640b      	str	r3, [r1, #64]	; 0x40
       break;
 80035c2:	e030      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PDCRF, GPIONumber);
 80035c4:	491b      	ldr	r1, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035c6:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	64cb      	str	r3, [r1, #76]	; 0x4c
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 80035d0:	4918      	ldr	r1, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035d2:	4b18      	ldr	r3, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	43db      	mvns	r3, r3
 80035da:	4013      	ands	r3, r2
 80035dc:	648b      	str	r3, [r1, #72]	; 0x48
       break;
 80035de:	e022      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PDCRG, GPIONumber);
 80035e0:	4914      	ldr	r1, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035e2:	4b14      	ldr	r3, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	654b      	str	r3, [r1, #84]	; 0x54
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 80035ec:	4911      	ldr	r1, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035ee:	4b11      	ldr	r3, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	43db      	mvns	r3, r3
 80035f6:	4013      	ands	r3, r2
 80035f8:	650b      	str	r3, [r1, #80]	; 0x50
       break;
 80035fa:	e014      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80035fc:	490d      	ldr	r1, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035fe:	4b0d      	ldr	r3, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003600:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	4313      	orrs	r3, r2
 800360a:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 800360c:	4909      	ldr	r1, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800360e:	4b09      	ldr	r3, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003610:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	43db      	mvns	r3, r3
 800361a:	4013      	ands	r3, r2
 800361c:	658b      	str	r3, [r1, #88]	; 0x58
       break;
 800361e:	e002      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
       SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      break;
 8003624:	bf00      	nop
  }

  return status;
 8003626:	7bfb      	ldrb	r3, [r7, #15]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	40007000 	.word	0x40007000

08003638 <HAL_PWREx_DisableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to reset
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003642:	2300      	movs	r3, #0
 8003644:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b07      	cmp	r3, #7
 800364a:	d859      	bhi.n	8003700 <HAL_PWREx_DisableGPIOPullDown+0xc8>
 800364c:	a201      	add	r2, pc, #4	; (adr r2, 8003654 <HAL_PWREx_DisableGPIOPullDown+0x1c>)
 800364e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003652:	bf00      	nop
 8003654:	08003675 	.word	0x08003675
 8003658:	08003689 	.word	0x08003689
 800365c:	0800369d 	.word	0x0800369d
 8003660:	080036ad 	.word	0x080036ad
 8003664:	080036bd 	.word	0x080036bd
 8003668:	080036cd 	.word	0x080036cd
 800366c:	080036dd 	.word	0x080036dd
 8003670:	080036ed 	.word	0x080036ed
  {
    case PWR_GPIO_A:
       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 8003674:	4927      	ldr	r1, [pc, #156]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003676:	4b27      	ldr	r3, [pc, #156]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 8003678:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003680:	43db      	mvns	r3, r3
 8003682:	4013      	ands	r3, r2
 8003684:	624b      	str	r3, [r1, #36]	; 0x24
       break;
 8003686:	e03e      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_B:
       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8003688:	4922      	ldr	r1, [pc, #136]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800368a:	4b22      	ldr	r3, [pc, #136]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800368c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	f023 0310 	bic.w	r3, r3, #16
 8003694:	43db      	mvns	r3, r3
 8003696:	4013      	ands	r3, r2
 8003698:	62cb      	str	r3, [r1, #44]	; 0x2c
       break;
 800369a:	e034      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_C:
       CLEAR_BIT(PWR->PDCRC, GPIONumber);
 800369c:	491d      	ldr	r1, [pc, #116]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 800369e:	4b1d      	ldr	r3, [pc, #116]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	43db      	mvns	r3, r3
 80036a6:	4013      	ands	r3, r2
 80036a8:	634b      	str	r3, [r1, #52]	; 0x34
       break;
 80036aa:	e02c      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#if defined(GPIOD)
    case PWR_GPIO_D:
       CLEAR_BIT(PWR->PDCRD, GPIONumber);
 80036ac:	4919      	ldr	r1, [pc, #100]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036ae:	4b19      	ldr	r3, [pc, #100]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	43db      	mvns	r3, r3
 80036b6:	4013      	ands	r3, r2
 80036b8:	63cb      	str	r3, [r1, #60]	; 0x3c
       break;
 80036ba:	e024      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       CLEAR_BIT(PWR->PDCRE, GPIONumber);
 80036bc:	4915      	ldr	r1, [pc, #84]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036be:	4b15      	ldr	r3, [pc, #84]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	43db      	mvns	r3, r3
 80036c6:	4013      	ands	r3, r2
 80036c8:	644b      	str	r3, [r1, #68]	; 0x44
       break;
 80036ca:	e01c      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       CLEAR_BIT(PWR->PDCRF, GPIONumber);
 80036cc:	4911      	ldr	r1, [pc, #68]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036ce:	4b11      	ldr	r3, [pc, #68]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	43db      	mvns	r3, r3
 80036d6:	4013      	ands	r3, r2
 80036d8:	64cb      	str	r3, [r1, #76]	; 0x4c
       break;
 80036da:	e014      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       CLEAR_BIT(PWR->PDCRG, GPIONumber);
 80036dc:	490d      	ldr	r1, [pc, #52]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036de:	4b0d      	ldr	r3, [pc, #52]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	43db      	mvns	r3, r3
 80036e6:	4013      	ands	r3, r2
 80036e8:	654b      	str	r3, [r1, #84]	; 0x54
       break;
 80036ea:	e00c      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       CLEAR_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80036ec:	4909      	ldr	r1, [pc, #36]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036ee:	4b09      	ldr	r3, [pc, #36]	; (8003714 <HAL_PWREx_DisableGPIOPullDown+0xdc>)
 80036f0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	f003 0303 	and.w	r3, r3, #3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	4013      	ands	r3, r2
 80036fc:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       break;
 80036fe:	e002      	b.n	8003706 <HAL_PWREx_DisableGPIOPullDown+0xce>
    case PWR_GPIO_I:
       CLEAR_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
      break;
 8003704:	bf00      	nop
  }

  return status;
 8003706:	7bfb      	ldrb	r3, [r7, #15]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3714      	adds	r7, #20
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40007000 	.word	0x40007000

08003718 <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 800371c:	4a04      	ldr	r2, [pc, #16]	; (8003730 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 800371e:	4b04      	ldr	r3, [pc, #16]	; (8003730 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003726:	6093      	str	r3, [r2, #8]
}
 8003728:	bf00      	nop
 800372a:	46bd      	mov	sp, r7
 800372c:	bc80      	pop	{r7}
 800372e:	4770      	bx	lr
 8003730:	40007000 	.word	0x40007000

08003734 <HAL_PWREx_DisablePullUpPullDownConfig>:
  * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in
  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
  * @retval None
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 8003738:	4a04      	ldr	r2, [pc, #16]	; (800374c <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 800373a:	4b04      	ldr	r3, [pc, #16]	; (800374c <HAL_PWREx_DisablePullUpPullDownConfig+0x18>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003742:	6093      	str	r3, [r2, #8]
}
 8003744:	bf00      	nop
 8003746:	46bd      	mov	sp, r7
 8003748:	bc80      	pop	{r7}
 800374a:	4770      	bx	lr
 800374c:	40007000 	.word	0x40007000

08003750 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 8003754:	4a09      	ldr	r2, [pc, #36]	; (800377c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8003756:	4b09      	ldr	r3, [pc, #36]	; (800377c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f023 0307 	bic.w	r3, r3, #7
 800375e:	f043 0304 	orr.w	r3, r3, #4
 8003762:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003764:	4a06      	ldr	r2, [pc, #24]	; (8003780 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8003766:	4b06      	ldr	r3, [pc, #24]	; (8003780 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	f043 0304 	orr.w	r3, r3, #4
 800376e:	6113      	str	r3, [r2, #16]
 8003770:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8003772:	bf00      	nop
 8003774:	46bd      	mov	sp, r7
 8003776:	bc80      	pop	{r7}
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40007000 	.word	0x40007000
 8003780:	e000ed00 	.word	0xe000ed00

08003784 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b088      	sub	sp, #32
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e3d4      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003796:	4ba1      	ldr	r3, [pc, #644]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f003 030c 	and.w	r3, r3, #12
 800379e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037a0:	4b9e      	ldr	r3, [pc, #632]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0303 	and.w	r3, r3, #3
 80037a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0310 	and.w	r3, r3, #16
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	f000 80e4 	beq.w	8003980 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d007      	beq.n	80037ce <HAL_RCC_OscConfig+0x4a>
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	2b0c      	cmp	r3, #12
 80037c2:	f040 808b 	bne.w	80038dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	f040 8087 	bne.w	80038dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037ce:	4b93      	ldr	r3, [pc, #588]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d005      	beq.n	80037e6 <HAL_RCC_OscConfig+0x62>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d101      	bne.n	80037e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e3ac      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1a      	ldr	r2, [r3, #32]
 80037ea:	4b8c      	ldr	r3, [pc, #560]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <HAL_RCC_OscConfig+0x7c>
 80037f6:	4b89      	ldr	r3, [pc, #548]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037fe:	e005      	b.n	800380c <HAL_RCC_OscConfig+0x88>
 8003800:	4b86      	ldr	r3, [pc, #536]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003802:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003806:	091b      	lsrs	r3, r3, #4
 8003808:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800380c:	429a      	cmp	r2, r3
 800380e:	d923      	bls.n	8003858 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fd71 	bl	80042fc <RCC_SetFlashLatencyFromMSIRange>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e38d      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003824:	4a7d      	ldr	r2, [pc, #500]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003826:	4b7d      	ldr	r3, [pc, #500]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f043 0308 	orr.w	r3, r3, #8
 800382e:	6013      	str	r3, [r2, #0]
 8003830:	497a      	ldr	r1, [pc, #488]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003832:	4b7a      	ldr	r3, [pc, #488]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a1b      	ldr	r3, [r3, #32]
 800383e:	4313      	orrs	r3, r2
 8003840:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003842:	4976      	ldr	r1, [pc, #472]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003844:	4b75      	ldr	r3, [pc, #468]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	021b      	lsls	r3, r3, #8
 8003852:	4313      	orrs	r3, r2
 8003854:	604b      	str	r3, [r1, #4]
 8003856:	e025      	b.n	80038a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003858:	4a70      	ldr	r2, [pc, #448]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800385a:	4b70      	ldr	r3, [pc, #448]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f043 0308 	orr.w	r3, r3, #8
 8003862:	6013      	str	r3, [r2, #0]
 8003864:	496d      	ldr	r1, [pc, #436]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003866:	4b6d      	ldr	r3, [pc, #436]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6a1b      	ldr	r3, [r3, #32]
 8003872:	4313      	orrs	r3, r2
 8003874:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003876:	4969      	ldr	r1, [pc, #420]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003878:	4b68      	ldr	r3, [pc, #416]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	021b      	lsls	r3, r3, #8
 8003886:	4313      	orrs	r3, r2
 8003888:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d109      	bne.n	80038a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4618      	mov	r0, r3
 8003896:	f000 fd31 	bl	80042fc <RCC_SetFlashLatencyFromMSIRange>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e34d      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038a4:	f000 fc6a 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80038a8:	4601      	mov	r1, r0
 80038aa:	4b5c      	ldr	r3, [pc, #368]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	091b      	lsrs	r3, r3, #4
 80038b0:	f003 030f 	and.w	r3, r3, #15
 80038b4:	4a5a      	ldr	r2, [pc, #360]	; (8003a20 <HAL_RCC_OscConfig+0x29c>)
 80038b6:	5cd3      	ldrb	r3, [r2, r3]
 80038b8:	f003 031f 	and.w	r3, r3, #31
 80038bc:	fa21 f303 	lsr.w	r3, r1, r3
 80038c0:	4a58      	ldr	r2, [pc, #352]	; (8003a24 <HAL_RCC_OscConfig+0x2a0>)
 80038c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80038c4:	4b58      	ldr	r3, [pc, #352]	; (8003a28 <HAL_RCC_OscConfig+0x2a4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fd fe65 	bl	8001598 <HAL_InitTick>
 80038ce:	4603      	mov	r3, r0
 80038d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d052      	beq.n	800397e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	e331      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d032      	beq.n	800394a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038e4:	4a4d      	ldr	r2, [pc, #308]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80038e6:	4b4d      	ldr	r3, [pc, #308]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f043 0301 	orr.w	r3, r3, #1
 80038ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038f0:	f7fd fe9e 	bl	8001630 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038f8:	f7fd fe9a 	bl	8001630 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e31a      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800390a:	4b44      	ldr	r3, [pc, #272]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003916:	4a41      	ldr	r2, [pc, #260]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003918:	4b40      	ldr	r3, [pc, #256]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f043 0308 	orr.w	r3, r3, #8
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	493e      	ldr	r1, [pc, #248]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003924:	4b3d      	ldr	r3, [pc, #244]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	4313      	orrs	r3, r2
 8003932:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003934:	4939      	ldr	r1, [pc, #228]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003936:	4b39      	ldr	r3, [pc, #228]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	4313      	orrs	r3, r2
 8003946:	604b      	str	r3, [r1, #4]
 8003948:	e01a      	b.n	8003980 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800394a:	4a34      	ldr	r2, [pc, #208]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800394c:	4b33      	ldr	r3, [pc, #204]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f023 0301 	bic.w	r3, r3, #1
 8003954:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003956:	f7fd fe6b 	bl	8001630 <HAL_GetTick>
 800395a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800395e:	f7fd fe67 	bl	8001630 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b02      	cmp	r3, #2
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e2e7      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003970:	4b2a      	ldr	r3, [pc, #168]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d1f0      	bne.n	800395e <HAL_RCC_OscConfig+0x1da>
 800397c:	e000      	b.n	8003980 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800397e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d074      	beq.n	8003a76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b08      	cmp	r3, #8
 8003990:	d005      	beq.n	800399e <HAL_RCC_OscConfig+0x21a>
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2b0c      	cmp	r3, #12
 8003996:	d10e      	bne.n	80039b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	2b03      	cmp	r3, #3
 800399c:	d10b      	bne.n	80039b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399e:	4b1f      	ldr	r3, [pc, #124]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d064      	beq.n	8003a74 <HAL_RCC_OscConfig+0x2f0>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d160      	bne.n	8003a74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e2c4      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039be:	d106      	bne.n	80039ce <HAL_RCC_OscConfig+0x24a>
 80039c0:	4a16      	ldr	r2, [pc, #88]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039c2:	4b16      	ldr	r3, [pc, #88]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	e01d      	b.n	8003a0a <HAL_RCC_OscConfig+0x286>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039d6:	d10c      	bne.n	80039f2 <HAL_RCC_OscConfig+0x26e>
 80039d8:	4a10      	ldr	r2, [pc, #64]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039da:	4b10      	ldr	r3, [pc, #64]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039e6:	4b0d      	ldr	r3, [pc, #52]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	e00b      	b.n	8003a0a <HAL_RCC_OscConfig+0x286>
 80039f2:	4a0a      	ldr	r2, [pc, #40]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039f4:	4b09      	ldr	r3, [pc, #36]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	4a07      	ldr	r2, [pc, #28]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003a00:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <HAL_RCC_OscConfig+0x298>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a08:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d01c      	beq.n	8003a4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a12:	f7fd fe0d 	bl	8001630 <HAL_GetTick>
 8003a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a18:	e011      	b.n	8003a3e <HAL_RCC_OscConfig+0x2ba>
 8003a1a:	bf00      	nop
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	08017894 	.word	0x08017894
 8003a24:	20000010 	.word	0x20000010
 8003a28:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a2c:	f7fd fe00 	bl	8001630 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b64      	cmp	r3, #100	; 0x64
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e280      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a3e:	4baf      	ldr	r3, [pc, #700]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCC_OscConfig+0x2a8>
 8003a4a:	e014      	b.n	8003a76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4c:	f7fd fdf0 	bl	8001630 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a54:	f7fd fdec 	bl	8001630 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b64      	cmp	r3, #100	; 0x64
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e26c      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a66:	4ba5      	ldr	r3, [pc, #660]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d1f0      	bne.n	8003a54 <HAL_RCC_OscConfig+0x2d0>
 8003a72:	e000      	b.n	8003a76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d060      	beq.n	8003b44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	2b04      	cmp	r3, #4
 8003a86:	d005      	beq.n	8003a94 <HAL_RCC_OscConfig+0x310>
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	2b0c      	cmp	r3, #12
 8003a8c:	d119      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	2b02      	cmp	r3, #2
 8003a92:	d116      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a94:	4b99      	ldr	r3, [pc, #612]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_RCC_OscConfig+0x328>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e249      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aac:	4993      	ldr	r1, [pc, #588]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003aae:	4b93      	ldr	r3, [pc, #588]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	061b      	lsls	r3, r3, #24
 8003abc:	4313      	orrs	r3, r2
 8003abe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ac0:	e040      	b.n	8003b44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d023      	beq.n	8003b12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aca:	4a8c      	ldr	r2, [pc, #560]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003acc:	4b8b      	ldr	r3, [pc, #556]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ad4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad6:	f7fd fdab 	bl	8001630 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ade:	f7fd fda7 	bl	8001630 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e227      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003af0:	4b82      	ldr	r3, [pc, #520]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afc:	497f      	ldr	r1, [pc, #508]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003afe:	4b7f      	ldr	r3, [pc, #508]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	061b      	lsls	r3, r3, #24
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]
 8003b10:	e018      	b.n	8003b44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b12:	4a7a      	ldr	r2, [pc, #488]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b14:	4b79      	ldr	r3, [pc, #484]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1e:	f7fd fd87 	bl	8001630 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b24:	e008      	b.n	8003b38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b26:	f7fd fd83 	bl	8001630 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e203      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b38:	4b70      	ldr	r3, [pc, #448]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1f0      	bne.n	8003b26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d03c      	beq.n	8003bca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d01c      	beq.n	8003b92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b58:	4a68      	ldr	r2, [pc, #416]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b5a:	4b68      	ldr	r3, [pc, #416]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b60:	f043 0301 	orr.w	r3, r3, #1
 8003b64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b68:	f7fd fd62 	bl	8001630 <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b70:	f7fd fd5e 	bl	8001630 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e1de      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b82:	4b5e      	ldr	r3, [pc, #376]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0ef      	beq.n	8003b70 <HAL_RCC_OscConfig+0x3ec>
 8003b90:	e01b      	b.n	8003bca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b92:	4a5a      	ldr	r2, [pc, #360]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b94:	4b59      	ldr	r3, [pc, #356]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b9a:	f023 0301 	bic.w	r3, r3, #1
 8003b9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba2:	f7fd fd45 	bl	8001630 <HAL_GetTick>
 8003ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ba8:	e008      	b.n	8003bbc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003baa:	f7fd fd41 	bl	8001630 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d901      	bls.n	8003bbc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e1c1      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bbc:	4b4f      	ldr	r3, [pc, #316]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1ef      	bne.n	8003baa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0304 	and.w	r3, r3, #4
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f000 80a6 	beq.w	8003d24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003bdc:	4b47      	ldr	r3, [pc, #284]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10d      	bne.n	8003c04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003be8:	4a44      	ldr	r2, [pc, #272]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bea:	4b44      	ldr	r3, [pc, #272]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf2:	6593      	str	r3, [r2, #88]	; 0x58
 8003bf4:	4b41      	ldr	r3, [pc, #260]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bfc:	60bb      	str	r3, [r7, #8]
 8003bfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c00:	2301      	movs	r3, #1
 8003c02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c04:	4b3e      	ldr	r3, [pc, #248]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d118      	bne.n	8003c42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c10:	4a3b      	ldr	r2, [pc, #236]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c12:	4b3b      	ldr	r3, [pc, #236]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c1c:	f7fd fd08 	bl	8001630 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c24:	f7fd fd04 	bl	8001630 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e184      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c36:	4b32      	ldr	r3, [pc, #200]	; (8003d00 <HAL_RCC_OscConfig+0x57c>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d108      	bne.n	8003c5c <HAL_RCC_OscConfig+0x4d8>
 8003c4a:	4a2c      	ldr	r2, [pc, #176]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c4c:	4b2b      	ldr	r3, [pc, #172]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c5a:	e024      	b.n	8003ca6 <HAL_RCC_OscConfig+0x522>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b05      	cmp	r3, #5
 8003c62:	d110      	bne.n	8003c86 <HAL_RCC_OscConfig+0x502>
 8003c64:	4a25      	ldr	r2, [pc, #148]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c66:	4b25      	ldr	r3, [pc, #148]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6c:	f043 0304 	orr.w	r3, r3, #4
 8003c70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c74:	4a21      	ldr	r2, [pc, #132]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c76:	4b21      	ldr	r3, [pc, #132]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7c:	f043 0301 	orr.w	r3, r3, #1
 8003c80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c84:	e00f      	b.n	8003ca6 <HAL_RCC_OscConfig+0x522>
 8003c86:	4a1d      	ldr	r2, [pc, #116]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c88:	4b1c      	ldr	r3, [pc, #112]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c8e:	f023 0301 	bic.w	r3, r3, #1
 8003c92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c96:	4a19      	ldr	r2, [pc, #100]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c98:	4b18      	ldr	r3, [pc, #96]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c9e:	f023 0304 	bic.w	r3, r3, #4
 8003ca2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d016      	beq.n	8003cdc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cae:	f7fd fcbf 	bl	8001630 <HAL_GetTick>
 8003cb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cb4:	e00a      	b.n	8003ccc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb6:	f7fd fcbb 	bl	8001630 <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e139      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ccc:	4b0b      	ldr	r3, [pc, #44]	; (8003cfc <HAL_RCC_OscConfig+0x578>)
 8003cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0ed      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x532>
 8003cda:	e01a      	b.n	8003d12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cdc:	f7fd fca8 	bl	8001630 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ce2:	e00f      	b.n	8003d04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce4:	f7fd fca4 	bl	8001630 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d906      	bls.n	8003d04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e122      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
 8003cfa:	bf00      	nop
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d04:	4b90      	ldr	r3, [pc, #576]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1e8      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d12:	7ffb      	ldrb	r3, [r7, #31]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d105      	bne.n	8003d24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d18:	4a8b      	ldr	r2, [pc, #556]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d1a:	4b8b      	ldr	r3, [pc, #556]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d22:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f000 8108 	beq.w	8003f3e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	f040 80d0 	bne.w	8003ed8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d38:	4b83      	ldr	r3, [pc, #524]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f003 0203 	and.w	r2, r3, #3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d130      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	3b01      	subs	r3, #1
 8003d58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d127      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d68:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d11f      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d78:	2a07      	cmp	r2, #7
 8003d7a:	bf14      	ite	ne
 8003d7c:	2201      	movne	r2, #1
 8003d7e:	2200      	moveq	r2, #0
 8003d80:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d113      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d90:	085b      	lsrs	r3, r3, #1
 8003d92:	3b01      	subs	r3, #1
 8003d94:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d109      	bne.n	8003dae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	085b      	lsrs	r3, r3, #1
 8003da6:	3b01      	subs	r3, #1
 8003da8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d06e      	beq.n	8003e8c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	2b0c      	cmp	r3, #12
 8003db2:	d069      	beq.n	8003e88 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003db4:	4b64      	ldr	r3, [pc, #400]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d105      	bne.n	8003dcc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003dc0:	4b61      	ldr	r3, [pc, #388]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e0b7      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003dd0:	4a5d      	ldr	r2, [pc, #372]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003dd2:	4b5d      	ldr	r3, [pc, #372]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dda:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ddc:	f7fd fc28 	bl	8001630 <HAL_GetTick>
 8003de0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de2:	e008      	b.n	8003df6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de4:	f7fd fc24 	bl	8001630 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d901      	bls.n	8003df6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e0a4      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003df6:	4b54      	ldr	r3, [pc, #336]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f0      	bne.n	8003de4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e02:	4851      	ldr	r0, [pc, #324]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e04:	4b50      	ldr	r3, [pc, #320]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	4b50      	ldr	r3, [pc, #320]	; (8003f4c <HAL_RCC_OscConfig+0x7c8>)
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003e10:	687a      	ldr	r2, [r7, #4]
 8003e12:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e14:	3a01      	subs	r2, #1
 8003e16:	0112      	lsls	r2, r2, #4
 8003e18:	4311      	orrs	r1, r2
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e1e:	0212      	lsls	r2, r2, #8
 8003e20:	4311      	orrs	r1, r2
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e26:	0852      	lsrs	r2, r2, #1
 8003e28:	3a01      	subs	r2, #1
 8003e2a:	0552      	lsls	r2, r2, #21
 8003e2c:	4311      	orrs	r1, r2
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003e32:	0852      	lsrs	r2, r2, #1
 8003e34:	3a01      	subs	r2, #1
 8003e36:	0652      	lsls	r2, r2, #25
 8003e38:	4311      	orrs	r1, r2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e3e:	0912      	lsrs	r2, r2, #4
 8003e40:	0452      	lsls	r2, r2, #17
 8003e42:	430a      	orrs	r2, r1
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e48:	4a3f      	ldr	r2, [pc, #252]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e4a:	4b3f      	ldr	r3, [pc, #252]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e54:	4a3c      	ldr	r2, [pc, #240]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e56:	4b3c      	ldr	r3, [pc, #240]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e60:	f7fd fbe6 	bl	8001630 <HAL_GetTick>
 8003e64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e66:	e008      	b.n	8003e7a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e68:	f7fd fbe2 	bl	8001630 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e062      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e7a:	4b33      	ldr	r3, [pc, #204]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0f0      	beq.n	8003e68 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e86:	e05a      	b.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e059      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e8c:	4b2e      	ldr	r3, [pc, #184]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d152      	bne.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e98:	4a2b      	ldr	r2, [pc, #172]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e9a:	4b2b      	ldr	r3, [pc, #172]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ea2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ea4:	4a28      	ldr	r2, [pc, #160]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ea6:	4b28      	ldr	r3, [pc, #160]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003eb0:	f7fd fbbe 	bl	8001630 <HAL_GetTick>
 8003eb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eb6:	e008      	b.n	8003eca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eb8:	f7fd fbba 	bl	8001630 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d901      	bls.n	8003eca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e03a      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eca:	4b1f      	ldr	r3, [pc, #124]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d0f0      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x734>
 8003ed6:	e032      	b.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ed8:	69bb      	ldr	r3, [r7, #24]
 8003eda:	2b0c      	cmp	r3, #12
 8003edc:	d02d      	beq.n	8003f3a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ede:	4a1a      	ldr	r2, [pc, #104]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ee0:	4b19      	ldr	r3, [pc, #100]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ee8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d105      	bne.n	8003f02 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003ef6:	4a14      	ldr	r2, [pc, #80]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003ef8:	4b13      	ldr	r3, [pc, #76]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f023 0303 	bic.w	r3, r3, #3
 8003f00:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003f02:	4a11      	ldr	r2, [pc, #68]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003f04:	4b10      	ldr	r3, [pc, #64]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003f0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f10:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f12:	f7fd fb8d 	bl	8001630 <HAL_GetTick>
 8003f16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f18:	e008      	b.n	8003f2c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f1a:	f7fd fb89 	bl	8001630 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	693b      	ldr	r3, [r7, #16]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b02      	cmp	r3, #2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e009      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f2c:	4b06      	ldr	r3, [pc, #24]	; (8003f48 <HAL_RCC_OscConfig+0x7c4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d1f0      	bne.n	8003f1a <HAL_RCC_OscConfig+0x796>
 8003f38:	e001      	b.n	8003f3e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e000      	b.n	8003f40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3720      	adds	r7, #32
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	f99d808c 	.word	0xf99d808c

08003f50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d101      	bne.n	8003f64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e0c8      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f64:	4b66      	ldr	r3, [pc, #408]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0207 	and.w	r2, r3, #7
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d210      	bcs.n	8003f94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f72:	4963      	ldr	r1, [pc, #396]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f74:	4b62      	ldr	r3, [pc, #392]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f023 0207 	bic.w	r2, r3, #7
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f82:	4b5f      	ldr	r3, [pc, #380]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0207 	and.w	r2, r3, #7
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d001      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0b0      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d04c      	beq.n	800403a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b03      	cmp	r3, #3
 8003fa6:	d107      	bne.n	8003fb8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fa8:	4b56      	ldr	r3, [pc, #344]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d121      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e09e      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d107      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fc0:	4b50      	ldr	r3, [pc, #320]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d115      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e092      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d107      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fd8:	4b4a      	ldr	r3, [pc, #296]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d109      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e086      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fe8:	4b46      	ldr	r3, [pc, #280]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d101      	bne.n	8003ff8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e07e      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ff8:	4942      	ldr	r1, [pc, #264]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003ffa:	4b42      	ldr	r3, [pc, #264]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f023 0203 	bic.w	r2, r3, #3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	4313      	orrs	r3, r2
 8004008:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800400a:	f7fd fb11 	bl	8001630 <HAL_GetTick>
 800400e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004010:	e00a      	b.n	8004028 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004012:	f7fd fb0d 	bl	8001630 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004020:	4293      	cmp	r3, r2
 8004022:	d901      	bls.n	8004028 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e066      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004028:	4b36      	ldr	r3, [pc, #216]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 020c 	and.w	r2, r3, #12
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	429a      	cmp	r2, r3
 8004038:	d1eb      	bne.n	8004012 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d008      	beq.n	8004058 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004046:	492f      	ldr	r1, [pc, #188]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8004048:	4b2e      	ldr	r3, [pc, #184]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	4313      	orrs	r3, r2
 8004056:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004058:	4b29      	ldr	r3, [pc, #164]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0207 	and.w	r2, r3, #7
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d910      	bls.n	8004088 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004066:	4926      	ldr	r1, [pc, #152]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8004068:	4b25      	ldr	r3, [pc, #148]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f023 0207 	bic.w	r2, r3, #7
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	4313      	orrs	r3, r2
 8004074:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004076:	4b22      	ldr	r3, [pc, #136]	; (8004100 <HAL_RCC_ClockConfig+0x1b0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0207 	and.w	r2, r3, #7
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	429a      	cmp	r2, r3
 8004082:	d001      	beq.n	8004088 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e036      	b.n	80040f6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 0304 	and.w	r3, r3, #4
 8004090:	2b00      	cmp	r3, #0
 8004092:	d008      	beq.n	80040a6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004094:	491b      	ldr	r1, [pc, #108]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8004096:	4b1b      	ldr	r3, [pc, #108]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d009      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040b2:	4914      	ldr	r1, [pc, #80]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 80040b4:	4b13      	ldr	r3, [pc, #76]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	00db      	lsls	r3, r3, #3
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040c6:	f000 f859 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80040ca:	4601      	mov	r1, r0
 80040cc:	4b0d      	ldr	r3, [pc, #52]	; (8004104 <HAL_RCC_ClockConfig+0x1b4>)
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	091b      	lsrs	r3, r3, #4
 80040d2:	f003 030f 	and.w	r3, r3, #15
 80040d6:	4a0c      	ldr	r2, [pc, #48]	; (8004108 <HAL_RCC_ClockConfig+0x1b8>)
 80040d8:	5cd3      	ldrb	r3, [r2, r3]
 80040da:	f003 031f 	and.w	r3, r3, #31
 80040de:	fa21 f303 	lsr.w	r3, r1, r3
 80040e2:	4a0a      	ldr	r2, [pc, #40]	; (800410c <HAL_RCC_ClockConfig+0x1bc>)
 80040e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040e6:	4b0a      	ldr	r3, [pc, #40]	; (8004110 <HAL_RCC_ClockConfig+0x1c0>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fd fa54 	bl	8001598 <HAL_InitTick>
 80040f0:	4603      	mov	r3, r0
 80040f2:	72fb      	strb	r3, [r7, #11]

  return status;
 80040f4:	7afb      	ldrb	r3, [r7, #11]
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	40022000 	.word	0x40022000
 8004104:	40021000 	.word	0x40021000
 8004108:	08017894 	.word	0x08017894
 800410c:	20000010 	.word	0x20000010
 8004110:	20000000 	.word	0x20000000

08004114 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b08a      	sub	sp, #40	; 0x28
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8004120:	4a15      	ldr	r2, [pc, #84]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 8004122:	4b15      	ldr	r3, [pc, #84]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 8004124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004126:	f043 0301 	orr.w	r3, r3, #1
 800412a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800412c:	4b12      	ldr	r3, [pc, #72]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 800412e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	693b      	ldr	r3, [r7, #16]

  /* Configue the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8004138:	f44f 7380 	mov.w	r3, #256	; 0x100
 800413c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800413e:	2302      	movs	r3, #2
 8004140:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004142:	2302      	movs	r3, #2
 8004144:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004146:	2300      	movs	r3, #0
 8004148:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800414a:	2300      	movs	r3, #0
 800414c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800414e:	f107 0314 	add.w	r3, r7, #20
 8004152:	4619      	mov	r1, r3
 8004154:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004158:	f7fd ff78 	bl	800204c <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 800415c:	4806      	ldr	r0, [pc, #24]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 800415e:	4b06      	ldr	r3, [pc, #24]	; (8004178 <HAL_RCC_MCOConfig+0x64>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 8004166:	68b9      	ldr	r1, [r7, #8]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	430b      	orrs	r3, r1
 800416c:	4313      	orrs	r3, r2
 800416e:	6083      	str	r3, [r0, #8]
}
 8004170:	bf00      	nop
 8004172:	3728      	adds	r7, #40	; 0x28
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40021000 	.word	0x40021000

0800417c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800417c:	b480      	push	{r7}
 800417e:	b089      	sub	sp, #36	; 0x24
 8004180:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004182:	2300      	movs	r3, #0
 8004184:	61fb      	str	r3, [r7, #28]
 8004186:	2300      	movs	r3, #0
 8004188:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418a:	4b3d      	ldr	r3, [pc, #244]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004194:	4b3a      	ldr	r3, [pc, #232]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	f003 0303 	and.w	r3, r3, #3
 800419c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <HAL_RCC_GetSysClockFreq+0x34>
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	2b0c      	cmp	r3, #12
 80041a8:	d121      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d11e      	bne.n	80041ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041b0:	4b33      	ldr	r3, [pc, #204]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041bc:	4b30      	ldr	r3, [pc, #192]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 80041be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c2:	0a1b      	lsrs	r3, r3, #8
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	61fb      	str	r3, [r7, #28]
 80041ca:	e005      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041cc:	4b2c      	ldr	r3, [pc, #176]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80041d8:	4a2a      	ldr	r2, [pc, #168]	; (8004284 <HAL_RCC_GetSysClockFreq+0x108>)
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10d      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041ec:	e00a      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b04      	cmp	r3, #4
 80041f2:	d102      	bne.n	80041fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041f4:	4b24      	ldr	r3, [pc, #144]	; (8004288 <HAL_RCC_GetSysClockFreq+0x10c>)
 80041f6:	61bb      	str	r3, [r7, #24]
 80041f8:	e004      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004200:	4b22      	ldr	r3, [pc, #136]	; (800428c <HAL_RCC_GetSysClockFreq+0x110>)
 8004202:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	2b0c      	cmp	r3, #12
 8004208:	d133      	bne.n	8004272 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420a:	4b1d      	ldr	r3, [pc, #116]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f003 0303 	and.w	r3, r3, #3
 8004212:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d002      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0xa4>
 800421a:	2b03      	cmp	r3, #3
 800421c:	d003      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0xaa>
 800421e:	e005      	b.n	800422c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004220:	4b19      	ldr	r3, [pc, #100]	; (8004288 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004222:	617b      	str	r3, [r7, #20]
      break;
 8004224:	e005      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004226:	4b19      	ldr	r3, [pc, #100]	; (800428c <HAL_RCC_GetSysClockFreq+0x110>)
 8004228:	617b      	str	r3, [r7, #20]
      break;
 800422a:	e002      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	617b      	str	r3, [r7, #20]
      break;
 8004230:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004232:	4b13      	ldr	r3, [pc, #76]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	091b      	lsrs	r3, r3, #4
 8004238:	f003 0307 	and.w	r3, r3, #7
 800423c:	3301      	adds	r3, #1
 800423e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004240:	4b0f      	ldr	r3, [pc, #60]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	0a1b      	lsrs	r3, r3, #8
 8004246:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800424a:	697a      	ldr	r2, [r7, #20]
 800424c:	fb02 f203 	mul.w	r2, r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	fbb2 f3f3 	udiv	r3, r2, r3
 8004256:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004258:	4b09      	ldr	r3, [pc, #36]	; (8004280 <HAL_RCC_GetSysClockFreq+0x104>)
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	0e5b      	lsrs	r3, r3, #25
 800425e:	f003 0303 	and.w	r3, r3, #3
 8004262:	3301      	adds	r3, #1
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004270:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004272:	69bb      	ldr	r3, [r7, #24]
}
 8004274:	4618      	mov	r0, r3
 8004276:	3724      	adds	r7, #36	; 0x24
 8004278:	46bd      	mov	sp, r7
 800427a:	bc80      	pop	{r7}
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40021000 	.word	0x40021000
 8004284:	080178ac 	.word	0x080178ac
 8004288:	00f42400 	.word	0x00f42400
 800428c:	007a1200 	.word	0x007a1200

08004290 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004290:	b480      	push	{r7}
 8004292:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004294:	4b02      	ldr	r3, [pc, #8]	; (80042a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004296:	681b      	ldr	r3, [r3, #0]
}
 8004298:	4618      	mov	r0, r3
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr
 80042a0:	20000010 	.word	0x20000010

080042a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042a8:	f7ff fff2 	bl	8004290 <HAL_RCC_GetHCLKFreq>
 80042ac:	4601      	mov	r1, r0
 80042ae:	4b06      	ldr	r3, [pc, #24]	; (80042c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	0a1b      	lsrs	r3, r3, #8
 80042b4:	f003 0307 	and.w	r3, r3, #7
 80042b8:	4a04      	ldr	r2, [pc, #16]	; (80042cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80042ba:	5cd3      	ldrb	r3, [r2, r3]
 80042bc:	f003 031f 	and.w	r3, r3, #31
 80042c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40021000 	.word	0x40021000
 80042cc:	080178a4 	.word	0x080178a4

080042d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042d4:	f7ff ffdc 	bl	8004290 <HAL_RCC_GetHCLKFreq>
 80042d8:	4601      	mov	r1, r0
 80042da:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	0adb      	lsrs	r3, r3, #11
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	4a04      	ldr	r2, [pc, #16]	; (80042f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042e6:	5cd3      	ldrb	r3, [r2, r3]
 80042e8:	f003 031f 	and.w	r3, r3, #31
 80042ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40021000 	.word	0x40021000
 80042f8:	080178a4 	.word	0x080178a4

080042fc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b086      	sub	sp, #24
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004304:	2300      	movs	r3, #0
 8004306:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004308:	4b2a      	ldr	r3, [pc, #168]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800430a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800430c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d003      	beq.n	800431c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004314:	f7ff f870 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 8004318:	6178      	str	r0, [r7, #20]
 800431a:	e014      	b.n	8004346 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800431c:	4a25      	ldr	r2, [pc, #148]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800431e:	4b25      	ldr	r3, [pc, #148]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004322:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004326:	6593      	str	r3, [r2, #88]	; 0x58
 8004328:	4b22      	ldr	r3, [pc, #136]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800432a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800432c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004334:	f7ff f860 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 8004338:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800433a:	4a1e      	ldr	r2, [pc, #120]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800433c:	4b1d      	ldr	r3, [pc, #116]	; (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800433e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004340:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004344:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800434c:	d10b      	bne.n	8004366 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b80      	cmp	r3, #128	; 0x80
 8004352:	d919      	bls.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2ba0      	cmp	r3, #160	; 0xa0
 8004358:	d902      	bls.n	8004360 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800435a:	2302      	movs	r3, #2
 800435c:	613b      	str	r3, [r7, #16]
 800435e:	e013      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004360:	2301      	movs	r3, #1
 8004362:	613b      	str	r3, [r7, #16]
 8004364:	e010      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2b80      	cmp	r3, #128	; 0x80
 800436a:	d902      	bls.n	8004372 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800436c:	2303      	movs	r3, #3
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	e00a      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b80      	cmp	r3, #128	; 0x80
 8004376:	d102      	bne.n	800437e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004378:	2302      	movs	r3, #2
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	e004      	b.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b70      	cmp	r3, #112	; 0x70
 8004382:	d101      	bne.n	8004388 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004384:	2301      	movs	r3, #1
 8004386:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004388:	490b      	ldr	r1, [pc, #44]	; (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800438a:	4b0b      	ldr	r3, [pc, #44]	; (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f023 0207 	bic.w	r2, r3, #7
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	4313      	orrs	r3, r2
 8004396:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004398:	4b07      	ldr	r3, [pc, #28]	; (80043b8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0207 	and.w	r2, r3, #7
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d001      	beq.n	80043aa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e000      	b.n	80043ac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043aa:	2300      	movs	r3, #0
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3718      	adds	r7, #24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40022000 	.word	0x40022000

080043bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b086      	sub	sp, #24
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043c4:	2300      	movs	r3, #0
 80043c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043c8:	2300      	movs	r3, #0
 80043ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d03f      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80043dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043e0:	d01c      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x60>
 80043e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043e6:	d802      	bhi.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00e      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80043ec:	e01f      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80043ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043f2:	d003      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80043f4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80043f8:	d01c      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80043fa:	e018      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043fc:	4a85      	ldr	r2, [pc, #532]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80043fe:	4b85      	ldr	r3, [pc, #532]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004406:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004408:	e015      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3304      	adds	r3, #4
 800440e:	2100      	movs	r1, #0
 8004410:	4618      	mov	r0, r3
 8004412:	f000 fac7 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 8004416:	4603      	mov	r3, r0
 8004418:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800441a:	e00c      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	3320      	adds	r3, #32
 8004420:	2100      	movs	r1, #0
 8004422:	4618      	mov	r0, r3
 8004424:	f000 fbae 	bl	8004b84 <RCCEx_PLLSAI2_Config>
 8004428:	4603      	mov	r3, r0
 800442a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800442c:	e003      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	74fb      	strb	r3, [r7, #19]
      break;
 8004432:	e000      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004434:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004436:	7cfb      	ldrb	r3, [r7, #19]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10b      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800443c:	4975      	ldr	r1, [pc, #468]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800443e:	4b75      	ldr	r3, [pc, #468]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004444:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004452:	e001      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d03f      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004468:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800446c:	d01c      	beq.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800446e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004472:	d802      	bhi.n	800447a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00e      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004478:	e01f      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800447a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800447e:	d003      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004480:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004484:	d01c      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004486:	e018      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004488:	4a62      	ldr	r2, [pc, #392]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800448a:	4b62      	ldr	r3, [pc, #392]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004492:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004494:	e015      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	3304      	adds	r3, #4
 800449a:	2100      	movs	r1, #0
 800449c:	4618      	mov	r0, r3
 800449e:	f000 fa81 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 80044a2:	4603      	mov	r3, r0
 80044a4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044a6:	e00c      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3320      	adds	r3, #32
 80044ac:	2100      	movs	r1, #0
 80044ae:	4618      	mov	r0, r3
 80044b0:	f000 fb68 	bl	8004b84 <RCCEx_PLLSAI2_Config>
 80044b4:	4603      	mov	r3, r0
 80044b6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044b8:	e003      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	74fb      	strb	r3, [r7, #19]
      break;
 80044be:	e000      	b.n	80044c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80044c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044c2:	7cfb      	ldrb	r3, [r7, #19]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d10b      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044c8:	4952      	ldr	r1, [pc, #328]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044ca:	4b52      	ldr	r3, [pc, #328]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044d0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044d8:	4313      	orrs	r3, r2
 80044da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80044de:	e001      	b.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e0:	7cfb      	ldrb	r3, [r7, #19]
 80044e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	f000 80a0 	beq.w	8004632 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044f2:	2300      	movs	r3, #0
 80044f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044f6:	4b47      	ldr	r3, [pc, #284]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004502:	2301      	movs	r3, #1
 8004504:	e000      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004506:	2300      	movs	r3, #0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00d      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800450c:	4a41      	ldr	r2, [pc, #260]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800450e:	4b41      	ldr	r3, [pc, #260]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004516:	6593      	str	r3, [r2, #88]	; 0x58
 8004518:	4b3e      	ldr	r3, [pc, #248]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800451a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800451c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004520:	60bb      	str	r3, [r7, #8]
 8004522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004524:	2301      	movs	r3, #1
 8004526:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004528:	4a3b      	ldr	r2, [pc, #236]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800452a:	4b3b      	ldr	r3, [pc, #236]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004532:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004534:	f7fd f87c 	bl	8001630 <HAL_GetTick>
 8004538:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800453a:	e009      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800453c:	f7fd f878 	bl	8001630 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	2b02      	cmp	r3, #2
 8004548:	d902      	bls.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	74fb      	strb	r3, [r7, #19]
        break;
 800454e:	e005      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004550:	4b31      	ldr	r3, [pc, #196]	; (8004618 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004558:	2b00      	cmp	r3, #0
 800455a:	d0ef      	beq.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800455c:	7cfb      	ldrb	r3, [r7, #19]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d15c      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004562:	4b2c      	ldr	r3, [pc, #176]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d01f      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	429a      	cmp	r2, r3
 800457e:	d019      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004580:	4b24      	ldr	r3, [pc, #144]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800458a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800458c:	4a21      	ldr	r2, [pc, #132]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800458e:	4b21      	ldr	r3, [pc, #132]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004598:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800459c:	4a1d      	ldr	r2, [pc, #116]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800459e:	4b1d      	ldr	r3, [pc, #116]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045ac:	4a19      	ldr	r2, [pc, #100]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d016      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045be:	f7fd f837 	bl	8001630 <HAL_GetTick>
 80045c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045c4:	e00b      	b.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045c6:	f7fd f833 	bl	8001630 <HAL_GetTick>
 80045ca:	4602      	mov	r2, r0
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	1ad3      	subs	r3, r2, r3
 80045d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d902      	bls.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	74fb      	strb	r3, [r7, #19]
            break;
 80045dc:	e006      	b.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045de:	4b0d      	ldr	r3, [pc, #52]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0ec      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80045ec:	7cfb      	ldrb	r3, [r7, #19]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10c      	bne.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045f2:	4908      	ldr	r1, [pc, #32]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045f4:	4b07      	ldr	r3, [pc, #28]	; (8004614 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80045f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004604:	4313      	orrs	r3, r2
 8004606:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800460a:	e009      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800460c:	7cfb      	ldrb	r3, [r7, #19]
 800460e:	74bb      	strb	r3, [r7, #18]
 8004610:	e006      	b.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000
 8004618:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800461c:	7cfb      	ldrb	r3, [r7, #19]
 800461e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004620:	7c7b      	ldrb	r3, [r7, #17]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d105      	bne.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004626:	4a9e      	ldr	r2, [pc, #632]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004628:	4b9d      	ldr	r3, [pc, #628]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800462a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800462c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004630:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b00      	cmp	r3, #0
 800463c:	d00a      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800463e:	4998      	ldr	r1, [pc, #608]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004640:	4b97      	ldr	r3, [pc, #604]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004642:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004646:	f023 0203 	bic.w	r2, r3, #3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464e:	4313      	orrs	r3, r2
 8004650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00a      	beq.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004660:	498f      	ldr	r1, [pc, #572]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004662:	4b8f      	ldr	r3, [pc, #572]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004668:	f023 020c 	bic.w	r2, r3, #12
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004670:	4313      	orrs	r3, r2
 8004672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00a      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004682:	4987      	ldr	r1, [pc, #540]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004684:	4b86      	ldr	r3, [pc, #536]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	4313      	orrs	r3, r2
 8004694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0308 	and.w	r3, r3, #8
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046a4:	497e      	ldr	r1, [pc, #504]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046a6:	4b7e      	ldr	r3, [pc, #504]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ac:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b4:	4313      	orrs	r3, r2
 80046b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0310 	and.w	r3, r3, #16
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046c6:	4976      	ldr	r1, [pc, #472]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046c8:	4b75      	ldr	r3, [pc, #468]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0320 	and.w	r3, r3, #32
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046e8:	496d      	ldr	r1, [pc, #436]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046ea:	4b6d      	ldr	r3, [pc, #436]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800470a:	4965      	ldr	r1, [pc, #404]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800470c:	4b64      	ldr	r3, [pc, #400]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800470e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004712:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471a:	4313      	orrs	r3, r2
 800471c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800472c:	495c      	ldr	r1, [pc, #368]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800472e:	4b5c      	ldr	r3, [pc, #368]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004730:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004734:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800474e:	4954      	ldr	r1, [pc, #336]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004750:	4b53      	ldr	r3, [pc, #332]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004752:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004756:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004770:	494b      	ldr	r1, [pc, #300]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004772:	4b4b      	ldr	r3, [pc, #300]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004778:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004792:	4943      	ldr	r1, [pc, #268]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004794:	4b42      	ldr	r3, [pc, #264]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d028      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047b4:	493a      	ldr	r1, [pc, #232]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047b6:	4b3a      	ldr	r3, [pc, #232]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047d2:	d106      	bne.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047d4:	4a32      	ldr	r2, [pc, #200]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047d6:	4b32      	ldr	r3, [pc, #200]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047de:	60d3      	str	r3, [r2, #12]
 80047e0:	e011      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80047e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047ea:	d10c      	bne.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	3304      	adds	r3, #4
 80047f0:	2101      	movs	r1, #1
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 f8d6 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 80047f8:	4603      	mov	r3, r0
 80047fa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80047fc:	7cfb      	ldrb	r3, [r7, #19]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004802:	7cfb      	ldrb	r3, [r7, #19]
 8004804:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800480e:	2b00      	cmp	r3, #0
 8004810:	d028      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004812:	4923      	ldr	r1, [pc, #140]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004814:	4b22      	ldr	r3, [pc, #136]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004822:	4313      	orrs	r3, r2
 8004824:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004830:	d106      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004832:	4a1b      	ldr	r2, [pc, #108]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004834:	4b1a      	ldr	r3, [pc, #104]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800483c:	60d3      	str	r3, [r2, #12]
 800483e:	e011      	b.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004844:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004848:	d10c      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	3304      	adds	r3, #4
 800484e:	2101      	movs	r1, #1
 8004850:	4618      	mov	r0, r3
 8004852:	f000 f8a7 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 8004856:	4603      	mov	r3, r0
 8004858:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800485a:	7cfb      	ldrb	r3, [r7, #19]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004860:	7cfb      	ldrb	r3, [r7, #19]
 8004862:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d02b      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004870:	490b      	ldr	r1, [pc, #44]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004872:	4b0b      	ldr	r3, [pc, #44]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004878:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004880:	4313      	orrs	r3, r2
 8004882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800488a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800488e:	d109      	bne.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004890:	4a03      	ldr	r2, [pc, #12]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004892:	4b03      	ldr	r3, [pc, #12]	; (80048a0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800489a:	60d3      	str	r3, [r2, #12]
 800489c:	e014      	b.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800489e:	bf00      	nop
 80048a0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048ac:	d10c      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	3304      	adds	r3, #4
 80048b2:	2101      	movs	r1, #1
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 f875 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 80048ba:	4603      	mov	r3, r0
 80048bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048be:	7cfb      	ldrb	r3, [r7, #19]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80048c4:	7cfb      	ldrb	r3, [r7, #19]
 80048c6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d02f      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80048d4:	492b      	ldr	r1, [pc, #172]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048d6:	4b2b      	ldr	r3, [pc, #172]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048dc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80048ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80048f2:	d10d      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	3304      	adds	r3, #4
 80048f8:	2102      	movs	r1, #2
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 f852 	bl	80049a4 <RCCEx_PLLSAI1_Config>
 8004900:	4603      	mov	r3, r0
 8004902:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004904:	7cfb      	ldrb	r3, [r7, #19]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d014      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800490a:	7cfb      	ldrb	r3, [r7, #19]
 800490c:	74bb      	strb	r3, [r7, #18]
 800490e:	e011      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004914:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004918:	d10c      	bne.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	3320      	adds	r3, #32
 800491e:	2102      	movs	r1, #2
 8004920:	4618      	mov	r0, r3
 8004922:	f000 f92f 	bl	8004b84 <RCCEx_PLLSAI2_Config>
 8004926:	4603      	mov	r3, r0
 8004928:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800492a:	7cfb      	ldrb	r3, [r7, #19]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004930:	7cfb      	ldrb	r3, [r7, #19]
 8004932:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004940:	4910      	ldr	r1, [pc, #64]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004942:	4b10      	ldr	r3, [pc, #64]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004944:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004948:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004950:	4313      	orrs	r3, r2
 8004952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00b      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004962:	4908      	ldr	r1, [pc, #32]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004964:	4b07      	ldr	r3, [pc, #28]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004966:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004974:	4313      	orrs	r3, r2
 8004976:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800497a:	7cbb      	ldrb	r3, [r7, #18]
}
 800497c:	4618      	mov	r0, r3
 800497e:	3718      	adds	r7, #24
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40021000 	.word	0x40021000

08004988 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004988:	b480      	push	{r7}
 800498a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800498c:	4a04      	ldr	r2, [pc, #16]	; (80049a0 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 800498e:	4b04      	ldr	r3, [pc, #16]	; (80049a0 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f043 0304 	orr.w	r3, r3, #4
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	bc80      	pop	{r7}
 800499e:	4770      	bx	lr
 80049a0:	40021000 	.word	0x40021000

080049a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049ae:	2300      	movs	r3, #0
 80049b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049b2:	4b73      	ldr	r3, [pc, #460]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	f003 0303 	and.w	r3, r3, #3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d018      	beq.n	80049f0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80049be:	4b70      	ldr	r3, [pc, #448]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f003 0203 	and.w	r2, r3, #3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d10d      	bne.n	80049ea <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
       ||
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d009      	beq.n	80049ea <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80049d6:	4b6a      	ldr	r3, [pc, #424]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
       ||
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d044      	beq.n	8004a74 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	73fb      	strb	r3, [r7, #15]
 80049ee:	e041      	b.n	8004a74 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d00c      	beq.n	8004a12 <RCCEx_PLLSAI1_Config+0x6e>
 80049f8:	2b03      	cmp	r3, #3
 80049fa:	d013      	beq.n	8004a24 <RCCEx_PLLSAI1_Config+0x80>
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d120      	bne.n	8004a42 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a00:	4b5f      	ldr	r3, [pc, #380]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d11d      	bne.n	8004a48 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a10:	e01a      	b.n	8004a48 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a12:	4b5b      	ldr	r3, [pc, #364]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d116      	bne.n	8004a4c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a22:	e013      	b.n	8004a4c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a24:	4b56      	ldr	r3, [pc, #344]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d10f      	bne.n	8004a50 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a30:	4b53      	ldr	r3, [pc, #332]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d109      	bne.n	8004a50 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a40:	e006      	b.n	8004a50 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	73fb      	strb	r3, [r7, #15]
      break;
 8004a46:	e004      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004a48:	bf00      	nop
 8004a4a:	e002      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004a4c:	bf00      	nop
 8004a4e:	e000      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004a50:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10d      	bne.n	8004a74 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a58:	4849      	ldr	r0, [pc, #292]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a5a:	4b49      	ldr	r3, [pc, #292]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6819      	ldr	r1, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	011b      	lsls	r3, r3, #4
 8004a6e:	430b      	orrs	r3, r1
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d17d      	bne.n	8004b76 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004a7a:	4a41      	ldr	r2, [pc, #260]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a7c:	4b40      	ldr	r3, [pc, #256]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a86:	f7fc fdd3 	bl	8001630 <HAL_GetTick>
 8004a8a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a8c:	e009      	b.n	8004aa2 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a8e:	f7fc fdcf 	bl	8001630 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d902      	bls.n	8004aa2 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	73fb      	strb	r3, [r7, #15]
        break;
 8004aa0:	e005      	b.n	8004aae <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004aa2:	4b37      	ldr	r3, [pc, #220]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1ef      	bne.n	8004a8e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004aae:	7bfb      	ldrb	r3, [r7, #15]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d160      	bne.n	8004b76 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d111      	bne.n	8004ade <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004aba:	4831      	ldr	r0, [pc, #196]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004abc:	4b30      	ldr	r3, [pc, #192]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ac4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	6892      	ldr	r2, [r2, #8]
 8004acc:	0211      	lsls	r1, r2, #8
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	68d2      	ldr	r2, [r2, #12]
 8004ad2:	0912      	lsrs	r2, r2, #4
 8004ad4:	0452      	lsls	r2, r2, #17
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	6103      	str	r3, [r0, #16]
 8004adc:	e027      	b.n	8004b2e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d112      	bne.n	8004b0a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ae4:	4826      	ldr	r0, [pc, #152]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ae6:	4b26      	ldr	r3, [pc, #152]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004aee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	6892      	ldr	r2, [r2, #8]
 8004af6:	0211      	lsls	r1, r2, #8
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6912      	ldr	r2, [r2, #16]
 8004afc:	0852      	lsrs	r2, r2, #1
 8004afe:	3a01      	subs	r2, #1
 8004b00:	0552      	lsls	r2, r2, #21
 8004b02:	430a      	orrs	r2, r1
 8004b04:	4313      	orrs	r3, r2
 8004b06:	6103      	str	r3, [r0, #16]
 8004b08:	e011      	b.n	8004b2e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b0a:	481d      	ldr	r0, [pc, #116]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b0c:	4b1c      	ldr	r3, [pc, #112]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004b14:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6892      	ldr	r2, [r2, #8]
 8004b1c:	0211      	lsls	r1, r2, #8
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	6952      	ldr	r2, [r2, #20]
 8004b22:	0852      	lsrs	r2, r2, #1
 8004b24:	3a01      	subs	r2, #1
 8004b26:	0652      	lsls	r2, r2, #25
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b2e:	4a14      	ldr	r2, [pc, #80]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b30:	4b13      	ldr	r3, [pc, #76]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b38:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b3a:	f7fc fd79 	bl	8001630 <HAL_GetTick>
 8004b3e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b40:	e009      	b.n	8004b56 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b42:	f7fc fd75 	bl	8001630 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d902      	bls.n	8004b56 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	73fb      	strb	r3, [r7, #15]
          break;
 8004b54:	e005      	b.n	8004b62 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b56:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0ef      	beq.n	8004b42 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004b62:	7bfb      	ldrb	r3, [r7, #15]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d106      	bne.n	8004b76 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b68:	4905      	ldr	r1, [pc, #20]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b6a:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004b6c:	691a      	ldr	r2, [r3, #16]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	699b      	ldr	r3, [r3, #24]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40021000 	.word	0x40021000

08004b84 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004b92:	4b68      	ldr	r3, [pc, #416]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f003 0303 	and.w	r3, r3, #3
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d018      	beq.n	8004bd0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004b9e:	4b65      	ldr	r3, [pc, #404]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ba0:	68db      	ldr	r3, [r3, #12]
 8004ba2:	f003 0203 	and.w	r2, r3, #3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d10d      	bne.n	8004bca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
       ||
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d009      	beq.n	8004bca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004bb6:	4b5f      	ldr	r3, [pc, #380]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	091b      	lsrs	r3, r3, #4
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
       ||
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d044      	beq.n	8004c54 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	73fb      	strb	r3, [r7, #15]
 8004bce:	e041      	b.n	8004c54 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d00c      	beq.n	8004bf2 <RCCEx_PLLSAI2_Config+0x6e>
 8004bd8:	2b03      	cmp	r3, #3
 8004bda:	d013      	beq.n	8004c04 <RCCEx_PLLSAI2_Config+0x80>
 8004bdc:	2b01      	cmp	r3, #1
 8004bde:	d120      	bne.n	8004c22 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004be0:	4b54      	ldr	r3, [pc, #336]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0302 	and.w	r3, r3, #2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d11d      	bne.n	8004c28 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf0:	e01a      	b.n	8004c28 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004bf2:	4b50      	ldr	r3, [pc, #320]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d116      	bne.n	8004c2c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c02:	e013      	b.n	8004c2c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c04:	4b4b      	ldr	r3, [pc, #300]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d10f      	bne.n	8004c30 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c10:	4b48      	ldr	r3, [pc, #288]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d109      	bne.n	8004c30 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c20:	e006      	b.n	8004c30 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	73fb      	strb	r3, [r7, #15]
      break;
 8004c26:	e004      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004c28:	bf00      	nop
 8004c2a:	e002      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004c2c:	bf00      	nop
 8004c2e:	e000      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004c30:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c32:	7bfb      	ldrb	r3, [r7, #15]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10d      	bne.n	8004c54 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c38:	483e      	ldr	r0, [pc, #248]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c3a:	4b3e      	ldr	r3, [pc, #248]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6819      	ldr	r1, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	430b      	orrs	r3, r1
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c54:	7bfb      	ldrb	r3, [r7, #15]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d167      	bne.n	8004d2a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004c5a:	4a36      	ldr	r2, [pc, #216]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c5c:	4b35      	ldr	r3, [pc, #212]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c66:	f7fc fce3 	bl	8001630 <HAL_GetTick>
 8004c6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c6c:	e009      	b.n	8004c82 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c6e:	f7fc fcdf 	bl	8001630 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d902      	bls.n	8004c82 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	73fb      	strb	r3, [r7, #15]
        break;
 8004c80:	e005      	b.n	8004c8e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c82:	4b2c      	ldr	r3, [pc, #176]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1ef      	bne.n	8004c6e <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004c8e:	7bfb      	ldrb	r3, [r7, #15]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d14a      	bne.n	8004d2a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d111      	bne.n	8004cbe <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004c9a:	4826      	ldr	r0, [pc, #152]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c9c:	4b25      	ldr	r3, [pc, #148]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6892      	ldr	r2, [r2, #8]
 8004cac:	0211      	lsls	r1, r2, #8
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	68d2      	ldr	r2, [r2, #12]
 8004cb2:	0912      	lsrs	r2, r2, #4
 8004cb4:	0452      	lsls	r2, r2, #17
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	6143      	str	r3, [r0, #20]
 8004cbc:	e011      	b.n	8004ce2 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cbe:	481d      	ldr	r0, [pc, #116]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004cc0:	4b1c      	ldr	r3, [pc, #112]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004cc2:	695b      	ldr	r3, [r3, #20]
 8004cc4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004cc8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	6892      	ldr	r2, [r2, #8]
 8004cd0:	0211      	lsls	r1, r2, #8
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6912      	ldr	r2, [r2, #16]
 8004cd6:	0852      	lsrs	r2, r2, #1
 8004cd8:	3a01      	subs	r2, #1
 8004cda:	0652      	lsls	r2, r2, #25
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004ce2:	4a14      	ldr	r2, [pc, #80]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ce4:	4b13      	ldr	r3, [pc, #76]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cee:	f7fc fc9f 	bl	8001630 <HAL_GetTick>
 8004cf2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004cf4:	e009      	b.n	8004d0a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cf6:	f7fc fc9b 	bl	8001630 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d902      	bls.n	8004d0a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	73fb      	strb	r3, [r7, #15]
          break;
 8004d08:	e005      	b.n	8004d16 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d0a:	4b0a      	ldr	r3, [pc, #40]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0ef      	beq.n	8004cf6 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004d16:	7bfb      	ldrb	r3, [r7, #15]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d106      	bne.n	8004d2a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004d1c:	4905      	ldr	r1, [pc, #20]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d1e:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004d20:	695a      	ldr	r2, [r3, #20]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	695b      	ldr	r3, [r3, #20]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004d2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40021000 	.word	0x40021000

08004d38 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d06c      	beq.n	8004e24 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d106      	bne.n	8004d64 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f009 fc84 	bl	800e66c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2202      	movs	r2, #2
 8004d68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	22ca      	movs	r2, #202	; 0xca
 8004d72:	625a      	str	r2, [r3, #36]	; 0x24
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2253      	movs	r2, #83	; 0x53
 8004d7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 f9a0 	bl	80050c2 <RTC_EnterInitMode>
 8004d82:	4603      	mov	r3, r0
 8004d84:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d14b      	bne.n	8004e24 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004d9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d9e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	6812      	ldr	r2, [r2, #0]
 8004da8:	6891      	ldr	r1, [r2, #8]
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	6850      	ldr	r0, [r2, #4]
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	6912      	ldr	r2, [r2, #16]
 8004db2:	4310      	orrs	r0, r2
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6992      	ldr	r2, [r2, #24]
 8004db8:	4302      	orrs	r2, r0
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	68d2      	ldr	r2, [r2, #12]
 8004dc6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	6812      	ldr	r2, [r2, #0]
 8004dd0:	6911      	ldr	r1, [r2, #16]
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6892      	ldr	r2, [r2, #8]
 8004dd6:	0412      	lsls	r2, r2, #16
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f000 f9a3 	bl	8005128 <RTC_ExitInitMode>
 8004de2:	4603      	mov	r3, r0
 8004de4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d11b      	bne.n	8004e24 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6812      	ldr	r2, [r2, #0]
 8004df4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004df6:	f022 0203 	bic.w	r2, r2, #3
 8004dfa:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6812      	ldr	r2, [r2, #0]
 8004e04:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	69d0      	ldr	r0, [r2, #28]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	6952      	ldr	r2, [r2, #20]
 8004e0e:	4302      	orrs	r2, r0
 8004e10:	430a      	orrs	r2, r1
 8004e12:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	22ff      	movs	r2, #255	; 0xff
 8004e1a:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8004e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}

08004e2e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e2e:	b590      	push	{r4, r7, lr}
 8004e30:	b087      	sub	sp, #28
 8004e32:	af00      	add	r7, sp, #0
 8004e34:	60f8      	str	r0, [r7, #12]
 8004e36:	60b9      	str	r1, [r7, #8]
 8004e38:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d101      	bne.n	8004e48 <HAL_RTC_SetTime+0x1a>
 8004e44:	2302      	movs	r3, #2
 8004e46:	e08b      	b.n	8004f60 <HAL_RTC_SetTime+0x132>
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	22ca      	movs	r2, #202	; 0xca
 8004e5e:	625a      	str	r2, [r3, #36]	; 0x24
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2253      	movs	r2, #83	; 0x53
 8004e66:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 f92a 	bl	80050c2 <RTC_EnterInitMode>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004e72:	7cfb      	ldrb	r3, [r7, #19]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d163      	bne.n	8004f40 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d126      	bne.n	8004ecc <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d102      	bne.n	8004e92 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f984 	bl	80051a4 <RTC_ByteToBcd2>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	785b      	ldrb	r3, [r3, #1]
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f000 f97d 	bl	80051a4 <RTC_ByteToBcd2>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004eae:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	789b      	ldrb	r3, [r3, #2]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 f975 	bl	80051a4 <RTC_ByteToBcd2>
 8004eba:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ebc:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	78db      	ldrb	r3, [r3, #3]
 8004ec4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	e018      	b.n	8004efe <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d102      	bne.n	8004ee0 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	2200      	movs	r2, #0
 8004ede:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	785b      	ldrb	r3, [r3, #1]
 8004eea:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004eec:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004ef2:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	78db      	ldrb	r3, [r3, #3]
 8004ef8:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004efa:	4313      	orrs	r3, r2
 8004efc:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004f08:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004f0c:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	6812      	ldr	r2, [r2, #0]
 8004f16:	6892      	ldr	r2, [r2, #8]
 8004f18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f1c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	6812      	ldr	r2, [r2, #0]
 8004f26:	6891      	ldr	r1, [r2, #8]
 8004f28:	68ba      	ldr	r2, [r7, #8]
 8004f2a:	68d0      	ldr	r0, [r2, #12]
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	6912      	ldr	r2, [r2, #16]
 8004f30:	4302      	orrs	r2, r0
 8004f32:	430a      	orrs	r2, r1
 8004f34:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f36:	68f8      	ldr	r0, [r7, #12]
 8004f38:	f000 f8f6 	bl	8005128 <RTC_ExitInitMode>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	22ff      	movs	r2, #255	; 0xff
 8004f46:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004f48:	7cfb      	ldrb	r3, [r7, #19]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d103      	bne.n	8004f56 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2201      	movs	r2, #1
 8004f52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004f5e:	7cfb      	ldrb	r3, [r7, #19]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	371c      	adds	r7, #28
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd90      	pop	{r4, r7, pc}

08004f68 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004f68:	b590      	push	{r4, r7, lr}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d101      	bne.n	8004f82 <HAL_RTC_SetDate+0x1a>
 8004f7e:	2302      	movs	r3, #2
 8004f80:	e075      	b.n	800506e <HAL_RTC_SetDate+0x106>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2201      	movs	r2, #1
 8004f86:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d10e      	bne.n	8004fb6 <HAL_RTC_SetDate+0x4e>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	785b      	ldrb	r3, [r3, #1]
 8004f9c:	f003 0310 	and.w	r3, r3, #16
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	785b      	ldrb	r3, [r3, #1]
 8004fa8:	f023 0310 	bic.w	r3, r3, #16
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	330a      	adds	r3, #10
 8004fb0:	b2da      	uxtb	r2, r3
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d11c      	bne.n	8004ff6 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	78db      	ldrb	r3, [r3, #3]
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f000 f8ef 	bl	80051a4 <RTC_ByteToBcd2>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	785b      	ldrb	r3, [r3, #1]
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 f8e8 	bl	80051a4 <RTC_ByteToBcd2>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004fd8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	789b      	ldrb	r3, [r3, #2]
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f000 f8e0 	bl	80051a4 <RTC_ByteToBcd2>
 8004fe4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004fe6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]
 8004ff4:	e00e      	b.n	8005014 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	78db      	ldrb	r3, [r3, #3]
 8004ffa:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	785b      	ldrb	r3, [r3, #1]
 8005000:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005002:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005008:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005010:	4313      	orrs	r3, r2
 8005012:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	22ca      	movs	r2, #202	; 0xca
 800501a:	625a      	str	r2, [r3, #36]	; 0x24
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2253      	movs	r2, #83	; 0x53
 8005022:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f000 f84c 	bl	80050c2 <RTC_EnterInitMode>
 800502a:	4603      	mov	r3, r0
 800502c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800502e:	7cfb      	ldrb	r3, [r7, #19]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d10c      	bne.n	800504e <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800503e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005042:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f000 f86f 	bl	8005128 <RTC_ExitInitMode>
 800504a:	4603      	mov	r3, r0
 800504c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	22ff      	movs	r2, #255	; 0xff
 8005054:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005056:	7cfb      	ldrb	r3, [r7, #19]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d103      	bne.n	8005064 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800506c:	7cfb      	ldrb	r3, [r7, #19]
}
 800506e:	4618      	mov	r0, r3
 8005070:	371c      	adds	r7, #28
 8005072:	46bd      	mov	sp, r7
 8005074:	bd90      	pop	{r4, r7, pc}

08005076 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	6812      	ldr	r2, [r2, #0]
 8005086:	68d2      	ldr	r2, [r2, #12]
 8005088:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800508c:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800508e:	f7fc facf 	bl	8001630 <HAL_GetTick>
 8005092:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005094:	e009      	b.n	80050aa <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005096:	f7fc facb 	bl	8001630 <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050a4:	d901      	bls.n	80050aa <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e007      	b.n	80050ba <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0ee      	beq.n	8005096 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80050b8:	2300      	movs	r3, #0
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}

080050c2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b084      	sub	sp, #16
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d120      	bne.n	800511e <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f04f 32ff 	mov.w	r2, #4294967295
 80050e4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80050e6:	f7fc faa3 	bl	8001630 <HAL_GetTick>
 80050ea:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80050ec:	e00d      	b.n	800510a <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80050ee:	f7fc fa9f 	bl	8001630 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80050fc:	d905      	bls.n	800510a <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2203      	movs	r2, #3
 8005106:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005114:	2b00      	cmp	r3, #0
 8005116:	d102      	bne.n	800511e <RTC_EnterInitMode+0x5c>
 8005118:	7bfb      	ldrb	r3, [r7, #15]
 800511a:	2b03      	cmp	r3, #3
 800511c:	d1e7      	bne.n	80050ee <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800511e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005120:	4618      	mov	r0, r3
 8005122:	3710      	adds	r7, #16
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005130:	2300      	movs	r3, #0
 8005132:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005134:	4a1a      	ldr	r2, [pc, #104]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005136:	4b1a      	ldr	r3, [pc, #104]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800513e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005140:	4b17      	ldr	r3, [pc, #92]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 0320 	and.w	r3, r3, #32
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10c      	bne.n	8005166 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f7ff ff92 	bl	8005076 <HAL_RTC_WaitForSynchro>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d01e      	beq.n	8005196 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2203      	movs	r2, #3
 800515c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	73fb      	strb	r3, [r7, #15]
 8005164:	e017      	b.n	8005196 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005166:	4a0e      	ldr	r2, [pc, #56]	; (80051a0 <RTC_ExitInitMode+0x78>)
 8005168:	4b0d      	ldr	r3, [pc, #52]	; (80051a0 <RTC_ExitInitMode+0x78>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f023 0320 	bic.w	r3, r3, #32
 8005170:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7ff ff7f 	bl	8005076 <HAL_RTC_WaitForSynchro>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d005      	beq.n	800518a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2203      	movs	r2, #3
 8005182:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800518a:	4a05      	ldr	r2, [pc, #20]	; (80051a0 <RTC_ExitInitMode+0x78>)
 800518c:	4b04      	ldr	r3, [pc, #16]	; (80051a0 <RTC_ExitInitMode+0x78>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f043 0320 	orr.w	r3, r3, #32
 8005194:	6093      	str	r3, [r2, #8]
  }

  return status;
 8005196:	7bfb      	ldrb	r3, [r7, #15]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40002800 	.word	0x40002800

080051a4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	4603      	mov	r3, r0
 80051ac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80051ae:	2300      	movs	r3, #0
 80051b0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80051b2:	79fb      	ldrb	r3, [r7, #7]
 80051b4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80051b6:	e005      	b.n	80051c4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	3301      	adds	r3, #1
 80051bc:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80051be:	7afb      	ldrb	r3, [r7, #11]
 80051c0:	3b0a      	subs	r3, #10
 80051c2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80051c4:	7afb      	ldrb	r3, [r7, #11]
 80051c6:	2b09      	cmp	r3, #9
 80051c8:	d8f6      	bhi.n	80051b8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	011b      	lsls	r3, r3, #4
 80051d0:	b2da      	uxtb	r2, r3
 80051d2:	7afb      	ldrb	r3, [r7, #11]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	b2db      	uxtb	r3, r3
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3714      	adds	r7, #20
 80051dc:	46bd      	mov	sp, r7
 80051de:	bc80      	pop	{r7}
 80051e0:	4770      	bx	lr
	...

080051e4 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e07f      	b.n	80052fe <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2202      	movs	r2, #2
 800520a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	22ca      	movs	r2, #202	; 0xca
 8005214:	625a      	str	r2, [r3, #36]	; 0x24
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2253      	movs	r2, #83	; 0x53
 800521c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	6812      	ldr	r2, [r2, #0]
 8005226:	6892      	ldr	r2, [r2, #8]
 8005228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800522c:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	68d2      	ldr	r2, [r2, #12]
 8005238:	b2d2      	uxtb	r2, r2
 800523a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800523e:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d120      	bne.n	8005290 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 800524e:	f7fc f9ef 	bl	8001630 <HAL_GetTick>
 8005252:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005254:	e015      	b.n	8005282 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005256:	f7fc f9eb 	bl	8001630 <HAL_GetTick>
 800525a:	4602      	mov	r2, r0
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	1ad3      	subs	r3, r2, r3
 8005260:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005264:	d90d      	bls.n	8005282 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	22ff      	movs	r2, #255	; 0xff
 800526c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2203      	movs	r2, #3
 8005272:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e03d      	b.n	80052fe <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b00      	cmp	r3, #0
 800528e:	d0e2      	beq.n	8005256 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68fa      	ldr	r2, [r7, #12]
 800529e:	6812      	ldr	r2, [r2, #0]
 80052a0:	6892      	ldr	r2, [r2, #8]
 80052a2:	f022 0107 	bic.w	r1, r2, #7
 80052a6:	687a      	ldr	r2, [r7, #4]
 80052a8:	430a      	orrs	r2, r1
 80052aa:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80052ac:	4a16      	ldr	r2, [pc, #88]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052ae:	4b16      	ldr	r3, [pc, #88]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052b6:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80052b8:	4a13      	ldr	r2, [pc, #76]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052ba:	4b13      	ldr	r3, [pc, #76]	; (8005308 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052c2:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	6812      	ldr	r2, [r2, #0]
 80052cc:	6892      	ldr	r2, [r2, #8]
 80052ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052d2:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	6812      	ldr	r2, [r2, #0]
 80052dc:	6892      	ldr	r2, [r2, #8]
 80052de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052e2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	22ff      	movs	r2, #255	; 0xff
 80052ea:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3718      	adds	r7, #24
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	40010400 	.word	0x40010400

0800530c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005314:	4b0f      	ldr	r3, [pc, #60]	; (8005354 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8005316:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800531a:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00b      	beq.n	8005342 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	6812      	ldr	r2, [r2, #0]
 8005332:	68d2      	ldr	r2, [r2, #12]
 8005334:	b2d2      	uxtb	r2, r2
 8005336:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800533a:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f80b 	bl	8005358 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800534a:	bf00      	nop
 800534c:	3708      	adds	r7, #8
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40010400 	.word	0x40010400

08005358 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005360:	bf00      	nop
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	bc80      	pop	{r7}
 8005368:	4770      	bx	lr

0800536a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b084      	sub	sp, #16
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d101      	bne.n	800537c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e07a      	b.n	8005472 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	d106      	bne.n	800539c <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f009 fbe6 	bl	800eb68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6812      	ldr	r2, [r2, #0]
 80053ac:	6812      	ldr	r2, [r2, #0]
 80053ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053bc:	d902      	bls.n	80053c4 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053be:	2300      	movs	r3, #0
 80053c0:	60fb      	str	r3, [r7, #12]
 80053c2:	e002      	b.n	80053ca <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80053d2:	d007      	beq.n	80053e4 <HAL_SPI_Init+0x7a>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053dc:	d002      	beq.n	80053e4 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d10b      	bne.n	8005404 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053f4:	d903      	bls.n	80053fe <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2202      	movs	r2, #2
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
 80053fc:	e002      	b.n	8005404 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2201      	movs	r2, #1
 8005402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	6851      	ldr	r1, [r2, #4]
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	6892      	ldr	r2, [r2, #8]
 8005410:	4311      	orrs	r1, r2
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	6912      	ldr	r2, [r2, #16]
 8005416:	4311      	orrs	r1, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6952      	ldr	r2, [r2, #20]
 800541c:	4311      	orrs	r1, r2
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	6992      	ldr	r2, [r2, #24]
 8005422:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8005426:	4311      	orrs	r1, r2
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	69d2      	ldr	r2, [r2, #28]
 800542c:	4311      	orrs	r1, r2
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6a12      	ldr	r2, [r2, #32]
 8005432:	4311      	orrs	r1, r2
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005438:	430a      	orrs	r2, r1
 800543a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	6992      	ldr	r2, [r2, #24]
 8005444:	0c12      	lsrs	r2, r2, #16
 8005446:	f002 0104 	and.w	r1, r2, #4
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800544e:	4311      	orrs	r1, r2
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005454:	4311      	orrs	r1, r2
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	68d2      	ldr	r2, [r2, #12]
 800545a:	4311      	orrs	r1, r2
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	430a      	orrs	r2, r1
 8005460:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b088      	sub	sp, #32
 800547e:	af00      	add	r7, sp, #0
 8005480:	60f8      	str	r0, [r7, #12]
 8005482:	60b9      	str	r1, [r7, #8]
 8005484:	603b      	str	r3, [r7, #0]
 8005486:	4613      	mov	r3, r2
 8005488:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005494:	2b01      	cmp	r3, #1
 8005496:	d101      	bne.n	800549c <HAL_SPI_Transmit+0x22>
 8005498:	2302      	movs	r3, #2
 800549a:	e14e      	b.n	800573a <HAL_SPI_Transmit+0x2c0>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054a4:	f7fc f8c4 	bl	8001630 <HAL_GetTick>
 80054a8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80054aa:	88fb      	ldrh	r3, [r7, #6]
 80054ac:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d002      	beq.n	80054c0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054ba:	2302      	movs	r3, #2
 80054bc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054be:	e133      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_SPI_Transmit+0x52>
 80054c6:	88fb      	ldrh	r3, [r7, #6]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d102      	bne.n	80054d2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	77fb      	strb	r3, [r7, #31]
    goto error;
 80054d0:	e12a      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2203      	movs	r2, #3
 80054d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	68ba      	ldr	r2, [r7, #8]
 80054e4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	88fa      	ldrh	r2, [r7, #6]
 80054ea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	88fa      	ldrh	r2, [r7, #6]
 80054f0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2200      	movs	r2, #0
 8005512:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800551c:	d107      	bne.n	800552e <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	6812      	ldr	r2, [r2, #0]
 8005526:	6812      	ldr	r2, [r2, #0]
 8005528:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800552c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005538:	2b40      	cmp	r3, #64	; 0x40
 800553a:	d007      	beq.n	800554c <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	6812      	ldr	r2, [r2, #0]
 8005544:	6812      	ldr	r2, [r2, #0]
 8005546:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800554a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005554:	d94b      	bls.n	80055ee <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d002      	beq.n	8005564 <HAL_SPI_Transmit+0xea>
 800555e:	8afb      	ldrh	r3, [r7, #22]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d13e      	bne.n	80055e2 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800556c:	8812      	ldrh	r2, [r2, #0]
 800556e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005574:	1c9a      	adds	r2, r3, #2
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800557e:	b29b      	uxth	r3, r3
 8005580:	3b01      	subs	r3, #1
 8005582:	b29a      	uxth	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005588:	e02b      	b.n	80055e2 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f003 0302 	and.w	r3, r3, #2
 8005594:	2b02      	cmp	r3, #2
 8005596:	d112      	bne.n	80055be <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80055a0:	8812      	ldrh	r2, [r2, #0]
 80055a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a8:	1c9a      	adds	r2, r3, #2
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	3b01      	subs	r3, #1
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055bc:	e011      	b.n	80055e2 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055be:	f7fc f837 	bl	8001630 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	1ad2      	subs	r2, r2, r3
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d303      	bcc.n	80055d6 <HAL_SPI_Transmit+0x15c>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d4:	d102      	bne.n	80055dc <HAL_SPI_Transmit+0x162>
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d102      	bne.n	80055e2 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055e0:	e0a2      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1ce      	bne.n	800558a <HAL_SPI_Transmit+0x110>
 80055ec:	e07c      	b.n	80056e8 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d002      	beq.n	80055fc <HAL_SPI_Transmit+0x182>
 80055f6:	8afb      	ldrh	r3, [r7, #22]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d170      	bne.n	80056de <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	d912      	bls.n	800562c <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68fa      	ldr	r2, [r7, #12]
 800560c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800560e:	8812      	ldrh	r2, [r2, #0]
 8005610:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005616:	1c9a      	adds	r2, r3, #2
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b02      	subs	r3, #2
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	87da      	strh	r2, [r3, #62]	; 0x3e
 800562a:	e058      	b.n	80056de <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	330c      	adds	r3, #12
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005636:	7812      	ldrb	r2, [r2, #0]
 8005638:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005652:	e044      	b.n	80056de <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b02      	cmp	r3, #2
 8005660:	d12b      	bne.n	80056ba <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b01      	cmp	r3, #1
 800566a:	d912      	bls.n	8005692 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005674:	8812      	ldrh	r2, [r2, #0]
 8005676:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800567c:	1c9a      	adds	r2, r3, #2
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b02      	subs	r3, #2
 800568a:	b29a      	uxth	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005690:	e025      	b.n	80056de <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	330c      	adds	r3, #12
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800569c:	7812      	ldrb	r2, [r2, #0]
 800569e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056b8:	e011      	b.n	80056de <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056ba:	f7fb ffb9 	bl	8001630 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	1ad2      	subs	r2, r2, r3
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d303      	bcc.n	80056d2 <HAL_SPI_Transmit+0x258>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d0:	d102      	bne.n	80056d8 <HAL_SPI_Transmit+0x25e>
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d102      	bne.n	80056de <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80056dc:	e024      	b.n	8005728 <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1b5      	bne.n	8005654 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	6839      	ldr	r1, [r7, #0]
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 fc8c 	bl	800600a <SPI_EndRxTxTransaction>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d002      	beq.n	80056fe <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2220      	movs	r2, #32
 80056fc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10a      	bne.n	800571c <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005706:	2300      	movs	r3, #0
 8005708:	613b      	str	r3, [r7, #16]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	613b      	str	r3, [r7, #16]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	613b      	str	r3, [r7, #16]
 800571a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005720:	2b00      	cmp	r3, #0
 8005722:	d001      	beq.n	8005728 <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005738:	7ffb      	ldrb	r3, [r7, #31]
}
 800573a:	4618      	mov	r0, r3
 800573c:	3720      	adds	r7, #32
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}

08005742 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005742:	b580      	push	{r7, lr}
 8005744:	b088      	sub	sp, #32
 8005746:	af02      	add	r7, sp, #8
 8005748:	60f8      	str	r0, [r7, #12]
 800574a:	60b9      	str	r1, [r7, #8]
 800574c:	603b      	str	r3, [r7, #0]
 800574e:	4613      	mov	r3, r2
 8005750:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800575e:	d112      	bne.n	8005786 <HAL_SPI_Receive+0x44>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10e      	bne.n	8005786 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2204      	movs	r2, #4
 800576c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005770:	88fa      	ldrh	r2, [r7, #6]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	4613      	mov	r3, r2
 8005778:	68ba      	ldr	r2, [r7, #8]
 800577a:	68b9      	ldr	r1, [r7, #8]
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 f905 	bl	800598c <HAL_SPI_TransmitReceive>
 8005782:	4603      	mov	r3, r0
 8005784:	e0fe      	b.n	8005984 <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_SPI_Receive+0x52>
 8005790:	2302      	movs	r3, #2
 8005792:	e0f7      	b.n	8005984 <HAL_SPI_Receive+0x242>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800579c:	f7fb ff48 	bl	8001630 <HAL_GetTick>
 80057a0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d002      	beq.n	80057b4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80057ae:	2302      	movs	r3, #2
 80057b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80057b2:	e0de      	b.n	8005972 <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d002      	beq.n	80057c0 <HAL_SPI_Receive+0x7e>
 80057ba:	88fb      	ldrh	r3, [r7, #6]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d102      	bne.n	80057c6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80057c0:	2301      	movs	r3, #1
 80057c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80057c4:	e0d5      	b.n	8005972 <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2204      	movs	r2, #4
 80057ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	88fa      	ldrh	r2, [r7, #6]
 80057de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	88fa      	ldrh	r2, [r7, #6]
 80057e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005810:	d908      	bls.n	8005824 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	6812      	ldr	r2, [r2, #0]
 800581a:	6852      	ldr	r2, [r2, #4]
 800581c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005820:	605a      	str	r2, [r3, #4]
 8005822:	e007      	b.n	8005834 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	6812      	ldr	r2, [r2, #0]
 800582c:	6852      	ldr	r2, [r2, #4]
 800582e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005832:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800583c:	d107      	bne.n	800584e <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68fa      	ldr	r2, [r7, #12]
 8005844:	6812      	ldr	r2, [r2, #0]
 8005846:	6812      	ldr	r2, [r2, #0]
 8005848:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800584c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005858:	2b40      	cmp	r3, #64	; 0x40
 800585a:	d007      	beq.n	800586c <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68fa      	ldr	r2, [r7, #12]
 8005862:	6812      	ldr	r2, [r2, #0]
 8005864:	6812      	ldr	r2, [r2, #0]
 8005866:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800586a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005874:	d866      	bhi.n	8005944 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005876:	e02f      	b.n	80058d8 <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b01      	cmp	r3, #1
 8005884:	d116      	bne.n	80058b4 <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	6812      	ldr	r2, [r2, #0]
 800588e:	320c      	adds	r2, #12
 8005890:	7812      	ldrb	r2, [r2, #0]
 8005892:	b2d2      	uxtb	r2, r2
 8005894:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	1c5a      	adds	r2, r3, #1
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	3b01      	subs	r3, #1
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80058b2:	e011      	b.n	80058d8 <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058b4:	f7fb febc 	bl	8001630 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad2      	subs	r2, r2, r3
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d303      	bcc.n	80058cc <HAL_SPI_Receive+0x18a>
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d102      	bne.n	80058d2 <HAL_SPI_Receive+0x190>
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d102      	bne.n	80058d8 <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 80058d2:	2303      	movs	r3, #3
 80058d4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80058d6:	e04c      	b.n	8005972 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058de:	b29b      	uxth	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d1c9      	bne.n	8005878 <HAL_SPI_Receive+0x136>
 80058e4:	e034      	b.n	8005950 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f003 0301 	and.w	r3, r3, #1
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d115      	bne.n	8005920 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	6812      	ldr	r2, [r2, #0]
 80058fc:	68d2      	ldr	r2, [r2, #12]
 80058fe:	b292      	uxth	r2, r2
 8005900:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	1c9a      	adds	r2, r3, #2
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005912:	b29b      	uxth	r3, r3
 8005914:	3b01      	subs	r3, #1
 8005916:	b29a      	uxth	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800591e:	e011      	b.n	8005944 <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005920:	f7fb fe86 	bl	8001630 <HAL_GetTick>
 8005924:	4602      	mov	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad2      	subs	r2, r2, r3
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	429a      	cmp	r2, r3
 800592e:	d303      	bcc.n	8005938 <HAL_SPI_Receive+0x1f6>
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005936:	d102      	bne.n	800593e <HAL_SPI_Receive+0x1fc>
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d102      	bne.n	8005944 <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005942:	e016      	b.n	8005972 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800594a:	b29b      	uxth	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	d1ca      	bne.n	80058e6 <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	6839      	ldr	r1, [r7, #0]
 8005954:	68f8      	ldr	r0, [r7, #12]
 8005956:	f000 fb00 	bl	8005f5a <SPI_EndRxTransaction>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2220      	movs	r2, #32
 8005964:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005982:	7dfb      	ldrb	r3, [r7, #23]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3718      	adds	r7, #24
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b08a      	sub	sp, #40	; 0x28
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
 8005998:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800599a:	2301      	movs	r3, #1
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800599e:	2300      	movs	r3, #0
 80059a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d101      	bne.n	80059b2 <HAL_SPI_TransmitReceive+0x26>
 80059ae:	2302      	movs	r3, #2
 80059b0:	e1f8      	b.n	8005da4 <HAL_SPI_TransmitReceive+0x418>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059ba:	f7fb fe39 	bl	8001630 <HAL_GetTick>
 80059be:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059c6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80059ce:	887b      	ldrh	r3, [r7, #2]
 80059d0:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80059d2:	887b      	ldrh	r3, [r7, #2]
 80059d4:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80059d6:	7efb      	ldrb	r3, [r7, #27]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d00e      	beq.n	80059fa <HAL_SPI_TransmitReceive+0x6e>
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059e2:	d106      	bne.n	80059f2 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d102      	bne.n	80059f2 <HAL_SPI_TransmitReceive+0x66>
 80059ec:	7efb      	ldrb	r3, [r7, #27]
 80059ee:	2b04      	cmp	r3, #4
 80059f0:	d003      	beq.n	80059fa <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80059f2:	2302      	movs	r3, #2
 80059f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80059f8:	e1ca      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d005      	beq.n	8005a0c <HAL_SPI_TransmitReceive+0x80>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d002      	beq.n	8005a0c <HAL_SPI_TransmitReceive+0x80>
 8005a06:	887b      	ldrh	r3, [r7, #2]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d103      	bne.n	8005a14 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005a12:	e1bd      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	2b04      	cmp	r3, #4
 8005a1e:	d003      	beq.n	8005a28 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2205      	movs	r2, #5
 8005a24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	887a      	ldrh	r2, [r7, #2]
 8005a38:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	887a      	ldrh	r2, [r7, #2]
 8005a40:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	887a      	ldrh	r2, [r7, #2]
 8005a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	887a      	ldrh	r2, [r7, #2]
 8005a54:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a6a:	d802      	bhi.n	8005a72 <HAL_SPI_TransmitReceive+0xe6>
 8005a6c:	8a3b      	ldrh	r3, [r7, #16]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d908      	bls.n	8005a84 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	6812      	ldr	r2, [r2, #0]
 8005a7a:	6852      	ldr	r2, [r2, #4]
 8005a7c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005a80:	605a      	str	r2, [r3, #4]
 8005a82:	e007      	b.n	8005a94 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	6812      	ldr	r2, [r2, #0]
 8005a8c:	6852      	ldr	r2, [r2, #4]
 8005a8e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005a92:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a9e:	2b40      	cmp	r3, #64	; 0x40
 8005aa0:	d007      	beq.n	8005ab2 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68fa      	ldr	r2, [r7, #12]
 8005aa8:	6812      	ldr	r2, [r2, #0]
 8005aaa:	6812      	ldr	r2, [r2, #0]
 8005aac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ab0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005aba:	d97c      	bls.n	8005bb6 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d002      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x13e>
 8005ac4:	8a7b      	ldrh	r3, [r7, #18]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d169      	bne.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ad2:	8812      	ldrh	r2, [r2, #0]
 8005ad4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ada:	1c9a      	adds	r2, r3, #2
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aee:	e056      	b.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	d11b      	bne.n	8005b36 <HAL_SPI_TransmitReceive+0x1aa>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d016      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x1aa>
 8005b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d113      	bne.n	8005b36 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b16:	8812      	ldrh	r2, [r2, #0]
 8005b18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1e:	1c9a      	adds	r2, r3, #2
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b28:	b29b      	uxth	r3, r3
 8005b2a:	3b01      	subs	r3, #1
 8005b2c:	b29a      	uxth	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b32:	2300      	movs	r3, #0
 8005b34:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f003 0301 	and.w	r3, r3, #1
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d11c      	bne.n	8005b7e <HAL_SPI_TransmitReceive+0x1f2>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d016      	beq.n	8005b7e <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b54:	68fa      	ldr	r2, [r7, #12]
 8005b56:	6812      	ldr	r2, [r2, #0]
 8005b58:	68d2      	ldr	r2, [r2, #12]
 8005b5a:	b292      	uxth	r2, r2
 8005b5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b62:	1c9a      	adds	r2, r3, #2
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	3b01      	subs	r3, #1
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b7e:	f7fb fd57 	bl	8001630 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	1ad2      	subs	r2, r2, r3
 8005b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d307      	bcc.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b94:	d003      	beq.n	8005b9e <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005b9c:	e0f8      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1a3      	bne.n	8005af0 <HAL_SPI_TransmitReceive+0x164>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d19d      	bne.n	8005af0 <HAL_SPI_TransmitReceive+0x164>
 8005bb4:	e0de      	b.n	8005d74 <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <HAL_SPI_TransmitReceive+0x23a>
 8005bbe:	8a7b      	ldrh	r3, [r7, #18]
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	f040 80ca 	bne.w	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bca:	b29b      	uxth	r3, r3
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d912      	bls.n	8005bf6 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005bd8:	8812      	ldrh	r2, [r2, #0]
 8005bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be0:	1c9a      	adds	r2, r3, #2
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	3b02      	subs	r3, #2
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bf4:	e0b1      	b.n	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	330c      	adds	r3, #12
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c00:	7812      	ldrb	r2, [r2, #0]
 8005c02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c08:	1c5a      	adds	r2, r3, #1
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	3b01      	subs	r3, #1
 8005c16:	b29a      	uxth	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c1c:	e09d      	b.n	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d134      	bne.n	8005c96 <HAL_SPI_TransmitReceive+0x30a>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d02f      	beq.n	8005c96 <HAL_SPI_TransmitReceive+0x30a>
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d12c      	bne.n	8005c96 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d912      	bls.n	8005c6c <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c4e:	8812      	ldrh	r2, [r2, #0]
 8005c50:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c56:	1c9a      	adds	r2, r3, #2
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	3b02      	subs	r3, #2
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c6a:	e012      	b.n	8005c92 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	330c      	adds	r3, #12
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c76:	7812      	ldrb	r2, [r2, #0]
 8005c78:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c7e:	1c5a      	adds	r2, r3, #1
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c92:	2300      	movs	r3, #0
 8005c94:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d147      	bne.n	8005d34 <HAL_SPI_TransmitReceive+0x3a8>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005caa:	b29b      	uxth	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d041      	beq.n	8005d34 <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d923      	bls.n	8005d04 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	6812      	ldr	r2, [r2, #0]
 8005cc4:	68d2      	ldr	r2, [r2, #12]
 8005cc6:	b292      	uxth	r2, r2
 8005cc8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cce:	1c9a      	adds	r2, r3, #2
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	3b02      	subs	r3, #2
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b01      	cmp	r3, #1
 8005cf0:	d81e      	bhi.n	8005d30 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	6812      	ldr	r2, [r2, #0]
 8005cfa:	6852      	ldr	r2, [r2, #4]
 8005cfc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d00:	605a      	str	r2, [r3, #4]
 8005d02:	e015      	b.n	8005d30 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	320c      	adds	r2, #12
 8005d0e:	7812      	ldrb	r2, [r2, #0]
 8005d10:	b2d2      	uxtb	r2, r2
 8005d12:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	3b01      	subs	r3, #1
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d30:	2301      	movs	r3, #1
 8005d32:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d34:	f7fb fc7c 	bl	8001630 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	1ad2      	subs	r2, r2, r3
 8005d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d303      	bcc.n	8005d4c <HAL_SPI_TransmitReceive+0x3c0>
 8005d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4a:	d102      	bne.n	8005d52 <HAL_SPI_TransmitReceive+0x3c6>
 8005d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d103      	bne.n	8005d5a <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005d58:	e01a      	b.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f47f af5c 	bne.w	8005c1e <HAL_SPI_TransmitReceive+0x292>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f47f af55 	bne.w	8005c1e <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d74:	69fa      	ldr	r2, [r7, #28]
 8005d76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f000 f946 	bl	800600a <SPI_EndRxTxTransaction>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d005      	beq.n	8005d90 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2220      	movs	r2, #32
 8005d8e:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005da0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3728      	adds	r7, #40	; 0x28
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	603b      	str	r3, [r7, #0]
 8005db8:	4613      	mov	r3, r2
 8005dba:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dbc:	e04c      	b.n	8005e58 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc4:	d048      	beq.n	8005e58 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005dc6:	f7fb fc33 	bl	8001630 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	69bb      	ldr	r3, [r7, #24]
 8005dce:	1ad2      	subs	r2, r2, r3
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d202      	bcs.n	8005ddc <SPI_WaitFlagStateUntilTimeout+0x30>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d13d      	bne.n	8005e58 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68fa      	ldr	r2, [r7, #12]
 8005de2:	6812      	ldr	r2, [r2, #0]
 8005de4:	6852      	ldr	r2, [r2, #4]
 8005de6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005dea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	685b      	ldr	r3, [r3, #4]
 8005df0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005df4:	d111      	bne.n	8005e1a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dfe:	d004      	beq.n	8005e0a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e08:	d107      	bne.n	8005e1a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	6812      	ldr	r2, [r2, #0]
 8005e12:	6812      	ldr	r2, [r2, #0]
 8005e14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e18:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e22:	d10f      	bne.n	8005e44 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	6812      	ldr	r2, [r2, #0]
 8005e2c:	6812      	ldr	r2, [r2, #0]
 8005e2e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	6812      	ldr	r2, [r2, #0]
 8005e3e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e42:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005e54:	2303      	movs	r3, #3
 8005e56:	e00f      	b.n	8005e78 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	689a      	ldr	r2, [r3, #8]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	401a      	ands	r2, r3
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	bf0c      	ite	eq
 8005e68:	2301      	moveq	r3, #1
 8005e6a:	2300      	movne	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	461a      	mov	r2, r3
 8005e70:	79fb      	ldrb	r3, [r7, #7]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d1a3      	bne.n	8005dbe <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}

08005e80 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
 8005e8c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e8e:	e057      	b.n	8005f40 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e96:	d106      	bne.n	8005ea6 <SPI_WaitFifoStateUntilTimeout+0x26>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d103      	bne.n	8005ea6 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	330c      	adds	r3, #12
 8005ea4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eac:	d048      	beq.n	8005f40 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005eae:	f7fb fbbf 	bl	8001630 <HAL_GetTick>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	1ad2      	subs	r2, r2, r3
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d202      	bcs.n	8005ec4 <SPI_WaitFifoStateUntilTimeout+0x44>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d13d      	bne.n	8005f40 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	6812      	ldr	r2, [r2, #0]
 8005ecc:	6852      	ldr	r2, [r2, #4]
 8005ece:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005ed2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005edc:	d111      	bne.n	8005f02 <SPI_WaitFifoStateUntilTimeout+0x82>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ee6:	d004      	beq.n	8005ef2 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef0:	d107      	bne.n	8005f02 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	6812      	ldr	r2, [r2, #0]
 8005efa:	6812      	ldr	r2, [r2, #0]
 8005efc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f00:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f0a:	d10f      	bne.n	8005f2c <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	6812      	ldr	r2, [r2, #0]
 8005f14:	6812      	ldr	r2, [r2, #0]
 8005f16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	6812      	ldr	r2, [r2, #0]
 8005f24:	6812      	ldr	r2, [r2, #0]
 8005f26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f2a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e008      	b.n	8005f52 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	689a      	ldr	r2, [r3, #8]
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	401a      	ands	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d19f      	bne.n	8005e90 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3710      	adds	r7, #16
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b086      	sub	sp, #24
 8005f5e:	af02      	add	r7, sp, #8
 8005f60:	60f8      	str	r0, [r7, #12]
 8005f62:	60b9      	str	r1, [r7, #8]
 8005f64:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f6e:	d111      	bne.n	8005f94 <SPI_EndRxTransaction+0x3a>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f78:	d004      	beq.n	8005f84 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f82:	d107      	bne.n	8005f94 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	6812      	ldr	r2, [r2, #0]
 8005f8c:	6812      	ldr	r2, [r2, #0]
 8005f8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f92:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	9300      	str	r3, [sp, #0]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2180      	movs	r1, #128	; 0x80
 8005f9e:	68f8      	ldr	r0, [r7, #12]
 8005fa0:	f7ff ff04 	bl	8005dac <SPI_WaitFlagStateUntilTimeout>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d007      	beq.n	8005fba <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fae:	f043 0220 	orr.w	r2, r3, #32
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e023      	b.n	8006002 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fc2:	d11d      	bne.n	8006000 <SPI_EndRxTransaction+0xa6>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fcc:	d004      	beq.n	8005fd8 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fd6:	d113      	bne.n	8006000 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	9300      	str	r3, [sp, #0]
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	f7ff ff4b 	bl	8005e80 <SPI_WaitFifoStateUntilTimeout>
 8005fea:	4603      	mov	r3, r0
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d007      	beq.n	8006000 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ff4:	f043 0220 	orr.w	r2, r3, #32
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e000      	b.n	8006002 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800600a:	b580      	push	{r7, lr}
 800600c:	b086      	sub	sp, #24
 800600e:	af02      	add	r7, sp, #8
 8006010:	60f8      	str	r0, [r7, #12]
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2200      	movs	r2, #0
 800601e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f7ff ff2c 	bl	8005e80 <SPI_WaitFifoStateUntilTimeout>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d007      	beq.n	800603e <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006032:	f043 0220 	orr.w	r2, r3, #32
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e027      	b.n	800608e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2200      	movs	r2, #0
 8006046:	2180      	movs	r1, #128	; 0x80
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f7ff feaf 	bl	8005dac <SPI_WaitFlagStateUntilTimeout>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d007      	beq.n	8006064 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006058:	f043 0220 	orr.w	r2, r3, #32
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e014      	b.n	800608e <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	9300      	str	r3, [sp, #0]
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2200      	movs	r2, #0
 800606c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f7ff ff05 	bl	8005e80 <SPI_WaitFifoStateUntilTimeout>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	d007      	beq.n	800608c <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006080:	f043 0220 	orr.w	r2, r3, #32
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006088:	2303      	movs	r3, #3
 800608a:	e000      	b.n	800608e <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800608c:	2300      	movs	r3, #0
}
 800608e:	4618      	mov	r0, r3
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b082      	sub	sp, #8
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d101      	bne.n	80060a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e01d      	b.n	80060e4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d106      	bne.n	80060c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f008 fcbf 	bl	800ea40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2202      	movs	r2, #2
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	3304      	adds	r3, #4
 80060d2:	4619      	mov	r1, r3
 80060d4:	4610      	mov	r0, r2
 80060d6:	f000 fdcf 	bl	8006c78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060e2:	2300      	movs	r3, #0
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3708      	adds	r7, #8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2202      	movs	r2, #2
 80060f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	6a1a      	ldr	r2, [r3, #32]
 8006102:	f241 1311 	movw	r3, #4369	; 0x1111
 8006106:	4013      	ands	r3, r2
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10f      	bne.n	800612c <HAL_TIM_Base_DeInit+0x40>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	6a1a      	ldr	r2, [r3, #32]
 8006112:	f240 4344 	movw	r3, #1092	; 0x444
 8006116:	4013      	ands	r3, r2
 8006118:	2b00      	cmp	r3, #0
 800611a:	d107      	bne.n	800612c <HAL_TIM_Base_DeInit+0x40>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	687a      	ldr	r2, [r7, #4]
 8006122:	6812      	ldr	r2, [r2, #0]
 8006124:	6812      	ldr	r2, [r2, #0]
 8006126:	f022 0201 	bic.w	r2, r2, #1
 800612a:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f008 fceb 	bl	800eb08 <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006142:	2300      	movs	r3, #0
}
 8006144:	4618      	mov	r0, r3
 8006146:	3708      	adds	r7, #8
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6a1a      	ldr	r2, [r3, #32]
 8006162:	f241 1311 	movw	r3, #4369	; 0x1111
 8006166:	4013      	ands	r3, r2
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10f      	bne.n	800618c <HAL_TIM_Base_Stop+0x40>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6a1a      	ldr	r2, [r3, #32]
 8006172:	f240 4344 	movw	r3, #1092	; 0x444
 8006176:	4013      	ands	r3, r2
 8006178:	2b00      	cmp	r3, #0
 800617a:	d107      	bne.n	800618c <HAL_TIM_Base_Stop+0x40>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	6812      	ldr	r2, [r2, #0]
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	f022 0201 	bic.w	r2, r2, #1
 800618a:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006194:	2300      	movs	r3, #0
}
 8006196:	4618      	mov	r0, r3
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr

080061a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b085      	sub	sp, #20
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	6812      	ldr	r2, [r2, #0]
 80061b0:	68d2      	ldr	r2, [r2, #12]
 80061b2:	f042 0201 	orr.w	r2, r2, #1
 80061b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689a      	ldr	r2, [r3, #8]
 80061be:	4b0c      	ldr	r3, [pc, #48]	; (80061f0 <HAL_TIM_Base_Start_IT+0x50>)
 80061c0:	4013      	ands	r3, r2
 80061c2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2b06      	cmp	r3, #6
 80061c8:	d00b      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x42>
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061d0:	d007      	beq.n	80061e2 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	6812      	ldr	r2, [r2, #0]
 80061da:	6812      	ldr	r2, [r2, #0]
 80061dc:	f042 0201 	orr.w	r2, r2, #1
 80061e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3714      	adds	r7, #20
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bc80      	pop	{r7}
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	00010007 	.word	0x00010007

080061f4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6812      	ldr	r2, [r2, #0]
 8006204:	68d2      	ldr	r2, [r2, #12]
 8006206:	f022 0201 	bic.w	r2, r2, #1
 800620a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	6a1a      	ldr	r2, [r3, #32]
 8006212:	f241 1311 	movw	r3, #4369	; 0x1111
 8006216:	4013      	ands	r3, r2
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10f      	bne.n	800623c <HAL_TIM_Base_Stop_IT+0x48>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	6a1a      	ldr	r2, [r3, #32]
 8006222:	f240 4344 	movw	r3, #1092	; 0x444
 8006226:	4013      	ands	r3, r2
 8006228:	2b00      	cmp	r3, #0
 800622a:	d107      	bne.n	800623c <HAL_TIM_Base_Stop_IT+0x48>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6812      	ldr	r2, [r2, #0]
 8006234:	6812      	ldr	r2, [r2, #0]
 8006236:	f022 0201 	bic.w	r2, r2, #1
 800623a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	370c      	adds	r7, #12
 8006242:	46bd      	mov	sp, r7
 8006244:	bc80      	pop	{r7}
 8006246:	4770      	bx	lr

08006248 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e01d      	b.n	8006296 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b00      	cmp	r3, #0
 8006264:	d106      	bne.n	8006274 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f815 	bl	800629e <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2202      	movs	r2, #2
 8006278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	3304      	adds	r3, #4
 8006284:	4619      	mov	r1, r3
 8006286:	4610      	mov	r0, r2
 8006288:	f000 fcf6 	bl	8006c78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3708      	adds	r7, #8
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800629e:	b480      	push	{r7}
 80062a0:	b083      	sub	sp, #12
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80062a6:	bf00      	nop
 80062a8:	370c      	adds	r7, #12
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bc80      	pop	{r7}
 80062ae:	4770      	bx	lr

080062b0 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
 80062b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	2b0c      	cmp	r3, #12
 80062be:	d841      	bhi.n	8006344 <HAL_TIM_OC_Start_IT+0x94>
 80062c0:	a201      	add	r2, pc, #4	; (adr r2, 80062c8 <HAL_TIM_OC_Start_IT+0x18>)
 80062c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062c6:	bf00      	nop
 80062c8:	080062fd 	.word	0x080062fd
 80062cc:	08006345 	.word	0x08006345
 80062d0:	08006345 	.word	0x08006345
 80062d4:	08006345 	.word	0x08006345
 80062d8:	0800630f 	.word	0x0800630f
 80062dc:	08006345 	.word	0x08006345
 80062e0:	08006345 	.word	0x08006345
 80062e4:	08006345 	.word	0x08006345
 80062e8:	08006321 	.word	0x08006321
 80062ec:	08006345 	.word	0x08006345
 80062f0:	08006345 	.word	0x08006345
 80062f4:	08006345 	.word	0x08006345
 80062f8:	08006333 	.word	0x08006333
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	687a      	ldr	r2, [r7, #4]
 8006302:	6812      	ldr	r2, [r2, #0]
 8006304:	68d2      	ldr	r2, [r2, #12]
 8006306:	f042 0202 	orr.w	r2, r2, #2
 800630a:	60da      	str	r2, [r3, #12]
      break;
 800630c:	e01b      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6812      	ldr	r2, [r2, #0]
 8006316:	68d2      	ldr	r2, [r2, #12]
 8006318:	f042 0204 	orr.w	r2, r2, #4
 800631c:	60da      	str	r2, [r3, #12]
      break;
 800631e:	e012      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	6812      	ldr	r2, [r2, #0]
 8006328:	68d2      	ldr	r2, [r2, #12]
 800632a:	f042 0208 	orr.w	r2, r2, #8
 800632e:	60da      	str	r2, [r3, #12]
      break;
 8006330:	e009      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6812      	ldr	r2, [r2, #0]
 800633a:	68d2      	ldr	r2, [r2, #12]
 800633c:	f042 0210 	orr.w	r2, r2, #16
 8006340:	60da      	str	r2, [r3, #12]
      break;
 8006342:	e000      	b.n	8006346 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8006344:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	2201      	movs	r2, #1
 800634c:	6839      	ldr	r1, [r7, #0]
 800634e:	4618      	mov	r0, r3
 8006350:	f001 fa37 	bl	80077c2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a1e      	ldr	r2, [pc, #120]	; (80063d4 <HAL_TIM_OC_Start_IT+0x124>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d013      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a1d      	ldr	r2, [pc, #116]	; (80063d8 <HAL_TIM_OC_Start_IT+0x128>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d00e      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a1b      	ldr	r2, [pc, #108]	; (80063dc <HAL_TIM_OC_Start_IT+0x12c>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d009      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a1a      	ldr	r2, [pc, #104]	; (80063e0 <HAL_TIM_OC_Start_IT+0x130>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d004      	beq.n	8006386 <HAL_TIM_OC_Start_IT+0xd6>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a18      	ldr	r2, [pc, #96]	; (80063e4 <HAL_TIM_OC_Start_IT+0x134>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d101      	bne.n	800638a <HAL_TIM_OC_Start_IT+0xda>
 8006386:	2301      	movs	r3, #1
 8006388:	e000      	b.n	800638c <HAL_TIM_OC_Start_IT+0xdc>
 800638a:	2300      	movs	r3, #0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d007      	beq.n	80063a0 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6812      	ldr	r2, [r2, #0]
 8006398:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800639a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800639e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	4b10      	ldr	r3, [pc, #64]	; (80063e8 <HAL_TIM_OC_Start_IT+0x138>)
 80063a8:	4013      	ands	r3, r2
 80063aa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2b06      	cmp	r3, #6
 80063b0:	d00b      	beq.n	80063ca <HAL_TIM_OC_Start_IT+0x11a>
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063b8:	d007      	beq.n	80063ca <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	6812      	ldr	r2, [r2, #0]
 80063c2:	6812      	ldr	r2, [r2, #0]
 80063c4:	f042 0201 	orr.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063ca:	2300      	movs	r3, #0
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	40012c00 	.word	0x40012c00
 80063d8:	40013400 	.word	0x40013400
 80063dc:	40014000 	.word	0x40014000
 80063e0:	40014400 	.word	0x40014400
 80063e4:	40014800 	.word	0x40014800
 80063e8:	00010007 	.word	0x00010007

080063ec <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
 80063f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	2b0c      	cmp	r3, #12
 80063fa:	d841      	bhi.n	8006480 <HAL_TIM_OC_Stop_IT+0x94>
 80063fc:	a201      	add	r2, pc, #4	; (adr r2, 8006404 <HAL_TIM_OC_Stop_IT+0x18>)
 80063fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006402:	bf00      	nop
 8006404:	08006439 	.word	0x08006439
 8006408:	08006481 	.word	0x08006481
 800640c:	08006481 	.word	0x08006481
 8006410:	08006481 	.word	0x08006481
 8006414:	0800644b 	.word	0x0800644b
 8006418:	08006481 	.word	0x08006481
 800641c:	08006481 	.word	0x08006481
 8006420:	08006481 	.word	0x08006481
 8006424:	0800645d 	.word	0x0800645d
 8006428:	08006481 	.word	0x08006481
 800642c:	08006481 	.word	0x08006481
 8006430:	08006481 	.word	0x08006481
 8006434:	0800646f 	.word	0x0800646f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6812      	ldr	r2, [r2, #0]
 8006440:	68d2      	ldr	r2, [r2, #12]
 8006442:	f022 0202 	bic.w	r2, r2, #2
 8006446:	60da      	str	r2, [r3, #12]
      break;
 8006448:	e01b      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	6812      	ldr	r2, [r2, #0]
 8006452:	68d2      	ldr	r2, [r2, #12]
 8006454:	f022 0204 	bic.w	r2, r2, #4
 8006458:	60da      	str	r2, [r3, #12]
      break;
 800645a:	e012      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	6812      	ldr	r2, [r2, #0]
 8006464:	68d2      	ldr	r2, [r2, #12]
 8006466:	f022 0208 	bic.w	r2, r2, #8
 800646a:	60da      	str	r2, [r3, #12]
      break;
 800646c:	e009      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	6812      	ldr	r2, [r2, #0]
 8006476:	68d2      	ldr	r2, [r2, #12]
 8006478:	f022 0210 	bic.w	r2, r2, #16
 800647c:	60da      	str	r2, [r3, #12]
      break;
 800647e:	e000      	b.n	8006482 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8006480:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2200      	movs	r2, #0
 8006488:	6839      	ldr	r1, [r7, #0]
 800648a:	4618      	mov	r0, r3
 800648c:	f001 f999 	bl	80077c2 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a28      	ldr	r2, [pc, #160]	; (8006538 <HAL_TIM_OC_Stop_IT+0x14c>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d013      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a27      	ldr	r2, [pc, #156]	; (800653c <HAL_TIM_OC_Stop_IT+0x150>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d00e      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a25      	ldr	r2, [pc, #148]	; (8006540 <HAL_TIM_OC_Stop_IT+0x154>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d009      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a24      	ldr	r2, [pc, #144]	; (8006544 <HAL_TIM_OC_Stop_IT+0x158>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d004      	beq.n	80064c2 <HAL_TIM_OC_Stop_IT+0xd6>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a22      	ldr	r2, [pc, #136]	; (8006548 <HAL_TIM_OC_Stop_IT+0x15c>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d101      	bne.n	80064c6 <HAL_TIM_OC_Stop_IT+0xda>
 80064c2:	2301      	movs	r3, #1
 80064c4:	e000      	b.n	80064c8 <HAL_TIM_OC_Stop_IT+0xdc>
 80064c6:	2300      	movs	r3, #0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d017      	beq.n	80064fc <HAL_TIM_OC_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	6a1a      	ldr	r2, [r3, #32]
 80064d2:	f241 1311 	movw	r3, #4369	; 0x1111
 80064d6:	4013      	ands	r3, r2
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d10f      	bne.n	80064fc <HAL_TIM_OC_Stop_IT+0x110>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	6a1a      	ldr	r2, [r3, #32]
 80064e2:	f240 4344 	movw	r3, #1092	; 0x444
 80064e6:	4013      	ands	r3, r2
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d107      	bne.n	80064fc <HAL_TIM_OC_Stop_IT+0x110>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80064f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80064fa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6a1a      	ldr	r2, [r3, #32]
 8006502:	f241 1311 	movw	r3, #4369	; 0x1111
 8006506:	4013      	ands	r3, r2
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10f      	bne.n	800652c <HAL_TIM_OC_Stop_IT+0x140>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6a1a      	ldr	r2, [r3, #32]
 8006512:	f240 4344 	movw	r3, #1092	; 0x444
 8006516:	4013      	ands	r3, r2
 8006518:	2b00      	cmp	r3, #0
 800651a:	d107      	bne.n	800652c <HAL_TIM_OC_Stop_IT+0x140>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	6812      	ldr	r2, [r2, #0]
 8006524:	6812      	ldr	r2, [r2, #0]
 8006526:	f022 0201 	bic.w	r2, r2, #1
 800652a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	40012c00 	.word	0x40012c00
 800653c:	40013400 	.word	0x40013400
 8006540:	40014000 	.word	0x40014000
 8006544:	40014400 	.word	0x40014400
 8006548:	40014800 	.word	0x40014800

0800654c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b082      	sub	sp, #8
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d101      	bne.n	800655e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800655a:	2301      	movs	r3, #1
 800655c:	e01d      	b.n	800659a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006564:	b2db      	uxtb	r3, r3
 8006566:	2b00      	cmp	r3, #0
 8006568:	d106      	bne.n	8006578 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f815 	bl	80065a2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2202      	movs	r2, #2
 800657c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3304      	adds	r3, #4
 8006588:	4619      	mov	r1, r3
 800658a:	4610      	mov	r0, r2
 800658c:	f000 fb74 	bl	8006c78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006598:	2300      	movs	r3, #0
}
 800659a:	4618      	mov	r0, r3
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}

080065a2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80065a2:	b480      	push	{r7}
 80065a4:	b083      	sub	sp, #12
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bc80      	pop	{r7}
 80065b2:	4770      	bx	lr

080065b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d122      	bne.n	8006610 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f003 0302 	and.w	r3, r3, #2
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d11b      	bne.n	8006610 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f06f 0202 	mvn.w	r2, #2
 80065e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2201      	movs	r2, #1
 80065e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	699b      	ldr	r3, [r3, #24]
 80065ee:	f003 0303 	and.w	r3, r3, #3
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d003      	beq.n	80065fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 fb23 	bl	8006c42 <HAL_TIM_IC_CaptureCallback>
 80065fc:	e005      	b.n	800660a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fb16 	bl	8006c30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 fb25 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f003 0304 	and.w	r3, r3, #4
 800661a:	2b04      	cmp	r3, #4
 800661c:	d122      	bne.n	8006664 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f003 0304 	and.w	r3, r3, #4
 8006628:	2b04      	cmp	r3, #4
 800662a:	d11b      	bne.n	8006664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f06f 0204 	mvn.w	r2, #4
 8006634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2202      	movs	r2, #2
 800663a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	699b      	ldr	r3, [r3, #24]
 8006642:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006646:	2b00      	cmp	r3, #0
 8006648:	d003      	beq.n	8006652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 faf9 	bl	8006c42 <HAL_TIM_IC_CaptureCallback>
 8006650:	e005      	b.n	800665e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 faec 	bl	8006c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 fafb 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	f003 0308 	and.w	r3, r3, #8
 800666e:	2b08      	cmp	r3, #8
 8006670:	d122      	bne.n	80066b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f003 0308 	and.w	r3, r3, #8
 800667c:	2b08      	cmp	r3, #8
 800667e:	d11b      	bne.n	80066b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f06f 0208 	mvn.w	r2, #8
 8006688:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2204      	movs	r2, #4
 800668e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	69db      	ldr	r3, [r3, #28]
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d003      	beq.n	80066a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	f000 facf 	bl	8006c42 <HAL_TIM_IC_CaptureCallback>
 80066a4:	e005      	b.n	80066b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 fac2 	bl	8006c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f000 fad1 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	691b      	ldr	r3, [r3, #16]
 80066be:	f003 0310 	and.w	r3, r3, #16
 80066c2:	2b10      	cmp	r3, #16
 80066c4:	d122      	bne.n	800670c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	f003 0310 	and.w	r3, r3, #16
 80066d0:	2b10      	cmp	r3, #16
 80066d2:	d11b      	bne.n	800670c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f06f 0210 	mvn.w	r2, #16
 80066dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2208      	movs	r2, #8
 80066e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d003      	beq.n	80066fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 faa5 	bl	8006c42 <HAL_TIM_IC_CaptureCallback>
 80066f8:	e005      	b.n	8006706 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 fa98 	bl	8006c30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 faa7 	bl	8006c54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	691b      	ldr	r3, [r3, #16]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	2b01      	cmp	r3, #1
 8006718:	d10e      	bne.n	8006738 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	68db      	ldr	r3, [r3, #12]
 8006720:	f003 0301 	and.w	r3, r3, #1
 8006724:	2b01      	cmp	r3, #1
 8006726:	d107      	bne.n	8006738 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f06f 0201 	mvn.w	r2, #1
 8006730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 fa73 	bl	8006c1e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006742:	2b80      	cmp	r3, #128	; 0x80
 8006744:	d10e      	bne.n	8006764 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006750:	2b80      	cmp	r3, #128	; 0x80
 8006752:	d107      	bne.n	8006764 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800675c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f001 f937 	bl	80079d2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800676e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006772:	d10e      	bne.n	8006792 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800677e:	2b80      	cmp	r3, #128	; 0x80
 8006780:	d107      	bne.n	8006792 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800678a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800678c:	6878      	ldr	r0, [r7, #4]
 800678e:	f001 f929 	bl	80079e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800679c:	2b40      	cmp	r3, #64	; 0x40
 800679e:	d10e      	bne.n	80067be <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067aa:	2b40      	cmp	r3, #64	; 0x40
 80067ac:	d107      	bne.n	80067be <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f000 fa54 	bl	8006c66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	f003 0320 	and.w	r3, r3, #32
 80067c8:	2b20      	cmp	r3, #32
 80067ca:	d10e      	bne.n	80067ea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	f003 0320 	and.w	r3, r3, #32
 80067d6:	2b20      	cmp	r3, #32
 80067d8:	d107      	bne.n	80067ea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f06f 0220 	mvn.w	r2, #32
 80067e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f001 f8eb 	bl	80079c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80067ea:	bf00      	nop
 80067ec:	3708      	adds	r7, #8
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
	...

080067f4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006806:	2b01      	cmp	r3, #1
 8006808:	d101      	bne.n	800680e <HAL_TIM_OC_ConfigChannel+0x1a>
 800680a:	2302      	movs	r3, #2
 800680c:	e06c      	b.n	80068e8 <HAL_TIM_OC_ConfigChannel+0xf4>
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2202      	movs	r2, #2
 800681a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2b14      	cmp	r3, #20
 8006822:	d857      	bhi.n	80068d4 <HAL_TIM_OC_ConfigChannel+0xe0>
 8006824:	a201      	add	r2, pc, #4	; (adr r2, 800682c <HAL_TIM_OC_ConfigChannel+0x38>)
 8006826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682a:	bf00      	nop
 800682c:	08006881 	.word	0x08006881
 8006830:	080068d5 	.word	0x080068d5
 8006834:	080068d5 	.word	0x080068d5
 8006838:	080068d5 	.word	0x080068d5
 800683c:	0800688f 	.word	0x0800688f
 8006840:	080068d5 	.word	0x080068d5
 8006844:	080068d5 	.word	0x080068d5
 8006848:	080068d5 	.word	0x080068d5
 800684c:	0800689d 	.word	0x0800689d
 8006850:	080068d5 	.word	0x080068d5
 8006854:	080068d5 	.word	0x080068d5
 8006858:	080068d5 	.word	0x080068d5
 800685c:	080068ab 	.word	0x080068ab
 8006860:	080068d5 	.word	0x080068d5
 8006864:	080068d5 	.word	0x080068d5
 8006868:	080068d5 	.word	0x080068d5
 800686c:	080068b9 	.word	0x080068b9
 8006870:	080068d5 	.word	0x080068d5
 8006874:	080068d5 	.word	0x080068d5
 8006878:	080068d5 	.word	0x080068d5
 800687c:	080068c7 	.word	0x080068c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68b9      	ldr	r1, [r7, #8]
 8006886:	4618      	mov	r0, r3
 8006888:	f000 fa8e 	bl	8006da8 <TIM_OC1_SetConfig>
      break;
 800688c:	e023      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68b9      	ldr	r1, [r7, #8]
 8006894:	4618      	mov	r0, r3
 8006896:	f000 fb17 	bl	8006ec8 <TIM_OC2_SetConfig>
      break;
 800689a:	e01c      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fb98 	bl	8006fd8 <TIM_OC3_SetConfig>
      break;
 80068a8:	e015      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68b9      	ldr	r1, [r7, #8]
 80068b0:	4618      	mov	r0, r3
 80068b2:	f000 fc19 	bl	80070e8 <TIM_OC4_SetConfig>
      break;
 80068b6:	e00e      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68b9      	ldr	r1, [r7, #8]
 80068be:	4618      	mov	r0, r3
 80068c0:	f000 fc7a 	bl	80071b8 <TIM_OC5_SetConfig>
      break;
 80068c4:	e007      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68b9      	ldr	r1, [r7, #8]
 80068cc:	4618      	mov	r0, r3
 80068ce:	f000 fcd7 	bl	8007280 <TIM_OC6_SetConfig>
      break;
 80068d2:	e000      	b.n	80068d6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80068d4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068e6:	2300      	movs	r3, #0
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b084      	sub	sp, #16
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	60b9      	str	r1, [r7, #8]
 80068fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006902:	2b01      	cmp	r3, #1
 8006904:	d101      	bne.n	800690a <HAL_TIM_IC_ConfigChannel+0x1a>
 8006906:	2302      	movs	r3, #2
 8006908:	e08a      	b.n	8006a20 <HAL_TIM_IC_ConfigChannel+0x130>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2202      	movs	r2, #2
 8006916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d11b      	bne.n	8006958 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6818      	ldr	r0, [r3, #0]
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	6819      	ldr	r1, [r3, #0]
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f000 fd92 	bl	8007458 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	6812      	ldr	r2, [r2, #0]
 800693c:	6992      	ldr	r2, [r2, #24]
 800693e:	f022 020c 	bic.w	r2, r2, #12
 8006942:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68fa      	ldr	r2, [r7, #12]
 800694a:	6812      	ldr	r2, [r2, #0]
 800694c:	6991      	ldr	r1, [r2, #24]
 800694e:	68ba      	ldr	r2, [r7, #8]
 8006950:	6892      	ldr	r2, [r2, #8]
 8006952:	430a      	orrs	r2, r1
 8006954:	619a      	str	r2, [r3, #24]
 8006956:	e05a      	b.n	8006a0e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b04      	cmp	r3, #4
 800695c:	d11c      	bne.n	8006998 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6818      	ldr	r0, [r3, #0]
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	6819      	ldr	r1, [r3, #0]
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	685a      	ldr	r2, [r3, #4]
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	f000 fe0d 	bl	800758c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	6812      	ldr	r2, [r2, #0]
 800697a:	6992      	ldr	r2, [r2, #24]
 800697c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006980:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	6812      	ldr	r2, [r2, #0]
 800698a:	6991      	ldr	r1, [r2, #24]
 800698c:	68ba      	ldr	r2, [r7, #8]
 800698e:	6892      	ldr	r2, [r2, #8]
 8006990:	0212      	lsls	r2, r2, #8
 8006992:	430a      	orrs	r2, r1
 8006994:	619a      	str	r2, [r3, #24]
 8006996:	e03a      	b.n	8006a0e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2b08      	cmp	r3, #8
 800699c:	d11b      	bne.n	80069d6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6818      	ldr	r0, [r3, #0]
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	6819      	ldr	r1, [r3, #0]
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	685a      	ldr	r2, [r3, #4]
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	f000 fe58 	bl	8007662 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	6812      	ldr	r2, [r2, #0]
 80069ba:	69d2      	ldr	r2, [r2, #28]
 80069bc:	f022 020c 	bic.w	r2, r2, #12
 80069c0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	6812      	ldr	r2, [r2, #0]
 80069ca:	69d1      	ldr	r1, [r2, #28]
 80069cc:	68ba      	ldr	r2, [r7, #8]
 80069ce:	6892      	ldr	r2, [r2, #8]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	61da      	str	r2, [r3, #28]
 80069d4:	e01b      	b.n	8006a0e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6818      	ldr	r0, [r3, #0]
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	6819      	ldr	r1, [r3, #0]
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	685a      	ldr	r2, [r3, #4]
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	f000 fe77 	bl	80076d8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	6812      	ldr	r2, [r2, #0]
 80069f2:	69d2      	ldr	r2, [r2, #28]
 80069f4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80069f8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	6812      	ldr	r2, [r2, #0]
 8006a02:	69d1      	ldr	r1, [r2, #28]
 8006a04:	68ba      	ldr	r2, [r7, #8]
 8006a06:	6892      	ldr	r2, [r2, #8]
 8006a08:	0212      	lsls	r2, r2, #8
 8006a0a:	430a      	orrs	r2, r1
 8006a0c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d101      	bne.n	8006a40 <HAL_TIM_ConfigClockSource+0x18>
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	e0a8      	b.n	8006b92 <HAL_TIM_ConfigClockSource+0x16a>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2202      	movs	r2, #2
 8006a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006a62:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a6a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2b40      	cmp	r3, #64	; 0x40
 8006a7a:	d067      	beq.n	8006b4c <HAL_TIM_ConfigClockSource+0x124>
 8006a7c:	2b40      	cmp	r3, #64	; 0x40
 8006a7e:	d80b      	bhi.n	8006a98 <HAL_TIM_ConfigClockSource+0x70>
 8006a80:	2b10      	cmp	r3, #16
 8006a82:	d073      	beq.n	8006b6c <HAL_TIM_ConfigClockSource+0x144>
 8006a84:	2b10      	cmp	r3, #16
 8006a86:	d802      	bhi.n	8006a8e <HAL_TIM_ConfigClockSource+0x66>
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d06f      	beq.n	8006b6c <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006a8c:	e078      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006a8e:	2b20      	cmp	r3, #32
 8006a90:	d06c      	beq.n	8006b6c <HAL_TIM_ConfigClockSource+0x144>
 8006a92:	2b30      	cmp	r3, #48	; 0x30
 8006a94:	d06a      	beq.n	8006b6c <HAL_TIM_ConfigClockSource+0x144>
      break;
 8006a96:	e073      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006a98:	2b70      	cmp	r3, #112	; 0x70
 8006a9a:	d00d      	beq.n	8006ab8 <HAL_TIM_ConfigClockSource+0x90>
 8006a9c:	2b70      	cmp	r3, #112	; 0x70
 8006a9e:	d804      	bhi.n	8006aaa <HAL_TIM_ConfigClockSource+0x82>
 8006aa0:	2b50      	cmp	r3, #80	; 0x50
 8006aa2:	d033      	beq.n	8006b0c <HAL_TIM_ConfigClockSource+0xe4>
 8006aa4:	2b60      	cmp	r3, #96	; 0x60
 8006aa6:	d041      	beq.n	8006b2c <HAL_TIM_ConfigClockSource+0x104>
      break;
 8006aa8:	e06a      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006aaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aae:	d066      	beq.n	8006b7e <HAL_TIM_ConfigClockSource+0x156>
 8006ab0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ab4:	d017      	beq.n	8006ae6 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8006ab6:	e063      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6818      	ldr	r0, [r3, #0]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	6899      	ldr	r1, [r3, #8]
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685a      	ldr	r2, [r3, #4]
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f000 fe5c 	bl	8007784 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006ada:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	609a      	str	r2, [r3, #8]
      break;
 8006ae4:	e04c      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6818      	ldr	r0, [r3, #0]
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	6899      	ldr	r1, [r3, #8]
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	f000 fe45 	bl	8007784 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	6812      	ldr	r2, [r2, #0]
 8006b02:	6892      	ldr	r2, [r2, #8]
 8006b04:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006b08:	609a      	str	r2, [r3, #8]
      break;
 8006b0a:	e039      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6818      	ldr	r0, [r3, #0]
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	6859      	ldr	r1, [r3, #4]
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	461a      	mov	r2, r3
 8006b1a:	f000 fd09 	bl	8007530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	2150      	movs	r1, #80	; 0x50
 8006b24:	4618      	mov	r0, r3
 8006b26:	f000 fe13 	bl	8007750 <TIM_ITRx_SetConfig>
      break;
 8006b2a:	e029      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6818      	ldr	r0, [r3, #0]
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	6859      	ldr	r1, [r3, #4]
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	f000 fd63 	bl	8007604 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2160      	movs	r1, #96	; 0x60
 8006b44:	4618      	mov	r0, r3
 8006b46:	f000 fe03 	bl	8007750 <TIM_ITRx_SetConfig>
      break;
 8006b4a:	e019      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6818      	ldr	r0, [r3, #0]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	6859      	ldr	r1, [r3, #4]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	461a      	mov	r2, r3
 8006b5a:	f000 fce9 	bl	8007530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	2140      	movs	r1, #64	; 0x40
 8006b64:	4618      	mov	r0, r3
 8006b66:	f000 fdf3 	bl	8007750 <TIM_ITRx_SetConfig>
      break;
 8006b6a:	e009      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4619      	mov	r1, r3
 8006b76:	4610      	mov	r0, r2
 8006b78:	f000 fdea 	bl	8007750 <TIM_ITRx_SetConfig>
      break;
 8006b7c:	e000      	b.n	8006b80 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006b7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b082      	sub	sp, #8
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
 8006ba2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d101      	bne.n	8006bb2 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006bae:	2302      	movs	r3, #2
 8006bb0:	e031      	b.n	8006c16 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2202      	movs	r2, #2
 8006bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006bc2:	6839      	ldr	r1, [r7, #0]
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fbbf 	bl	8007348 <TIM_SlaveTimer_SetConfig>
 8006bca:	4603      	mov	r3, r0
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d009      	beq.n	8006be4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e018      	b.n	8006c16 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	6812      	ldr	r2, [r2, #0]
 8006bec:	68d2      	ldr	r2, [r2, #12]
 8006bee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bf2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	687a      	ldr	r2, [r7, #4]
 8006bfa:	6812      	ldr	r2, [r2, #0]
 8006bfc:	68d2      	ldr	r2, [r2, #12]
 8006bfe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006c02:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3708      	adds	r7, #8
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b083      	sub	sp, #12
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bc80      	pop	{r7}
 8006c2e:	4770      	bx	lr

08006c30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bc80      	pop	{r7}
 8006c40:	4770      	bx	lr

08006c42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b083      	sub	sp, #12
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c4a:	bf00      	nop
 8006c4c:	370c      	adds	r7, #12
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bc80      	pop	{r7}
 8006c52:	4770      	bx	lr

08006c54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bc80      	pop	{r7}
 8006c64:	4770      	bx	lr

08006c66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c66:	b480      	push	{r7}
 8006c68:	b083      	sub	sp, #12
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c6e:	bf00      	nop
 8006c70:	370c      	adds	r7, #12
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bc80      	pop	{r7}
 8006c76:	4770      	bx	lr

08006c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b085      	sub	sp, #20
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	4a3f      	ldr	r2, [pc, #252]	; (8006d88 <TIM_Base_SetConfig+0x110>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d013      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c96:	d00f      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a3c      	ldr	r2, [pc, #240]	; (8006d8c <TIM_Base_SetConfig+0x114>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d00b      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a3b      	ldr	r2, [pc, #236]	; (8006d90 <TIM_Base_SetConfig+0x118>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d007      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a3a      	ldr	r2, [pc, #232]	; (8006d94 <TIM_Base_SetConfig+0x11c>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d003      	beq.n	8006cb8 <TIM_Base_SetConfig+0x40>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a39      	ldr	r2, [pc, #228]	; (8006d98 <TIM_Base_SetConfig+0x120>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d108      	bne.n	8006cca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a2e      	ldr	r2, [pc, #184]	; (8006d88 <TIM_Base_SetConfig+0x110>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d01f      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cd8:	d01b      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a2b      	ldr	r2, [pc, #172]	; (8006d8c <TIM_Base_SetConfig+0x114>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d017      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a2a      	ldr	r2, [pc, #168]	; (8006d90 <TIM_Base_SetConfig+0x118>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d013      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a29      	ldr	r2, [pc, #164]	; (8006d94 <TIM_Base_SetConfig+0x11c>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d00f      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a28      	ldr	r2, [pc, #160]	; (8006d98 <TIM_Base_SetConfig+0x120>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d00b      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a27      	ldr	r2, [pc, #156]	; (8006d9c <TIM_Base_SetConfig+0x124>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d007      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	4a26      	ldr	r2, [pc, #152]	; (8006da0 <TIM_Base_SetConfig+0x128>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d003      	beq.n	8006d12 <TIM_Base_SetConfig+0x9a>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4a25      	ldr	r2, [pc, #148]	; (8006da4 <TIM_Base_SetConfig+0x12c>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d108      	bne.n	8006d24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	689a      	ldr	r2, [r3, #8]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a0f      	ldr	r2, [pc, #60]	; (8006d88 <TIM_Base_SetConfig+0x110>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d00f      	beq.n	8006d70 <TIM_Base_SetConfig+0xf8>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a11      	ldr	r2, [pc, #68]	; (8006d98 <TIM_Base_SetConfig+0x120>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d00b      	beq.n	8006d70 <TIM_Base_SetConfig+0xf8>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4a10      	ldr	r2, [pc, #64]	; (8006d9c <TIM_Base_SetConfig+0x124>)
 8006d5c:	4293      	cmp	r3, r2
 8006d5e:	d007      	beq.n	8006d70 <TIM_Base_SetConfig+0xf8>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a0f      	ldr	r2, [pc, #60]	; (8006da0 <TIM_Base_SetConfig+0x128>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d003      	beq.n	8006d70 <TIM_Base_SetConfig+0xf8>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	4a0e      	ldr	r2, [pc, #56]	; (8006da4 <TIM_Base_SetConfig+0x12c>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d103      	bne.n	8006d78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	691a      	ldr	r2, [r3, #16]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	615a      	str	r2, [r3, #20]
}
 8006d7e:	bf00      	nop
 8006d80:	3714      	adds	r7, #20
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bc80      	pop	{r7}
 8006d86:	4770      	bx	lr
 8006d88:	40012c00 	.word	0x40012c00
 8006d8c:	40000400 	.word	0x40000400
 8006d90:	40000800 	.word	0x40000800
 8006d94:	40000c00 	.word	0x40000c00
 8006d98:	40013400 	.word	0x40013400
 8006d9c:	40014000 	.word	0x40014000
 8006da0:	40014400 	.word	0x40014400
 8006da4:	40014800 	.word	0x40014800

08006da8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b087      	sub	sp, #28
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a1b      	ldr	r3, [r3, #32]
 8006db6:	f023 0201 	bic.w	r2, r3, #1
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6a1b      	ldr	r3, [r3, #32]
 8006dc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	699b      	ldr	r3, [r3, #24]
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006dd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f023 0303 	bic.w	r3, r3, #3
 8006de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	f023 0302 	bic.w	r3, r3, #2
 8006df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	4a2c      	ldr	r2, [pc, #176]	; (8006eb4 <TIM_OC1_SetConfig+0x10c>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d00f      	beq.n	8006e28 <TIM_OC1_SetConfig+0x80>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a2b      	ldr	r2, [pc, #172]	; (8006eb8 <TIM_OC1_SetConfig+0x110>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d00b      	beq.n	8006e28 <TIM_OC1_SetConfig+0x80>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a2a      	ldr	r2, [pc, #168]	; (8006ebc <TIM_OC1_SetConfig+0x114>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d007      	beq.n	8006e28 <TIM_OC1_SetConfig+0x80>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a29      	ldr	r2, [pc, #164]	; (8006ec0 <TIM_OC1_SetConfig+0x118>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d003      	beq.n	8006e28 <TIM_OC1_SetConfig+0x80>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a28      	ldr	r2, [pc, #160]	; (8006ec4 <TIM_OC1_SetConfig+0x11c>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d10c      	bne.n	8006e42 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	f023 0308 	bic.w	r3, r3, #8
 8006e2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	f023 0304 	bic.w	r3, r3, #4
 8006e40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a1b      	ldr	r2, [pc, #108]	; (8006eb4 <TIM_OC1_SetConfig+0x10c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d00f      	beq.n	8006e6a <TIM_OC1_SetConfig+0xc2>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a1a      	ldr	r2, [pc, #104]	; (8006eb8 <TIM_OC1_SetConfig+0x110>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d00b      	beq.n	8006e6a <TIM_OC1_SetConfig+0xc2>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a19      	ldr	r2, [pc, #100]	; (8006ebc <TIM_OC1_SetConfig+0x114>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d007      	beq.n	8006e6a <TIM_OC1_SetConfig+0xc2>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a18      	ldr	r2, [pc, #96]	; (8006ec0 <TIM_OC1_SetConfig+0x118>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d003      	beq.n	8006e6a <TIM_OC1_SetConfig+0xc2>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	4a17      	ldr	r2, [pc, #92]	; (8006ec4 <TIM_OC1_SetConfig+0x11c>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d111      	bne.n	8006e8e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	695b      	ldr	r3, [r3, #20]
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	699b      	ldr	r3, [r3, #24]
 8006e88:	693a      	ldr	r2, [r7, #16]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	68fa      	ldr	r2, [r7, #12]
 8006e98:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	685a      	ldr	r2, [r3, #4]
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	621a      	str	r2, [r3, #32]
}
 8006ea8:	bf00      	nop
 8006eaa:	371c      	adds	r7, #28
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bc80      	pop	{r7}
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	40012c00 	.word	0x40012c00
 8006eb8:	40013400 	.word	0x40013400
 8006ebc:	40014000 	.word	0x40014000
 8006ec0:	40014400 	.word	0x40014400
 8006ec4:	40014800 	.word	0x40014800

08006ec8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b087      	sub	sp, #28
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6a1b      	ldr	r3, [r3, #32]
 8006ed6:	f023 0210 	bic.w	r2, r3, #16
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ef6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006efa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	021b      	lsls	r3, r3, #8
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	f023 0320 	bic.w	r3, r3, #32
 8006f16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	011b      	lsls	r3, r3, #4
 8006f1e:	697a      	ldr	r2, [r7, #20]
 8006f20:	4313      	orrs	r3, r2
 8006f22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a27      	ldr	r2, [pc, #156]	; (8006fc4 <TIM_OC2_SetConfig+0xfc>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d003      	beq.n	8006f34 <TIM_OC2_SetConfig+0x6c>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a26      	ldr	r2, [pc, #152]	; (8006fc8 <TIM_OC2_SetConfig+0x100>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d10d      	bne.n	8006f50 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	011b      	lsls	r3, r3, #4
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a1c      	ldr	r2, [pc, #112]	; (8006fc4 <TIM_OC2_SetConfig+0xfc>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d00f      	beq.n	8006f78 <TIM_OC2_SetConfig+0xb0>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a1b      	ldr	r2, [pc, #108]	; (8006fc8 <TIM_OC2_SetConfig+0x100>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d00b      	beq.n	8006f78 <TIM_OC2_SetConfig+0xb0>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a1a      	ldr	r2, [pc, #104]	; (8006fcc <TIM_OC2_SetConfig+0x104>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d007      	beq.n	8006f78 <TIM_OC2_SetConfig+0xb0>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a19      	ldr	r2, [pc, #100]	; (8006fd0 <TIM_OC2_SetConfig+0x108>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d003      	beq.n	8006f78 <TIM_OC2_SetConfig+0xb0>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a18      	ldr	r2, [pc, #96]	; (8006fd4 <TIM_OC2_SetConfig+0x10c>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d113      	bne.n	8006fa0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	695b      	ldr	r3, [r3, #20]
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	693a      	ldr	r2, [r7, #16]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	699b      	ldr	r3, [r3, #24]
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	693a      	ldr	r2, [r7, #16]
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68fa      	ldr	r2, [r7, #12]
 8006faa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	685a      	ldr	r2, [r3, #4]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	697a      	ldr	r2, [r7, #20]
 8006fb8:	621a      	str	r2, [r3, #32]
}
 8006fba:	bf00      	nop
 8006fbc:	371c      	adds	r7, #28
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bc80      	pop	{r7}
 8006fc2:	4770      	bx	lr
 8006fc4:	40012c00 	.word	0x40012c00
 8006fc8:	40013400 	.word	0x40013400
 8006fcc:	40014000 	.word	0x40014000
 8006fd0:	40014400 	.word	0x40014400
 8006fd4:	40014800 	.word	0x40014800

08006fd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6a1b      	ldr	r3, [r3, #32]
 8006ff2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	69db      	ldr	r3, [r3, #28]
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800700a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f023 0303 	bic.w	r3, r3, #3
 8007012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	4313      	orrs	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	021b      	lsls	r3, r3, #8
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	4313      	orrs	r3, r2
 8007030:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a27      	ldr	r2, [pc, #156]	; (80070d4 <TIM_OC3_SetConfig+0xfc>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d003      	beq.n	8007042 <TIM_OC3_SetConfig+0x6a>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a26      	ldr	r2, [pc, #152]	; (80070d8 <TIM_OC3_SetConfig+0x100>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d10d      	bne.n	800705e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007048:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	68db      	ldr	r3, [r3, #12]
 800704e:	021b      	lsls	r3, r3, #8
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800705c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a1c      	ldr	r2, [pc, #112]	; (80070d4 <TIM_OC3_SetConfig+0xfc>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00f      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a1b      	ldr	r2, [pc, #108]	; (80070d8 <TIM_OC3_SetConfig+0x100>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00b      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a1a      	ldr	r2, [pc, #104]	; (80070dc <TIM_OC3_SetConfig+0x104>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d007      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a19      	ldr	r2, [pc, #100]	; (80070e0 <TIM_OC3_SetConfig+0x108>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d003      	beq.n	8007086 <TIM_OC3_SetConfig+0xae>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a18      	ldr	r2, [pc, #96]	; (80070e4 <TIM_OC3_SetConfig+0x10c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d113      	bne.n	80070ae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800708c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	011b      	lsls	r3, r3, #4
 800709c:	693a      	ldr	r2, [r7, #16]
 800709e:	4313      	orrs	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	011b      	lsls	r3, r3, #4
 80070a8:	693a      	ldr	r2, [r7, #16]
 80070aa:	4313      	orrs	r3, r2
 80070ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	621a      	str	r2, [r3, #32]
}
 80070c8:	bf00      	nop
 80070ca:	371c      	adds	r7, #28
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bc80      	pop	{r7}
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	40012c00 	.word	0x40012c00
 80070d8:	40013400 	.word	0x40013400
 80070dc:	40014000 	.word	0x40014000
 80070e0:	40014400 	.word	0x40014400
 80070e4:	40014800 	.word	0x40014800

080070e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b087      	sub	sp, #28
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a1b      	ldr	r3, [r3, #32]
 8007102:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800711a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	021b      	lsls	r3, r3, #8
 800712a:	68fa      	ldr	r2, [r7, #12]
 800712c:	4313      	orrs	r3, r2
 800712e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007136:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	031b      	lsls	r3, r3, #12
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	4313      	orrs	r3, r2
 8007142:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4a17      	ldr	r2, [pc, #92]	; (80071a4 <TIM_OC4_SetConfig+0xbc>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d00f      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a16      	ldr	r2, [pc, #88]	; (80071a8 <TIM_OC4_SetConfig+0xc0>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d00b      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	4a15      	ldr	r2, [pc, #84]	; (80071ac <TIM_OC4_SetConfig+0xc4>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d007      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a14      	ldr	r2, [pc, #80]	; (80071b0 <TIM_OC4_SetConfig+0xc8>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d003      	beq.n	800716c <TIM_OC4_SetConfig+0x84>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a13      	ldr	r2, [pc, #76]	; (80071b4 <TIM_OC4_SetConfig+0xcc>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d109      	bne.n	8007180 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007172:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	019b      	lsls	r3, r3, #6
 800717a:	697a      	ldr	r2, [r7, #20]
 800717c:	4313      	orrs	r3, r2
 800717e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	68fa      	ldr	r2, [r7, #12]
 800718a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	621a      	str	r2, [r3, #32]
}
 800719a:	bf00      	nop
 800719c:	371c      	adds	r7, #28
 800719e:	46bd      	mov	sp, r7
 80071a0:	bc80      	pop	{r7}
 80071a2:	4770      	bx	lr
 80071a4:	40012c00 	.word	0x40012c00
 80071a8:	40013400 	.word	0x40013400
 80071ac:	40014000 	.word	0x40014000
 80071b0:	40014400 	.word	0x40014400
 80071b4:	40014800 	.word	0x40014800

080071b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
 80071c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6a1b      	ldr	r3, [r3, #32]
 80071d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68fa      	ldr	r2, [r7, #12]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80071fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	041b      	lsls	r3, r3, #16
 8007204:	693a      	ldr	r2, [r7, #16]
 8007206:	4313      	orrs	r3, r2
 8007208:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	4a17      	ldr	r2, [pc, #92]	; (800726c <TIM_OC5_SetConfig+0xb4>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d00f      	beq.n	8007232 <TIM_OC5_SetConfig+0x7a>
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a16      	ldr	r2, [pc, #88]	; (8007270 <TIM_OC5_SetConfig+0xb8>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d00b      	beq.n	8007232 <TIM_OC5_SetConfig+0x7a>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	4a15      	ldr	r2, [pc, #84]	; (8007274 <TIM_OC5_SetConfig+0xbc>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d007      	beq.n	8007232 <TIM_OC5_SetConfig+0x7a>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	4a14      	ldr	r2, [pc, #80]	; (8007278 <TIM_OC5_SetConfig+0xc0>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d003      	beq.n	8007232 <TIM_OC5_SetConfig+0x7a>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a13      	ldr	r2, [pc, #76]	; (800727c <TIM_OC5_SetConfig+0xc4>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d109      	bne.n	8007246 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007238:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	697a      	ldr	r2, [r7, #20]
 8007242:	4313      	orrs	r3, r2
 8007244:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	697a      	ldr	r2, [r7, #20]
 800724a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	685a      	ldr	r2, [r3, #4]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	621a      	str	r2, [r3, #32]
}
 8007260:	bf00      	nop
 8007262:	371c      	adds	r7, #28
 8007264:	46bd      	mov	sp, r7
 8007266:	bc80      	pop	{r7}
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	40012c00 	.word	0x40012c00
 8007270:	40013400 	.word	0x40013400
 8007274:	40014000 	.word	0x40014000
 8007278:	40014400 	.word	0x40014400
 800727c:	40014800 	.word	0x40014800

08007280 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007280:	b480      	push	{r7}
 8007282:	b087      	sub	sp, #28
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a1b      	ldr	r3, [r3, #32]
 800729a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	021b      	lsls	r3, r3, #8
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	4313      	orrs	r3, r2
 80072be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80072c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	051b      	lsls	r3, r3, #20
 80072ce:	693a      	ldr	r2, [r7, #16]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4a17      	ldr	r2, [pc, #92]	; (8007334 <TIM_OC6_SetConfig+0xb4>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d00f      	beq.n	80072fc <TIM_OC6_SetConfig+0x7c>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	4a16      	ldr	r2, [pc, #88]	; (8007338 <TIM_OC6_SetConfig+0xb8>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d00b      	beq.n	80072fc <TIM_OC6_SetConfig+0x7c>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4a15      	ldr	r2, [pc, #84]	; (800733c <TIM_OC6_SetConfig+0xbc>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d007      	beq.n	80072fc <TIM_OC6_SetConfig+0x7c>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a14      	ldr	r2, [pc, #80]	; (8007340 <TIM_OC6_SetConfig+0xc0>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d003      	beq.n	80072fc <TIM_OC6_SetConfig+0x7c>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a13      	ldr	r2, [pc, #76]	; (8007344 <TIM_OC6_SetConfig+0xc4>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d109      	bne.n	8007310 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007302:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	029b      	lsls	r3, r3, #10
 800730a:	697a      	ldr	r2, [r7, #20]
 800730c:	4313      	orrs	r3, r2
 800730e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	697a      	ldr	r2, [r7, #20]
 8007314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	68fa      	ldr	r2, [r7, #12]
 800731a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685a      	ldr	r2, [r3, #4]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	621a      	str	r2, [r3, #32]
}
 800732a:	bf00      	nop
 800732c:	371c      	adds	r7, #28
 800732e:	46bd      	mov	sp, r7
 8007330:	bc80      	pop	{r7}
 8007332:	4770      	bx	lr
 8007334:	40012c00 	.word	0x40012c00
 8007338:	40013400 	.word	0x40013400
 800733c:	40014000 	.word	0x40014000
 8007340:	40014400 	.word	0x40014400
 8007344:	40014800 	.word	0x40014800

08007348 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b086      	sub	sp, #24
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007360:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	4313      	orrs	r3, r2
 800736a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007372:	f023 0307 	bic.w	r3, r3, #7
 8007376:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	4313      	orrs	r3, r2
 8007380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	697a      	ldr	r2, [r7, #20]
 8007388:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	2b30      	cmp	r3, #48	; 0x30
 8007390:	d05c      	beq.n	800744c <TIM_SlaveTimer_SetConfig+0x104>
 8007392:	2b30      	cmp	r3, #48	; 0x30
 8007394:	d806      	bhi.n	80073a4 <TIM_SlaveTimer_SetConfig+0x5c>
 8007396:	2b10      	cmp	r3, #16
 8007398:	d058      	beq.n	800744c <TIM_SlaveTimer_SetConfig+0x104>
 800739a:	2b20      	cmp	r3, #32
 800739c:	d056      	beq.n	800744c <TIM_SlaveTimer_SetConfig+0x104>
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d054      	beq.n	800744c <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 80073a2:	e054      	b.n	800744e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80073a4:	2b50      	cmp	r3, #80	; 0x50
 80073a6:	d03d      	beq.n	8007424 <TIM_SlaveTimer_SetConfig+0xdc>
 80073a8:	2b50      	cmp	r3, #80	; 0x50
 80073aa:	d802      	bhi.n	80073b2 <TIM_SlaveTimer_SetConfig+0x6a>
 80073ac:	2b40      	cmp	r3, #64	; 0x40
 80073ae:	d010      	beq.n	80073d2 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 80073b0:	e04d      	b.n	800744e <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80073b2:	2b60      	cmp	r3, #96	; 0x60
 80073b4:	d040      	beq.n	8007438 <TIM_SlaveTimer_SetConfig+0xf0>
 80073b6:	2b70      	cmp	r3, #112	; 0x70
 80073b8:	d000      	beq.n	80073bc <TIM_SlaveTimer_SetConfig+0x74>
      break;
 80073ba:	e048      	b.n	800744e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6818      	ldr	r0, [r3, #0]
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	68d9      	ldr	r1, [r3, #12]
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	689a      	ldr	r2, [r3, #8]
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	f000 f9da 	bl	8007784 <TIM_ETR_SetConfig>
      break;
 80073d0:	e03d      	b.n	800744e <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2b05      	cmp	r3, #5
 80073d8:	d101      	bne.n	80073de <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	e038      	b.n	8007450 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6a1b      	ldr	r3, [r3, #32]
 80073e4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	6812      	ldr	r2, [r2, #0]
 80073ee:	6a12      	ldr	r2, [r2, #32]
 80073f0:	f022 0201 	bic.w	r2, r2, #1
 80073f4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007404:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	691b      	ldr	r3, [r3, #16]
 800740a:	011b      	lsls	r3, r3, #4
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	4313      	orrs	r3, r2
 8007410:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68fa      	ldr	r2, [r7, #12]
 8007418:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	621a      	str	r2, [r3, #32]
      break;
 8007422:	e014      	b.n	800744e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6818      	ldr	r0, [r3, #0]
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	6899      	ldr	r1, [r3, #8]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	461a      	mov	r2, r3
 8007432:	f000 f87d 	bl	8007530 <TIM_TI1_ConfigInputStage>
      break;
 8007436:	e00a      	b.n	800744e <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6818      	ldr	r0, [r3, #0]
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	6899      	ldr	r1, [r3, #8]
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	461a      	mov	r2, r3
 8007446:	f000 f8dd 	bl	8007604 <TIM_TI2_ConfigInputStage>
      break;
 800744a:	e000      	b.n	800744e <TIM_SlaveTimer_SetConfig+0x106>
      break;
 800744c:	bf00      	nop
  }
  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3718      	adds	r7, #24
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007458:	b480      	push	{r7}
 800745a:	b087      	sub	sp, #28
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]
 8007464:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6a1b      	ldr	r3, [r3, #32]
 800746a:	f023 0201 	bic.w	r2, r3, #1
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	6a1b      	ldr	r3, [r3, #32]
 800747c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4a25      	ldr	r2, [pc, #148]	; (8007518 <TIM_TI1_SetConfig+0xc0>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d017      	beq.n	80074b6 <TIM_TI1_SetConfig+0x5e>
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800748c:	d013      	beq.n	80074b6 <TIM_TI1_SetConfig+0x5e>
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4a22      	ldr	r2, [pc, #136]	; (800751c <TIM_TI1_SetConfig+0xc4>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d00f      	beq.n	80074b6 <TIM_TI1_SetConfig+0x5e>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	4a21      	ldr	r2, [pc, #132]	; (8007520 <TIM_TI1_SetConfig+0xc8>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d00b      	beq.n	80074b6 <TIM_TI1_SetConfig+0x5e>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	4a20      	ldr	r2, [pc, #128]	; (8007524 <TIM_TI1_SetConfig+0xcc>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d007      	beq.n	80074b6 <TIM_TI1_SetConfig+0x5e>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4a1f      	ldr	r2, [pc, #124]	; (8007528 <TIM_TI1_SetConfig+0xd0>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d003      	beq.n	80074b6 <TIM_TI1_SetConfig+0x5e>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	4a1e      	ldr	r2, [pc, #120]	; (800752c <TIM_TI1_SetConfig+0xd4>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d101      	bne.n	80074ba <TIM_TI1_SetConfig+0x62>
 80074b6:	2301      	movs	r3, #1
 80074b8:	e000      	b.n	80074bc <TIM_TI1_SetConfig+0x64>
 80074ba:	2300      	movs	r3, #0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d008      	beq.n	80074d2 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	f023 0303 	bic.w	r3, r3, #3
 80074c6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80074c8:	697a      	ldr	r2, [r7, #20]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4313      	orrs	r3, r2
 80074ce:	617b      	str	r3, [r7, #20]
 80074d0:	e003      	b.n	80074da <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f043 0301 	orr.w	r3, r3, #1
 80074d8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	011b      	lsls	r3, r3, #4
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	697a      	ldr	r2, [r7, #20]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	f023 030a 	bic.w	r3, r3, #10
 80074f4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	f003 030a 	and.w	r3, r3, #10
 80074fc:	693a      	ldr	r2, [r7, #16]
 80074fe:	4313      	orrs	r3, r2
 8007500:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	697a      	ldr	r2, [r7, #20]
 8007506:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	693a      	ldr	r2, [r7, #16]
 800750c:	621a      	str	r2, [r3, #32]
}
 800750e:	bf00      	nop
 8007510:	371c      	adds	r7, #28
 8007512:	46bd      	mov	sp, r7
 8007514:	bc80      	pop	{r7}
 8007516:	4770      	bx	lr
 8007518:	40012c00 	.word	0x40012c00
 800751c:	40000400 	.word	0x40000400
 8007520:	40000800 	.word	0x40000800
 8007524:	40000c00 	.word	0x40000c00
 8007528:	40013400 	.word	0x40013400
 800752c:	40014000 	.word	0x40014000

08007530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007530:	b480      	push	{r7}
 8007532:	b087      	sub	sp, #28
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6a1b      	ldr	r3, [r3, #32]
 8007540:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6a1b      	ldr	r3, [r3, #32]
 8007546:	f023 0201 	bic.w	r2, r3, #1
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007554:	693b      	ldr	r3, [r7, #16]
 8007556:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800755a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	011b      	lsls	r3, r3, #4
 8007560:	693a      	ldr	r2, [r7, #16]
 8007562:	4313      	orrs	r3, r2
 8007564:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	f023 030a 	bic.w	r3, r3, #10
 800756c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800756e:	697a      	ldr	r2, [r7, #20]
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	4313      	orrs	r3, r2
 8007574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	693a      	ldr	r2, [r7, #16]
 800757a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	697a      	ldr	r2, [r7, #20]
 8007580:	621a      	str	r2, [r3, #32]
}
 8007582:	bf00      	nop
 8007584:	371c      	adds	r7, #28
 8007586:	46bd      	mov	sp, r7
 8007588:	bc80      	pop	{r7}
 800758a:	4770      	bx	lr

0800758c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800758c:	b480      	push	{r7}
 800758e:	b087      	sub	sp, #28
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
 8007598:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	f023 0210 	bic.w	r2, r3, #16
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6a1b      	ldr	r3, [r3, #32]
 80075b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	021b      	lsls	r3, r3, #8
 80075be:	697a      	ldr	r2, [r7, #20]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075ca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	031b      	lsls	r3, r3, #12
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80075de:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	011b      	lsls	r3, r3, #4
 80075e4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80075e8:	693a      	ldr	r2, [r7, #16]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	697a      	ldr	r2, [r7, #20]
 80075f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	693a      	ldr	r2, [r7, #16]
 80075f8:	621a      	str	r2, [r3, #32]
}
 80075fa:	bf00      	nop
 80075fc:	371c      	adds	r7, #28
 80075fe:	46bd      	mov	sp, r7
 8007600:	bc80      	pop	{r7}
 8007602:	4770      	bx	lr

08007604 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6a1b      	ldr	r3, [r3, #32]
 8007614:	f023 0210 	bic.w	r2, r3, #16
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800762e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	031b      	lsls	r3, r3, #12
 8007634:	697a      	ldr	r2, [r7, #20]
 8007636:	4313      	orrs	r3, r2
 8007638:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007640:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	011b      	lsls	r3, r3, #4
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	4313      	orrs	r3, r2
 800764a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	693a      	ldr	r2, [r7, #16]
 8007656:	621a      	str	r2, [r3, #32]
}
 8007658:	bf00      	nop
 800765a:	371c      	adds	r7, #28
 800765c:	46bd      	mov	sp, r7
 800765e:	bc80      	pop	{r7}
 8007660:	4770      	bx	lr

08007662 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007662:	b480      	push	{r7}
 8007664:	b087      	sub	sp, #28
 8007666:	af00      	add	r7, sp, #0
 8007668:	60f8      	str	r0, [r7, #12]
 800766a:	60b9      	str	r1, [r7, #8]
 800766c:	607a      	str	r2, [r7, #4]
 800766e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6a1b      	ldr	r3, [r3, #32]
 8007674:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	69db      	ldr	r3, [r3, #28]
 8007680:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	f023 0303 	bic.w	r3, r3, #3
 800768e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007690:	697a      	ldr	r2, [r7, #20]
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4313      	orrs	r3, r2
 8007696:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800769e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	011b      	lsls	r3, r3, #4
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80076b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	021b      	lsls	r3, r3, #8
 80076b8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80076bc:	693a      	ldr	r2, [r7, #16]
 80076be:	4313      	orrs	r3, r2
 80076c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	697a      	ldr	r2, [r7, #20]
 80076c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	693a      	ldr	r2, [r7, #16]
 80076cc:	621a      	str	r2, [r3, #32]
}
 80076ce:	bf00      	nop
 80076d0:	371c      	adds	r7, #28
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bc80      	pop	{r7}
 80076d6:	4770      	bx	lr

080076d8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
 80076e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	6a1b      	ldr	r3, [r3, #32]
 80076ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007704:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	021b      	lsls	r3, r3, #8
 800770a:	697a      	ldr	r2, [r7, #20]
 800770c:	4313      	orrs	r3, r2
 800770e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007716:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	031b      	lsls	r3, r3, #12
 800771c:	b29b      	uxth	r3, r3
 800771e:	697a      	ldr	r2, [r7, #20]
 8007720:	4313      	orrs	r3, r2
 8007722:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800772a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	031b      	lsls	r3, r3, #12
 8007730:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	4313      	orrs	r3, r2
 8007738:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	693a      	ldr	r2, [r7, #16]
 8007744:	621a      	str	r2, [r3, #32]
}
 8007746:	bf00      	nop
 8007748:	371c      	adds	r7, #28
 800774a:	46bd      	mov	sp, r7
 800774c:	bc80      	pop	{r7}
 800774e:	4770      	bx	lr

08007750 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007766:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007768:	683a      	ldr	r2, [r7, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	4313      	orrs	r3, r2
 800776e:	f043 0307 	orr.w	r3, r3, #7
 8007772:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	68fa      	ldr	r2, [r7, #12]
 8007778:	609a      	str	r2, [r3, #8]
}
 800777a:	bf00      	nop
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	bc80      	pop	{r7}
 8007782:	4770      	bx	lr

08007784 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
 8007790:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007798:	697b      	ldr	r3, [r7, #20]
 800779a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800779e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	021a      	lsls	r2, r3, #8
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	431a      	orrs	r2, r3
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	4313      	orrs	r3, r2
 80077ac:	697a      	ldr	r2, [r7, #20]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	697a      	ldr	r2, [r7, #20]
 80077b6:	609a      	str	r2, [r3, #8]
}
 80077b8:	bf00      	nop
 80077ba:	371c      	adds	r7, #28
 80077bc:	46bd      	mov	sp, r7
 80077be:	bc80      	pop	{r7}
 80077c0:	4770      	bx	lr

080077c2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077c2:	b480      	push	{r7}
 80077c4:	b087      	sub	sp, #28
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	60f8      	str	r0, [r7, #12]
 80077ca:	60b9      	str	r1, [r7, #8]
 80077cc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	f003 031f 	and.w	r3, r3, #31
 80077d4:	2201      	movs	r2, #1
 80077d6:	fa02 f303 	lsl.w	r3, r2, r3
 80077da:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6a1a      	ldr	r2, [r3, #32]
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	43db      	mvns	r3, r3
 80077e4:	401a      	ands	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	6a1a      	ldr	r2, [r3, #32]
 80077ee:	68bb      	ldr	r3, [r7, #8]
 80077f0:	f003 031f 	and.w	r3, r3, #31
 80077f4:	6879      	ldr	r1, [r7, #4]
 80077f6:	fa01 f303 	lsl.w	r3, r1, r3
 80077fa:	431a      	orrs	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	621a      	str	r2, [r3, #32]
}
 8007800:	bf00      	nop
 8007802:	371c      	adds	r7, #28
 8007804:	46bd      	mov	sp, r7
 8007806:	bc80      	pop	{r7}
 8007808:	4770      	bx	lr
	...

0800780c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800781c:	2b01      	cmp	r3, #1
 800781e:	d101      	bne.n	8007824 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007820:	2302      	movs	r3, #2
 8007822:	e068      	b.n	80078f6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2201      	movs	r2, #1
 8007828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	2202      	movs	r2, #2
 8007830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a2d      	ldr	r2, [pc, #180]	; (8007900 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d004      	beq.n	8007858 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a2c      	ldr	r2, [pc, #176]	; (8007904 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d108      	bne.n	800786a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800785e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	685b      	ldr	r3, [r3, #4]
 8007864:	68fa      	ldr	r2, [r7, #12]
 8007866:	4313      	orrs	r3, r2
 8007868:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007870:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	4313      	orrs	r3, r2
 800787a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a1d      	ldr	r2, [pc, #116]	; (8007900 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d01d      	beq.n	80078ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007896:	d018      	beq.n	80078ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a1a      	ldr	r2, [pc, #104]	; (8007908 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d013      	beq.n	80078ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a19      	ldr	r2, [pc, #100]	; (800790c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d00e      	beq.n	80078ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a17      	ldr	r2, [pc, #92]	; (8007910 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d009      	beq.n	80078ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a12      	ldr	r2, [pc, #72]	; (8007904 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d004      	beq.n	80078ca <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a13      	ldr	r2, [pc, #76]	; (8007914 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d10c      	bne.n	80078e4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078ca:	68bb      	ldr	r3, [r7, #8]
 80078cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	689b      	ldr	r3, [r3, #8]
 80078d6:	68ba      	ldr	r2, [r7, #8]
 80078d8:	4313      	orrs	r3, r2
 80078da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68ba      	ldr	r2, [r7, #8]
 80078e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2201      	movs	r2, #1
 80078e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078f4:	2300      	movs	r3, #0
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bc80      	pop	{r7}
 80078fe:	4770      	bx	lr
 8007900:	40012c00 	.word	0x40012c00
 8007904:	40013400 	.word	0x40013400
 8007908:	40000400 	.word	0x40000400
 800790c:	40000800 	.word	0x40000800
 8007910:	40000c00 	.word	0x40000c00
 8007914:	40014000 	.word	0x40014000

08007918 <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  uint32_t tmpor1 = 0U;
 8007922:	2300      	movs	r3, #0
 8007924:	60fb      	str	r3, [r7, #12]
  uint32_t tmpor2 = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(htim);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007930:	2b01      	cmp	r3, #1
 8007932:	d101      	bne.n	8007938 <HAL_TIMEx_RemapConfig+0x20>
 8007934:	2302      	movs	r3, #2
 8007936:	e038      	b.n	80079aa <HAL_TIMEx_RemapConfig+0x92>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2201      	movs	r2, #1
 800793c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Check parameters */
  assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance));
  assert_param(IS_TIM_REMAP(Remap));

  /* Set ETR_SEL bit field (if required) */
  if (IS_TIM_ETRSEL_INSTANCE(htim->Instance))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a1b      	ldr	r2, [pc, #108]	; (80079b4 <HAL_TIMEx_RemapConfig+0x9c>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d00e      	beq.n	8007968 <HAL_TIMEx_RemapConfig+0x50>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007952:	d009      	beq.n	8007968 <HAL_TIMEx_RemapConfig+0x50>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a17      	ldr	r2, [pc, #92]	; (80079b8 <HAL_TIMEx_RemapConfig+0xa0>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d004      	beq.n	8007968 <HAL_TIMEx_RemapConfig+0x50>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a16      	ldr	r2, [pc, #88]	; (80079bc <HAL_TIMEx_RemapConfig+0xa4>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d111      	bne.n	800798c <HAL_TIMEx_RemapConfig+0x74>
  {
    tmpor2 = htim->Instance->OR2;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800796e:	60bb      	str	r3, [r7, #8]
    tmpor2 &= ~TIM1_OR2_ETRSEL_Msk;
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 8007976:	60bb      	str	r3, [r7, #8]
    tmpor2 |= (Remap & TIM1_OR2_ETRSEL_Msk);
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 800797e:	68ba      	ldr	r2, [r7, #8]
 8007980:	4313      	orrs	r3, r2
 8007982:	60bb      	str	r3, [r7, #8]

    /* Set TIMx_OR2 */
    htim->Instance->OR2 = tmpor2;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68ba      	ldr	r2, [r7, #8]
 800798a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Set other remapping capabilities */
  tmpor1 = Remap;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	60fb      	str	r3, [r7, #12]
  tmpor1 &= ~TIM1_OR2_ETRSEL_Msk;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 8007996:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_OR1 */
  htim->Instance->OR1 = tmpor1;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68fa      	ldr	r2, [r7, #12]
 800799e:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3714      	adds	r7, #20
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bc80      	pop	{r7}
 80079b2:	4770      	bx	lr
 80079b4:	40012c00 	.word	0x40012c00
 80079b8:	40000400 	.word	0x40000400
 80079bc:	40013400 	.word	0x40013400

080079c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bc80      	pop	{r7}
 80079d0:	4770      	bx	lr

080079d2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079d2:	b480      	push	{r7}
 80079d4:	b083      	sub	sp, #12
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079da:	bf00      	nop
 80079dc:	370c      	adds	r7, #12
 80079de:	46bd      	mov	sp, r7
 80079e0:	bc80      	pop	{r7}
 80079e2:	4770      	bx	lr

080079e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bc80      	pop	{r7}
 80079f4:	4770      	bx	lr

080079f6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b082      	sub	sp, #8
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d101      	bne.n	8007a08 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e040      	b.n	8007a8a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d106      	bne.n	8007a1e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2200      	movs	r2, #0
 8007a14:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f006 fe49 	bl	800e6b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2224      	movs	r2, #36	; 0x24
 8007a22:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	6812      	ldr	r2, [r2, #0]
 8007a2c:	6812      	ldr	r2, [r2, #0]
 8007a2e:	f022 0201 	bic.w	r2, r2, #1
 8007a32:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 fd97 	bl	8008568 <UART_SetConfig>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d101      	bne.n	8007a44 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e022      	b.n	8007a8a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	f001 f8ef 	bl	8008c30 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	6812      	ldr	r2, [r2, #0]
 8007a5a:	6852      	ldr	r2, [r2, #4]
 8007a5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007a60:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	6812      	ldr	r2, [r2, #0]
 8007a6a:	6892      	ldr	r2, [r2, #8]
 8007a6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007a70:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	687a      	ldr	r2, [r7, #4]
 8007a78:	6812      	ldr	r2, [r2, #0]
 8007a7a:	6812      	ldr	r2, [r2, #0]
 8007a7c:	f042 0201 	orr.w	r2, r2, #1
 8007a80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f001 f975 	bl	8008d72 <UART_CheckIdleState>
 8007a88:	4603      	mov	r3, r0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b082      	sub	sp, #8
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d101      	bne.n	8007aa4 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e027      	b.n	8007af4 <HAL_UART_DeInit+0x62>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2224      	movs	r2, #36	; 0x24
 8007aa8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	6812      	ldr	r2, [r2, #0]
 8007ab2:	6812      	ldr	r2, [r2, #0]
 8007ab4:	f022 0201 	bic.w	r2, r2, #1
 8007ab8:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f006 ff54 	bl	800e980 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007af2:	2300      	movs	r3, #0
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3708      	adds	r7, #8
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b08a      	sub	sp, #40	; 0x28
 8007b00:	af02      	add	r7, sp, #8
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	603b      	str	r3, [r7, #0]
 8007b08:	4613      	mov	r3, r2
 8007b0a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b10:	2b20      	cmp	r3, #32
 8007b12:	f040 8081 	bne.w	8007c18 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b16:	68bb      	ldr	r3, [r7, #8]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d002      	beq.n	8007b22 <HAL_UART_Transmit+0x26>
 8007b1c:	88fb      	ldrh	r3, [r7, #6]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d101      	bne.n	8007b26 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	e079      	b.n	8007c1a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d101      	bne.n	8007b34 <HAL_UART_Transmit+0x38>
 8007b30:	2302      	movs	r3, #2
 8007b32:	e072      	b.n	8007c1a <HAL_UART_Transmit+0x11e>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2221      	movs	r2, #33	; 0x21
 8007b46:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007b48:	f7f9 fd72 	bl	8001630 <HAL_GetTick>
 8007b4c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	88fa      	ldrh	r2, [r7, #6]
 8007b52:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	88fa      	ldrh	r2, [r7, #6]
 8007b5a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	689b      	ldr	r3, [r3, #8]
 8007b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b66:	d108      	bne.n	8007b7a <HAL_UART_Transmit+0x7e>
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d104      	bne.n	8007b7a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007b70:	2300      	movs	r3, #0
 8007b72:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	61bb      	str	r3, [r7, #24]
 8007b78:	e003      	b.n	8007b82 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007b8a:	e02d      	b.n	8007be8 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	2200      	movs	r2, #0
 8007b94:	2180      	movs	r1, #128	; 0x80
 8007b96:	68f8      	ldr	r0, [r7, #12]
 8007b98:	f001 f930 	bl	8008dfc <UART_WaitOnFlagUntilTimeout>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d001      	beq.n	8007ba6 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e039      	b.n	8007c1a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d10b      	bne.n	8007bc4 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	69ba      	ldr	r2, [r7, #24]
 8007bb2:	8812      	ldrh	r2, [r2, #0]
 8007bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bb8:	b292      	uxth	r2, r2
 8007bba:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	3302      	adds	r3, #2
 8007bc0:	61bb      	str	r3, [r7, #24]
 8007bc2:	e008      	b.n	8007bd6 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	69fa      	ldr	r2, [r7, #28]
 8007bca:	7812      	ldrb	r2, [r2, #0]
 8007bcc:	b292      	uxth	r2, r2
 8007bce:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007bd0:	69fb      	ldr	r3, [r7, #28]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	3b01      	subs	r3, #1
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1cb      	bne.n	8007b8c <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	9300      	str	r3, [sp, #0]
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	2140      	movs	r1, #64	; 0x40
 8007bfe:	68f8      	ldr	r0, [r7, #12]
 8007c00:	f001 f8fc 	bl	8008dfc <UART_WaitOnFlagUntilTimeout>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d001      	beq.n	8007c0e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007c0a:	2303      	movs	r3, #3
 8007c0c:	e005      	b.n	8007c1a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2220      	movs	r2, #32
 8007c12:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007c14:	2300      	movs	r3, #0
 8007c16:	e000      	b.n	8007c1a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007c18:	2302      	movs	r3, #2
  }
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3720      	adds	r7, #32
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b08a      	sub	sp, #40	; 0x28
 8007c26:	af02      	add	r7, sp, #8
 8007c28:	60f8      	str	r0, [r7, #12]
 8007c2a:	60b9      	str	r1, [r7, #8]
 8007c2c:	603b      	str	r3, [r7, #0]
 8007c2e:	4613      	mov	r3, r2
 8007c30:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c36:	2b20      	cmp	r3, #32
 8007c38:	f040 80bb 	bne.w	8007db2 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d002      	beq.n	8007c48 <HAL_UART_Receive+0x26>
 8007c42:	88fb      	ldrh	r3, [r7, #6]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d101      	bne.n	8007c4c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e0b3      	b.n	8007db4 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Receive+0x38>
 8007c56:	2302      	movs	r3, #2
 8007c58:	e0ac      	b.n	8007db4 <HAL_UART_Receive+0x192>
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	2222      	movs	r2, #34	; 0x22
 8007c6c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007c6e:	f7f9 fcdf 	bl	8001630 <HAL_GetTick>
 8007c72:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	88fa      	ldrh	r2, [r7, #6]
 8007c78:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	88fa      	ldrh	r2, [r7, #6]
 8007c80:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c8c:	d10e      	bne.n	8007cac <HAL_UART_Receive+0x8a>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d105      	bne.n	8007ca2 <HAL_UART_Receive+0x80>
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007c9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ca0:	e02d      	b.n	8007cfe <HAL_UART_Receive+0xdc>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	22ff      	movs	r2, #255	; 0xff
 8007ca6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007caa:	e028      	b.n	8007cfe <HAL_UART_Receive+0xdc>
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10d      	bne.n	8007cd0 <HAL_UART_Receive+0xae>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	691b      	ldr	r3, [r3, #16]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d104      	bne.n	8007cc6 <HAL_UART_Receive+0xa4>
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	22ff      	movs	r2, #255	; 0xff
 8007cc0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cc4:	e01b      	b.n	8007cfe <HAL_UART_Receive+0xdc>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	227f      	movs	r2, #127	; 0x7f
 8007cca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cce:	e016      	b.n	8007cfe <HAL_UART_Receive+0xdc>
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	689b      	ldr	r3, [r3, #8]
 8007cd4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cd8:	d10d      	bne.n	8007cf6 <HAL_UART_Receive+0xd4>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d104      	bne.n	8007cec <HAL_UART_Receive+0xca>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	227f      	movs	r2, #127	; 0x7f
 8007ce6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cea:	e008      	b.n	8007cfe <HAL_UART_Receive+0xdc>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	223f      	movs	r2, #63	; 0x3f
 8007cf0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cf4:	e003      	b.n	8007cfe <HAL_UART_Receive+0xdc>
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007d04:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d0e:	d108      	bne.n	8007d22 <HAL_UART_Receive+0x100>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	691b      	ldr	r3, [r3, #16]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d104      	bne.n	8007d22 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007d18:	2300      	movs	r3, #0
 8007d1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	61bb      	str	r3, [r7, #24]
 8007d20:	e003      	b.n	8007d2a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d26:	2300      	movs	r3, #0
 8007d28:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007d32:	e033      	b.n	8007d9c <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	9300      	str	r3, [sp, #0]
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	2120      	movs	r1, #32
 8007d3e:	68f8      	ldr	r0, [r7, #12]
 8007d40:	f001 f85c 	bl	8008dfc <UART_WaitOnFlagUntilTimeout>
 8007d44:	4603      	mov	r3, r0
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d001      	beq.n	8007d4e <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	e032      	b.n	8007db4 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8007d4e:	69fb      	ldr	r3, [r7, #28]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d10c      	bne.n	8007d6e <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007d5a:	b29a      	uxth	r2, r3
 8007d5c:	8a7b      	ldrh	r3, [r7, #18]
 8007d5e:	4013      	ands	r3, r2
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	3302      	adds	r3, #2
 8007d6a:	61bb      	str	r3, [r7, #24]
 8007d6c:	e00d      	b.n	8007d8a <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	8a7b      	ldrh	r3, [r7, #18]
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	4013      	ands	r3, r2
 8007d7e:	b2da      	uxtb	r2, r3
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	3301      	adds	r3, #1
 8007d88:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	3b01      	subs	r3, #1
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007da2:	b29b      	uxth	r3, r3
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d1c5      	bne.n	8007d34 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2220      	movs	r2, #32
 8007dac:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007dae:	2300      	movs	r3, #0
 8007db0:	e000      	b.n	8007db4 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8007db2:	2302      	movs	r3, #2
  }
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3720      	adds	r7, #32
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}

08007dbc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007dbc:	b580      	push	{r7, lr}
 8007dbe:	b084      	sub	sp, #16
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	60f8      	str	r0, [r7, #12]
 8007dc4:	60b9      	str	r1, [r7, #8]
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007dce:	2b20      	cmp	r3, #32
 8007dd0:	d164      	bne.n	8007e9c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d002      	beq.n	8007dde <HAL_UART_Transmit_DMA+0x22>
 8007dd8:	88fb      	ldrh	r3, [r7, #6]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d101      	bne.n	8007de2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e05d      	b.n	8007e9e <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <HAL_UART_Transmit_DMA+0x34>
 8007dec:	2302      	movs	r3, #2
 8007dee:	e056      	b.n	8007e9e <HAL_UART_Transmit_DMA+0xe2>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	88fa      	ldrh	r2, [r7, #6]
 8007e02:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	88fa      	ldrh	r2, [r7, #6]
 8007e0a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	2200      	movs	r2, #0
 8007e12:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2221      	movs	r2, #33	; 0x21
 8007e18:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d02a      	beq.n	8007e78 <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e26:	4a20      	ldr	r2, [pc, #128]	; (8007ea8 <HAL_UART_Transmit_DMA+0xec>)
 8007e28:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e2e:	4a1f      	ldr	r2, [pc, #124]	; (8007eac <HAL_UART_Transmit_DMA+0xf0>)
 8007e30:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e36:	4a1e      	ldr	r2, [pc, #120]	; (8007eb0 <HAL_UART_Transmit_DMA+0xf4>)
 8007e38:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007e3e:	2200      	movs	r2, #0
 8007e40:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	3328      	adds	r3, #40	; 0x28
 8007e52:	461a      	mov	r2, r3
 8007e54:	88fb      	ldrh	r3, [r7, #6]
 8007e56:	f7f9 ff32 	bl	8001cbe <HAL_DMA_Start_IT>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00b      	beq.n	8007e78 <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2210      	movs	r2, #16
 8007e64:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2220      	movs	r2, #32
 8007e72:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	e012      	b.n	8007e9e <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	2240      	movs	r2, #64	; 0x40
 8007e7e:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68fa      	ldr	r2, [r7, #12]
 8007e8e:	6812      	ldr	r2, [r2, #0]
 8007e90:	6892      	ldr	r2, [r2, #8]
 8007e92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007e96:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	e000      	b.n	8007e9e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8007e9c:	2302      	movs	r3, #2
  }
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	08008f59 	.word	0x08008f59
 8007eac:	08008fad 	.word	0x08008fad
 8007eb0:	0800904d 	.word	0x0800904d

08007eb4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ec6:	2b20      	cmp	r3, #32
 8007ec8:	d16c      	bne.n	8007fa4 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d002      	beq.n	8007ed6 <HAL_UART_Receive_DMA+0x22>
 8007ed0:	88fb      	ldrh	r3, [r7, #6]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d101      	bne.n	8007eda <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e065      	b.n	8007fa6 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d101      	bne.n	8007ee8 <HAL_UART_Receive_DMA+0x34>
 8007ee4:	2302      	movs	r3, #2
 8007ee6:	e05e      	b.n	8007fa6 <HAL_UART_Receive_DMA+0xf2>
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	68ba      	ldr	r2, [r7, #8]
 8007ef4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	88fa      	ldrh	r2, [r7, #6]
 8007efa:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2200      	movs	r2, #0
 8007f02:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2222      	movs	r2, #34	; 0x22
 8007f08:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d02a      	beq.n	8007f68 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f16:	4a26      	ldr	r2, [pc, #152]	; (8007fb0 <HAL_UART_Receive_DMA+0xfc>)
 8007f18:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f1e:	4a25      	ldr	r2, [pc, #148]	; (8007fb4 <HAL_UART_Receive_DMA+0x100>)
 8007f20:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f26:	4a24      	ldr	r2, [pc, #144]	; (8007fb8 <HAL_UART_Receive_DMA+0x104>)
 8007f28:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f2e:	2200      	movs	r2, #0
 8007f30:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	3324      	adds	r3, #36	; 0x24
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f42:	461a      	mov	r2, r3
 8007f44:	88fb      	ldrh	r3, [r7, #6]
 8007f46:	f7f9 feba 	bl	8001cbe <HAL_DMA_Start_IT>
 8007f4a:	4603      	mov	r3, r0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00b      	beq.n	8007f68 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2210      	movs	r2, #16
 8007f54:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2220      	movs	r2, #32
 8007f62:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8007f64:	2301      	movs	r3, #1
 8007f66:	e01e      	b.n	8007fa6 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68fa      	ldr	r2, [r7, #12]
 8007f76:	6812      	ldr	r2, [r2, #0]
 8007f78:	6812      	ldr	r2, [r2, #0]
 8007f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f7e:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	6812      	ldr	r2, [r2, #0]
 8007f88:	6892      	ldr	r2, [r2, #8]
 8007f8a:	f042 0201 	orr.w	r2, r2, #1
 8007f8e:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	6812      	ldr	r2, [r2, #0]
 8007f98:	6892      	ldr	r2, [r2, #8]
 8007f9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f9e:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	e000      	b.n	8007fa6 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8007fa4:	2302      	movs	r3, #2
  }
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	08008fc9 	.word	0x08008fc9
 8007fb4:	08009031 	.word	0x08009031
 8007fb8:	0800904d 	.word	0x0800904d

08007fbc <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b085      	sub	sp, #20
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007fc8:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007fce:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d101      	bne.n	8007fde <HAL_UART_DMAPause+0x22>
 8007fda:	2302      	movs	r3, #2
 8007fdc:	e03c      	b.n	8008058 <HAL_UART_DMAPause+0x9c>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ff0:	2b80      	cmp	r3, #128	; 0x80
 8007ff2:	d10a      	bne.n	800800a <HAL_UART_DMAPause+0x4e>
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2b21      	cmp	r3, #33	; 0x21
 8007ff8:	d107      	bne.n	800800a <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	6812      	ldr	r2, [r2, #0]
 8008002:	6892      	ldr	r2, [r2, #8]
 8008004:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008008:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008014:	2b40      	cmp	r3, #64	; 0x40
 8008016:	d11a      	bne.n	800804e <HAL_UART_DMAPause+0x92>
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	2b22      	cmp	r3, #34	; 0x22
 800801c:	d117      	bne.n	800804e <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	6812      	ldr	r2, [r2, #0]
 8008026:	6812      	ldr	r2, [r2, #0]
 8008028:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800802c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	6812      	ldr	r2, [r2, #0]
 8008036:	6892      	ldr	r2, [r2, #8]
 8008038:	f022 0201 	bic.w	r2, r2, #1
 800803c:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	687a      	ldr	r2, [r7, #4]
 8008044:	6812      	ldr	r2, [r2, #0]
 8008046:	6892      	ldr	r2, [r2, #8]
 8008048:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800804c:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	3714      	adds	r7, #20
 800805c:	46bd      	mov	sp, r7
 800805e:	bc80      	pop	{r7}
 8008060:	4770      	bx	lr

08008062 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8008062:	b480      	push	{r7}
 8008064:	b083      	sub	sp, #12
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008070:	2b01      	cmp	r3, #1
 8008072:	d101      	bne.n	8008078 <HAL_UART_DMAResume+0x16>
 8008074:	2302      	movs	r3, #2
 8008076:	e034      	b.n	80080e2 <HAL_UART_DMAResume+0x80>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008084:	2b21      	cmp	r3, #33	; 0x21
 8008086:	d107      	bne.n	8008098 <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	6812      	ldr	r2, [r2, #0]
 8008090:	6892      	ldr	r2, [r2, #8]
 8008092:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008096:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800809c:	2b22      	cmp	r3, #34	; 0x22
 800809e:	d11b      	bne.n	80080d8 <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	2208      	movs	r2, #8
 80080a6:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	6812      	ldr	r2, [r2, #0]
 80080b0:	6812      	ldr	r2, [r2, #0]
 80080b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080b6:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	6812      	ldr	r2, [r2, #0]
 80080c0:	6892      	ldr	r2, [r2, #8]
 80080c2:	f042 0201 	orr.w	r2, r2, #1
 80080c6:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	687a      	ldr	r2, [r7, #4]
 80080ce:	6812      	ldr	r2, [r2, #0]
 80080d0:	6892      	ldr	r2, [r2, #8]
 80080d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080d6:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	370c      	adds	r7, #12
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bc80      	pop	{r7}
 80080ea:	4770      	bx	lr

080080ec <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b084      	sub	sp, #16
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80080f8:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80080fe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800810a:	2b80      	cmp	r3, #128	; 0x80
 800810c:	d126      	bne.n	800815c <HAL_UART_DMAStop+0x70>
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2b21      	cmp	r3, #33	; 0x21
 8008112:	d123      	bne.n	800815c <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	687a      	ldr	r2, [r7, #4]
 800811a:	6812      	ldr	r2, [r2, #0]
 800811c:	6892      	ldr	r2, [r2, #8]
 800811e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008122:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008128:	2b00      	cmp	r3, #0
 800812a:	d014      	beq.n	8008156 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008130:	4618      	mov	r0, r3
 8008132:	f7f9 fe24 	bl	8001d7e <HAL_DMA_Abort>
 8008136:	4603      	mov	r3, r0
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00c      	beq.n	8008156 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008140:	4618      	mov	r0, r3
 8008142:	f7f9 ff49 	bl	8001fd8 <HAL_DMA_GetError>
 8008146:	4603      	mov	r3, r0
 8008148:	2b20      	cmp	r3, #32
 800814a:	d104      	bne.n	8008156 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2210      	movs	r2, #16
 8008150:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008152:	2303      	movs	r3, #3
 8008154:	e031      	b.n	80081ba <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f000 fecb 	bl	8008ef2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008166:	2b40      	cmp	r3, #64	; 0x40
 8008168:	d126      	bne.n	80081b8 <HAL_UART_DMAStop+0xcc>
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	2b22      	cmp	r3, #34	; 0x22
 800816e:	d123      	bne.n	80081b8 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	6812      	ldr	r2, [r2, #0]
 8008178:	6892      	ldr	r2, [r2, #8]
 800817a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800817e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008184:	2b00      	cmp	r3, #0
 8008186:	d014      	beq.n	80081b2 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800818c:	4618      	mov	r0, r3
 800818e:	f7f9 fdf6 	bl	8001d7e <HAL_DMA_Abort>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d00c      	beq.n	80081b2 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800819c:	4618      	mov	r0, r3
 800819e:	f7f9 ff1b 	bl	8001fd8 <HAL_DMA_GetError>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b20      	cmp	r3, #32
 80081a6:	d104      	bne.n	80081b2 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2210      	movs	r2, #16
 80081ac:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80081ae:	2303      	movs	r3, #3
 80081b0:	e003      	b.n	80081ba <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f000 feb1 	bl	8008f1a <UART_EndRxTransfer>
  }

  return HAL_OK;
 80081b8:	2300      	movs	r3, #0
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
	...

080081c4 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b082      	sub	sp, #8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	6812      	ldr	r2, [r2, #0]
 80081d4:	6812      	ldr	r2, [r2, #0]
 80081d6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80081da:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081e6:	2b80      	cmp	r3, #128	; 0x80
 80081e8:	d12d      	bne.n	8008246 <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	687a      	ldr	r2, [r7, #4]
 80081f0:	6812      	ldr	r2, [r2, #0]
 80081f2:	6892      	ldr	r2, [r2, #8]
 80081f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081f8:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d013      	beq.n	800822a <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008206:	4a19      	ldr	r2, [pc, #100]	; (800826c <HAL_UART_AbortTransmit_IT+0xa8>)
 8008208:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800820e:	4618      	mov	r0, r3
 8008210:	f7f9 fdf2 	bl	8001df8 <HAL_DMA_Abort_IT>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d022      	beq.n	8008260 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800821e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008224:	4610      	mov	r0, r2
 8008226:	4798      	blx	r3
 8008228:	e01a      	b.n	8008260 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2220      	movs	r2, #32
 800823c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f989 	bl	8008556 <HAL_UART_AbortTransmitCpltCallback>
 8008244:	e00c      	b.n	8008260 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2200      	movs	r2, #0
 800824a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2220      	movs	r2, #32
 8008258:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f000 f97b 	bl	8008556 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008260:	2300      	movs	r3, #0
}
 8008262:	4618      	mov	r0, r3
 8008264:	3708      	adds	r7, #8
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
 800826a:	bf00      	nop
 800826c:	080090f1 	.word	0x080090f1

08008270 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	b088      	sub	sp, #32
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008290:	69fa      	ldr	r2, [r7, #28]
 8008292:	f640 030f 	movw	r3, #2063	; 0x80f
 8008296:	4013      	ands	r3, r2
 8008298:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d113      	bne.n	80082c8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	f003 0320 	and.w	r3, r3, #32
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00e      	beq.n	80082c8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	f003 0320 	and.w	r3, r3, #32
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d009      	beq.n	80082c8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 8114 	beq.w	80084e6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	4798      	blx	r3
      }
      return;
 80082c6:	e10e      	b.n	80084e6 <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 80d6 	beq.w	800847c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d105      	bne.n	80082e6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80082da:	69bb      	ldr	r3, [r7, #24]
 80082dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f000 80cb 	beq.w	800847c <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	f003 0301 	and.w	r3, r3, #1
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d00e      	beq.n	800830e <HAL_UART_IRQHandler+0x9e>
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d009      	beq.n	800830e <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2201      	movs	r2, #1
 8008300:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008306:	f043 0201 	orr.w	r2, r3, #1
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800830e:	69fb      	ldr	r3, [r7, #28]
 8008310:	f003 0302 	and.w	r3, r3, #2
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00e      	beq.n	8008336 <HAL_UART_IRQHandler+0xc6>
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	f003 0301 	and.w	r3, r3, #1
 800831e:	2b00      	cmp	r3, #0
 8008320:	d009      	beq.n	8008336 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2202      	movs	r2, #2
 8008328:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800832e:	f043 0204 	orr.w	r2, r3, #4
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	f003 0304 	and.w	r3, r3, #4
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00e      	beq.n	800835e <HAL_UART_IRQHandler+0xee>
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	f003 0301 	and.w	r3, r3, #1
 8008346:	2b00      	cmp	r3, #0
 8008348:	d009      	beq.n	800835e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2204      	movs	r2, #4
 8008350:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008356:	f043 0202 	orr.w	r2, r3, #2
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	f003 0308 	and.w	r3, r3, #8
 8008364:	2b00      	cmp	r3, #0
 8008366:	d013      	beq.n	8008390 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008368:	69bb      	ldr	r3, [r7, #24]
 800836a:	f003 0320 	and.w	r3, r3, #32
 800836e:	2b00      	cmp	r3, #0
 8008370:	d104      	bne.n	800837c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008378:	2b00      	cmp	r3, #0
 800837a:	d009      	beq.n	8008390 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2208      	movs	r2, #8
 8008382:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008388:	f043 0208 	orr.w	r2, r3, #8
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008396:	2b00      	cmp	r3, #0
 8008398:	d00f      	beq.n	80083ba <HAL_UART_IRQHandler+0x14a>
 800839a:	69bb      	ldr	r3, [r7, #24]
 800839c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00a      	beq.n	80083ba <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083b2:	f043 0220 	orr.w	r2, r3, #32
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f000 8093 	beq.w	80084ea <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	f003 0320 	and.w	r3, r3, #32
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00c      	beq.n	80083e8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	f003 0320 	and.w	r3, r3, #32
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d007      	beq.n	80083e8 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d003      	beq.n	80083e8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083ec:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083f8:	2b40      	cmp	r3, #64	; 0x40
 80083fa:	d004      	beq.n	8008406 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008402:	2b00      	cmp	r3, #0
 8008404:	d031      	beq.n	800846a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 fd87 	bl	8008f1a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008416:	2b40      	cmp	r3, #64	; 0x40
 8008418:	d123      	bne.n	8008462 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	6812      	ldr	r2, [r2, #0]
 8008422:	6892      	ldr	r2, [r2, #8]
 8008424:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008428:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800842e:	2b00      	cmp	r3, #0
 8008430:	d013      	beq.n	800845a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008436:	4a30      	ldr	r2, [pc, #192]	; (80084f8 <HAL_UART_IRQHandler+0x288>)
 8008438:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800843e:	4618      	mov	r0, r3
 8008440:	f7f9 fcda 	bl	8001df8 <HAL_DMA_Abort_IT>
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	d016      	beq.n	8008478 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800844e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008454:	4610      	mov	r0, r2
 8008456:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008458:	e00e      	b.n	8008478 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 f872 	bl	8008544 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008460:	e00a      	b.n	8008478 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 f86e 	bl	8008544 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008468:	e006      	b.n	8008478 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f86a 	bl	8008544 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2200      	movs	r2, #0
 8008474:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8008476:	e038      	b.n	80084ea <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008478:	bf00      	nop
    return;
 800847a:	e036      	b.n	80084ea <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00d      	beq.n	80084a2 <HAL_UART_IRQHandler+0x232>
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800848c:	2b00      	cmp	r3, #0
 800848e:	d008      	beq.n	80084a2 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008498:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 fe56 	bl	800914c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80084a0:	e026      	b.n	80084f0 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d00d      	beq.n	80084c8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d008      	beq.n	80084c8 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d017      	beq.n	80084ee <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	4798      	blx	r3
    }
    return;
 80084c6:	e012      	b.n	80084ee <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80084c8:	69fb      	ldr	r3, [r7, #28]
 80084ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00e      	beq.n	80084f0 <HAL_UART_IRQHandler+0x280>
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d009      	beq.n	80084f0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 fe1c 	bl	800911a <UART_EndTransmit_IT>
    return;
 80084e2:	bf00      	nop
 80084e4:	e004      	b.n	80084f0 <HAL_UART_IRQHandler+0x280>
      return;
 80084e6:	bf00      	nop
 80084e8:	e002      	b.n	80084f0 <HAL_UART_IRQHandler+0x280>
    return;
 80084ea:	bf00      	nop
 80084ec:	e000      	b.n	80084f0 <HAL_UART_IRQHandler+0x280>
    return;
 80084ee:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80084f0:	3720      	adds	r7, #32
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	080090c5 	.word	0x080090c5

080084fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	bc80      	pop	{r7}
 800850c:	4770      	bx	lr

0800850e <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800850e:	b480      	push	{r7}
 8008510:	b083      	sub	sp, #12
 8008512:	af00      	add	r7, sp, #0
 8008514:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008516:	bf00      	nop
 8008518:	370c      	adds	r7, #12
 800851a:	46bd      	mov	sp, r7
 800851c:	bc80      	pop	{r7}
 800851e:	4770      	bx	lr

08008520 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	bc80      	pop	{r7}
 8008530:	4770      	bx	lr

08008532 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008532:	b480      	push	{r7}
 8008534:	b083      	sub	sp, #12
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800853a:	bf00      	nop
 800853c:	370c      	adds	r7, #12
 800853e:	46bd      	mov	sp, r7
 8008540:	bc80      	pop	{r7}
 8008542:	4770      	bx	lr

08008544 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	bc80      	pop	{r7}
 8008554:	4770      	bx	lr

08008556 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008556:	b480      	push	{r7}
 8008558:	b083      	sub	sp, #12
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800855e:	bf00      	nop
 8008560:	370c      	adds	r7, #12
 8008562:	46bd      	mov	sp, r7
 8008564:	bc80      	pop	{r7}
 8008566:	4770      	bx	lr

08008568 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008568:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800856c:	b08a      	sub	sp, #40	; 0x28
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008572:	2300      	movs	r3, #0
 8008574:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008576:	2300      	movs	r3, #0
 8008578:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800857a:	2300      	movs	r3, #0
 800857c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	689a      	ldr	r2, [r3, #8]
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	691b      	ldr	r3, [r3, #16]
 8008586:	431a      	orrs	r2, r3
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	695b      	ldr	r3, [r3, #20]
 800858c:	431a      	orrs	r2, r3
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	69db      	ldr	r3, [r3, #28]
 8008592:	4313      	orrs	r3, r2
 8008594:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	6819      	ldr	r1, [r3, #0]
 80085a0:	4bb7      	ldr	r3, [pc, #732]	; (8008880 <UART_SetConfig+0x318>)
 80085a2:	400b      	ands	r3, r1
 80085a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80085a6:	430b      	orrs	r3, r1
 80085a8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	6812      	ldr	r2, [r2, #0]
 80085b2:	6852      	ldr	r2, [r2, #4]
 80085b4:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	68d2      	ldr	r2, [r2, #12]
 80085bc:	430a      	orrs	r2, r1
 80085be:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	699b      	ldr	r3, [r3, #24]
 80085c4:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4aae      	ldr	r2, [pc, #696]	; (8008884 <UART_SetConfig+0x31c>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d004      	beq.n	80085da <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a1b      	ldr	r3, [r3, #32]
 80085d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085d6:	4313      	orrs	r3, r2
 80085d8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6812      	ldr	r2, [r2, #0]
 80085e2:	6892      	ldr	r2, [r2, #8]
 80085e4:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80085e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085ea:	430a      	orrs	r2, r1
 80085ec:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4aa5      	ldr	r2, [pc, #660]	; (8008888 <UART_SetConfig+0x320>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d126      	bne.n	8008646 <UART_SetConfig+0xde>
 80085f8:	4ba4      	ldr	r3, [pc, #656]	; (800888c <UART_SetConfig+0x324>)
 80085fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085fe:	f003 0303 	and.w	r3, r3, #3
 8008602:	2b03      	cmp	r3, #3
 8008604:	d81a      	bhi.n	800863c <UART_SetConfig+0xd4>
 8008606:	a201      	add	r2, pc, #4	; (adr r2, 800860c <UART_SetConfig+0xa4>)
 8008608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800860c:	0800861d 	.word	0x0800861d
 8008610:	0800862d 	.word	0x0800862d
 8008614:	08008625 	.word	0x08008625
 8008618:	08008635 	.word	0x08008635
 800861c:	2301      	movs	r3, #1
 800861e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008622:	e105      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008624:	2302      	movs	r3, #2
 8008626:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800862a:	e101      	b.n	8008830 <UART_SetConfig+0x2c8>
 800862c:	2304      	movs	r3, #4
 800862e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008632:	e0fd      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008634:	2308      	movs	r3, #8
 8008636:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800863a:	e0f9      	b.n	8008830 <UART_SetConfig+0x2c8>
 800863c:	2310      	movs	r3, #16
 800863e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008642:	bf00      	nop
 8008644:	e0f4      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a91      	ldr	r2, [pc, #580]	; (8008890 <UART_SetConfig+0x328>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d138      	bne.n	80086c2 <UART_SetConfig+0x15a>
 8008650:	4b8e      	ldr	r3, [pc, #568]	; (800888c <UART_SetConfig+0x324>)
 8008652:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008656:	f003 030c 	and.w	r3, r3, #12
 800865a:	2b0c      	cmp	r3, #12
 800865c:	d82c      	bhi.n	80086b8 <UART_SetConfig+0x150>
 800865e:	a201      	add	r2, pc, #4	; (adr r2, 8008664 <UART_SetConfig+0xfc>)
 8008660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008664:	08008699 	.word	0x08008699
 8008668:	080086b9 	.word	0x080086b9
 800866c:	080086b9 	.word	0x080086b9
 8008670:	080086b9 	.word	0x080086b9
 8008674:	080086a9 	.word	0x080086a9
 8008678:	080086b9 	.word	0x080086b9
 800867c:	080086b9 	.word	0x080086b9
 8008680:	080086b9 	.word	0x080086b9
 8008684:	080086a1 	.word	0x080086a1
 8008688:	080086b9 	.word	0x080086b9
 800868c:	080086b9 	.word	0x080086b9
 8008690:	080086b9 	.word	0x080086b9
 8008694:	080086b1 	.word	0x080086b1
 8008698:	2300      	movs	r3, #0
 800869a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800869e:	e0c7      	b.n	8008830 <UART_SetConfig+0x2c8>
 80086a0:	2302      	movs	r3, #2
 80086a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086a6:	e0c3      	b.n	8008830 <UART_SetConfig+0x2c8>
 80086a8:	2304      	movs	r3, #4
 80086aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086ae:	e0bf      	b.n	8008830 <UART_SetConfig+0x2c8>
 80086b0:	2308      	movs	r3, #8
 80086b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086b6:	e0bb      	b.n	8008830 <UART_SetConfig+0x2c8>
 80086b8:	2310      	movs	r3, #16
 80086ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086be:	bf00      	nop
 80086c0:	e0b6      	b.n	8008830 <UART_SetConfig+0x2c8>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a73      	ldr	r2, [pc, #460]	; (8008894 <UART_SetConfig+0x32c>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d125      	bne.n	8008718 <UART_SetConfig+0x1b0>
 80086cc:	4b6f      	ldr	r3, [pc, #444]	; (800888c <UART_SetConfig+0x324>)
 80086ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086d2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80086d6:	2b10      	cmp	r3, #16
 80086d8:	d011      	beq.n	80086fe <UART_SetConfig+0x196>
 80086da:	2b10      	cmp	r3, #16
 80086dc:	d802      	bhi.n	80086e4 <UART_SetConfig+0x17c>
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d005      	beq.n	80086ee <UART_SetConfig+0x186>
 80086e2:	e014      	b.n	800870e <UART_SetConfig+0x1a6>
 80086e4:	2b20      	cmp	r3, #32
 80086e6:	d006      	beq.n	80086f6 <UART_SetConfig+0x18e>
 80086e8:	2b30      	cmp	r3, #48	; 0x30
 80086ea:	d00c      	beq.n	8008706 <UART_SetConfig+0x19e>
 80086ec:	e00f      	b.n	800870e <UART_SetConfig+0x1a6>
 80086ee:	2300      	movs	r3, #0
 80086f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086f4:	e09c      	b.n	8008830 <UART_SetConfig+0x2c8>
 80086f6:	2302      	movs	r3, #2
 80086f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086fc:	e098      	b.n	8008830 <UART_SetConfig+0x2c8>
 80086fe:	2304      	movs	r3, #4
 8008700:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008704:	e094      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008706:	2308      	movs	r3, #8
 8008708:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800870c:	e090      	b.n	8008830 <UART_SetConfig+0x2c8>
 800870e:	2310      	movs	r3, #16
 8008710:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008714:	bf00      	nop
 8008716:	e08b      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a5e      	ldr	r2, [pc, #376]	; (8008898 <UART_SetConfig+0x330>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d125      	bne.n	800876e <UART_SetConfig+0x206>
 8008722:	4b5a      	ldr	r3, [pc, #360]	; (800888c <UART_SetConfig+0x324>)
 8008724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008728:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800872c:	2b40      	cmp	r3, #64	; 0x40
 800872e:	d011      	beq.n	8008754 <UART_SetConfig+0x1ec>
 8008730:	2b40      	cmp	r3, #64	; 0x40
 8008732:	d802      	bhi.n	800873a <UART_SetConfig+0x1d2>
 8008734:	2b00      	cmp	r3, #0
 8008736:	d005      	beq.n	8008744 <UART_SetConfig+0x1dc>
 8008738:	e014      	b.n	8008764 <UART_SetConfig+0x1fc>
 800873a:	2b80      	cmp	r3, #128	; 0x80
 800873c:	d006      	beq.n	800874c <UART_SetConfig+0x1e4>
 800873e:	2bc0      	cmp	r3, #192	; 0xc0
 8008740:	d00c      	beq.n	800875c <UART_SetConfig+0x1f4>
 8008742:	e00f      	b.n	8008764 <UART_SetConfig+0x1fc>
 8008744:	2300      	movs	r3, #0
 8008746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800874a:	e071      	b.n	8008830 <UART_SetConfig+0x2c8>
 800874c:	2302      	movs	r3, #2
 800874e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008752:	e06d      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008754:	2304      	movs	r3, #4
 8008756:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800875a:	e069      	b.n	8008830 <UART_SetConfig+0x2c8>
 800875c:	2308      	movs	r3, #8
 800875e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008762:	e065      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008764:	2310      	movs	r3, #16
 8008766:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800876a:	bf00      	nop
 800876c:	e060      	b.n	8008830 <UART_SetConfig+0x2c8>
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a4a      	ldr	r2, [pc, #296]	; (800889c <UART_SetConfig+0x334>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d129      	bne.n	80087cc <UART_SetConfig+0x264>
 8008778:	4b44      	ldr	r3, [pc, #272]	; (800888c <UART_SetConfig+0x324>)
 800877a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800877e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008782:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008786:	d014      	beq.n	80087b2 <UART_SetConfig+0x24a>
 8008788:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800878c:	d802      	bhi.n	8008794 <UART_SetConfig+0x22c>
 800878e:	2b00      	cmp	r3, #0
 8008790:	d007      	beq.n	80087a2 <UART_SetConfig+0x23a>
 8008792:	e016      	b.n	80087c2 <UART_SetConfig+0x25a>
 8008794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008798:	d007      	beq.n	80087aa <UART_SetConfig+0x242>
 800879a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800879e:	d00c      	beq.n	80087ba <UART_SetConfig+0x252>
 80087a0:	e00f      	b.n	80087c2 <UART_SetConfig+0x25a>
 80087a2:	2300      	movs	r3, #0
 80087a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087a8:	e042      	b.n	8008830 <UART_SetConfig+0x2c8>
 80087aa:	2302      	movs	r3, #2
 80087ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087b0:	e03e      	b.n	8008830 <UART_SetConfig+0x2c8>
 80087b2:	2304      	movs	r3, #4
 80087b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087b8:	e03a      	b.n	8008830 <UART_SetConfig+0x2c8>
 80087ba:	2308      	movs	r3, #8
 80087bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087c0:	e036      	b.n	8008830 <UART_SetConfig+0x2c8>
 80087c2:	2310      	movs	r3, #16
 80087c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80087c8:	bf00      	nop
 80087ca:	e031      	b.n	8008830 <UART_SetConfig+0x2c8>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a2c      	ldr	r2, [pc, #176]	; (8008884 <UART_SetConfig+0x31c>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d129      	bne.n	800882a <UART_SetConfig+0x2c2>
 80087d6:	4b2d      	ldr	r3, [pc, #180]	; (800888c <UART_SetConfig+0x324>)
 80087d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80087e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087e4:	d014      	beq.n	8008810 <UART_SetConfig+0x2a8>
 80087e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087ea:	d802      	bhi.n	80087f2 <UART_SetConfig+0x28a>
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d007      	beq.n	8008800 <UART_SetConfig+0x298>
 80087f0:	e016      	b.n	8008820 <UART_SetConfig+0x2b8>
 80087f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087f6:	d007      	beq.n	8008808 <UART_SetConfig+0x2a0>
 80087f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80087fc:	d00c      	beq.n	8008818 <UART_SetConfig+0x2b0>
 80087fe:	e00f      	b.n	8008820 <UART_SetConfig+0x2b8>
 8008800:	2300      	movs	r3, #0
 8008802:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008806:	e013      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008808:	2302      	movs	r3, #2
 800880a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800880e:	e00f      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008810:	2304      	movs	r3, #4
 8008812:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008816:	e00b      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008818:	2308      	movs	r3, #8
 800881a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800881e:	e007      	b.n	8008830 <UART_SetConfig+0x2c8>
 8008820:	2310      	movs	r3, #16
 8008822:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008826:	bf00      	nop
 8008828:	e002      	b.n	8008830 <UART_SetConfig+0x2c8>
 800882a:	2310      	movs	r3, #16
 800882c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a13      	ldr	r2, [pc, #76]	; (8008884 <UART_SetConfig+0x31c>)
 8008836:	4293      	cmp	r3, r2
 8008838:	f040 80f1 	bne.w	8008a1e <UART_SetConfig+0x4b6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800883c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008840:	2b08      	cmp	r3, #8
 8008842:	d837      	bhi.n	80088b4 <UART_SetConfig+0x34c>
 8008844:	a201      	add	r2, pc, #4	; (adr r2, 800884c <UART_SetConfig+0x2e4>)
 8008846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800884a:	bf00      	nop
 800884c:	08008871 	.word	0x08008871
 8008850:	080088b5 	.word	0x080088b5
 8008854:	08008879 	.word	0x08008879
 8008858:	080088b5 	.word	0x080088b5
 800885c:	080088a5 	.word	0x080088a5
 8008860:	080088b5 	.word	0x080088b5
 8008864:	080088b5 	.word	0x080088b5
 8008868:	080088b5 	.word	0x080088b5
 800886c:	080088ad 	.word	0x080088ad
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8008870:	f7fb fd18 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 8008874:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008876:	e020      	b.n	80088ba <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8008878:	4b09      	ldr	r3, [pc, #36]	; (80088a0 <UART_SetConfig+0x338>)
 800887a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800887c:	e01d      	b.n	80088ba <UART_SetConfig+0x352>
 800887e:	bf00      	nop
 8008880:	efff69f3 	.word	0xefff69f3
 8008884:	40008000 	.word	0x40008000
 8008888:	40013800 	.word	0x40013800
 800888c:	40021000 	.word	0x40021000
 8008890:	40004400 	.word	0x40004400
 8008894:	40004800 	.word	0x40004800
 8008898:	40004c00 	.word	0x40004c00
 800889c:	40005000 	.word	0x40005000
 80088a0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80088a4:	f7fb fc6a 	bl	800417c <HAL_RCC_GetSysClockFreq>
 80088a8:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80088aa:	e006      	b.n	80088ba <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80088ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088b0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80088b2:	e002      	b.n	80088ba <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 80088b4:	2301      	movs	r3, #1
 80088b6:	76fb      	strb	r3, [r7, #27]
        break;
 80088b8:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 81ab 	beq.w	8008c18 <UART_SetConfig+0x6b0>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	685a      	ldr	r2, [r3, #4]
 80088c6:	4613      	mov	r3, r2
 80088c8:	005b      	lsls	r3, r3, #1
 80088ca:	441a      	add	r2, r3
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d805      	bhi.n	80088de <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	429a      	cmp	r2, r3
 80088dc:	d202      	bcs.n	80088e4 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	76fb      	strb	r3, [r7, #27]
 80088e2:	e199      	b.n	8008c18 <UART_SetConfig+0x6b0>
      }
      else
      {
        switch (clocksource)
 80088e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80088e8:	2b08      	cmp	r3, #8
 80088ea:	f200 8085 	bhi.w	80089f8 <UART_SetConfig+0x490>
 80088ee:	a201      	add	r2, pc, #4	; (adr r2, 80088f4 <UART_SetConfig+0x38c>)
 80088f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088f4:	08008919 	.word	0x08008919
 80088f8:	080089f9 	.word	0x080089f9
 80088fc:	0800895b 	.word	0x0800895b
 8008900:	080089f9 	.word	0x080089f9
 8008904:	0800898f 	.word	0x0800898f
 8008908:	080089f9 	.word	0x080089f9
 800890c:	080089f9 	.word	0x080089f9
 8008910:	080089f9 	.word	0x080089f9
 8008914:	080089cf 	.word	0x080089cf
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8008918:	f7fb fcc4 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 800891c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	f04f 0400 	mov.w	r4, #0
 8008924:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8008928:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800892c:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	085b      	lsrs	r3, r3, #1
 8008936:	f04f 0400 	mov.w	r4, #0
 800893a:	eb18 0003 	adds.w	r0, r8, r3
 800893e:	eb49 0104 	adc.w	r1, r9, r4
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	f04f 0400 	mov.w	r4, #0
 800894a:	461a      	mov	r2, r3
 800894c:	4623      	mov	r3, r4
 800894e:	f7f8 fc7b 	bl	8001248 <__aeabi_uldivmod>
 8008952:	4603      	mov	r3, r0
 8008954:	460c      	mov	r4, r1
 8008956:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008958:	e051      	b.n	80089fe <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	085b      	lsrs	r3, r3, #1
 8008960:	f04f 0400 	mov.w	r4, #0
 8008964:	49aa      	ldr	r1, [pc, #680]	; (8008c10 <UART_SetConfig+0x6a8>)
 8008966:	f04f 0200 	mov.w	r2, #0
 800896a:	eb13 0801 	adds.w	r8, r3, r1
 800896e:	eb44 0902 	adc.w	r9, r4, r2
 8008972:	4640      	mov	r0, r8
 8008974:	4649      	mov	r1, r9
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	685b      	ldr	r3, [r3, #4]
 800897a:	f04f 0400 	mov.w	r4, #0
 800897e:	461a      	mov	r2, r3
 8008980:	4623      	mov	r3, r4
 8008982:	f7f8 fc61 	bl	8001248 <__aeabi_uldivmod>
 8008986:	4603      	mov	r3, r0
 8008988:	460c      	mov	r4, r1
 800898a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800898c:	e037      	b.n	80089fe <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800898e:	f7fb fbf5 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8008992:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	461a      	mov	r2, r3
 8008998:	f04f 0300 	mov.w	r3, #0
 800899c:	021d      	lsls	r5, r3, #8
 800899e:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 80089a2:	0214      	lsls	r4, r2, #8
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	085b      	lsrs	r3, r3, #1
 80089aa:	461a      	mov	r2, r3
 80089ac:	f04f 0300 	mov.w	r3, #0
 80089b0:	18a0      	adds	r0, r4, r2
 80089b2:	eb45 0103 	adc.w	r1, r5, r3
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	f04f 0400 	mov.w	r4, #0
 80089be:	461a      	mov	r2, r3
 80089c0:	4623      	mov	r3, r4
 80089c2:	f7f8 fc41 	bl	8001248 <__aeabi_uldivmod>
 80089c6:	4603      	mov	r3, r0
 80089c8:	460c      	mov	r4, r1
 80089ca:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80089cc:	e017      	b.n	80089fe <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	085b      	lsrs	r3, r3, #1
 80089d4:	f04f 0400 	mov.w	r4, #0
 80089d8:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80089dc:	f144 0100 	adc.w	r1, r4, #0
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f04f 0400 	mov.w	r4, #0
 80089e8:	461a      	mov	r2, r3
 80089ea:	4623      	mov	r3, r4
 80089ec:	f7f8 fc2c 	bl	8001248 <__aeabi_uldivmod>
 80089f0:	4603      	mov	r3, r0
 80089f2:	460c      	mov	r4, r1
 80089f4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80089f6:	e002      	b.n	80089fe <UART_SetConfig+0x496>
          default:
            ret = HAL_ERROR;
 80089f8:	2301      	movs	r3, #1
 80089fa:	76fb      	strb	r3, [r7, #27]
            break;
 80089fc:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80089fe:	69fb      	ldr	r3, [r7, #28]
 8008a00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a04:	d308      	bcc.n	8008a18 <UART_SetConfig+0x4b0>
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a0c:	d204      	bcs.n	8008a18 <UART_SetConfig+0x4b0>
        {
          huart->Instance->BRR = usartdiv;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	69fa      	ldr	r2, [r7, #28]
 8008a14:	60da      	str	r2, [r3, #12]
 8008a16:	e0ff      	b.n	8008c18 <UART_SetConfig+0x6b0>
        }
        else
        {
          ret = HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	76fb      	strb	r3, [r7, #27]
 8008a1c:	e0fc      	b.n	8008c18 <UART_SetConfig+0x6b0>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	69db      	ldr	r3, [r3, #28]
 8008a22:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a26:	f040 8083 	bne.w	8008b30 <UART_SetConfig+0x5c8>
  {
    switch (clocksource)
 8008a2a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008a2e:	2b08      	cmp	r3, #8
 8008a30:	d85e      	bhi.n	8008af0 <UART_SetConfig+0x588>
 8008a32:	a201      	add	r2, pc, #4	; (adr r2, 8008a38 <UART_SetConfig+0x4d0>)
 8008a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a38:	08008a5d 	.word	0x08008a5d
 8008a3c:	08008a7d 	.word	0x08008a7d
 8008a40:	08008a9d 	.word	0x08008a9d
 8008a44:	08008af1 	.word	0x08008af1
 8008a48:	08008ab9 	.word	0x08008ab9
 8008a4c:	08008af1 	.word	0x08008af1
 8008a50:	08008af1 	.word	0x08008af1
 8008a54:	08008af1 	.word	0x08008af1
 8008a58:	08008ad9 	.word	0x08008ad9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a5c:	f7fb fc22 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 8008a60:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	005a      	lsls	r2, r3, #1
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	085b      	lsrs	r3, r3, #1
 8008a6c:	441a      	add	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008a7a:	e03c      	b.n	8008af6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a7c:	f7fb fc28 	bl	80042d0 <HAL_RCC_GetPCLK2Freq>
 8008a80:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	005a      	lsls	r2, r3, #1
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	085b      	lsrs	r3, r3, #1
 8008a8c:	441a      	add	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008a9a:	e02c      	b.n	8008af6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	085b      	lsrs	r3, r3, #1
 8008aa2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8008aa6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	6852      	ldr	r2, [r2, #4]
 8008aae:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008ab6:	e01e      	b.n	8008af6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ab8:	f7fb fb60 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8008abc:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	005a      	lsls	r2, r3, #1
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	085b      	lsrs	r3, r3, #1
 8008ac8:	441a      	add	r2, r3
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008ad6:	e00e      	b.n	8008af6 <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	085b      	lsrs	r3, r3, #1
 8008ade:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aea:	b29b      	uxth	r3, r3
 8008aec:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008aee:	e002      	b.n	8008af6 <UART_SetConfig+0x58e>
      default:
        ret = HAL_ERROR;
 8008af0:	2301      	movs	r3, #1
 8008af2:	76fb      	strb	r3, [r7, #27]
        break;
 8008af4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	2b0f      	cmp	r3, #15
 8008afa:	d916      	bls.n	8008b2a <UART_SetConfig+0x5c2>
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b02:	d212      	bcs.n	8008b2a <UART_SetConfig+0x5c2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b04:	69fb      	ldr	r3, [r7, #28]
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	f023 030f 	bic.w	r3, r3, #15
 8008b0c:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b0e:	69fb      	ldr	r3, [r7, #28]
 8008b10:	085b      	lsrs	r3, r3, #1
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	f003 0307 	and.w	r3, r3, #7
 8008b18:	b29a      	uxth	r2, r3
 8008b1a:	89fb      	ldrh	r3, [r7, #14]
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	89fa      	ldrh	r2, [r7, #14]
 8008b26:	60da      	str	r2, [r3, #12]
 8008b28:	e076      	b.n	8008c18 <UART_SetConfig+0x6b0>
    }
    else
    {
      ret = HAL_ERROR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	76fb      	strb	r3, [r7, #27]
 8008b2e:	e073      	b.n	8008c18 <UART_SetConfig+0x6b0>
    }
  }
  else
  {
    switch (clocksource)
 8008b30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d85c      	bhi.n	8008bf2 <UART_SetConfig+0x68a>
 8008b38:	a201      	add	r2, pc, #4	; (adr r2, 8008b40 <UART_SetConfig+0x5d8>)
 8008b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b3e:	bf00      	nop
 8008b40:	08008b65 	.word	0x08008b65
 8008b44:	08008b83 	.word	0x08008b83
 8008b48:	08008ba1 	.word	0x08008ba1
 8008b4c:	08008bf3 	.word	0x08008bf3
 8008b50:	08008bbd 	.word	0x08008bbd
 8008b54:	08008bf3 	.word	0x08008bf3
 8008b58:	08008bf3 	.word	0x08008bf3
 8008b5c:	08008bf3 	.word	0x08008bf3
 8008b60:	08008bdb 	.word	0x08008bdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b64:	f7fb fb9e 	bl	80042a4 <HAL_RCC_GetPCLK1Freq>
 8008b68:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	085a      	lsrs	r2, r3, #1
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	441a      	add	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008b80:	e03a      	b.n	8008bf8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b82:	f7fb fba5 	bl	80042d0 <HAL_RCC_GetPCLK2Freq>
 8008b86:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	685b      	ldr	r3, [r3, #4]
 8008b8c:	085a      	lsrs	r2, r3, #1
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	441a      	add	r2, r3
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008b9e:	e02b      	b.n	8008bf8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	085b      	lsrs	r3, r3, #1
 8008ba6:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8008baa:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008bae:	687a      	ldr	r2, [r7, #4]
 8008bb0:	6852      	ldr	r2, [r2, #4]
 8008bb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008bb6:	b29b      	uxth	r3, r3
 8008bb8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008bba:	e01d      	b.n	8008bf8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bbc:	f7fb fade 	bl	800417c <HAL_RCC_GetSysClockFreq>
 8008bc0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	085a      	lsrs	r2, r3, #1
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	441a      	add	r2, r3
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008bd8:	e00e      	b.n	8008bf8 <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	085b      	lsrs	r3, r3, #1
 8008be0:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008bf0:	e002      	b.n	8008bf8 <UART_SetConfig+0x690>
      default:
        ret = HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	76fb      	strb	r3, [r7, #27]
        break;
 8008bf6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	2b0f      	cmp	r3, #15
 8008bfc:	d90a      	bls.n	8008c14 <UART_SetConfig+0x6ac>
 8008bfe:	69fb      	ldr	r3, [r7, #28]
 8008c00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c04:	d206      	bcs.n	8008c14 <UART_SetConfig+0x6ac>
    {
      huart->Instance->BRR = usartdiv;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	69fa      	ldr	r2, [r7, #28]
 8008c0c:	60da      	str	r2, [r3, #12]
 8008c0e:	e003      	b.n	8008c18 <UART_SetConfig+0x6b0>
 8008c10:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008c24:	7efb      	ldrb	r3, [r7, #27]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3728      	adds	r7, #40	; 0x28
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08008c30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b083      	sub	sp, #12
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c3c:	f003 0301 	and.w	r3, r3, #1
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d00a      	beq.n	8008c5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	6812      	ldr	r2, [r2, #0]
 8008c4c:	6852      	ldr	r2, [r2, #4]
 8008c4e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008c56:	430a      	orrs	r2, r1
 8008c58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c5e:	f003 0302 	and.w	r3, r3, #2
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00a      	beq.n	8008c7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	6812      	ldr	r2, [r2, #0]
 8008c6e:	6852      	ldr	r2, [r2, #4]
 8008c70:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008c78:	430a      	orrs	r2, r1
 8008c7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c80:	f003 0304 	and.w	r3, r3, #4
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d00a      	beq.n	8008c9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	6812      	ldr	r2, [r2, #0]
 8008c90:	6852      	ldr	r2, [r2, #4]
 8008c92:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008c9a:	430a      	orrs	r2, r1
 8008c9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca2:	f003 0308 	and.w	r3, r3, #8
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d00a      	beq.n	8008cc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	6812      	ldr	r2, [r2, #0]
 8008cb2:	6852      	ldr	r2, [r2, #4]
 8008cb4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008cbc:	430a      	orrs	r2, r1
 8008cbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc4:	f003 0310 	and.w	r3, r3, #16
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00a      	beq.n	8008ce2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	6812      	ldr	r2, [r2, #0]
 8008cd4:	6892      	ldr	r2, [r2, #8]
 8008cd6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8008cda:	687a      	ldr	r2, [r7, #4]
 8008cdc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008cde:	430a      	orrs	r2, r1
 8008ce0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce6:	f003 0320 	and.w	r3, r3, #32
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00a      	beq.n	8008d04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	6812      	ldr	r2, [r2, #0]
 8008cf6:	6892      	ldr	r2, [r2, #8]
 8008cf8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008d00:	430a      	orrs	r2, r1
 8008d02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d01a      	beq.n	8008d46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	6812      	ldr	r2, [r2, #0]
 8008d18:	6852      	ldr	r2, [r2, #4]
 8008d1a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008d22:	430a      	orrs	r2, r1
 8008d24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d2e:	d10a      	bne.n	8008d46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	6812      	ldr	r2, [r2, #0]
 8008d38:	6852      	ldr	r2, [r2, #4]
 8008d3a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008d42:	430a      	orrs	r2, r1
 8008d44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00a      	beq.n	8008d68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	6812      	ldr	r2, [r2, #0]
 8008d5a:	6852      	ldr	r2, [r2, #4]
 8008d5c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008d64:	430a      	orrs	r2, r1
 8008d66:	605a      	str	r2, [r3, #4]
  }
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bc80      	pop	{r7}
 8008d70:	4770      	bx	lr

08008d72 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b086      	sub	sp, #24
 8008d76:	af02      	add	r7, sp, #8
 8008d78:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008d80:	f7f8 fc56 	bl	8001630 <HAL_GetTick>
 8008d84:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f003 0308 	and.w	r3, r3, #8
 8008d90:	2b08      	cmp	r3, #8
 8008d92:	d10e      	bne.n	8008db2 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d98:	9300      	str	r3, [sp, #0]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 f82a 	bl	8008dfc <UART_WaitOnFlagUntilTimeout>
 8008da8:	4603      	mov	r3, r0
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d001      	beq.n	8008db2 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dae:	2303      	movs	r3, #3
 8008db0:	e020      	b.n	8008df4 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f003 0304 	and.w	r3, r3, #4
 8008dbc:	2b04      	cmp	r3, #4
 8008dbe:	d10e      	bne.n	8008dde <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008dc0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008dc4:	9300      	str	r3, [sp, #0]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f814 	bl	8008dfc <UART_WaitOnFlagUntilTimeout>
 8008dd4:	4603      	mov	r3, r0
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d001      	beq.n	8008dde <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	e00a      	b.n	8008df4 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2220      	movs	r2, #32
 8008de2:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2220      	movs	r2, #32
 8008de8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008df2:	2300      	movs	r3, #0
}
 8008df4:	4618      	mov	r0, r3
 8008df6:	3710      	adds	r7, #16
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}

08008dfc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	60f8      	str	r0, [r7, #12]
 8008e04:	60b9      	str	r1, [r7, #8]
 8008e06:	603b      	str	r3, [r7, #0]
 8008e08:	4613      	mov	r3, r2
 8008e0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e0c:	e05d      	b.n	8008eca <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e0e:	69bb      	ldr	r3, [r7, #24]
 8008e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e14:	d059      	beq.n	8008eca <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e16:	f7f8 fc0b 	bl	8001630 <HAL_GetTick>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	1ad2      	subs	r2, r2, r3
 8008e20:	69bb      	ldr	r3, [r7, #24]
 8008e22:	429a      	cmp	r2, r3
 8008e24:	d802      	bhi.n	8008e2c <UART_WaitOnFlagUntilTimeout+0x30>
 8008e26:	69bb      	ldr	r3, [r7, #24]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d11b      	bne.n	8008e64 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	6812      	ldr	r2, [r2, #0]
 8008e34:	6812      	ldr	r2, [r2, #0]
 8008e36:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008e3a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	6812      	ldr	r2, [r2, #0]
 8008e44:	6892      	ldr	r2, [r2, #8]
 8008e46:	f022 0201 	bic.w	r2, r2, #1
 8008e4a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2220      	movs	r2, #32
 8008e50:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2220      	movs	r2, #32
 8008e56:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008e60:	2303      	movs	r3, #3
 8008e62:	e042      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 0304 	and.w	r3, r3, #4
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d02b      	beq.n	8008eca <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	69db      	ldr	r3, [r3, #28]
 8008e78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e80:	d123      	bne.n	8008eca <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008e8a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	6812      	ldr	r2, [r2, #0]
 8008e94:	6812      	ldr	r2, [r2, #0]
 8008e96:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008e9a:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68fa      	ldr	r2, [r7, #12]
 8008ea2:	6812      	ldr	r2, [r2, #0]
 8008ea4:	6892      	ldr	r2, [r2, #8]
 8008ea6:	f022 0201 	bic.w	r2, r2, #1
 8008eaa:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2220      	movs	r2, #32
 8008eb0:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2220      	movs	r2, #32
 8008eb6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e00f      	b.n	8008eea <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	69da      	ldr	r2, [r3, #28]
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	401a      	ands	r2, r3
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	bf0c      	ite	eq
 8008eda:	2301      	moveq	r3, #1
 8008edc:	2300      	movne	r3, #0
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	79fb      	ldrb	r3, [r7, #7]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d092      	beq.n	8008e0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008ef2:	b480      	push	{r7}
 8008ef4:	b083      	sub	sp, #12
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	6812      	ldr	r2, [r2, #0]
 8008f02:	6812      	ldr	r2, [r2, #0]
 8008f04:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008f08:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2220      	movs	r2, #32
 8008f0e:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bc80      	pop	{r7}
 8008f18:	4770      	bx	lr

08008f1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f1a:	b480      	push	{r7}
 8008f1c:	b083      	sub	sp, #12
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	687a      	ldr	r2, [r7, #4]
 8008f28:	6812      	ldr	r2, [r2, #0]
 8008f2a:	6812      	ldr	r2, [r2, #0]
 8008f2c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008f30:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	6812      	ldr	r2, [r2, #0]
 8008f3a:	6892      	ldr	r2, [r2, #8]
 8008f3c:	f022 0201 	bic.w	r2, r2, #1
 8008f40:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2220      	movs	r2, #32
 8008f46:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008f4e:	bf00      	nop
 8008f50:	370c      	adds	r7, #12
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bc80      	pop	{r7}
 8008f56:	4770      	bx	lr

08008f58 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b084      	sub	sp, #16
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f64:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f003 0320 	and.w	r3, r3, #32
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d114      	bne.n	8008f9e <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2200      	movs	r2, #0
 8008f78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68fa      	ldr	r2, [r7, #12]
 8008f82:	6812      	ldr	r2, [r2, #0]
 8008f84:	6892      	ldr	r2, [r2, #8]
 8008f86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f8a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	6812      	ldr	r2, [r2, #0]
 8008f94:	6812      	ldr	r2, [r2, #0]
 8008f96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f9a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f9c:	e002      	b.n	8008fa4 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8008f9e:	68f8      	ldr	r0, [r7, #12]
 8008fa0:	f7ff faac 	bl	80084fc <HAL_UART_TxCpltCallback>
}
 8008fa4:	bf00      	nop
 8008fa6:	3710      	adds	r7, #16
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fb8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008fba:	68f8      	ldr	r0, [r7, #12]
 8008fbc:	f7ff faa7 	bl	800850e <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fc0:	bf00      	nop
 8008fc2:	3710      	adds	r7, #16
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fd4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f003 0320 	and.w	r3, r3, #32
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d11e      	bne.n	8009022 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	68fa      	ldr	r2, [r7, #12]
 8008ff2:	6812      	ldr	r2, [r2, #0]
 8008ff4:	6812      	ldr	r2, [r2, #0]
 8008ff6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ffa:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	6812      	ldr	r2, [r2, #0]
 8009004:	6892      	ldr	r2, [r2, #8]
 8009006:	f022 0201 	bic.w	r2, r2, #1
 800900a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	6812      	ldr	r2, [r2, #0]
 8009014:	6892      	ldr	r2, [r2, #8]
 8009016:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800901a:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2220      	movs	r2, #32
 8009020:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	f7ff fa7c 	bl	8008520 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009028:	bf00      	nop
 800902a:	3710      	adds	r7, #16
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800903c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800903e:	68f8      	ldr	r0, [r7, #12]
 8009040:	f7ff fa77 	bl	8008532 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009044:	bf00      	nop
 8009046:	3710      	adds	r7, #16
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009058:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800905e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009060:	697b      	ldr	r3, [r7, #20]
 8009062:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009064:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009070:	2b80      	cmp	r3, #128	; 0x80
 8009072:	d109      	bne.n	8009088 <UART_DMAError+0x3c>
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	2b21      	cmp	r3, #33	; 0x21
 8009078:	d106      	bne.n	8009088 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	2200      	movs	r2, #0
 800907e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8009082:	6978      	ldr	r0, [r7, #20]
 8009084:	f7ff ff35 	bl	8008ef2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	689b      	ldr	r3, [r3, #8]
 800908e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009092:	2b40      	cmp	r3, #64	; 0x40
 8009094:	d109      	bne.n	80090aa <UART_DMAError+0x5e>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2b22      	cmp	r3, #34	; 0x22
 800909a:	d106      	bne.n	80090aa <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	2200      	movs	r2, #0
 80090a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80090a4:	6978      	ldr	r0, [r7, #20]
 80090a6:	f7ff ff38 	bl	8008f1a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80090ae:	f043 0210 	orr.w	r2, r3, #16
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090b6:	6978      	ldr	r0, [r7, #20]
 80090b8:	f7ff fa44 	bl	8008544 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090bc:	bf00      	nop
 80090be:	3718      	adds	r7, #24
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090e2:	68f8      	ldr	r0, [r7, #12]
 80090e4:	f7ff fa2e 	bl	8008544 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090e8:	bf00      	nop
 80090ea:	3710      	adds	r7, #16
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}

080090f0 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b084      	sub	sp, #16
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090fc:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	2200      	movs	r2, #0
 8009102:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	2220      	movs	r2, #32
 800910a:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 800910c:	68f8      	ldr	r0, [r7, #12]
 800910e:	f7ff fa22 	bl	8008556 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009112:	bf00      	nop
 8009114:	3710      	adds	r7, #16
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b082      	sub	sp, #8
 800911e:	af00      	add	r7, sp, #0
 8009120:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	6812      	ldr	r2, [r2, #0]
 800912a:	6812      	ldr	r2, [r2, #0]
 800912c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009130:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2220      	movs	r2, #32
 8009136:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f7ff f9dc 	bl	80084fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009144:	bf00      	nop
 8009146:	3708      	adds	r7, #8
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009154:	bf00      	nop
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	bc80      	pop	{r7}
 800915c:	4770      	bx	lr
	...

08009160 <Init_Flash_Chips>:
 *
 * @return: HA_StatusTypeDef - Status of function
 */

HAL_StatusTypeDef Init_Flash_Chips(uint8_t* chipstatus)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
	//control Pin init
	MX_GPIO_Init();
 8009168:	f000 fb28 	bl	80097bc <MX_GPIO_Init>
	//SPI int
	if(MX_SPI_Init(SPI2,&hspi2)		!= HAL_OK) return HAL_ERROR;
 800916c:	4915      	ldr	r1, [pc, #84]	; (80091c4 <Init_Flash_Chips+0x64>)
 800916e:	4816      	ldr	r0, [pc, #88]	; (80091c8 <Init_Flash_Chips+0x68>)
 8009170:	f000 fae4 	bl	800973c <MX_SPI_Init>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d001      	beq.n	800917e <Init_Flash_Chips+0x1e>
 800917a:	2301      	movs	r3, #1
 800917c:	e01d      	b.n	80091ba <Init_Flash_Chips+0x5a>
	//check the status of each chip
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 800917e:	2301      	movs	r3, #1
 8009180:	60fb      	str	r3, [r7, #12]
 8009182:	e016      	b.n	80091b2 <Init_Flash_Chips+0x52>
	{
		if(FLASH_Is_Online(chipnumber))
 8009184:	68f8      	ldr	r0, [r7, #12]
 8009186:	f000 f843 	bl	8009210 <FLASH_Is_Online>
 800918a:	4603      	mov	r3, r0
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00d      	beq.n	80091ac <Init_Flash_Chips+0x4c>
		{
			//set bit at position to show chip is online
			*chipstatus |=0b1<<(chipnumber-1);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	b25a      	sxtb	r2, r3
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	3b01      	subs	r3, #1
 800919a:	2101      	movs	r1, #1
 800919c:	fa01 f303 	lsl.w	r3, r1, r3
 80091a0:	b25b      	sxtb	r3, r3
 80091a2:	4313      	orrs	r3, r2
 80091a4:	b25b      	sxtb	r3, r3
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	701a      	strb	r2, [r3, #0]
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	3301      	adds	r3, #1
 80091b0:	60fb      	str	r3, [r7, #12]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2b04      	cmp	r3, #4
 80091b6:	dde5      	ble.n	8009184 <Init_Flash_Chips+0x24>
		}

	}
	return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	20000988 	.word	0x20000988
 80091c8:	40003800 	.word	0x40003800

080091cc <FLASH_Get_ID>:
}
/*
 * @Description: Reads the Chip ID
 */
void FLASH_Get_ID(int ChipNumber,uint8_t* id)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]

	uint8_t cmd = 0x9F;
 80091d6:	239f      	movs	r3, #159	; 0x9f
 80091d8:	73fb      	strb	r3, [r7, #15]
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80091da:	2100      	movs	r1, #0
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 f83d 	bl	800925c <FLASH_ChipSelect_setState>
	HAL_SPI_Transmit(&hspi2,&cmd,1,100);
 80091e2:	f107 010f 	add.w	r1, r7, #15
 80091e6:	2364      	movs	r3, #100	; 0x64
 80091e8:	2201      	movs	r2, #1
 80091ea:	4808      	ldr	r0, [pc, #32]	; (800920c <FLASH_Get_ID+0x40>)
 80091ec:	f7fc f945 	bl	800547a <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,id,5,100);
 80091f0:	2364      	movs	r3, #100	; 0x64
 80091f2:	2205      	movs	r2, #5
 80091f4:	6839      	ldr	r1, [r7, #0]
 80091f6:	4805      	ldr	r0, [pc, #20]	; (800920c <FLASH_Get_ID+0x40>)
 80091f8:	f7fc faa3 	bl	8005742 <HAL_SPI_Receive>
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80091fc:	2101      	movs	r1, #1
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f000 f82c 	bl	800925c <FLASH_ChipSelect_setState>
}
 8009204:	bf00      	nop
 8009206:	3710      	adds	r7, #16
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}
 800920c:	20000988 	.word	0x20000988

08009210 <FLASH_Is_Online>:
 * Byte 4 = 0x00
 * If the sequence is not valid, the function returns a 0 otherwise, the function
 * returns a 1
 */
uint8_t FLASH_Is_Online(int ChipNumber)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b084      	sub	sp, #16
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
	uint8_t id[5] = {0};
 8009218:	f107 0308 	add.w	r3, r7, #8
 800921c:	2200      	movs	r2, #0
 800921e:	601a      	str	r2, [r3, #0]
 8009220:	711a      	strb	r2, [r3, #4]
	FLASH_Get_ID(ChipNumber,id);
 8009222:	f107 0308 	add.w	r3, r7, #8
 8009226:	4619      	mov	r1, r3
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f7ff ffcf 	bl	80091cc <FLASH_Get_ID>
	return (id[0] == 0x1f)&&(id[1] == 0x28)&&(id[2] == 0)&&(id[3] == 1)&&(id[4] == 0);
 800922e:	7a3b      	ldrb	r3, [r7, #8]
 8009230:	2b1f      	cmp	r3, #31
 8009232:	d10d      	bne.n	8009250 <FLASH_Is_Online+0x40>
 8009234:	7a7b      	ldrb	r3, [r7, #9]
 8009236:	2b28      	cmp	r3, #40	; 0x28
 8009238:	d10a      	bne.n	8009250 <FLASH_Is_Online+0x40>
 800923a:	7abb      	ldrb	r3, [r7, #10]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d107      	bne.n	8009250 <FLASH_Is_Online+0x40>
 8009240:	7afb      	ldrb	r3, [r7, #11]
 8009242:	2b01      	cmp	r3, #1
 8009244:	d104      	bne.n	8009250 <FLASH_Is_Online+0x40>
 8009246:	7b3b      	ldrb	r3, [r7, #12]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d101      	bne.n	8009250 <FLASH_Is_Online+0x40>
 800924c:	2301      	movs	r3, #1
 800924e:	e000      	b.n	8009252 <FLASH_Is_Online+0x42>
 8009250:	2300      	movs	r3, #0
 8009252:	b2db      	uxtb	r3, r3

}
 8009254:	4618      	mov	r0, r3
 8009256:	3710      	adds	r7, #16
 8009258:	46bd      	mov	sp, r7
 800925a:	bd80      	pop	{r7, pc}

0800925c <FLASH_ChipSelect_setState>:
  * If more chips are added this function needs to be expanded to include
  * those chips. Just Copy one of cases and change the GPIO settings to
  * match the GPIO pin and port used for the new chip.
  */
void FLASH_ChipSelect_setState(int ChipNumber, CS_State_t state)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	460b      	mov	r3, r1
 8009266:	70fb      	strb	r3, [r7, #3]
	/*If more Dataflash chips are added
	 * this needs to be expanded to include their respective NSS pins*/
	switch (ChipNumber)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	3b01      	subs	r3, #1
 800926c:	2b03      	cmp	r3, #3
 800926e:	d828      	bhi.n	80092c2 <FLASH_ChipSelect_setState+0x66>
 8009270:	a201      	add	r2, pc, #4	; (adr r2, 8009278 <FLASH_ChipSelect_setState+0x1c>)
 8009272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009276:	bf00      	nop
 8009278:	08009289 	.word	0x08009289
 800927c:	08009297 	.word	0x08009297
 8009280:	080092a5 	.word	0x080092a5
 8009284:	080092b3 	.word	0x080092b3
	{
		case 1:
	    	HAL_GPIO_WritePin(GPIO_CHIP_1_CS_PORT, GPIO_CHIP_1_CS, state);
 8009288:	78fb      	ldrb	r3, [r7, #3]
 800928a:	461a      	mov	r2, r3
 800928c:	2101      	movs	r1, #1
 800928e:	480f      	ldr	r0, [pc, #60]	; (80092cc <FLASH_ChipSelect_setState+0x70>)
 8009290:	f7f9 f976 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 8009294:	e015      	b.n	80092c2 <FLASH_ChipSelect_setState+0x66>
	    case 2:
	    	HAL_GPIO_WritePin(GPIO_CHIP_2_CS_PORT, GPIO_CHIP_2_CS, state);
 8009296:	78fb      	ldrb	r3, [r7, #3]
 8009298:	461a      	mov	r2, r3
 800929a:	2102      	movs	r1, #2
 800929c:	480b      	ldr	r0, [pc, #44]	; (80092cc <FLASH_ChipSelect_setState+0x70>)
 800929e:	f7f9 f96f 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80092a2:	e00e      	b.n	80092c2 <FLASH_ChipSelect_setState+0x66>
	    case 3:
	    	HAL_GPIO_WritePin(GPIO_CHIP_3_CS_PORT, GPIO_CHIP_3_CS, state);
 80092a4:	78fb      	ldrb	r3, [r7, #3]
 80092a6:	461a      	mov	r2, r3
 80092a8:	2101      	movs	r1, #1
 80092aa:	4809      	ldr	r0, [pc, #36]	; (80092d0 <FLASH_ChipSelect_setState+0x74>)
 80092ac:	f7f9 f968 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80092b0:	e007      	b.n	80092c2 <FLASH_ChipSelect_setState+0x66>
	    case 4:
	    	HAL_GPIO_WritePin(GPIO_CHIP_4_CS_PORT, GPIO_CHIP_4_CS, state);
 80092b2:	78fb      	ldrb	r3, [r7, #3]
 80092b4:	461a      	mov	r2, r3
 80092b6:	2110      	movs	r1, #16
 80092b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80092bc:	f7f9 f960 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80092c0:	bf00      	nop
	}
}
 80092c2:	bf00      	nop
 80092c4:	3708      	adds	r7, #8
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}
 80092ca:	bf00      	nop
 80092cc:	48000800 	.word	0x48000800
 80092d0:	48000400 	.word	0x48000400

080092d4 <FLASH_GetStatusRegister>:
  * 					  	Bit 5 of Byte 2			-> EPE bit (1 if Erase/Program Error occured in latest ERASE/WRITE operation)
  * 					  	See DataSheet for more information (Page 28-29)
  * 					  	Returns a pointer to FLASH_STATUS_REGISTER
  */
uint8_t* FLASH_GetStatusRegister(int ChipNumber)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b084      	sub	sp, #16
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[1] = {0xD7};
 80092dc:	23d7      	movs	r3, #215	; 0xd7
 80092de:	733b      	strb	r3, [r7, #12]

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80092e0:	2100      	movs	r1, #0
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f7ff ffba 	bl	800925c <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 1, 100);
 80092e8:	f107 010c 	add.w	r1, r7, #12
 80092ec:	2364      	movs	r3, #100	; 0x64
 80092ee:	2201      	movs	r2, #1
 80092f0:	4808      	ldr	r0, [pc, #32]	; (8009314 <FLASH_GetStatusRegister+0x40>)
 80092f2:	f7fc f8c2 	bl	800547a <HAL_SPI_Transmit>

	//Update Register
	HAL_SPI_Receive(&hspi2, FLASH_STATUS_REGISTER, 2, 100);
 80092f6:	2364      	movs	r3, #100	; 0x64
 80092f8:	2202      	movs	r2, #2
 80092fa:	4907      	ldr	r1, [pc, #28]	; (8009318 <FLASH_GetStatusRegister+0x44>)
 80092fc:	4805      	ldr	r0, [pc, #20]	; (8009314 <FLASH_GetStatusRegister+0x40>)
 80092fe:	f7fc fa20 	bl	8005742 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009302:	2101      	movs	r1, #1
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f7ff ffa9 	bl	800925c <FLASH_ChipSelect_setState>

	//Return pointer to FLASH_STATUS_REGISTER
	return FLASH_STATUS_REGISTER;
 800930a:	4b03      	ldr	r3, [pc, #12]	; (8009318 <FLASH_GetStatusRegister+0x44>)
}
 800930c:	4618      	mov	r0, r3
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}
 8009314:	20000988 	.word	0x20000988
 8009318:	200006ec 	.word	0x200006ec

0800931c <FLASH_Delay>:
/**
  * @DESCRIPTION Constantly calls 1ms delay if the selected chip is bust with an operation
  * This is called in most functions in this library already to ensure no data corruption occurs.
  */
void FLASH_Delay(int ChipNumber)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]

	FLASH_GetStatusRegister(ChipNumber); 					//Sets FLASH_STATUS_REGISTER
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f7ff ffd5 	bl	80092d4 <FLASH_GetStatusRegister>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);	//Turns off OnBoard LED for visual display
 800932a:	2200      	movs	r2, #0
 800932c:	2120      	movs	r1, #32
 800932e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009332:	f7f9 f925 	bl	8002580 <HAL_GPIO_WritePin>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8009336:	e005      	b.n	8009344 <FLASH_Delay+0x28>
		FLASH_GetStatusRegister(ChipNumber);				//Sets FLASH_STATUS_REGISTER for next iteration
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f7ff ffcb 	bl	80092d4 <FLASH_GetStatusRegister>
		HAL_Delay(1);										//1ms Delay while not RDY
 800933e:	2001      	movs	r0, #1
 8009340:	f7f8 f980 	bl	8001644 <HAL_Delay>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8009344:	4b07      	ldr	r3, [pc, #28]	; (8009364 <FLASH_Delay+0x48>)
 8009346:	781b      	ldrb	r3, [r3, #0]
 8009348:	b25b      	sxtb	r3, r3
 800934a:	2b00      	cmp	r3, #0
 800934c:	daf4      	bge.n	8009338 <FLASH_Delay+0x1c>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);		//Turns on OnBoard LED to show Delay is finished
 800934e:	2201      	movs	r2, #1
 8009350:	2120      	movs	r1, #32
 8009352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009356:	f7f9 f913 	bl	8002580 <HAL_GPIO_WritePin>
}
 800935a:	bf00      	nop
 800935c:	3708      	adds	r7, #8
 800935e:	46bd      	mov	sp, r7
 8009360:	bd80      	pop	{r7, pc}
 8009362:	bf00      	nop
 8009364:	200006ec 	.word	0x200006ec

08009368 <Data_rx>:
  * @DESCRIPTION Returns a pointer to the 264 or 256 Byte buffer depending on current page size.
  * Called in READ functions. The Page size int is changed automatically by
  * FLASH_CONFIG_PageSize(). Static function and so is "hidden" from outside use.
  */
static uint8_t* Data_rx()
{
 8009368:	b480      	push	{r7}
 800936a:	af00      	add	r7, sp, #0
	if (_264or256 == 256){ 	//Checks if Page size is 256
 800936c:	4b05      	ldr	r3, [pc, #20]	; (8009384 <Data_rx+0x1c>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009374:	d101      	bne.n	800937a <Data_rx+0x12>
		return Data_r256;	//Returns the 256 Byte buffer
 8009376:	4b04      	ldr	r3, [pc, #16]	; (8009388 <Data_rx+0x20>)
 8009378:	e000      	b.n	800937c <Data_rx+0x14>
	} else
	{
		return Data_r264;	//Returns the 264 Byte buffer
 800937a:	4b04      	ldr	r3, [pc, #16]	; (800938c <Data_rx+0x24>)
	}
}
 800937c:	4618      	mov	r0, r3
 800937e:	46bd      	mov	sp, r7
 8009380:	bc80      	pop	{r7}
 8009382:	4770      	bx	lr
 8009384:	20000008 	.word	0x20000008
 8009388:	200006f0 	.word	0x200006f0
 800938c:	200007f0 	.word	0x200007f0

08009390 <FLASH_GetPageSize>:

/**
  * @DESCRIPTION Returns the current page size.
  */
int FLASH_GetPageSize()
{
 8009390:	b480      	push	{r7}
 8009392:	af00      	add	r7, sp, #0
	return _264or256; //Return Page size
 8009394:	4b02      	ldr	r3, [pc, #8]	; (80093a0 <FLASH_GetPageSize+0x10>)
 8009396:	681b      	ldr	r3, [r3, #0]
}
 8009398:	4618      	mov	r0, r3
 800939a:	46bd      	mov	sp, r7
 800939c:	bc80      	pop	{r7}
 800939e:	4770      	bx	lr
 80093a0:	20000008 	.word	0x20000008

080093a4 <FLASH_SetAddress>:
  * is Most Significant Byte of the address and the last element is the Least Significant byte of the
  * address. Recommended to set the current address to {0x00, 0x00, 0x00} and then use FLASH_IncAddress
  * function to handle addressing of the chip.
  */
void FLASH_SetAddress(uint8_t MSB,uint8_t MID,uint8_t LSB)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b083      	sub	sp, #12
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	4603      	mov	r3, r0
 80093ac:	71fb      	strb	r3, [r7, #7]
 80093ae:	460b      	mov	r3, r1
 80093b0:	71bb      	strb	r3, [r7, #6]
 80093b2:	4613      	mov	r3, r2
 80093b4:	717b      	strb	r3, [r7, #5]
	Current_Address[0] = MSB;	//Sets the Most Significant Byte of Address
 80093b6:	4a07      	ldr	r2, [pc, #28]	; (80093d4 <FLASH_SetAddress+0x30>)
 80093b8:	79fb      	ldrb	r3, [r7, #7]
 80093ba:	7013      	strb	r3, [r2, #0]
	Current_Address[1] = MID;	//Sets the Middle Byte of Address
 80093bc:	4a05      	ldr	r2, [pc, #20]	; (80093d4 <FLASH_SetAddress+0x30>)
 80093be:	79bb      	ldrb	r3, [r7, #6]
 80093c0:	7053      	strb	r3, [r2, #1]
	Current_Address[2] = LSB;	//Sets the Least Significant Byte of Address
 80093c2:	4a04      	ldr	r2, [pc, #16]	; (80093d4 <FLASH_SetAddress+0x30>)
 80093c4:	797b      	ldrb	r3, [r7, #5]
 80093c6:	7093      	strb	r3, [r2, #2]
}
 80093c8:	bf00      	nop
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bc80      	pop	{r7}
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	200006e8 	.word	0x200006e8

080093d8 <FLASH_IncAddress>:
  * address. Recommended to be used after a FLASH READ, WRITE or ERASE operation.
  * E.g. if 256 Bytes is written to the chip then call FLASH_IncAddres(256) to move to the next empty
  * address.
  */
void FLASH_IncAddress(int size)
{
 80093d8:	b480      	push	{r7}
 80093da:	b085      	sub	sp, #20
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
	int address = (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Turns array into 24 bit int
 80093e0:	4b16      	ldr	r3, [pc, #88]	; (800943c <FLASH_IncAddress+0x64>)
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	041a      	lsls	r2, r3, #16
 80093e6:	4b15      	ldr	r3, [pc, #84]	; (800943c <FLASH_IncAddress+0x64>)
 80093e8:	785b      	ldrb	r3, [r3, #1]
 80093ea:	021b      	lsls	r3, r3, #8
 80093ec:	4413      	add	r3, r2
 80093ee:	4a13      	ldr	r2, [pc, #76]	; (800943c <FLASH_IncAddress+0x64>)
 80093f0:	7892      	ldrb	r2, [r2, #2]
 80093f2:	4413      	add	r3, r2
 80093f4:	60bb      	str	r3, [r7, #8]
	int new_address = address + size; //Increments address by number of bytes entered
 80093f6:	68ba      	ldr	r2, [r7, #8]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4413      	add	r3, r2
 80093fc:	60fb      	str	r3, [r7, #12]
	if (new_address >= FLASH_MAX_ADDRESS)	//Checks if  Address has gone over MAX_ADDRESS
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	4a0f      	ldr	r2, [pc, #60]	; (8009440 <FLASH_IncAddress+0x68>)
 8009402:	4293      	cmp	r3, r2
 8009404:	dd06      	ble.n	8009414 <FLASH_IncAddress+0x3c>
	{
		new_address = new_address - FLASH_MAX_ADDRESS;	//Sets the new address to however much it went over by
 8009406:	68fa      	ldr	r2, [r7, #12]
 8009408:	4b0e      	ldr	r3, [pc, #56]	; (8009444 <FLASH_IncAddress+0x6c>)
 800940a:	4413      	add	r3, r2
 800940c:	60fb      	str	r3, [r7, #12]
		FLASH_MAX_ADDRESS_FLAG = 1;						//Sets the address flag to tell user that the MAX_ADDRESS has been passed and data overwrite is possible
 800940e:	4b0e      	ldr	r3, [pc, #56]	; (8009448 <FLASH_IncAddress+0x70>)
 8009410:	2201      	movs	r2, #1
 8009412:	601a      	str	r2, [r3, #0]
	}
	Current_Address[0] = (new_address&BYTE_Mask_MSB)>>16; //Reconstructs Address Array
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	141b      	asrs	r3, r3, #16
 8009418:	b2da      	uxtb	r2, r3
 800941a:	4b08      	ldr	r3, [pc, #32]	; (800943c <FLASH_IncAddress+0x64>)
 800941c:	701a      	strb	r2, [r3, #0]
	Current_Address[1] = (new_address&BYTE_Mask_MID)>>8;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	121b      	asrs	r3, r3, #8
 8009422:	b2da      	uxtb	r2, r3
 8009424:	4b05      	ldr	r3, [pc, #20]	; (800943c <FLASH_IncAddress+0x64>)
 8009426:	705a      	strb	r2, [r3, #1]
	Current_Address[2] = (new_address&BYTE_Mask_LSB);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	b2da      	uxtb	r2, r3
 800942c:	4b03      	ldr	r3, [pc, #12]	; (800943c <FLASH_IncAddress+0x64>)
 800942e:	709a      	strb	r2, [r3, #2]
}
 8009430:	bf00      	nop
 8009432:	3714      	adds	r7, #20
 8009434:	46bd      	mov	sp, r7
 8009436:	bc80      	pop	{r7}
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	200006e8 	.word	0x200006e8
 8009440:	007ffffe 	.word	0x007ffffe
 8009444:	ff800001 	.word	0xff800001
 8009448:	200008f8 	.word	0x200008f8

0800944c <FLASH_GetAddress>:

/**
  * @DESCRIPTION Returns a pointer to Current_Address array
  */
int FLASH_GetAddress()
{
 800944c:	b480      	push	{r7}
 800944e:	af00      	add	r7, sp, #0
	return (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Return current Address as 24bit int
 8009450:	4b06      	ldr	r3, [pc, #24]	; (800946c <FLASH_GetAddress+0x20>)
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	041a      	lsls	r2, r3, #16
 8009456:	4b05      	ldr	r3, [pc, #20]	; (800946c <FLASH_GetAddress+0x20>)
 8009458:	785b      	ldrb	r3, [r3, #1]
 800945a:	021b      	lsls	r3, r3, #8
 800945c:	4413      	add	r3, r2
 800945e:	4a03      	ldr	r2, [pc, #12]	; (800946c <FLASH_GetAddress+0x20>)
 8009460:	7892      	ldrb	r2, [r2, #2]
 8009462:	4413      	add	r3, r2
}
 8009464:	4618      	mov	r0, r3
 8009466:	46bd      	mov	sp, r7
 8009468:	bc80      	pop	{r7}
 800946a:	4770      	bx	lr
 800946c:	200006e8 	.word	0x200006e8

08009470 <FLASH_Is_Available>:
  * 		     MAX FLAG has been raised or if the current amount of data results in the
  * 		     max flag being raised. 0 means unavailable, 1 means available
  *
  */
uint8_t FLASH_Is_Available(uint8_t chipnumber,int datasize)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b084      	sub	sp, #16
 8009474:	af00      	add	r7, sp, #0
 8009476:	4603      	mov	r3, r0
 8009478:	6039      	str	r1, [r7, #0]
 800947a:	71fb      	strb	r3, [r7, #7]
	//check to see if chip is already at capacity
	if(FLASH_MAX_ADDRESS_FLAG)
 800947c:	4b0b      	ldr	r3, [pc, #44]	; (80094ac <FLASH_Is_Available+0x3c>)
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d001      	beq.n	8009488 <FLASH_Is_Available+0x18>
	{
		return 0;
 8009484:	2300      	movs	r3, #0
 8009486:	e00c      	b.n	80094a2 <FLASH_Is_Available+0x32>
	}

	//get the current address and check what the final current address is
	uint32_t address = FLASH_GetAddress() + datasize;
 8009488:	f7ff ffe0 	bl	800944c <FLASH_GetAddress>
 800948c:	4602      	mov	r2, r0
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	4413      	add	r3, r2
 8009492:	60fb      	str	r3, [r7, #12]
	if(address > FLASH_MAX_ADDRESS)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800949a:	d301      	bcc.n	80094a0 <FLASH_Is_Available+0x30>
	{
		return 0;
 800949c:	2300      	movs	r3, #0
 800949e:	e000      	b.n	80094a2 <FLASH_Is_Available+0x32>
	}
	return 1;
 80094a0:	2301      	movs	r3, #1
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	200008f8 	.word	0x200008f8

080094b0 <FLASH_READ_Page>:
  * @DESCRIPTION READS one page of data from the Current_Address and stores it in uint8_t Data_rx[256].
  * If the next pages needs to READ then call FLASH_IncAddres(256 or 264) and then FLASH_READ_Page() again.
  * The data in Data_rx will be replaced with the new page data. Returns pointer to correct buffer.
  */
uint8_t* FLASH_READ_Page(int ChipNumber)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[8] = {0xD2, Current_Address[0], Current_Address[1], Current_Address[2], DUMMYBYTE, DUMMYBYTE, DUMMYBYTE, DUMMYBYTE};
 80094b8:	23d2      	movs	r3, #210	; 0xd2
 80094ba:	723b      	strb	r3, [r7, #8]
 80094bc:	4b1a      	ldr	r3, [pc, #104]	; (8009528 <FLASH_READ_Page+0x78>)
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	727b      	strb	r3, [r7, #9]
 80094c2:	4b19      	ldr	r3, [pc, #100]	; (8009528 <FLASH_READ_Page+0x78>)
 80094c4:	785b      	ldrb	r3, [r3, #1]
 80094c6:	72bb      	strb	r3, [r7, #10]
 80094c8:	4b17      	ldr	r3, [pc, #92]	; (8009528 <FLASH_READ_Page+0x78>)
 80094ca:	789b      	ldrb	r3, [r3, #2]
 80094cc:	72fb      	strb	r3, [r7, #11]
 80094ce:	23ff      	movs	r3, #255	; 0xff
 80094d0:	733b      	strb	r3, [r7, #12]
 80094d2:	23ff      	movs	r3, #255	; 0xff
 80094d4:	737b      	strb	r3, [r7, #13]
 80094d6:	23ff      	movs	r3, #255	; 0xff
 80094d8:	73bb      	strb	r3, [r7, #14]
 80094da:	23ff      	movs	r3, #255	; 0xff
 80094dc:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f7ff ff1c 	bl	800931c <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80094e4:	2100      	movs	r1, #0
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f7ff feb8 	bl	800925c <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 8, 800);
 80094ec:	f107 0108 	add.w	r1, r7, #8
 80094f0:	f44f 7348 	mov.w	r3, #800	; 0x320
 80094f4:	2208      	movs	r2, #8
 80094f6:	480d      	ldr	r0, [pc, #52]	; (800952c <FLASH_READ_Page+0x7c>)
 80094f8:	f7fb ffbf 	bl	800547a <HAL_SPI_Transmit>

	//Update Read Buffer
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 80094fc:	f7ff ff34 	bl	8009368 <Data_rx>
 8009500:	4601      	mov	r1, r0
 8009502:	4b0b      	ldr	r3, [pc, #44]	; (8009530 <FLASH_READ_Page+0x80>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	b29a      	uxth	r2, r3
 8009508:	f04f 33ff 	mov.w	r3, #4294967295
 800950c:	4807      	ldr	r0, [pc, #28]	; (800952c <FLASH_READ_Page+0x7c>)
 800950e:	f7fc f918 	bl	8005742 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009512:	2101      	movs	r1, #1
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f7ff fea1 	bl	800925c <FLASH_ChipSelect_setState>

	//Return pointer to array using Data_rx() to return correctly sized buffer
	return Data_rx();
 800951a:	f7ff ff25 	bl	8009368 <Data_rx>
 800951e:	4603      	mov	r3, r0
}
 8009520:	4618      	mov	r0, r3
 8009522:	3710      	adds	r7, #16
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	200006e8 	.word	0x200006e8
 800952c:	20000988 	.word	0x20000988
 8009530:	20000008 	.word	0x20000008

08009534 <FLASH_READ_BufferHF>:
/**
  * @DESCRIPTION READS one page of data from a buffer of the users choice.
  * HF in function name signifies High Frequency read and supports a SCK of 50 - 85 MHz
  */
uint8_t* FLASH_READ_BufferHF(int ChipNumber, int BUFFERx)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	6039      	str	r1, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	2b01      	cmp	r3, #1
 8009542:	d102      	bne.n	800954a <FLASH_READ_BufferHF+0x16>
		OpCode = 0xD4;
 8009544:	23d4      	movs	r3, #212	; 0xd4
 8009546:	73fb      	strb	r3, [r7, #15]
 8009548:	e004      	b.n	8009554 <FLASH_READ_BufferHF+0x20>
	} else if (BUFFERx == BUFFER2){
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	2b02      	cmp	r3, #2
 800954e:	d101      	bne.n	8009554 <FLASH_READ_BufferHF+0x20>
		OpCode = 0xD6;
 8009550:	23d6      	movs	r3, #214	; 0xd6
 8009552:	73fb      	strb	r3, [r7, #15]
	}
	uint8_t AddressByte = 0x00;
 8009554:	2300      	movs	r3, #0
 8009556:	73bb      	strb	r3, [r7, #14]
	uint8_t command[5] = {OpCode, DUMMYBYTE, DUMMYBYTE, AddressByte, DUMMYBYTE};
 8009558:	7bfb      	ldrb	r3, [r7, #15]
 800955a:	723b      	strb	r3, [r7, #8]
 800955c:	23ff      	movs	r3, #255	; 0xff
 800955e:	727b      	strb	r3, [r7, #9]
 8009560:	23ff      	movs	r3, #255	; 0xff
 8009562:	72bb      	strb	r3, [r7, #10]
 8009564:	7bbb      	ldrb	r3, [r7, #14]
 8009566:	72fb      	strb	r3, [r7, #11]
 8009568:	23ff      	movs	r3, #255	; 0xff
 800956a:	733b      	strb	r3, [r7, #12]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f7ff fed5 	bl	800931c <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009572:	2100      	movs	r1, #0
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f7ff fe71 	bl	800925c <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 5, 500);
 800957a:	f107 0108 	add.w	r1, r7, #8
 800957e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009582:	2205      	movs	r2, #5
 8009584:	480c      	ldr	r0, [pc, #48]	; (80095b8 <FLASH_READ_BufferHF+0x84>)
 8009586:	f7fb ff78 	bl	800547a <HAL_SPI_Transmit>

	//Receive Data
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 800958a:	f7ff feed 	bl	8009368 <Data_rx>
 800958e:	4601      	mov	r1, r0
 8009590:	4b0a      	ldr	r3, [pc, #40]	; (80095bc <FLASH_READ_BufferHF+0x88>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	b29a      	uxth	r2, r3
 8009596:	f04f 33ff 	mov.w	r3, #4294967295
 800959a:	4807      	ldr	r0, [pc, #28]	; (80095b8 <FLASH_READ_BufferHF+0x84>)
 800959c:	f7fc f8d1 	bl	8005742 <HAL_SPI_Receive>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber, CS_CLOSED);
 80095a0:	2101      	movs	r1, #1
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f7ff fe5a 	bl	800925c <FLASH_ChipSelect_setState>

	//Return Correctly sized buffer using Data_rx()
	return Data_rx();
 80095a8:	f7ff fede 	bl	8009368 <Data_rx>
 80095ac:	4603      	mov	r3, r0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3710      	adds	r7, #16
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	20000988 	.word	0x20000988
 80095bc:	20000008 	.word	0x20000008

080095c0 <FLASH_WRITE_ReadModifyWrite>:
  * @DESCRIPTION WRITES a variable number of bytes through a buffer of the users choice.
  * This function takes in data in the form of a uint8_t array. The size of array needs to be specified
  * and passed into the function.
  */
int FLASH_WRITE_ReadModifyWrite(int ChipNumber, int BUFFERx, uint8_t* Data, int size)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b086      	sub	sp, #24
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	607a      	str	r2, [r7, #4]
 80095cc:	603b      	str	r3, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d102      	bne.n	80095da <FLASH_WRITE_ReadModifyWrite+0x1a>
		OpCode = 0x58;
 80095d4:	2358      	movs	r3, #88	; 0x58
 80095d6:	75fb      	strb	r3, [r7, #23]
 80095d8:	e004      	b.n	80095e4 <FLASH_WRITE_ReadModifyWrite+0x24>
	} else if (BUFFERx == BUFFER2){
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	2b02      	cmp	r3, #2
 80095de:	d101      	bne.n	80095e4 <FLASH_WRITE_ReadModifyWrite+0x24>
		OpCode = 0x59;
 80095e0:	2359      	movs	r3, #89	; 0x59
 80095e2:	75fb      	strb	r3, [r7, #23]
	}
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], Current_Address[2]};
 80095e4:	7dfb      	ldrb	r3, [r7, #23]
 80095e6:	743b      	strb	r3, [r7, #16]
 80095e8:	4b15      	ldr	r3, [pc, #84]	; (8009640 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	747b      	strb	r3, [r7, #17]
 80095ee:	4b14      	ldr	r3, [pc, #80]	; (8009640 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80095f0:	785b      	ldrb	r3, [r3, #1]
 80095f2:	74bb      	strb	r3, [r7, #18]
 80095f4:	4b12      	ldr	r3, [pc, #72]	; (8009640 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80095f6:	789b      	ldrb	r3, [r3, #2]
 80095f8:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f7ff fe8e 	bl	800931c <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009600:	2100      	movs	r1, #0
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f7ff fe2a 	bl	800925c <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 8009608:	f107 0110 	add.w	r1, r7, #16
 800960c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009610:	2204      	movs	r2, #4
 8009612:	480c      	ldr	r0, [pc, #48]	; (8009644 <FLASH_WRITE_ReadModifyWrite+0x84>)
 8009614:	f7fb ff31 	bl	800547a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	b29a      	uxth	r2, r3
 800961c:	f04f 33ff 	mov.w	r3, #4294967295
 8009620:	6879      	ldr	r1, [r7, #4]
 8009622:	4808      	ldr	r0, [pc, #32]	; (8009644 <FLASH_WRITE_ReadModifyWrite+0x84>)
 8009624:	f7fb ff29 	bl	800547a <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009628:	2101      	movs	r1, #1
 800962a:	68f8      	ldr	r0, [r7, #12]
 800962c:	f7ff fe16 	bl	800925c <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009630:	68f8      	ldr	r0, [r7, #12]
 8009632:	f000 f86f 	bl	8009714 <FLASH_ADDITIONAL_GetEPEbit>
 8009636:	4603      	mov	r3, r0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3718      	adds	r7, #24
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}
 8009640:	200006e8 	.word	0x200006e8
 8009644:	20000988 	.word	0x20000988

08009648 <FLASH_WRITE_PageOrByte_NoErase>:
/**
  * @DESCRIPTION WRITES to a page in main memory through Buffer 1 and can write up to 256 Bytes.
  * The size of the uint8_t data array needs to specified and passed in the function.
  */
int FLASH_WRITE_PageOrByte_NoErase(int ChipNumber,  uint8_t* Data, int size)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b086      	sub	sp, #24
 800964c:	af00      	add	r7, sp, #0
 800964e:	60f8      	str	r0, [r7, #12]
 8009650:	60b9      	str	r1, [r7, #8]
 8009652:	607a      	str	r2, [r7, #4]
	//Only writes through buffer 1
	//Define Command to be transmitted
	uint8_t OpCode = 0x02;
 8009654:	2302      	movs	r3, #2
 8009656:	75fb      	strb	r3, [r7, #23]
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], 0x00};
 8009658:	7dfb      	ldrb	r3, [r7, #23]
 800965a:	743b      	strb	r3, [r7, #16]
 800965c:	4b15      	ldr	r3, [pc, #84]	; (80096b4 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	747b      	strb	r3, [r7, #17]
 8009662:	4b14      	ldr	r3, [pc, #80]	; (80096b4 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 8009664:	785b      	ldrb	r3, [r3, #1]
 8009666:	74bb      	strb	r3, [r7, #18]
 8009668:	2300      	movs	r3, #0
 800966a:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 800966c:	68f8      	ldr	r0, [r7, #12]
 800966e:	f7ff fe55 	bl	800931c <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009672:	2100      	movs	r1, #0
 8009674:	68f8      	ldr	r0, [r7, #12]
 8009676:	f7ff fdf1 	bl	800925c <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 800967a:	f107 0110 	add.w	r1, r7, #16
 800967e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009682:	2204      	movs	r2, #4
 8009684:	480c      	ldr	r0, [pc, #48]	; (80096b8 <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 8009686:	f7fb fef8 	bl	800547a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	b29a      	uxth	r2, r3
 800968e:	f04f 33ff 	mov.w	r3, #4294967295
 8009692:	68b9      	ldr	r1, [r7, #8]
 8009694:	4808      	ldr	r0, [pc, #32]	; (80096b8 <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 8009696:	f7fb fef0 	bl	800547a <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 800969a:	2101      	movs	r1, #1
 800969c:	68f8      	ldr	r0, [r7, #12]
 800969e:	f7ff fddd 	bl	800925c <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f000 f836 	bl	8009714 <FLASH_ADDITIONAL_GetEPEbit>
 80096a8:	4603      	mov	r3, r0
}
 80096aa:	4618      	mov	r0, r3
 80096ac:	3718      	adds	r7, #24
 80096ae:	46bd      	mov	sp, r7
 80096b0:	bd80      	pop	{r7, pc}
 80096b2:	bf00      	nop
 80096b4:	200006e8 	.word	0x200006e8
 80096b8:	20000988 	.word	0x20000988

080096bc <FLASH_ERASE_Page>:
/**
  * @DESCRIPTION ERASES a page from the currently selected chip at the Current_Address.
  * Default erase value is 1 for each bit. This operation takes approx. 7 - 35ms.
  */
int FLASH_ERASE_Page(int ChipNumber)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[4] = {0x81, Current_Address[0], Current_Address[1], DUMMYBYTE};
 80096c4:	2381      	movs	r3, #129	; 0x81
 80096c6:	733b      	strb	r3, [r7, #12]
 80096c8:	4b10      	ldr	r3, [pc, #64]	; (800970c <FLASH_ERASE_Page+0x50>)
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	737b      	strb	r3, [r7, #13]
 80096ce:	4b0f      	ldr	r3, [pc, #60]	; (800970c <FLASH_ERASE_Page+0x50>)
 80096d0:	785b      	ldrb	r3, [r3, #1]
 80096d2:	73bb      	strb	r3, [r7, #14]
 80096d4:	23ff      	movs	r3, #255	; 0xff
 80096d6:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f7ff fe1f 	bl	800931c <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80096de:	2100      	movs	r1, #0
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f7ff fdbb 	bl	800925c <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 4, 100);
 80096e6:	f107 010c 	add.w	r1, r7, #12
 80096ea:	2364      	movs	r3, #100	; 0x64
 80096ec:	2204      	movs	r2, #4
 80096ee:	4808      	ldr	r0, [pc, #32]	; (8009710 <FLASH_ERASE_Page+0x54>)
 80096f0:	f7fb fec3 	bl	800547a <HAL_SPI_Transmit>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80096f4:	2101      	movs	r1, #1
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7ff fdb0 	bl	800925c <FLASH_ChipSelect_setState>

	//Returns 1 if ERASE was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 f809 	bl	8009714 <FLASH_ADDITIONAL_GetEPEbit>
 8009702:	4603      	mov	r3, r0
}
 8009704:	4618      	mov	r0, r3
 8009706:	3710      	adds	r7, #16
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	200006e8 	.word	0x200006e8
 8009710:	20000988 	.word	0x20000988

08009714 <FLASH_ADDITIONAL_GetEPEbit>:
	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
}

int FLASH_ADDITIONAL_GetEPEbit(int ChipNumber)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
	FLASH_GetStatusRegister(ChipNumber); 			//Update STATUS REGISTER
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f7ff fdd9 	bl	80092d4 <FLASH_GetStatusRegister>
	int EPE = (FLASH_STATUS_REGISTER[1]&0x20)>>5;	//Extract EPE bit
 8009722:	4b05      	ldr	r3, [pc, #20]	; (8009738 <FLASH_ADDITIONAL_GetEPEbit+0x24>)
 8009724:	785b      	ldrb	r3, [r3, #1]
 8009726:	115b      	asrs	r3, r3, #5
 8009728:	f003 0301 	and.w	r3, r3, #1
 800972c:	60fb      	str	r3, [r7, #12]
	return EPE;										//Return EPE bit
 800972e:	68fb      	ldr	r3, [r7, #12]

}
 8009730:	4618      	mov	r0, r3
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}
 8009738:	200006ec 	.word	0x200006ec

0800973c <MX_SPI_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_SPI_Init(SPI_TypeDef *SPIx, SPI_HandleTypeDef *hspi)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	6039      	str	r1, [r7, #0]

	//For stm32L4 Nucleo 64 board there are 3 SPI peripherals
		/* SPI1 parameter configuration*/
		hspi->Instance = SPIx;										//Determines Which SPI is being used
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	601a      	str	r2, [r3, #0]
		hspi->Init.Mode = SPI_MODE;									//Determines if in Master or Slave Mode
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009752:	605a      	str	r2, [r3, #4]
		hspi->Init.Direction = SPI_DIRECTION;						//Determines if Full or Half Duplex is used
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	2200      	movs	r2, #0
 8009758:	609a      	str	r2, [r3, #8]
		hspi->Init.DataSize = SPI_DATASIZE;							//Determines Datasize to be sent across
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009760:	60da      	str	r2, [r3, #12]
		hspi->Init.CLKPolarity = SPI_CLKPolarity ;					//Determines if Clock idles High or Low
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	2200      	movs	r2, #0
 8009766:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_CLKPhase;							//Determines if signal sampled on Rising or falling edge of clock
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	2200      	movs	r2, #0
 800976c:	615a      	str	r2, [r3, #20]
		hspi->Init.NSS = SPI_NSS;									//Determines if Slave select is Hardware or Software enabled
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009774:	619a      	str	r2, [r3, #24]
		hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER;		//Determines the SPI and therefore Slave clock speed
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	2210      	movs	r2, #16
 800977a:	61da      	str	r2, [r3, #28]
		hspi->Init.FirstBit = SPI_FIRSTBIT;							//Determines if LSB or MSB first
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	2200      	movs	r2, #0
 8009780:	621a      	str	r2, [r3, #32]
		hspi->Init.TIMode = SPI_TIMODE;								//Determines if TI mode is used
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	2200      	movs	r2, #0
 8009786:	625a      	str	r2, [r3, #36]	; 0x24
		hspi->Init.CRCCalculation = SPI_CRCCALCULATION;				//Enables CRC Calculation
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	2200      	movs	r2, #0
 800978c:	629a      	str	r2, [r3, #40]	; 0x28
		hspi->Init.CRCPolynomial = SPI_CRCPOLYNOMIAL;				//Sets the CRC Polynomial
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	2207      	movs	r2, #7
 8009792:	62da      	str	r2, [r3, #44]	; 0x2c
		hspi->Init.CRCLength = SPI_CRCLENGTH;						//Sets the CRC length
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	2200      	movs	r2, #0
 8009798:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->Init.NSSPMode = SPI_NSSPMODE;							//Sets the NSSP mode
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	2208      	movs	r2, #8
 800979e:	635a      	str	r2, [r3, #52]	; 0x34
		if (HAL_SPI_Init(hspi) != HAL_OK)
 80097a0:	6838      	ldr	r0, [r7, #0]
 80097a2:	f7fb fde2 	bl	800536a <HAL_SPI_Init>
 80097a6:	4603      	mov	r3, r0
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d001      	beq.n	80097b0 <MX_SPI_Init+0x74>
		{
			return HAL_ERROR;
 80097ac:	2301      	movs	r3, #1
 80097ae:	e000      	b.n	80097b2 <MX_SPI_Init+0x76>
		}

		return HAL_OK;
 80097b0:	2300      	movs	r3, #0
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3708      	adds	r7, #8
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
	...

080097bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b086      	sub	sp, #24
 80097c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097c2:	1d3b      	adds	r3, r7, #4
 80097c4:	2200      	movs	r2, #0
 80097c6:	601a      	str	r2, [r3, #0]
 80097c8:	605a      	str	r2, [r3, #4]
 80097ca:	609a      	str	r2, [r3, #8]
 80097cc:	60da      	str	r2, [r3, #12]
 80097ce:	611a      	str	r2, [r3, #16]

  //GPIO Ports Clock Enable
  GPIO_RCC_Init();
 80097d0:	f000 f832 	bl	8009838 <GPIO_RCC_Init>

  //SET PIN STATE
  GPIO_PIN_STATE_Init();
 80097d4:	f000 f89a 	bl	800990c <GPIO_PIN_STATE_Init>
  /*Configure GPIO pins : PC0 PC1 PC3 */
  /*
   * Chips 1,2 have CS lines running to PC0 and PC1
   * All chips have wp on PC3
   */
  GPIO_InitStruct.Pin =  GPIO_CHIP_1_CS|GPIO_CHIP_2_CS|GPIO_CHIP_WP;
 80097d8:	230b      	movs	r3, #11
 80097da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80097dc:	2301      	movs	r3, #1
 80097de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097e0:	2300      	movs	r3, #0
 80097e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80097e4:	2300      	movs	r3, #0
 80097e6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_1_CS_PORT, &GPIO_InitStruct);
 80097e8:	1d3b      	adds	r3, r7, #4
 80097ea:	4619      	mov	r1, r3
 80097ec:	4810      	ldr	r0, [pc, #64]	; (8009830 <MX_GPIO_Init+0x74>)
 80097ee:	f7f8 fc2d 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 */
  //for Chip 4 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_4_CS;
 80097f2:	2310      	movs	r3, #16
 80097f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80097f6:	2301      	movs	r3, #1
 80097f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80097fa:	2300      	movs	r3, #0
 80097fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80097fe:	2300      	movs	r3, #0
 8009800:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_4_CS_PORT, &GPIO_InitStruct);
 8009802:	1d3b      	adds	r3, r7, #4
 8009804:	4619      	mov	r1, r3
 8009806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800980a:	f7f8 fc1f 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  //for Chip 3 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_3_CS;
 800980e:	2301      	movs	r3, #1
 8009810:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009812:	2301      	movs	r3, #1
 8009814:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009816:	2300      	movs	r3, #0
 8009818:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800981a:	2300      	movs	r3, #0
 800981c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_3_CS_PORT, &GPIO_InitStruct);
 800981e:	1d3b      	adds	r3, r7, #4
 8009820:	4619      	mov	r1, r3
 8009822:	4804      	ldr	r0, [pc, #16]	; (8009834 <MX_GPIO_Init+0x78>)
 8009824:	f7f8 fc12 	bl	800204c <HAL_GPIO_Init>

}
 8009828:	bf00      	nop
 800982a:	3718      	adds	r7, #24
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}
 8009830:	48000800 	.word	0x48000800
 8009834:	48000400 	.word	0x48000400

08009838 <GPIO_RCC_Init>:

void GPIO_RCC_Init(void)
{
 8009838:	b480      	push	{r7}
 800983a:	b089      	sub	sp, #36	; 0x24
 800983c:	af00      	add	r7, sp, #0
	//GPIOA
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 800983e:	4a32      	ldr	r2, [pc, #200]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009840:	4b31      	ldr	r3, [pc, #196]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009842:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009844:	f043 0301 	orr.w	r3, r3, #1
 8009848:	64d3      	str	r3, [r2, #76]	; 0x4c
 800984a:	4b2f      	ldr	r3, [pc, #188]	; (8009908 <GPIO_RCC_Init+0xd0>)
 800984c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800984e:	f003 0301 	and.w	r3, r3, #1
 8009852:	61fb      	str	r3, [r7, #28]
 8009854:	69fb      	ldr	r3, [r7, #28]
		  __HAL_RCC_GPIOA_CLK_DISABLE();
	  }

	  //GPIOB
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009856:	4a2c      	ldr	r2, [pc, #176]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009858:	4b2b      	ldr	r3, [pc, #172]	; (8009908 <GPIO_RCC_Init+0xd0>)
 800985a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800985c:	f043 0302 	orr.w	r3, r3, #2
 8009860:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009862:	4b29      	ldr	r3, [pc, #164]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009866:	f003 0302 	and.w	r3, r3, #2
 800986a:	61bb      	str	r3, [r7, #24]
 800986c:	69bb      	ldr	r3, [r7, #24]
		  __HAL_RCC_GPIOB_CLK_DISABLE();
	  }

	  //GPIOC
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOC_CLK_ENABLE();
 800986e:	4a26      	ldr	r2, [pc, #152]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009870:	4b25      	ldr	r3, [pc, #148]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009874:	f043 0304 	orr.w	r3, r3, #4
 8009878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800987a:	4b23      	ldr	r3, [pc, #140]	; (8009908 <GPIO_RCC_Init+0xd0>)
 800987c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800987e:	f003 0304 	and.w	r3, r3, #4
 8009882:	617b      	str	r3, [r7, #20]
 8009884:	697b      	ldr	r3, [r7, #20]
		  __HAL_RCC_GPIOC_CLK_DISABLE();
	  }

	  //GPIOD
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009886:	4a20      	ldr	r2, [pc, #128]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009888:	4b1f      	ldr	r3, [pc, #124]	; (8009908 <GPIO_RCC_Init+0xd0>)
 800988a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800988c:	f043 0308 	orr.w	r3, r3, #8
 8009890:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009892:	4b1d      	ldr	r3, [pc, #116]	; (8009908 <GPIO_RCC_Init+0xd0>)
 8009894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009896:	f003 0308 	and.w	r3, r3, #8
 800989a:	613b      	str	r3, [r7, #16]
 800989c:	693b      	ldr	r3, [r7, #16]
		  __HAL_RCC_GPIOD_CLK_DISABLE();
	  }

	  //GPIOE
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOE_CLK_ENABLE();
 800989e:	4a1a      	ldr	r2, [pc, #104]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098a0:	4b19      	ldr	r3, [pc, #100]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098a4:	f043 0310 	orr.w	r3, r3, #16
 80098a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098aa:	4b17      	ldr	r3, [pc, #92]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098ae:	f003 0310 	and.w	r3, r3, #16
 80098b2:	60fb      	str	r3, [r7, #12]
 80098b4:	68fb      	ldr	r3, [r7, #12]
		  __HAL_RCC_GPIOE_CLK_DISABLE();
	  }

	  //GPIOF
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOF_CLK_ENABLE();
 80098b6:	4a14      	ldr	r2, [pc, #80]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098b8:	4b13      	ldr	r3, [pc, #76]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098bc:	f043 0320 	orr.w	r3, r3, #32
 80098c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098c2:	4b11      	ldr	r3, [pc, #68]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098c6:	f003 0320 	and.w	r3, r3, #32
 80098ca:	60bb      	str	r3, [r7, #8]
 80098cc:	68bb      	ldr	r3, [r7, #8]
		  __HAL_RCC_GPIOF_CLK_DISABLE();
	  }

	  //GPIOG
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOG_CLK_ENABLE();
 80098ce:	4a0e      	ldr	r2, [pc, #56]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098d0:	4b0d      	ldr	r3, [pc, #52]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098da:	4b0b      	ldr	r3, [pc, #44]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098e2:	607b      	str	r3, [r7, #4]
 80098e4:	687b      	ldr	r3, [r7, #4]
		  __HAL_RCC_GPIOG_CLK_DISABLE();
	  }

	  //GPIOH
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOH_CLK_ENABLE();
 80098e6:	4a08      	ldr	r2, [pc, #32]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098e8:	4b07      	ldr	r3, [pc, #28]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80098f2:	4b05      	ldr	r3, [pc, #20]	; (8009908 <GPIO_RCC_Init+0xd0>)
 80098f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80098f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098fa:	603b      	str	r3, [r7, #0]
 80098fc:	683b      	ldr	r3, [r7, #0]
	  } else {
		  __HAL_RCC_GPIOH_CLK_DISABLE();
	  }

}
 80098fe:	bf00      	nop
 8009900:	3724      	adds	r7, #36	; 0x24
 8009902:	46bd      	mov	sp, r7
 8009904:	bc80      	pop	{r7}
 8009906:	4770      	bx	lr
 8009908:	40021000 	.word	0x40021000

0800990c <GPIO_PIN_STATE_Init>:

void GPIO_PIN_STATE_Init()
{
 800990c:	b580      	push	{r7, lr}
 800990e:	af00      	add	r7, sp, #0
	/*Configure GPIOS pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIOA_PINS, GPIO_PIN_SET);
 8009910:	2201      	movs	r2, #1
 8009912:	2110      	movs	r1, #16
 8009914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009918:	f7f8 fe32 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, ~GPIOA_PINS, GPIO_PIN_RESET);
 800991c:	2200      	movs	r2, #0
 800991e:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8009922:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009926:	f7f8 fe2b 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOB pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, GPIOB_PINS, GPIO_PIN_SET);
 800992a:	2201      	movs	r2, #1
 800992c:	2101      	movs	r1, #1
 800992e:	4826      	ldr	r0, [pc, #152]	; (80099c8 <GPIO_PIN_STATE_Init+0xbc>)
 8009930:	f7f8 fe26 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, ~GPIOB_PINS, GPIO_PIN_RESET);
 8009934:	2200      	movs	r2, #0
 8009936:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800993a:	4823      	ldr	r0, [pc, #140]	; (80099c8 <GPIO_PIN_STATE_Init+0xbc>)
 800993c:	f7f8 fe20 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOC pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIOC_PINS, GPIO_PIN_SET);
 8009940:	2201      	movs	r2, #1
 8009942:	210b      	movs	r1, #11
 8009944:	4821      	ldr	r0, [pc, #132]	; (80099cc <GPIO_PIN_STATE_Init+0xc0>)
 8009946:	f7f8 fe1b 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, ~GPIOC_PINS, GPIO_PIN_RESET);
 800994a:	2200      	movs	r2, #0
 800994c:	f64f 71f4 	movw	r1, #65524	; 0xfff4
 8009950:	481e      	ldr	r0, [pc, #120]	; (80099cc <GPIO_PIN_STATE_Init+0xc0>)
 8009952:	f7f8 fe15 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOD pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIOD_PINS, GPIO_PIN_SET);
 8009956:	2201      	movs	r2, #1
 8009958:	2100      	movs	r1, #0
 800995a:	481d      	ldr	r0, [pc, #116]	; (80099d0 <GPIO_PIN_STATE_Init+0xc4>)
 800995c:	f7f8 fe10 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, ~GPIOD_PINS, GPIO_PIN_RESET);
 8009960:	2200      	movs	r2, #0
 8009962:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009966:	481a      	ldr	r0, [pc, #104]	; (80099d0 <GPIO_PIN_STATE_Init+0xc4>)
 8009968:	f7f8 fe0a 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOE pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOE_PINS, GPIO_PIN_SET);
 800996c:	2201      	movs	r2, #1
 800996e:	2100      	movs	r1, #0
 8009970:	4818      	ldr	r0, [pc, #96]	; (80099d4 <GPIO_PIN_STATE_Init+0xc8>)
 8009972:	f7f8 fe05 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOE_PINS, GPIO_PIN_RESET);
 8009976:	2200      	movs	r2, #0
 8009978:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800997c:	4815      	ldr	r0, [pc, #84]	; (80099d4 <GPIO_PIN_STATE_Init+0xc8>)
 800997e:	f7f8 fdff 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOF pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOF_PINS, GPIO_PIN_SET);
 8009982:	2201      	movs	r2, #1
 8009984:	2100      	movs	r1, #0
 8009986:	4814      	ldr	r0, [pc, #80]	; (80099d8 <GPIO_PIN_STATE_Init+0xcc>)
 8009988:	f7f8 fdfa 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOF_PINS, GPIO_PIN_RESET);
 800998c:	2200      	movs	r2, #0
 800998e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009992:	4811      	ldr	r0, [pc, #68]	; (80099d8 <GPIO_PIN_STATE_Init+0xcc>)
 8009994:	f7f8 fdf4 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOG pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOG_PINS, GPIO_PIN_SET);
 8009998:	2201      	movs	r2, #1
 800999a:	2100      	movs	r1, #0
 800999c:	480d      	ldr	r0, [pc, #52]	; (80099d4 <GPIO_PIN_STATE_Init+0xc8>)
 800999e:	f7f8 fdef 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOG_PINS, GPIO_PIN_RESET);
 80099a2:	2200      	movs	r2, #0
 80099a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80099a8:	480a      	ldr	r0, [pc, #40]	; (80099d4 <GPIO_PIN_STATE_Init+0xc8>)
 80099aa:	f7f8 fde9 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOH pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOH_PINS, GPIO_PIN_SET);
 80099ae:	2201      	movs	r2, #1
 80099b0:	2100      	movs	r1, #0
 80099b2:	4809      	ldr	r0, [pc, #36]	; (80099d8 <GPIO_PIN_STATE_Init+0xcc>)
 80099b4:	f7f8 fde4 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOH_PINS, GPIO_PIN_RESET);
 80099b8:	2200      	movs	r2, #0
 80099ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80099be:	4806      	ldr	r0, [pc, #24]	; (80099d8 <GPIO_PIN_STATE_Init+0xcc>)
 80099c0:	f7f8 fdde 	bl	8002580 <HAL_GPIO_WritePin>

}
 80099c4:	bf00      	nop
 80099c6:	bd80      	pop	{r7, pc}
 80099c8:	48000400 	.word	0x48000400
 80099cc:	48000800 	.word	0x48000800
 80099d0:	48000c00 	.word	0x48000c00
 80099d4:	48001000 	.word	0x48001000
 80099d8:	48001400 	.word	0x48001400

080099dc <MX_SPI1_Init>:
 * @brief SPI Init Function
 * @param non
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef MX_SPI1_Init(void)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = BMP_SPI_PORT;
 80099e0:	4b1b      	ldr	r3, [pc, #108]	; (8009a50 <MX_SPI1_Init+0x74>)
 80099e2:	4a1c      	ldr	r2, [pc, #112]	; (8009a54 <MX_SPI1_Init+0x78>)
 80099e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80099e6:	4b1a      	ldr	r3, [pc, #104]	; (8009a50 <MX_SPI1_Init+0x74>)
 80099e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80099ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80099ee:	4b18      	ldr	r3, [pc, #96]	; (8009a50 <MX_SPI1_Init+0x74>)
 80099f0:	2200      	movs	r2, #0
 80099f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80099f4:	4b16      	ldr	r3, [pc, #88]	; (8009a50 <MX_SPI1_Init+0x74>)
 80099f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80099fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80099fc:	4b14      	ldr	r3, [pc, #80]	; (8009a50 <MX_SPI1_Init+0x74>)
 80099fe:	2200      	movs	r2, #0
 8009a00:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009a02:	4b13      	ldr	r3, [pc, #76]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a04:	2200      	movs	r2, #0
 8009a06:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009a08:	4b11      	ldr	r3, [pc, #68]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009a0e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8009a10:	4b0f      	ldr	r3, [pc, #60]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a12:	2228      	movs	r2, #40	; 0x28
 8009a14:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009a16:	4b0e      	ldr	r3, [pc, #56]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a18:	2200      	movs	r2, #0
 8009a1a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009a1c:	4b0c      	ldr	r3, [pc, #48]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a1e:	2200      	movs	r2, #0
 8009a20:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a22:	4b0b      	ldr	r3, [pc, #44]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a24:	2200      	movs	r2, #0
 8009a26:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009a28:	4b09      	ldr	r3, [pc, #36]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a2a:	2207      	movs	r2, #7
 8009a2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009a2e:	4b08      	ldr	r3, [pc, #32]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a30:	2200      	movs	r2, #0
 8009a32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009a34:	4b06      	ldr	r3, [pc, #24]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a36:	2208      	movs	r2, #8
 8009a38:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009a3a:	4805      	ldr	r0, [pc, #20]	; (8009a50 <MX_SPI1_Init+0x74>)
 8009a3c:	f7fb fc95 	bl	800536a <HAL_SPI_Init>
 8009a40:	4603      	mov	r3, r0
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d001      	beq.n	8009a4a <MX_SPI1_Init+0x6e>
  {
    return HAL_ERROR;
 8009a46:	2301      	movs	r3, #1
 8009a48:	e000      	b.n	8009a4c <MX_SPI1_Init+0x70>
  }
  return HAL_OK;
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	bd80      	pop	{r7, pc}
 8009a50:	20000a10 	.word	0x20000a10
 8009a54:	40013000 	.word	0x40013000

08009a58 <Init_Control_Pins>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void Init_Control_Pins(void)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b086      	sub	sp, #24
 8009a5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a5e:	1d3b      	adds	r3, r7, #4
 8009a60:	2200      	movs	r2, #0
 8009a62:	601a      	str	r2, [r3, #0]
 8009a64:	605a      	str	r2, [r3, #4]
 8009a66:	609a      	str	r2, [r3, #8]
 8009a68:	60da      	str	r2, [r3, #12]
 8009a6a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009a6c:	4a12      	ldr	r2, [pc, #72]	; (8009ab8 <Init_Control_Pins+0x60>)
 8009a6e:	4b12      	ldr	r3, [pc, #72]	; (8009ab8 <Init_Control_Pins+0x60>)
 8009a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a72:	f043 0301 	orr.w	r3, r3, #1
 8009a76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009a78:	4b0f      	ldr	r3, [pc, #60]	; (8009ab8 <Init_Control_Pins+0x60>)
 8009a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a7c:	f003 0301 	and.w	r3, r3, #1
 8009a80:	603b      	str	r3, [r7, #0]
 8009a82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8009a84:	2201      	movs	r2, #1
 8009a86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009a8e:	f7f8 fd77 	bl	8002580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_PIN_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8009a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a96:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009aa0:	2303      	movs	r3, #3
 8009aa2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8009aa4:	1d3b      	adds	r3, r7, #4
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009aac:	f7f8 face 	bl	800204c <HAL_GPIO_Init>

}
 8009ab0:	bf00      	nop
 8009ab2:	3718      	adds	r7, #24
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}
 8009ab8:	40021000 	.word	0x40021000

08009abc <BMP280_Init>:
 * 		   BMP280_Init_Preset_Mode(), BMP280_Init_Custom()
 * @param: BMP_InitStruct - struct containing the configuration values for initialising the sensor
 * @retval BMPStatus_t - return value showing the status of the function for error handling
 */
BMPStatus_t BMP280_Init(BMP_Init_Typedef * BMP_InitStruct)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b084      	sub	sp, #16
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
	//initialise SPI peripheral and control pins
	  MX_SPI1_Init();
 8009ac4:	f7ff ff8a 	bl	80099dc <MX_SPI1_Init>
	  Init_Control_Pins();
 8009ac8:	f7ff ffc6 	bl	8009a58 <Init_Control_Pins>
	//first attach an spi handler to the bmp sensor
#ifdef USE_SPI_1
		bmp.bmp_spi = &hspi1;
 8009acc:	4b2f      	ldr	r3, [pc, #188]	; (8009b8c <BMP280_Init+0xd0>)
 8009ace:	4a30      	ldr	r2, [pc, #192]	; (8009b90 <BMP280_Init+0xd4>)
 8009ad0:	621a      	str	r2, [r3, #32]
		bmp.bmp_spi = &hspi2;
#elif USE_SPI_3
		bmp.bmp_spi = &hspi3;
#endif
	//read device id to ensure device is online and functioning
		uint8_t dev_id = 0;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	73bb      	strb	r3, [r7, #14]
		uint8_t flag = BMP280_Get_ID(&dev_id);
 8009ad6:	f107 030e 	add.w	r3, r7, #14
 8009ada:	4618      	mov	r0, r3
 8009adc:	f000 f982 	bl	8009de4 <BMP280_Get_ID>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	73fb      	strb	r3, [r7, #15]
		if( flag!= BMP_OK)
 8009ae4:	7bfb      	ldrb	r3, [r7, #15]
 8009ae6:	2b09      	cmp	r3, #9
 8009ae8:	d001      	beq.n	8009aee <BMP280_Init+0x32>
		{
			return flag;
 8009aea:	7bfb      	ldrb	r3, [r7, #15]
 8009aec:	e04a      	b.n	8009b84 <BMP280_Init+0xc8>
		}
		//check device ID matches
		if(dev_id != BMP280_ID)
 8009aee:	7bbb      	ldrb	r3, [r7, #14]
 8009af0:	2b58      	cmp	r3, #88	; 0x58
 8009af2:	d001      	beq.n	8009af8 <BMP280_Init+0x3c>
		{
			return BMP_DEVICE_CHECK_ERROR;
 8009af4:	2303      	movs	r3, #3
 8009af6:	e045      	b.n	8009b84 <BMP280_Init+0xc8>
		}
		//soft reset
		BMP280_Reset();
 8009af8:	f000 f891 	bl	8009c1e <BMP280_Reset>
		//read factory trim values
		BMP280_Get_FactoryTrim(&bmp.Factory_Trim);
 8009afc:	4825      	ldr	r0, [pc, #148]	; (8009b94 <BMP280_Init+0xd8>)
 8009afe:	f000 f97f 	bl	8009e00 <BMP280_Get_FactoryTrim>
		//get init data
		bmp.Init = *BMP_InitStruct;
 8009b02:	4b22      	ldr	r3, [pc, #136]	; (8009b8c <BMP280_Init+0xd0>)
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	6810      	ldr	r0, [r2, #0]
 8009b08:	6018      	str	r0, [r3, #0]
 8009b0a:	7912      	ldrb	r2, [r2, #4]
 8009b0c:	711a      	strb	r2, [r3, #4]
		//write data to ctrl_meas register
		uint8_t ctrlmeasbyte = bmp.Init.BMP_Pressure_OverSample | bmp.Init.BMP_Temperature_OverSample;
 8009b0e:	4b1f      	ldr	r3, [pc, #124]	; (8009b8c <BMP280_Init+0xd0>)
 8009b10:	785a      	ldrb	r2, [r3, #1]
 8009b12:	4b1e      	ldr	r3, [pc, #120]	; (8009b8c <BMP280_Init+0xd0>)
 8009b14:	789b      	ldrb	r3, [r3, #2]
 8009b16:	4313      	orrs	r3, r2
 8009b18:	b2db      	uxtb	r3, r3
 8009b1a:	737b      	strb	r3, [r7, #13]
		uint8_t configbyte = bmp.Init.BMP_t_Standby | bmp.Init.BMP_IIR_FILTER_COEFFICIENTS;
 8009b1c:	4b1b      	ldr	r3, [pc, #108]	; (8009b8c <BMP280_Init+0xd0>)
 8009b1e:	78da      	ldrb	r2, [r3, #3]
 8009b20:	4b1a      	ldr	r3, [pc, #104]	; (8009b8c <BMP280_Init+0xd0>)
 8009b22:	791b      	ldrb	r3, [r3, #4]
 8009b24:	4313      	orrs	r3, r2
 8009b26:	b2db      	uxtb	r3, r3
 8009b28:	733b      	strb	r3, [r7, #12]
		flag = BMP280_Write_Register(ctrl_meas,1,&ctrlmeasbyte);
 8009b2a:	f107 030d 	add.w	r3, r7, #13
 8009b2e:	461a      	mov	r2, r3
 8009b30:	2101      	movs	r1, #1
 8009b32:	20f4      	movs	r0, #244	; 0xf4
 8009b34:	f000 f8ba 	bl	8009cac <BMP280_Write_Register>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009b3c:	7bfb      	ldrb	r3, [r7, #15]
 8009b3e:	2b09      	cmp	r3, #9
 8009b40:	d001      	beq.n	8009b46 <BMP280_Init+0x8a>
		{
			return flag;
 8009b42:	7bfb      	ldrb	r3, [r7, #15]
 8009b44:	e01e      	b.n	8009b84 <BMP280_Init+0xc8>
		}
		flag = BMP280_Write_Register(config,1,&configbyte);
 8009b46:	f107 030c 	add.w	r3, r7, #12
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	2101      	movs	r1, #1
 8009b4e:	20f5      	movs	r0, #245	; 0xf5
 8009b50:	f000 f8ac 	bl	8009cac <BMP280_Write_Register>
 8009b54:	4603      	mov	r3, r0
 8009b56:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009b58:	7bfb      	ldrb	r3, [r7, #15]
 8009b5a:	2b09      	cmp	r3, #9
 8009b5c:	d001      	beq.n	8009b62 <BMP280_Init+0xa6>
		{
			return flag;
 8009b5e:	7bfb      	ldrb	r3, [r7, #15]
 8009b60:	e010      	b.n	8009b84 <BMP280_Init+0xc8>
		}

		//in a seperate write, configure the power mode
		if(bmp.Init.BMP_Power_Mode != BMP280_CTRLMEAS_MODE_SLEEP)
 8009b62:	4b0a      	ldr	r3, [pc, #40]	; (8009b8c <BMP280_Init+0xd0>)
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d00b      	beq.n	8009b82 <BMP280_Init+0xc6>
		{
			flag = BMP280_Set_PowerMode(bmp.Init.BMP_Power_Mode);
 8009b6a:	4b08      	ldr	r3, [pc, #32]	; (8009b8c <BMP280_Init+0xd0>)
 8009b6c:	781b      	ldrb	r3, [r3, #0]
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f000 f86d 	bl	8009c4e <BMP280_Set_PowerMode>
 8009b74:	4603      	mov	r3, r0
 8009b76:	73fb      	strb	r3, [r7, #15]
			if(flag != BMP_OK)
 8009b78:	7bfb      	ldrb	r3, [r7, #15]
 8009b7a:	2b09      	cmp	r3, #9
 8009b7c:	d001      	beq.n	8009b82 <BMP280_Init+0xc6>
			{
				return BMP_POWER_CONFIG_ERROR;
 8009b7e:	2307      	movs	r3, #7
 8009b80:	e000      	b.n	8009b84 <BMP280_Init+0xc8>
			}
		}
		return BMP_OK;
 8009b82:	2309      	movs	r3, #9
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3710      	adds	r7, #16
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	200009ec 	.word	0x200009ec
 8009b90:	20000a10 	.word	0x20000a10
 8009b94:	200009f4 	.word	0x200009f4

08009b98 <BMP280_Init_Preset_Mode>:
 * @param BMP_InitStruct
 *
 * @retval none
 */
void BMP280_Init_Preset_Mode(BMP_Opp_Mode_t BMP_MODE, BMP_Init_Typedef* BMP_InitStruct)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	6039      	str	r1, [r7, #0]
 8009ba2:	71fb      	strb	r3, [r7, #7]
	switch(BMP_MODE)
 8009ba4:	79fb      	ldrb	r3, [r7, #7]
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d014      	beq.n	8009bd4 <BMP280_Init_Preset_Mode+0x3c>
 8009baa:	2b02      	cmp	r3, #2
 8009bac:	d022      	beq.n	8009bf4 <BMP280_Init_Preset_Mode+0x5c>
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d000      	beq.n	8009bb4 <BMP280_Init_Preset_Mode+0x1c>
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
			BMP_InitStruct->BMP_t_Standby = 0;
			break;
		default:
			break;
 8009bb2:	e02f      	b.n	8009c14 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009bb4:	683b      	ldr	r3, [r7, #0]
 8009bb6:	2203      	movs	r2, #3
 8009bb8:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_16;
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	2214      	movs	r2, #20
 8009bbe:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_2;
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	2240      	movs	r2, #64	; 0x40
 8009bc4:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_4;
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	2208      	movs	r2, #8
 8009bca:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_62_5;
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	2220      	movs	r2, #32
 8009bd0:	70da      	strb	r2, [r3, #3]
			break;
 8009bd2:	e01f      	b.n	8009c14 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	2203      	movs	r2, #3
 8009bd8:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_4;
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	220c      	movs	r2, #12
 8009bde:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	2220      	movs	r2, #32
 8009be4:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_16;
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	2210      	movs	r2, #16
 8009bea:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_0_5;
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	70da      	strb	r2, [r3, #3]
			break;
 8009bf2:	e00f      	b.n	8009c14 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	2201      	movs	r2, #1
 8009bf8:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	2204      	movs	r2, #4
 8009bfe:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	2220      	movs	r2, #32
 8009c04:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = 0;
 8009c0c:	683b      	ldr	r3, [r7, #0]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	70da      	strb	r2, [r3, #3]
			break;
 8009c12:	bf00      	nop
	}
}
 8009c14:	bf00      	nop
 8009c16:	370c      	adds	r7, #12
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bc80      	pop	{r7}
 8009c1c:	4770      	bx	lr

08009c1e <BMP280_Reset>:
 * @param none
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Reset(void)
{
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b082      	sub	sp, #8
 8009c22:	af00      	add	r7, sp, #0
	uint8_t data = BMP280_Soft_Reset&0xFF;
 8009c24:	23b6      	movs	r3, #182	; 0xb6
 8009c26:	71fb      	strb	r3, [r7, #7]
	if(BMP280_Write_Register(Sreset,1,&data) != BMP_OK)
 8009c28:	1dfb      	adds	r3, r7, #7
 8009c2a:	461a      	mov	r2, r3
 8009c2c:	2101      	movs	r1, #1
 8009c2e:	20e0      	movs	r0, #224	; 0xe0
 8009c30:	f000 f83c 	bl	8009cac <BMP280_Write_Register>
 8009c34:	4603      	mov	r3, r0
 8009c36:	2b09      	cmp	r3, #9
 8009c38:	d001      	beq.n	8009c3e <BMP280_Reset+0x20>
	{
		return BMP_RESET_ERROR;
 8009c3a:	2302      	movs	r3, #2
 8009c3c:	e003      	b.n	8009c46 <BMP280_Reset+0x28>
	}
	HAL_Delay(4);
 8009c3e:	2004      	movs	r0, #4
 8009c40:	f7f7 fd00 	bl	8001644 <HAL_Delay>

	return BMP_OK;
 8009c44:	2309      	movs	r3, #9
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3708      	adds	r7, #8
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}

08009c4e <BMP280_Set_PowerMode>:
 * @param mode
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Set_PowerMode(uint8_t mode)
{
 8009c4e:	b580      	push	{r7, lr}
 8009c50:	b084      	sub	sp, #16
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	4603      	mov	r3, r0
 8009c56:	71fb      	strb	r3, [r7, #7]
	uint8_t reg =0;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Read_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009c5c:	f107 030f 	add.w	r3, r7, #15
 8009c60:	461a      	mov	r2, r3
 8009c62:	2101      	movs	r1, #1
 8009c64:	20f4      	movs	r0, #244	; 0xf4
 8009c66:	f000 f86f 	bl	8009d48 <BMP280_Read_Register>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b09      	cmp	r3, #9
 8009c6e:	d001      	beq.n	8009c74 <BMP280_Set_PowerMode+0x26>
	{
		return BMP_SPI_READ_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	e016      	b.n	8009ca2 <BMP280_Set_PowerMode+0x54>
	}
	//clear the old settings
	reg &= 0b11111100;
 8009c74:	7bfb      	ldrb	r3, [r7, #15]
 8009c76:	f023 0303 	bic.w	r3, r3, #3
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	73fb      	strb	r3, [r7, #15]
	//configure the new mode
	reg |= mode;
 8009c7e:	7bfa      	ldrb	r2, [r7, #15]
 8009c80:	79fb      	ldrb	r3, [r7, #7]
 8009c82:	4313      	orrs	r3, r2
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Write_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009c88:	f107 030f 	add.w	r3, r7, #15
 8009c8c:	461a      	mov	r2, r3
 8009c8e:	2101      	movs	r1, #1
 8009c90:	20f4      	movs	r0, #244	; 0xf4
 8009c92:	f000 f80b 	bl	8009cac <BMP280_Write_Register>
 8009c96:	4603      	mov	r3, r0
 8009c98:	2b09      	cmp	r3, #9
 8009c9a:	d001      	beq.n	8009ca0 <BMP280_Set_PowerMode+0x52>
	{
		return BMP_Config_Error;
 8009c9c:	2304      	movs	r3, #4
 8009c9e:	e000      	b.n	8009ca2 <BMP280_Set_PowerMode+0x54>
	}
	return BMP_OK;
 8009ca0:	2309      	movs	r3, #9
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3710      	adds	r7, #16
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
	...

08009cac <BMP280_Write_Register>:
 * @param data
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Write_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b086      	sub	sp, #24
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	607a      	str	r2, [r7, #4]
 8009cb8:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = reg & BMP280_SPI_WRITE;
 8009cba:	7bfb      	ldrb	r3, [r7, #15]
 8009cbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	75fb      	strb	r3, [r7, #23]
	__SPI_CS_ENABLE();
 8009cc4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009cc8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009ccc:	695b      	ldr	r3, [r3, #20]
 8009cce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009cd2:	6153      	str	r3, [r2, #20]
	 if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) != HAL_OK)
 8009cd4:	4b1b      	ldr	r3, [pc, #108]	; (8009d44 <BMP280_Write_Register+0x98>)
 8009cd6:	6a18      	ldr	r0, [r3, #32]
 8009cd8:	f107 0117 	add.w	r1, r7, #23
 8009cdc:	2364      	movs	r3, #100	; 0x64
 8009cde:	2201      	movs	r2, #1
 8009ce0:	f7fb fbcb 	bl	800547a <HAL_SPI_Transmit>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d009      	beq.n	8009cfe <BMP280_Write_Register+0x52>
	{
		 __SPI_CS_DISABLE();
 8009cea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009cee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009cf2:	695b      	ldr	r3, [r3, #20]
 8009cf4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009cf8:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	e01d      	b.n	8009d3a <BMP280_Write_Register+0x8e>
	}
	 if(HAL_SPI_Transmit(bmp.bmp_spi,data,size,100) != HAL_OK)
 8009cfe:	4b11      	ldr	r3, [pc, #68]	; (8009d44 <BMP280_Write_Register+0x98>)
 8009d00:	6a18      	ldr	r0, [r3, #32]
 8009d02:	68bb      	ldr	r3, [r7, #8]
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	2364      	movs	r3, #100	; 0x64
 8009d08:	6879      	ldr	r1, [r7, #4]
 8009d0a:	f7fb fbb6 	bl	800547a <HAL_SPI_Transmit>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d009      	beq.n	8009d28 <BMP280_Write_Register+0x7c>
	 {	 __SPI_CS_DISABLE();
 8009d14:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009d18:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009d1c:	695b      	ldr	r3, [r3, #20]
 8009d1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009d22:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009d24:	2300      	movs	r3, #0
 8009d26:	e008      	b.n	8009d3a <BMP280_Write_Register+0x8e>
	 }
	 __SPI_CS_DISABLE();
 8009d28:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009d2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009d30:	695b      	ldr	r3, [r3, #20]
 8009d32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009d36:	6153      	str	r3, [r2, #20]
	 return BMP_OK;
 8009d38:	2309      	movs	r3, #9
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3718      	adds	r7, #24
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	200009ec 	.word	0x200009ec

08009d48 <BMP280_Read_Register>:
 * @param data
 *
 * @retval none
 */
BMPStatus_t BMP280_Read_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b086      	sub	sp, #24
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	4603      	mov	r3, r0
 8009d50:	60b9      	str	r1, [r7, #8]
 8009d52:	607a      	str	r2, [r7, #4]
 8009d54:	73fb      	strb	r3, [r7, #15]
		uint8_t temp = reg | BMP280_SPI_READ;
 8009d56:	7bfb      	ldrb	r3, [r7, #15]
 8009d58:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	75fb      	strb	r3, [r7, #23]
  	  __SPI_CS_ENABLE();
 8009d60:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009d64:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009d68:	695b      	ldr	r3, [r3, #20]
 8009d6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009d6e:	6153      	str	r3, [r2, #20]
	  if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) == HAL_OK)
 8009d70:	4b1b      	ldr	r3, [pc, #108]	; (8009de0 <BMP280_Read_Register+0x98>)
 8009d72:	6a18      	ldr	r0, [r3, #32]
 8009d74:	f107 0117 	add.w	r1, r7, #23
 8009d78:	2364      	movs	r3, #100	; 0x64
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	f7fb fb7d 	bl	800547a <HAL_SPI_Transmit>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d114      	bne.n	8009db0 <BMP280_Read_Register+0x68>
	  {
		  if(HAL_SPI_Receive(bmp.bmp_spi,data,size,100) != HAL_OK)
 8009d86:	4b16      	ldr	r3, [pc, #88]	; (8009de0 <BMP280_Read_Register+0x98>)
 8009d88:	6a18      	ldr	r0, [r3, #32]
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	2364      	movs	r3, #100	; 0x64
 8009d90:	6879      	ldr	r1, [r7, #4]
 8009d92:	f7fb fcd6 	bl	8005742 <HAL_SPI_Receive>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d013      	beq.n	8009dc4 <BMP280_Read_Register+0x7c>
		  {
			  __SPI_CS_DISABLE();
 8009d9c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009da0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009da4:	695b      	ldr	r3, [r3, #20]
 8009da6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009daa:	6153      	str	r3, [r2, #20]
			  return BMP_SPI_READ_ERROR;
 8009dac:	2301      	movs	r3, #1
 8009dae:	e012      	b.n	8009dd6 <BMP280_Read_Register+0x8e>
		  }

	  }else
		  {
		  __SPI_CS_DISABLE();
 8009db0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009db4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009db8:	695b      	ldr	r3, [r3, #20]
 8009dba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009dbe:	6153      	str	r3, [r2, #20]
		  return BMP_SPI_WRITE_ERROR;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	e008      	b.n	8009dd6 <BMP280_Read_Register+0x8e>
		  }

	  __SPI_CS_DISABLE();
 8009dc4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009dc8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009dcc:	695b      	ldr	r3, [r3, #20]
 8009dce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009dd2:	6153      	str	r3, [r2, #20]
	  return BMP_OK;
 8009dd4:	2309      	movs	r3, #9
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3718      	adds	r7, #24
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	200009ec 	.word	0x200009ec

08009de4 <BMP280_Get_ID>:
 * @param dev_id
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_ID(uint8_t* dev_id)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b082      	sub	sp, #8
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
	 return BMP280_Read_Register(id,1,dev_id);
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	2101      	movs	r1, #1
 8009df0:	20d0      	movs	r0, #208	; 0xd0
 8009df2:	f7ff ffa9 	bl	8009d48 <BMP280_Read_Register>
 8009df6:	4603      	mov	r3, r0
}
 8009df8:	4618      	mov	r0, r3
 8009dfa:	3708      	adds	r7, #8
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	bd80      	pop	{r7, pc}

08009e00 <BMP280_Get_FactoryTrim>:
 * @param bmpt
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_FactoryTrim( BMP280_trim_t *bmpt)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b088      	sub	sp, #32
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
	uint8_t trim[24]= {0};
 8009e08:	f107 0308 	add.w	r3, r7, #8
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	601a      	str	r2, [r3, #0]
 8009e10:	605a      	str	r2, [r3, #4]
 8009e12:	609a      	str	r2, [r3, #8]
 8009e14:	60da      	str	r2, [r3, #12]
 8009e16:	611a      	str	r2, [r3, #16]
 8009e18:	615a      	str	r2, [r3, #20]
	BMP280_Read_Register(calib_0,24,trim);
 8009e1a:	f107 0308 	add.w	r3, r7, #8
 8009e1e:	461a      	mov	r2, r3
 8009e20:	2118      	movs	r1, #24
 8009e22:	2088      	movs	r0, #136	; 0x88
 8009e24:	f7ff ff90 	bl	8009d48 <BMP280_Read_Register>
	bmpt->dig_T1 = 			((uint8_t)trim[1]<<8) |((uint8_t)trim[0]);
 8009e28:	7a7b      	ldrb	r3, [r7, #9]
 8009e2a:	021b      	lsls	r3, r3, #8
 8009e2c:	b21a      	sxth	r2, r3
 8009e2e:	7a3b      	ldrb	r3, [r7, #8]
 8009e30:	b21b      	sxth	r3, r3
 8009e32:	4313      	orrs	r3, r2
 8009e34:	b21b      	sxth	r3, r3
 8009e36:	b29a      	uxth	r2, r3
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	801a      	strh	r2, [r3, #0]
	bmpt->dig_T2 = (int16_t)((uint8_t)trim[3]<<8) |((uint8_t)trim[2]);
 8009e3c:	7afb      	ldrb	r3, [r7, #11]
 8009e3e:	021b      	lsls	r3, r3, #8
 8009e40:	b21a      	sxth	r2, r3
 8009e42:	7abb      	ldrb	r3, [r7, #10]
 8009e44:	b21b      	sxth	r3, r3
 8009e46:	4313      	orrs	r3, r2
 8009e48:	b21a      	sxth	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	805a      	strh	r2, [r3, #2]
	bmpt->dig_T3 = (int16_t)((int8_t)trim[5]<<8) |((int8_t)trim[4]);
 8009e4e:	7b7b      	ldrb	r3, [r7, #13]
 8009e50:	b25b      	sxtb	r3, r3
 8009e52:	021b      	lsls	r3, r3, #8
 8009e54:	b21a      	sxth	r2, r3
 8009e56:	7b3b      	ldrb	r3, [r7, #12]
 8009e58:	b25b      	sxtb	r3, r3
 8009e5a:	b21b      	sxth	r3, r3
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	b21a      	sxth	r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	809a      	strh	r2, [r3, #4]
	/*Preaseure Measurement Readouts */
	bmpt->dig_P1 = 			((uint8_t)trim[7]<<8) |((uint8_t)trim[6]);
 8009e64:	7bfb      	ldrb	r3, [r7, #15]
 8009e66:	021b      	lsls	r3, r3, #8
 8009e68:	b21a      	sxth	r2, r3
 8009e6a:	7bbb      	ldrb	r3, [r7, #14]
 8009e6c:	b21b      	sxth	r3, r3
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	b21b      	sxth	r3, r3
 8009e72:	b29a      	uxth	r2, r3
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	80da      	strh	r2, [r3, #6]
	bmpt->dig_P2 = (int16_t)(((uint8_t)trim[9]<<8) |((uint8_t)trim[8]));
 8009e78:	7c7b      	ldrb	r3, [r7, #17]
 8009e7a:	021b      	lsls	r3, r3, #8
 8009e7c:	b21a      	sxth	r2, r3
 8009e7e:	7c3b      	ldrb	r3, [r7, #16]
 8009e80:	b21b      	sxth	r3, r3
 8009e82:	4313      	orrs	r3, r2
 8009e84:	b21a      	sxth	r2, r3
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	811a      	strh	r2, [r3, #8]
	bmpt->dig_P3 = (int16_t)(((uint8_t)trim[11]<<8)|((uint8_t)trim[10]));
 8009e8a:	7cfb      	ldrb	r3, [r7, #19]
 8009e8c:	021b      	lsls	r3, r3, #8
 8009e8e:	b21a      	sxth	r2, r3
 8009e90:	7cbb      	ldrb	r3, [r7, #18]
 8009e92:	b21b      	sxth	r3, r3
 8009e94:	4313      	orrs	r3, r2
 8009e96:	b21a      	sxth	r2, r3
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	815a      	strh	r2, [r3, #10]
	bmpt->dig_P4 = (int16_t)(((uint8_t)trim[13]<<8)|((uint8_t)trim[12]));
 8009e9c:	7d7b      	ldrb	r3, [r7, #21]
 8009e9e:	021b      	lsls	r3, r3, #8
 8009ea0:	b21a      	sxth	r2, r3
 8009ea2:	7d3b      	ldrb	r3, [r7, #20]
 8009ea4:	b21b      	sxth	r3, r3
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	b21a      	sxth	r2, r3
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	819a      	strh	r2, [r3, #12]
	bmpt->dig_P5 = (((uint8_t)trim[15]<<8)|((uint8_t)trim[14]));
 8009eae:	7dfb      	ldrb	r3, [r7, #23]
 8009eb0:	021b      	lsls	r3, r3, #8
 8009eb2:	b21a      	sxth	r2, r3
 8009eb4:	7dbb      	ldrb	r3, [r7, #22]
 8009eb6:	b21b      	sxth	r3, r3
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	b21a      	sxth	r2, r3
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	81da      	strh	r2, [r3, #14]
	bmpt->dig_P6 = (int16_t)(((uint8_t)trim[17]<<8)|((uint8_t)trim[16]));
 8009ec0:	7e7b      	ldrb	r3, [r7, #25]
 8009ec2:	021b      	lsls	r3, r3, #8
 8009ec4:	b21a      	sxth	r2, r3
 8009ec6:	7e3b      	ldrb	r3, [r7, #24]
 8009ec8:	b21b      	sxth	r3, r3
 8009eca:	4313      	orrs	r3, r2
 8009ecc:	b21a      	sxth	r2, r3
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	821a      	strh	r2, [r3, #16]
	bmpt->dig_P7 = (int16_t)(((uint8_t)trim[19]<<8)|((uint8_t)trim[18]));
 8009ed2:	7efb      	ldrb	r3, [r7, #27]
 8009ed4:	021b      	lsls	r3, r3, #8
 8009ed6:	b21a      	sxth	r2, r3
 8009ed8:	7ebb      	ldrb	r3, [r7, #26]
 8009eda:	b21b      	sxth	r3, r3
 8009edc:	4313      	orrs	r3, r2
 8009ede:	b21a      	sxth	r2, r3
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	825a      	strh	r2, [r3, #18]
	bmpt->dig_P8 = (int16_t)(((uint8_t)trim[21]<<8)|((uint8_t)trim[20]));
 8009ee4:	7f7b      	ldrb	r3, [r7, #29]
 8009ee6:	021b      	lsls	r3, r3, #8
 8009ee8:	b21a      	sxth	r2, r3
 8009eea:	7f3b      	ldrb	r3, [r7, #28]
 8009eec:	b21b      	sxth	r3, r3
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	b21a      	sxth	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	829a      	strh	r2, [r3, #20]
	bmpt->dig_P9 = (int16_t)(((uint8_t)trim[23]<<8)|((uint8_t)trim[22]));
 8009ef6:	7ffb      	ldrb	r3, [r7, #31]
 8009ef8:	021b      	lsls	r3, r3, #8
 8009efa:	b21a      	sxth	r2, r3
 8009efc:	7fbb      	ldrb	r3, [r7, #30]
 8009efe:	b21b      	sxth	r3, r3
 8009f00:	4313      	orrs	r3, r2
 8009f02:	b21a      	sxth	r2, r3
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	82da      	strh	r2, [r3, #22]
	return BMP_OK;
 8009f08:	2309      	movs	r3, #9
}
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	3720      	adds	r7, #32
 8009f0e:	46bd      	mov	sp, r7
 8009f10:	bd80      	pop	{r7, pc}

08009f12 <BMP280_Force_Measure>:
 * @retval BMPStatus_t
 */
//======================== 8. Measurement Function Definitions =========================================

BMPStatus_t BMP280_Force_Measure(uint32_t* temp,uint32_t* pressure)
{
 8009f12:	b580      	push	{r7, lr}
 8009f14:	b084      	sub	sp, #16
 8009f16:	af00      	add	r7, sp, #0
 8009f18:	6078      	str	r0, [r7, #4]
 8009f1a:	6039      	str	r1, [r7, #0]
	//write forced mode to register
	BMP280_Set_PowerMode(BMP280_CTRLMEAS_MODE_FORCED);
 8009f1c:	2001      	movs	r0, #1
 8009f1e:	f7ff fe96 	bl	8009c4e <BMP280_Set_PowerMode>
	//wait for device to finish converting
	uint8_t status;
	BMP280_Read_Register(ctrl_meas,1,&status);
 8009f22:	f107 030f 	add.w	r3, r7, #15
 8009f26:	461a      	mov	r2, r3
 8009f28:	2101      	movs	r1, #1
 8009f2a:	20f4      	movs	r0, #244	; 0xf4
 8009f2c:	f7ff ff0c 	bl	8009d48 <BMP280_Read_Register>
	while((status&0b11) != 0)
 8009f30:	e006      	b.n	8009f40 <BMP280_Force_Measure+0x2e>
	{
		BMP280_Read_Register(ctrl_meas,1,&status);
 8009f32:	f107 030f 	add.w	r3, r7, #15
 8009f36:	461a      	mov	r2, r3
 8009f38:	2101      	movs	r1, #1
 8009f3a:	20f4      	movs	r0, #244	; 0xf4
 8009f3c:	f7ff ff04 	bl	8009d48 <BMP280_Read_Register>
	while((status&0b11) != 0)
 8009f40:	7bfb      	ldrb	r3, [r7, #15]
 8009f42:	f003 0303 	and.w	r3, r3, #3
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1f3      	bne.n	8009f32 <BMP280_Force_Measure+0x20>
	}
	//wait for control register to finish
	BMP280_Get_Measurements(temp,pressure);
 8009f4a:	6839      	ldr	r1, [r7, #0]
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 f805 	bl	8009f5c <BMP280_Get_Measurements>
	return BMP_OK;
 8009f52:	2309      	movs	r3, #9
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3710      	adds	r7, #16
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <BMP280_Get_Measurements>:
 *
 * @retval BMPStatus_t
 */

BMPStatus_t BMP280_Get_Measurements(uint32_t* adc_Temp,uint32_t* adc_Press)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b086      	sub	sp, #24
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
	uint8_t data[6] = {0};
 8009f66:	f107 030c 	add.w	r3, r7, #12
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	601a      	str	r2, [r3, #0]
 8009f6e:	809a      	strh	r2, [r3, #4]
	BMP280_Read_Register(press_msb,6,data);
 8009f70:	f107 030c 	add.w	r3, r7, #12
 8009f74:	461a      	mov	r2, r3
 8009f76:	2106      	movs	r1, #6
 8009f78:	20f7      	movs	r0, #247	; 0xf7
 8009f7a:	f7ff fee5 	bl	8009d48 <BMP280_Read_Register>
	*adc_Temp = ((data[3]&0xFF)<<16)|((data[4]&0xFF)<<8)|((data[5]&0xF0));
 8009f7e:	7bfb      	ldrb	r3, [r7, #15]
 8009f80:	041a      	lsls	r2, r3, #16
 8009f82:	7c3b      	ldrb	r3, [r7, #16]
 8009f84:	021b      	lsls	r3, r3, #8
 8009f86:	431a      	orrs	r2, r3
 8009f88:	7c7b      	ldrb	r3, [r7, #17]
 8009f8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	461a      	mov	r2, r3
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	601a      	str	r2, [r3, #0]
	*adc_Temp= *adc_Temp>> 4;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	091a      	lsrs	r2, r3, #4
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	601a      	str	r2, [r3, #0]
	uint32_t temp= ((data[0]&0xFF)<<16)|((data[1]&0xFF)<<8)|((data[2]&0xFF))/16;
 8009fa0:	7b3b      	ldrb	r3, [r7, #12]
 8009fa2:	041a      	lsls	r2, r3, #16
 8009fa4:	7b7b      	ldrb	r3, [r7, #13]
 8009fa6:	021b      	lsls	r3, r3, #8
 8009fa8:	4313      	orrs	r3, r2
 8009faa:	7bba      	ldrb	r2, [r7, #14]
 8009fac:	0912      	lsrs	r2, r2, #4
 8009fae:	b2d2      	uxtb	r2, r2
 8009fb0:	4313      	orrs	r3, r2
 8009fb2:	617b      	str	r3, [r7, #20]
	*adc_Press = temp/16;
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	091a      	lsrs	r2, r3, #4
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	601a      	str	r2, [r3, #0]
	//convert to 20 bit unsigned integers
	return BMP_OK;
 8009fbc:	2309      	movs	r3, #9
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3718      	adds	r7, #24
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <BMP280_Compensate_Temp>:
 * @param bmp_trim
 *
 * @retval int32_t
 */
int32_t BMP280_Compensate_Temp(int32_t T_val,int32_t* t_fine, BMP280_trim_t bmp_trim)
{
 8009fc6:	b082      	sub	sp, #8
 8009fc8:	b480      	push	{r7}
 8009fca:	b087      	sub	sp, #28
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
 8009fd0:	6039      	str	r1, [r7, #0]
 8009fd2:	f107 0120 	add.w	r1, r7, #32
 8009fd6:	e881 000c 	stmia.w	r1, {r2, r3}
	//compensate Temperature from datasheet
	int32_t var1 = (((T_val>>3)- ((int32_t)bmp_trim.dig_T1<<1))*((int32_t)bmp_trim.dig_T2))>>11;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	10da      	asrs	r2, r3, #3
 8009fde:	8c3b      	ldrh	r3, [r7, #32]
 8009fe0:	005b      	lsls	r3, r3, #1
 8009fe2:	1ad3      	subs	r3, r2, r3
 8009fe4:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8009fe8:	fb02 f303 	mul.w	r3, r2, r3
 8009fec:	12db      	asrs	r3, r3, #11
 8009fee:	617b      	str	r3, [r7, #20]
	int32_t var2 =  (((((T_val>>4) - ((int32_t)bmp_trim.dig_T1)) * ((T_val>>4) - ((int32_t)bmp_trim.dig_T1))) >> 12)*((int32_t)bmp_trim.dig_T3)) >> 14;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	111b      	asrs	r3, r3, #4
 8009ff4:	8c3a      	ldrh	r2, [r7, #32]
 8009ff6:	1a9b      	subs	r3, r3, r2
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	1112      	asrs	r2, r2, #4
 8009ffc:	8c39      	ldrh	r1, [r7, #32]
 8009ffe:	1a52      	subs	r2, r2, r1
 800a000:	fb02 f303 	mul.w	r3, r2, r3
 800a004:	131b      	asrs	r3, r3, #12
 800a006:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 800a00a:	fb02 f303 	mul.w	r3, r2, r3
 800a00e:	139b      	asrs	r3, r3, #14
 800a010:	613b      	str	r3, [r7, #16]
	int32_t temp = var1+var2; //for storage in global variable
 800a012:	697a      	ldr	r2, [r7, #20]
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	4413      	add	r3, r2
 800a018:	60fb      	str	r3, [r7, #12]
	*t_fine = temp;
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	601a      	str	r2, [r3, #0]
	return (temp*5 +128)/256;
 800a020:	68fa      	ldr	r2, [r7, #12]
 800a022:	4613      	mov	r3, r2
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	4413      	add	r3, r2
 800a028:	3380      	adds	r3, #128	; 0x80
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	da00      	bge.n	800a030 <BMP280_Compensate_Temp+0x6a>
 800a02e:	33ff      	adds	r3, #255	; 0xff
 800a030:	121b      	asrs	r3, r3, #8
}
 800a032:	4618      	mov	r0, r3
 800a034:	371c      	adds	r7, #28
 800a036:	46bd      	mov	sp, r7
 800a038:	bc80      	pop	{r7}
 800a03a:	b002      	add	sp, #8
 800a03c:	4770      	bx	lr

0800a03e <BMP280_Compensate_Pressure>:
 * @param bmp_trim
 *
 * @retval uint32_t
 */
uint32_t BMP280_Compensate_Pressure(uint32_t P_val,int32_t t_fine,BMP280_trim_t bmp_trim)
{
 800a03e:	b082      	sub	sp, #8
 800a040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a044:	b09e      	sub	sp, #120	; 0x78
 800a046:	af00      	add	r7, sp, #0
 800a048:	65f8      	str	r0, [r7, #92]	; 0x5c
 800a04a:	65b9      	str	r1, [r7, #88]	; 0x58
 800a04c:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800a050:	e881 000c 	stmia.w	r1, {r2, r3}
	//Compensation formula
	int32_t var1 = (int64_t)t_fine - 128000;
 800a054:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a056:	f5a3 33fa 	sub.w	r3, r3, #128000	; 0x1f400
 800a05a:	677b      	str	r3, [r7, #116]	; 0x74
	int64_t var2 = var1*var1*((int64_t)(bmp_trim.dig_P6));
 800a05c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a05e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a060:	fb03 f302 	mul.w	r3, r3, r2
 800a064:	4619      	mov	r1, r3
 800a066:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a06a:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800a06e:	b21b      	sxth	r3, r3
 800a070:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a074:	fb03 f502 	mul.w	r5, r3, r2
 800a078:	fb01 f004 	mul.w	r0, r1, r4
 800a07c:	4428      	add	r0, r5
 800a07e:	fba1 3403 	umull	r3, r4, r1, r3
 800a082:	1902      	adds	r2, r0, r4
 800a084:	4614      	mov	r4, r2
 800a086:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 800a08a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var2 = var2 + (((int64_t)bmp_trim.dig_P4)<<35);
 800a08e:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 800a092:	b21b      	sxth	r3, r3
 800a094:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a098:	00db      	lsls	r3, r3, #3
 800a09a:	60fb      	str	r3, [r7, #12]
 800a09c:	2300      	movs	r3, #0
 800a09e:	60bb      	str	r3, [r7, #8]
 800a0a0:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a0a4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a0a8:	18c9      	adds	r1, r1, r3
 800a0aa:	eb42 0204 	adc.w	r2, r2, r4
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	4614      	mov	r4, r2
 800a0b2:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var1 = ((var1 * var1 * (int64_t)bmp_trim.dig_P3)>>8) + ((var1 * (int64_t)bmp_trim.dig_P2)<<12);
 800a0b6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a0b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0ba:	fb03 f302 	mul.w	r3, r3, r2
 800a0be:	4619      	mov	r1, r3
 800a0c0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a0c4:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	; 0xa2
 800a0c8:	b21b      	sxth	r3, r3
 800a0ca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a0ce:	fb03 f502 	mul.w	r5, r3, r2
 800a0d2:	fb01 f004 	mul.w	r0, r1, r4
 800a0d6:	4428      	add	r0, r5
 800a0d8:	fba1 3403 	umull	r3, r4, r1, r3
 800a0dc:	1902      	adds	r2, r0, r4
 800a0de:	4614      	mov	r4, r2
 800a0e0:	ea4f 2813 	mov.w	r8, r3, lsr #8
 800a0e4:	ea48 6804 	orr.w	r8, r8, r4, lsl #24
 800a0e8:	ea4f 2924 	mov.w	r9, r4, asr #8
 800a0ec:	4641      	mov	r1, r8
 800a0ee:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	; 0xa0
 800a0f2:	461a      	mov	r2, r3
 800a0f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0f6:	fb03 f302 	mul.w	r3, r3, r2
 800a0fa:	031b      	lsls	r3, r3, #12
 800a0fc:	440b      	add	r3, r1
 800a0fe:	677b      	str	r3, [r7, #116]	; 0x74
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)bmp_trim.dig_P1)>>33;
 800a100:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a102:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a106:	1c19      	adds	r1, r3, #0
 800a108:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 800a10c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800a110:	b29b      	uxth	r3, r3
 800a112:	f04f 0400 	mov.w	r4, #0
 800a116:	fb03 f502 	mul.w	r5, r3, r2
 800a11a:	fb01 f004 	mul.w	r0, r1, r4
 800a11e:	4428      	add	r0, r5
 800a120:	fba1 3403 	umull	r3, r4, r1, r3
 800a124:	1902      	adds	r2, r0, r4
 800a126:	4614      	mov	r4, r2
 800a128:	1062      	asrs	r2, r4, #1
 800a12a:	603a      	str	r2, [r7, #0]
 800a12c:	17e3      	asrs	r3, r4, #31
 800a12e:	607b      	str	r3, [r7, #4]
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	677b      	str	r3, [r7, #116]	; 0x74
	//check for divide by 0 error
	if(var1 == 0)return 0;
 800a134:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a136:	2b00      	cmp	r3, #0
 800a138:	d101      	bne.n	800a13e <BMP280_Compensate_Pressure+0x100>
 800a13a:	2300      	movs	r3, #0
 800a13c:	e0d9      	b.n	800a2f2 <BMP280_Compensate_Pressure+0x2b4>
	int64_t P = 1048576 - (int32_t)P_val;
 800a13e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a140:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800a144:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a148:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	P = (((P<<31)-var2)*3125)/var1;
 800a14c:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a150:	07e2      	lsls	r2, r4, #31
 800a152:	657a      	str	r2, [r7, #84]	; 0x54
 800a154:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a156:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 800a15a:	657a      	str	r2, [r7, #84]	; 0x54
 800a15c:	07db      	lsls	r3, r3, #31
 800a15e:	653b      	str	r3, [r7, #80]	; 0x50
 800a160:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a164:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a168:	1ac9      	subs	r1, r1, r3
 800a16a:	eb62 0204 	sbc.w	r2, r2, r4
 800a16e:	460b      	mov	r3, r1
 800a170:	4614      	mov	r4, r2
 800a172:	18db      	adds	r3, r3, r3
 800a174:	eb44 0404 	adc.w	r4, r4, r4
 800a178:	185b      	adds	r3, r3, r1
 800a17a:	eb44 0402 	adc.w	r4, r4, r2
 800a17e:	01a0      	lsls	r0, r4, #6
 800a180:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a182:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a184:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800a188:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a18a:	0198      	lsls	r0, r3, #6
 800a18c:	62b8      	str	r0, [r7, #40]	; 0x28
 800a18e:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800a192:	eb18 0803 	adds.w	r8, r8, r3
 800a196:	eb49 0904 	adc.w	r9, r9, r4
 800a19a:	4643      	mov	r3, r8
 800a19c:	464c      	mov	r4, r9
 800a19e:	00a0      	lsls	r0, r4, #2
 800a1a0:	6278      	str	r0, [r7, #36]	; 0x24
 800a1a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a1a4:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a1a8:	6278      	str	r0, [r7, #36]	; 0x24
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	623b      	str	r3, [r7, #32]
 800a1ae:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a1b2:	185b      	adds	r3, r3, r1
 800a1b4:	eb44 0402 	adc.w	r4, r4, r2
 800a1b8:	00a0      	lsls	r0, r4, #2
 800a1ba:	61f8      	str	r0, [r7, #28]
 800a1bc:	69f8      	ldr	r0, [r7, #28]
 800a1be:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a1c2:	61f8      	str	r0, [r7, #28]
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	61bb      	str	r3, [r7, #24]
 800a1c8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a1cc:	eb13 0801 	adds.w	r8, r3, r1
 800a1d0:	eb44 0902 	adc.w	r9, r4, r2
 800a1d4:	4640      	mov	r0, r8
 800a1d6:	4649      	mov	r1, r9
 800a1d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a1da:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a1de:	461a      	mov	r2, r3
 800a1e0:	4623      	mov	r3, r4
 800a1e2:	f7f6 ffe1 	bl	80011a8 <__aeabi_ldivmod>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = (((int64_t)(bmp_trim.dig_P9)) * (P>>13) * (P>>13)) >> 25;
 800a1ee:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800a1f2:	b218      	sxth	r0, r3
 800a1f4:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800a1f8:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a1fc:	0b5a      	lsrs	r2, r3, #13
 800a1fe:	64ba      	str	r2, [r7, #72]	; 0x48
 800a200:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a202:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800a206:	64ba      	str	r2, [r7, #72]	; 0x48
 800a208:	1363      	asrs	r3, r4, #13
 800a20a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a20c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800a210:	4623      	mov	r3, r4
 800a212:	fb03 f201 	mul.w	r2, r3, r1
 800a216:	462b      	mov	r3, r5
 800a218:	fb00 f303 	mul.w	r3, r0, r3
 800a21c:	441a      	add	r2, r3
 800a21e:	4623      	mov	r3, r4
 800a220:	fba0 3403 	umull	r3, r4, r0, r3
 800a224:	4422      	add	r2, r4
 800a226:	4614      	mov	r4, r2
 800a228:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a22c:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 800a230:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 800a234:	ea4f 3b62 	mov.w	fp, r2, asr #13
 800a238:	fb0a f104 	mul.w	r1, sl, r4
 800a23c:	fb03 f20b 	mul.w	r2, r3, fp
 800a240:	440a      	add	r2, r1
 800a242:	fba3 340a 	umull	r3, r4, r3, sl
 800a246:	4422      	add	r2, r4
 800a248:	4614      	mov	r4, r2
 800a24a:	0e5a      	lsrs	r2, r3, #25
 800a24c:	643a      	str	r2, [r7, #64]	; 0x40
 800a24e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a250:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800a254:	643a      	str	r2, [r7, #64]	; 0x40
 800a256:	1663      	asrs	r3, r4, #25
 800a258:	647b      	str	r3, [r7, #68]	; 0x44
 800a25a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a25c:	677b      	str	r3, [r7, #116]	; 0x74
	var2 = (((int64_t)(bmp_trim.dig_P8)) * P) >> 19;
 800a25e:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800a262:	b21b      	sxth	r3, r3
 800a264:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a268:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a26a:	fb04 f102 	mul.w	r1, r4, r2
 800a26e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a270:	fb03 f202 	mul.w	r2, r3, r2
 800a274:	440a      	add	r2, r1
 800a276:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a278:	fba1 3403 	umull	r3, r4, r1, r3
 800a27c:	4422      	add	r2, r4
 800a27e:	4614      	mov	r4, r2
 800a280:	0cda      	lsrs	r2, r3, #19
 800a282:	613a      	str	r2, [r7, #16]
 800a284:	693a      	ldr	r2, [r7, #16]
 800a286:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800a28a:	613a      	str	r2, [r7, #16]
 800a28c:	14e3      	asrs	r3, r4, #19
 800a28e:	617b      	str	r3, [r7, #20]
 800a290:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800a294:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	P = ((P + var1 + var2) >> 8) + (((int64_t)(bmp_trim.dig_P7))<<4);
 800a298:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a29a:	4619      	mov	r1, r3
 800a29c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a2a0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a2a4:	18c9      	adds	r1, r1, r3
 800a2a6:	eb42 0204 	adc.w	r2, r2, r4
 800a2aa:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a2ae:	185b      	adds	r3, r3, r1
 800a2b0:	eb44 0402 	adc.w	r4, r4, r2
 800a2b4:	0a1a      	lsrs	r2, r3, #8
 800a2b6:	63ba      	str	r2, [r7, #56]	; 0x38
 800a2b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2ba:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800a2be:	63ba      	str	r2, [r7, #56]	; 0x38
 800a2c0:	1223      	asrs	r3, r4, #8
 800a2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2c4:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 800a2c8:	b21b      	sxth	r3, r3
 800a2ca:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a2ce:	0122      	lsls	r2, r4, #4
 800a2d0:	637a      	str	r2, [r7, #52]	; 0x34
 800a2d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a2d4:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800a2d8:	637a      	str	r2, [r7, #52]	; 0x34
 800a2da:	011b      	lsls	r3, r3, #4
 800a2dc:	633b      	str	r3, [r7, #48]	; 0x30
 800a2de:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800a2e2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a2e6:	185b      	adds	r3, r3, r1
 800a2e8:	eb44 0402 	adc.w	r4, r4, r2
 800a2ec:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	return (uint32_t)P;
 800a2f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3778      	adds	r7, #120	; 0x78
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a2fc:	b002      	add	sp, #8
 800a2fe:	4770      	bx	lr

0800a300 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b098      	sub	sp, #96	; 0x60
 800a304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
	//check instance first
  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a306:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a30a:	2200      	movs	r2, #0
 800a30c:	601a      	str	r2, [r3, #0]
 800a30e:	605a      	str	r2, [r3, #4]
 800a310:	609a      	str	r2, [r3, #8]
 800a312:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a314:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a318:	2200      	movs	r2, #0
 800a31a:	601a      	str	r2, [r3, #0]
 800a31c:	605a      	str	r2, [r3, #4]
 800a31e:	609a      	str	r2, [r3, #8]
 800a320:	60da      	str	r2, [r3, #12]
 800a322:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a324:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a328:	2200      	movs	r2, #0
 800a32a:	601a      	str	r2, [r3, #0]
 800a32c:	605a      	str	r2, [r3, #4]
 800a32e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a330:	f107 0314 	add.w	r3, r7, #20
 800a334:	2200      	movs	r2, #0
 800a336:	601a      	str	r2, [r3, #0]
 800a338:	605a      	str	r2, [r3, #4]
 800a33a:	609a      	str	r2, [r3, #8]
 800a33c:	60da      	str	r2, [r3, #12]
 800a33e:	611a      	str	r2, [r3, #16]
 800a340:	615a      	str	r2, [r3, #20]
 800a342:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a344:	1d3b      	adds	r3, r7, #4
 800a346:	2200      	movs	r2, #0
 800a348:	601a      	str	r2, [r3, #0]
 800a34a:	605a      	str	r2, [r3, #4]
 800a34c:	609a      	str	r2, [r3, #8]
 800a34e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a350:	4b46      	ldr	r3, [pc, #280]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a352:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a356:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800a358:	4b44      	ldr	r3, [pc, #272]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a35a:	2201      	movs	r2, #1
 800a35c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a35e:	4b43      	ldr	r3, [pc, #268]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a360:	2200      	movs	r2, #0
 800a362:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 800a364:	4b41      	ldr	r3, [pc, #260]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a366:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a36a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a36c:	4b3f      	ldr	r3, [pc, #252]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a36e:	2200      	movs	r2, #0
 800a370:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a372:	4b3e      	ldr	r3, [pc, #248]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a374:	2200      	movs	r2, #0
 800a376:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a378:	483c      	ldr	r0, [pc, #240]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a37a:	f7fb fe8c 	bl	8006096 <HAL_TIM_Base_Init>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	d001      	beq.n	800a388 <MX_TIM2_Init+0x88>
  {
	  return HAL_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	e06d      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a388:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a38c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a38e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a392:	4619      	mov	r1, r3
 800a394:	4835      	ldr	r0, [pc, #212]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a396:	f7fc fb47 	bl	8006a28 <HAL_TIM_ConfigClockSource>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d001      	beq.n	800a3a4 <MX_TIM2_Init+0xa4>
  {
   return HAL_ERROR;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	e05f      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800a3a4:	4831      	ldr	r0, [pc, #196]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a3a6:	f7fb ff4f 	bl	8006248 <HAL_TIM_OC_Init>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d001      	beq.n	800a3b4 <MX_TIM2_Init+0xb4>
  {
   return HAL_ERROR;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e057      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800a3b4:	482d      	ldr	r0, [pc, #180]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a3b6:	f7fc f8c9 	bl	800654c <HAL_TIM_IC_Init>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d001      	beq.n	800a3c4 <MX_TIM2_Init+0xc4>
  {
   return HAL_ERROR;
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e04f      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a3c4:	2304      	movs	r3, #4
 800a3c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800a3c8:	2360      	movs	r3, #96	; 0x60
 800a3ca:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 800a3d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a3d8:	4619      	mov	r1, r3
 800a3da:	4824      	ldr	r0, [pc, #144]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a3dc:	f7fc fbdd 	bl	8006b9a <HAL_TIM_SlaveConfigSynchro>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <MX_TIM2_Init+0xea>
  {
   return HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e03c      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a3f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	481c      	ldr	r0, [pc, #112]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a3fa:	f7fd fa07 	bl	800780c <HAL_TIMEx_MasterConfigSynchronization>
 800a3fe:	4603      	mov	r3, r0
 800a400:	2b00      	cmp	r3, #0
 800a402:	d001      	beq.n	800a408 <MX_TIM2_Init+0x108>
  {
   return HAL_ERROR;
 800a404:	2301      	movs	r3, #1
 800a406:	e02d      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800a408:	2300      	movs	r3, #0
 800a40a:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 800a40c:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800a410:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800a412:	2302      	movs	r3, #2
 800a414:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a416:	2300      	movs	r3, #0
 800a418:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a41a:	f107 0314 	add.w	r3, r7, #20
 800a41e:	2200      	movs	r2, #0
 800a420:	4619      	mov	r1, r3
 800a422:	4812      	ldr	r0, [pc, #72]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a424:	f7fc f9e6 	bl	80067f4 <HAL_TIM_OC_ConfigChannel>
 800a428:	4603      	mov	r3, r0
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d001      	beq.n	800a432 <MX_TIM2_Init+0x132>
  {
   return HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	e018      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a432:	2300      	movs	r3, #0
 800a434:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a436:	2301      	movs	r3, #1
 800a438:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a43a:	2300      	movs	r3, #0
 800a43c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800a43e:	2300      	movs	r3, #0
 800a440:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a442:	1d3b      	adds	r3, r7, #4
 800a444:	2204      	movs	r2, #4
 800a446:	4619      	mov	r1, r3
 800a448:	4808      	ldr	r0, [pc, #32]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a44a:	f7fc fa51 	bl	80068f0 <HAL_TIM_IC_ConfigChannel>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d001      	beq.n	800a458 <MX_TIM2_Init+0x158>
  {
   return HAL_ERROR;
 800a454:	2301      	movs	r3, #1
 800a456:	e005      	b.n	800a464 <MX_TIM2_Init+0x164>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 800a458:	4b04      	ldr	r3, [pc, #16]	; (800a46c <MX_TIM2_Init+0x16c>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f06f 0201 	mvn.w	r2, #1
 800a460:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 800a462:	2300      	movs	r3, #0
}
 800a464:	4618      	mov	r0, r3
 800a466:	3760      	adds	r7, #96	; 0x60
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}
 800a46c:	200013c4 	.word	0x200013c4

0800a470 <MX_UART4_Init>:
  * @param None
  * @retval HAL_StatusTypeDef
  */

HAL_StatusTypeDef MX_UART4_Init(void)
{
 800a470:	b580      	push	{r7, lr}
 800a472:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800a474:	4b14      	ldr	r3, [pc, #80]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a476:	4a15      	ldr	r2, [pc, #84]	; (800a4cc <MX_UART4_Init+0x5c>)
 800a478:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = UART_BAUD_INIT;
 800a47a:	4b13      	ldr	r3, [pc, #76]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a47c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800a480:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800a482:	4b11      	ldr	r3, [pc, #68]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a484:	2200      	movs	r2, #0
 800a486:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a488:	4b0f      	ldr	r3, [pc, #60]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a48a:	2200      	movs	r2, #0
 800a48c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800a48e:	4b0e      	ldr	r3, [pc, #56]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a490:	2200      	movs	r2, #0
 800a492:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800a494:	4b0c      	ldr	r3, [pc, #48]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a496:	220c      	movs	r2, #12
 800a498:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a49a:	4b0b      	ldr	r3, [pc, #44]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a49c:	2200      	movs	r2, #0
 800a49e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a4a0:	4b09      	ldr	r3, [pc, #36]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a4a2:	2200      	movs	r2, #0
 800a4a4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a4a6:	4b08      	ldr	r3, [pc, #32]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	621a      	str	r2, [r3, #32]

  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a4ac:	4b06      	ldr	r3, [pc, #24]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800a4b2:	4805      	ldr	r0, [pc, #20]	; (800a4c8 <MX_UART4_Init+0x58>)
 800a4b4:	f7fd fa9f 	bl	80079f6 <HAL_UART_Init>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d001      	beq.n	800a4c2 <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 800a4be:	2301      	movs	r3, #1
 800a4c0:	e000      	b.n	800a4c4 <MX_UART4_Init+0x54>
  }

  return HAL_OK;
 800a4c2:	2300      	movs	r3, #0
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	20001344 	.word	0x20001344
 800a4cc:	40004c00 	.word	0x40004c00

0800a4d0 <MX_DMA_Init>:
  *@pram None
  *@retval HAL_StatusTypeDef
  */

static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b082      	sub	sp, #8
 800a4d4:	af00      	add	r7, sp, #0
	 * This piece of code is designed to completely reset the peripheral registers
	 * if an unwanted reset causes the DMA to keep the previous register settings and
	 * state. This causes unwanted interrupts in the program that are a nightmare to clear
	 */
	//for DMA RX channel
	if(DMA2_Channel5->CCR != 0)
 800a4d6:	4b44      	ldr	r3, [pc, #272]	; (800a5e8 <MX_DMA_Init+0x118>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d00d      	beq.n	800a4fa <MX_DMA_Init+0x2a>
 	{
 		  //clear channel to reset state
 		  hdma_uart4_rx.Instance = DMA2_Channel5;
 800a4de:	4b43      	ldr	r3, [pc, #268]	; (800a5ec <MX_DMA_Init+0x11c>)
 800a4e0:	4a41      	ldr	r2, [pc, #260]	; (800a5e8 <MX_DMA_Init+0x118>)
 800a4e2:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800a4e4:	4b41      	ldr	r3, [pc, #260]	; (800a5ec <MX_DMA_Init+0x11c>)
 800a4e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e8:	4a41      	ldr	r2, [pc, #260]	; (800a5f0 <MX_DMA_Init+0x120>)
 800a4ea:	6812      	ldr	r2, [r2, #0]
 800a4ec:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.ChannelIndex = 5;
 800a4ee:	4b3f      	ldr	r3, [pc, #252]	; (800a5ec <MX_DMA_Init+0x11c>)
 800a4f0:	2205      	movs	r2, #5
 800a4f2:	645a      	str	r2, [r3, #68]	; 0x44
 		  HAL_DMA_DeInit(&hdma_uart4_rx);
 800a4f4:	483d      	ldr	r0, [pc, #244]	; (800a5ec <MX_DMA_Init+0x11c>)
 800a4f6:	f7f7 fb0d 	bl	8001b14 <HAL_DMA_DeInit>
 	  }
	//for DMA TX channel
	if(DMA2_Channel3->CCR != 0)
 800a4fa:	4b3e      	ldr	r3, [pc, #248]	; (800a5f4 <MX_DMA_Init+0x124>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d00d      	beq.n	800a51e <MX_DMA_Init+0x4e>
	{
		hdma_uart4_tx.Instance = DMA2_Channel3;
 800a502:	4b3d      	ldr	r3, [pc, #244]	; (800a5f8 <MX_DMA_Init+0x128>)
 800a504:	4a3b      	ldr	r2, [pc, #236]	; (800a5f4 <MX_DMA_Init+0x124>)
 800a506:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.DmaBaseAddress->ISR = DMA2->ISR;
 800a508:	4b3b      	ldr	r3, [pc, #236]	; (800a5f8 <MX_DMA_Init+0x128>)
 800a50a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a50c:	4a38      	ldr	r2, [pc, #224]	; (800a5f0 <MX_DMA_Init+0x120>)
 800a50e:	6812      	ldr	r2, [r2, #0]
 800a510:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.ChannelIndex = 3;
 800a512:	4b39      	ldr	r3, [pc, #228]	; (800a5f8 <MX_DMA_Init+0x128>)
 800a514:	2203      	movs	r2, #3
 800a516:	645a      	str	r2, [r3, #68]	; 0x44
		HAL_DMA_DeInit(&hdma_uart4_tx);
 800a518:	4837      	ldr	r0, [pc, #220]	; (800a5f8 <MX_DMA_Init+0x128>)
 800a51a:	f7f7 fafb 	bl	8001b14 <HAL_DMA_DeInit>
	}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a51e:	4a37      	ldr	r2, [pc, #220]	; (800a5fc <MX_DMA_Init+0x12c>)
 800a520:	4b36      	ldr	r3, [pc, #216]	; (800a5fc <MX_DMA_Init+0x12c>)
 800a522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a524:	f043 0302 	orr.w	r3, r3, #2
 800a528:	6493      	str	r3, [r2, #72]	; 0x48
 800a52a:	4b34      	ldr	r3, [pc, #208]	; (800a5fc <MX_DMA_Init+0x12c>)
 800a52c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a52e:	f003 0302 	and.w	r3, r3, #2
 800a532:	607b      	str	r3, [r7, #4]
 800a534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a536:	4a31      	ldr	r2, [pc, #196]	; (800a5fc <MX_DMA_Init+0x12c>)
 800a538:	4b30      	ldr	r3, [pc, #192]	; (800a5fc <MX_DMA_Init+0x12c>)
 800a53a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a53c:	f043 0301 	orr.w	r3, r3, #1
 800a540:	6493      	str	r3, [r2, #72]	; 0x48
 800a542:	4b2e      	ldr	r3, [pc, #184]	; (800a5fc <MX_DMA_Init+0x12c>)
 800a544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a546:	f003 0301 	and.w	r3, r3, #1
 800a54a:	603b      	str	r3, [r7, #0]
 800a54c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 800a54e:	4b2c      	ldr	r3, [pc, #176]	; (800a600 <MX_DMA_Init+0x130>)
 800a550:	4a2c      	ldr	r2, [pc, #176]	; (800a604 <MX_DMA_Init+0x134>)
 800a552:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 800a554:	4b2a      	ldr	r3, [pc, #168]	; (800a600 <MX_DMA_Init+0x130>)
 800a556:	2200      	movs	r2, #0
 800a558:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800a55a:	4b29      	ldr	r3, [pc, #164]	; (800a600 <MX_DMA_Init+0x130>)
 800a55c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a560:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800a562:	4b27      	ldr	r3, [pc, #156]	; (800a600 <MX_DMA_Init+0x130>)
 800a564:	2240      	movs	r2, #64	; 0x40
 800a566:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 800a568:	4b25      	ldr	r3, [pc, #148]	; (800a600 <MX_DMA_Init+0x130>)
 800a56a:	2280      	movs	r2, #128	; 0x80
 800a56c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a56e:	4b24      	ldr	r3, [pc, #144]	; (800a600 <MX_DMA_Init+0x130>)
 800a570:	2200      	movs	r2, #0
 800a572:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a574:	4b22      	ldr	r3, [pc, #136]	; (800a600 <MX_DMA_Init+0x130>)
 800a576:	2200      	movs	r2, #0
 800a578:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 800a57a:	4b21      	ldr	r3, [pc, #132]	; (800a600 <MX_DMA_Init+0x130>)
 800a57c:	2200      	movs	r2, #0
 800a57e:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 800a580:	4b1f      	ldr	r3, [pc, #124]	; (800a600 <MX_DMA_Init+0x130>)
 800a582:	2200      	movs	r2, #0
 800a584:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 800a586:	481e      	ldr	r0, [pc, #120]	; (800a600 <MX_DMA_Init+0x130>)
 800a588:	f7f7 fa0c 	bl	80019a4 <HAL_DMA_Init>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d001      	beq.n	800a596 <MX_DMA_Init+0xc6>
  {
    return HAL_ERROR;
 800a592:	2301      	movs	r3, #1
 800a594:	e024      	b.n	800a5e0 <MX_DMA_Init+0x110>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 800a596:	4b15      	ldr	r3, [pc, #84]	; (800a5ec <MX_DMA_Init+0x11c>)
 800a598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a59a:	2200      	movs	r2, #0
 800a59c:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 800a59e:	4b16      	ldr	r3, [pc, #88]	; (800a5f8 <MX_DMA_Init+0x128>)
 800a5a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 800a5a6:	4b16      	ldr	r3, [pc, #88]	; (800a600 <MX_DMA_Init+0x130>)
 800a5a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	200b      	movs	r0, #11
 800a5b4:	f7f7 f99d 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a5b8:	200b      	movs	r0, #11
 800a5ba:	f7f7 f9b6 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800a5be:	2200      	movs	r2, #0
 800a5c0:	2100      	movs	r1, #0
 800a5c2:	203a      	movs	r0, #58	; 0x3a
 800a5c4:	f7f7 f995 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 800a5c8:	203a      	movs	r0, #58	; 0x3a
 800a5ca:	f7f7 f9ae 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	2100      	movs	r1, #0
 800a5d2:	203c      	movs	r0, #60	; 0x3c
 800a5d4:	f7f7 f98d 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800a5d8:	203c      	movs	r0, #60	; 0x3c
 800a5da:	f7f7 f9a6 	bl	800192a <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 800a5de:	2300      	movs	r3, #0
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	3708      	adds	r7, #8
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}
 800a5e8:	40020458 	.word	0x40020458
 800a5ec:	20000a74 	.word	0x20000a74
 800a5f0:	40020400 	.word	0x40020400
 800a5f4:	40020430 	.word	0x40020430
 800a5f8:	20001c08 	.word	0x20001c08
 800a5fc:	40021000 	.word	0x40021000
 800a600:	20000af8 	.word	0x20000af8
 800a604:	40020008 	.word	0x40020008

0800a608 <GPS_Log_Begin>:


//======================= 5. Utility Function Definitions ===============================

void GPS_Log_Begin(void)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	af00      	add	r7, sp, #0
	//stop and clear any counter thats still running
	htim2.Instance->CR1 &= ~TIM_CR1_CEN;
 800a60c:	4b23      	ldr	r3, [pc, #140]	; (800a69c <GPS_Log_Begin+0x94>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a22      	ldr	r2, [pc, #136]	; (800a69c <GPS_Log_Begin+0x94>)
 800a612:	6812      	ldr	r2, [r2, #0]
 800a614:	6812      	ldr	r2, [r2, #0]
 800a616:	f022 0201 	bic.w	r2, r2, #1
 800a61a:	601a      	str	r2, [r3, #0]
	htim2.Instance->CNT = 0;
 800a61c:	4b1f      	ldr	r3, [pc, #124]	; (800a69c <GPS_Log_Begin+0x94>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	2200      	movs	r2, #0
 800a622:	625a      	str	r2, [r3, #36]	; 0x24
	  __HAL_UART_ENABLE_IT(&huart4,UART_IT_IDLE);
 800a624:	4b1e      	ldr	r3, [pc, #120]	; (800a6a0 <GPS_Log_Begin+0x98>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	4a1d      	ldr	r2, [pc, #116]	; (800a6a0 <GPS_Log_Begin+0x98>)
 800a62a:	6812      	ldr	r2, [r2, #0]
 800a62c:	6812      	ldr	r2, [r2, #0]
 800a62e:	f042 0210 	orr.w	r2, r2, #16
 800a632:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(huart4.hdmarx, DMA_IT_TC);
 800a634:	4b1a      	ldr	r3, [pc, #104]	; (800a6a0 <GPS_Log_Begin+0x98>)
 800a636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a19      	ldr	r2, [pc, #100]	; (800a6a0 <GPS_Log_Begin+0x98>)
 800a63c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a63e:	6812      	ldr	r2, [r2, #0]
 800a640:	6812      	ldr	r2, [r2, #0]
 800a642:	f042 0202 	orr.w	r2, r2, #2
 800a646:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(&htim2,TIM_FLAG_CC1) == SET)
 800a648:	4b14      	ldr	r3, [pc, #80]	; (800a69c <GPS_Log_Begin+0x94>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	691b      	ldr	r3, [r3, #16]
 800a64e:	f003 0302 	and.w	r3, r3, #2
 800a652:	2b02      	cmp	r3, #2
 800a654:	d104      	bne.n	800a660 <GPS_Log_Begin+0x58>
	  {
	   __HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_CC1);
 800a656:	4b11      	ldr	r3, [pc, #68]	; (800a69c <GPS_Log_Begin+0x94>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f06f 0202 	mvn.w	r2, #2
 800a65e:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 800a660:	4b10      	ldr	r3, [pc, #64]	; (800a6a4 <GPS_Log_Begin+0x9c>)
 800a662:	2200      	movs	r2, #0
 800a664:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_CC1);
 800a666:	4b0d      	ldr	r3, [pc, #52]	; (800a69c <GPS_Log_Begin+0x94>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4a0c      	ldr	r2, [pc, #48]	; (800a69c <GPS_Log_Begin+0x94>)
 800a66c:	6812      	ldr	r2, [r2, #0]
 800a66e:	68d2      	ldr	r2, [r2, #12]
 800a670:	f042 0202 	orr.w	r2, r2, #2
 800a674:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 800a676:	2100      	movs	r1, #0
 800a678:	4808      	ldr	r0, [pc, #32]	; (800a69c <GPS_Log_Begin+0x94>)
 800a67a:	f7fb fe19 	bl	80062b0 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim2);
 800a67e:	4807      	ldr	r0, [pc, #28]	; (800a69c <GPS_Log_Begin+0x94>)
 800a680:	f7fb fd8e 	bl	80061a0 <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(&huart4,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 800a684:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a688:	4907      	ldr	r1, [pc, #28]	; (800a6a8 <GPS_Log_Begin+0xa0>)
 800a68a:	4805      	ldr	r0, [pc, #20]	; (800a6a0 <GPS_Log_Begin+0x98>)
 800a68c:	f7fd fc12 	bl	8007eb4 <HAL_UART_Receive_DMA>
	  log_gps = SET;
 800a690:	4b06      	ldr	r3, [pc, #24]	; (800a6ac <GPS_Log_Begin+0xa4>)
 800a692:	2201      	movs	r2, #1
 800a694:	701a      	strb	r2, [r3, #0]
}
 800a696:	bf00      	nop
 800a698:	bd80      	pop	{r7, pc}
 800a69a:	bf00      	nop
 800a69c:	200013c4 	.word	0x200013c4
 800a6a0:	20001344 	.word	0x20001344
 800a6a4:	20000b40 	.word	0x20000b40
 800a6a8:	20000b44 	.word	0x20000b44
 800a6ac:	20002450 	.word	0x20002450

0800a6b0 <GPS_Log_Stop>:

void GPS_Log_Stop(void)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	af00      	add	r7, sp, #0
	  log_gps = RESET;
 800a6b4:	4b06      	ldr	r3, [pc, #24]	; (800a6d0 <GPS_Log_Stop+0x20>)
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	701a      	strb	r2, [r3, #0]
	  packet_full = 0;
 800a6ba:	4b06      	ldr	r3, [pc, #24]	; (800a6d4 <GPS_Log_Stop+0x24>)
 800a6bc:	2200      	movs	r2, #0
 800a6be:	701a      	strb	r2, [r3, #0]
	  HAL_UART_DMAStop(&huart4);
 800a6c0:	4805      	ldr	r0, [pc, #20]	; (800a6d8 <GPS_Log_Stop+0x28>)
 800a6c2:	f7fd fd13 	bl	80080ec <HAL_UART_DMAStop>
	  HAL_TIM_Base_Stop(&htim2);
 800a6c6:	4805      	ldr	r0, [pc, #20]	; (800a6dc <GPS_Log_Stop+0x2c>)
 800a6c8:	f7fb fd40 	bl	800614c <HAL_TIM_Base_Stop>

}
 800a6cc:	bf00      	nop
 800a6ce:	bd80      	pop	{r7, pc}
 800a6d0:	20002450 	.word	0x20002450
 800a6d4:	20000aec 	.word	0x20000aec
 800a6d8:	20001344 	.word	0x20001344
 800a6dc:	200013c4 	.word	0x200013c4

0800a6e0 <Clear_Buffer>:

void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800a6ea:	683a      	ldr	r2, [r7, #0]
 800a6ec:	2100      	movs	r1, #0
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f005 f817 	bl	800f722 <memset>
}
 800a6f4:	bf00      	nop
 800a6f6:	3708      	adds	r7, #8
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b088      	sub	sp, #32
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 800a704:	2300      	movs	r3, #0
 800a706:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 800a708:	2300      	movs	r3, #0
 800a70a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 800a70c:	2300      	movs	r3, #0
 800a70e:	61bb      	str	r3, [r7, #24]
 800a710:	e00d      	b.n	800a72e <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	3302      	adds	r3, #2
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	4413      	add	r3, r2
 800a71a:	7819      	ldrb	r1, [r3, #0]
 800a71c:	f107 020c 	add.w	r2, r7, #12
 800a720:	69bb      	ldr	r3, [r7, #24]
 800a722:	4413      	add	r3, r2
 800a724:	460a      	mov	r2, r1
 800a726:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	3301      	adds	r3, #1
 800a72c:	61bb      	str	r3, [r7, #24]
 800a72e:	69bb      	ldr	r3, [r7, #24]
 800a730:	2b02      	cmp	r3, #2
 800a732:	ddee      	ble.n	800a712 <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 800a734:	f107 030c 	add.w	r3, r7, #12
 800a738:	492c      	ldr	r1, [pc, #176]	; (800a7ec <is_valid+0xf0>)
 800a73a:	4618      	mov	r0, r3
 800a73c:	f7f5 fd48 	bl	80001d0 <strcmp>
 800a740:	4603      	mov	r3, r0
 800a742:	2b00      	cmp	r3, #0
 800a744:	d019      	beq.n	800a77a <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 800a746:	f107 030c 	add.w	r3, r7, #12
 800a74a:	4929      	ldr	r1, [pc, #164]	; (800a7f0 <is_valid+0xf4>)
 800a74c:	4618      	mov	r0, r3
 800a74e:	f7f5 fd3f 	bl	80001d0 <strcmp>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00d      	beq.n	800a774 <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 800a758:	f107 030c 	add.w	r3, r7, #12
 800a75c:	4925      	ldr	r1, [pc, #148]	; (800a7f4 <is_valid+0xf8>)
 800a75e:	4618      	mov	r0, r3
 800a760:	f7f5 fd36 	bl	80001d0 <strcmp>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d001      	beq.n	800a76e <is_valid+0x72>
			{
				return -1;
 800a76a:	23ff      	movs	r3, #255	; 0xff
 800a76c:	e039      	b.n	800a7e2 <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 800a76e:	2302      	movs	r3, #2
 800a770:	77fb      	strb	r3, [r7, #31]
 800a772:	e004      	b.n	800a77e <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 800a774:	2303      	movs	r3, #3
 800a776:	77fb      	strb	r3, [r7, #31]
 800a778:	e001      	b.n	800a77e <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 800a77a:	2301      	movs	r3, #1
 800a77c:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 800a77e:	2300      	movs	r3, #0
 800a780:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 800a782:	e008      	b.n	800a796 <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	b29a      	uxth	r2, r3
 800a78a:	8afb      	ldrh	r3, [r7, #22]
 800a78c:	4053      	eors	r3, r2
 800a78e:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	3301      	adds	r3, #1
 800a794:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	781b      	ldrb	r3, [r3, #0]
 800a79a:	2b2a      	cmp	r3, #42	; 0x2a
 800a79c:	d1f2      	bne.n	800a784 <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	607b      	str	r3, [r7, #4]
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	f000 f825 	bl	800a7f8 <char_to_hex>
 800a7ae:	4603      	mov	r3, r0
 800a7b0:	011b      	lsls	r3, r3, #4
 800a7b2:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	3301      	adds	r3, #1
 800a7b8:	607b      	str	r3, [r7, #4]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f000 f81a 	bl	800a7f8 <char_to_hex>
 800a7c4:	4603      	mov	r3, r0
 800a7c6:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 800a7c8:	7d7b      	ldrb	r3, [r7, #21]
 800a7ca:	b29a      	uxth	r2, r3
 800a7cc:	7d3b      	ldrb	r3, [r7, #20]
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	4413      	add	r3, r2
 800a7d2:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 800a7d4:	8afa      	ldrh	r2, [r7, #22]
 800a7d6:	8a7b      	ldrh	r3, [r7, #18]
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d001      	beq.n	800a7e0 <is_valid+0xe4>
	{
		return -1;
 800a7dc:	23ff      	movs	r3, #255	; 0xff
 800a7de:	e000      	b.n	800a7e2 <is_valid+0xe6>
	}

	return flag;
 800a7e0:	7ffb      	ldrb	r3, [r7, #31]
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3720      	adds	r7, #32
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}
 800a7ea:	bf00      	nop
 800a7ec:	080171a8 	.word	0x080171a8
 800a7f0:	080171ac 	.word	0x080171ac
 800a7f4:	080171b0 	.word	0x080171b0

0800a7f8 <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	4603      	mov	r3, r0
 800a800:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 800a802:	79fb      	ldrb	r3, [r7, #7]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d101      	bne.n	800a80c <char_to_hex+0x14>
	{
		return 0;
 800a808:	2300      	movs	r3, #0
 800a80a:	e01e      	b.n	800a84a <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 800a80c:	79fb      	ldrb	r3, [r7, #7]
 800a80e:	2b2f      	cmp	r3, #47	; 0x2f
 800a810:	d906      	bls.n	800a820 <char_to_hex+0x28>
 800a812:	79fb      	ldrb	r3, [r7, #7]
 800a814:	2b39      	cmp	r3, #57	; 0x39
 800a816:	d803      	bhi.n	800a820 <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 800a818:	79fb      	ldrb	r3, [r7, #7]
 800a81a:	3b30      	subs	r3, #48	; 0x30
 800a81c:	b2db      	uxtb	r3, r3
 800a81e:	e014      	b.n	800a84a <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 800a820:	79fb      	ldrb	r3, [r7, #7]
 800a822:	2b60      	cmp	r3, #96	; 0x60
 800a824:	d906      	bls.n	800a834 <char_to_hex+0x3c>
 800a826:	79fb      	ldrb	r3, [r7, #7]
 800a828:	2b66      	cmp	r3, #102	; 0x66
 800a82a:	d803      	bhi.n	800a834 <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 800a82c:	79fb      	ldrb	r3, [r7, #7]
 800a82e:	3b57      	subs	r3, #87	; 0x57
 800a830:	b2db      	uxtb	r3, r3
 800a832:	e00a      	b.n	800a84a <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 800a834:	79fb      	ldrb	r3, [r7, #7]
 800a836:	2b40      	cmp	r3, #64	; 0x40
 800a838:	d906      	bls.n	800a848 <char_to_hex+0x50>
 800a83a:	79fb      	ldrb	r3, [r7, #7]
 800a83c:	2b46      	cmp	r3, #70	; 0x46
 800a83e:	d803      	bhi.n	800a848 <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 800a840:	79fb      	ldrb	r3, [r7, #7]
 800a842:	3b37      	subs	r3, #55	; 0x37
 800a844:	b2db      	uxtb	r3, r3
 800a846:	e000      	b.n	800a84a <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 800a848:	23ff      	movs	r3, #255	; 0xff
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	370c      	adds	r7, #12
 800a84e:	46bd      	mov	sp, r7
 800a850:	bc80      	pop	{r7}
 800a852:	4770      	bx	lr

0800a854 <parse_ZDA>:
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */

uint8_t parse_ZDA(char* ZDAstring)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b088      	sub	sp, #32
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 800a85c:	2000      	movs	r0, #0
 800a85e:	f007 fa5f 	bl	8011d20 <time>
 800a862:	4603      	mov	r3, r0
 800a864:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 800a866:	f107 030c 	add.w	r3, r7, #12
 800a86a:	4618      	mov	r0, r3
 800a86c:	f004 fc3a 	bl	800f0e4 <localtime>
 800a870:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 800a872:	bf00      	nop
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	1c5a      	adds	r2, r3, #1
 800a878:	607a      	str	r2, [r7, #4]
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	2b2c      	cmp	r3, #44	; 0x2c
 800a87e:	d1f9      	bne.n	800a874 <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	1c5a      	adds	r2, r3, #1
 800a884:	607a      	str	r2, [r7, #4]
 800a886:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800a888:	2300      	movs	r3, #0
 800a88a:	61fb      	str	r3, [r7, #28]
 800a88c:	e011      	b.n	800a8b2 <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 800a88e:	69fb      	ldr	r3, [r7, #28]
 800a890:	687a      	ldr	r2, [r7, #4]
 800a892:	4413      	add	r3, r2
 800a894:	781b      	ldrb	r3, [r3, #0]
 800a896:	2b2c      	cmp	r3, #44	; 0x2c
 800a898:	d108      	bne.n	800a8ac <parse_ZDA+0x58>
 800a89a:	69fb      	ldr	r3, [r7, #28]
 800a89c:	3301      	adds	r3, #1
 800a89e:	687a      	ldr	r2, [r7, #4]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	781b      	ldrb	r3, [r3, #0]
 800a8a4:	2b2c      	cmp	r3, #44	; 0x2c
 800a8a6:	d101      	bne.n	800a8ac <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 800a8a8:	23ff      	movs	r3, #255	; 0xff
 800a8aa:	e094      	b.n	800a9d6 <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800a8ac:	69fb      	ldr	r3, [r7, #28]
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	61fb      	str	r3, [r7, #28]
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f7f5 fc96 	bl	80001e4 <strlen>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	69fb      	ldr	r3, [r7, #28]
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d8e6      	bhi.n	800a88e <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a8c8:	4613      	mov	r3, r2
 800a8ca:	009b      	lsls	r3, r3, #2
 800a8cc:	4413      	add	r3, r2
 800a8ce:	005b      	lsls	r3, r3, #1
 800a8d0:	461a      	mov	r2, r3
 800a8d2:	697b      	ldr	r3, [r7, #20]
 800a8d4:	3301      	adds	r3, #1
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	3b30      	subs	r3, #48	; 0x30
 800a8da:	4413      	add	r3, r2
 800a8dc:	1c9a      	adds	r2, r3, #2
 800a8de:	69bb      	ldr	r3, [r7, #24]
 800a8e0:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 800a8e2:	697b      	ldr	r3, [r7, #20]
 800a8e4:	3302      	adds	r3, #2
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a8ec:	4613      	mov	r3, r2
 800a8ee:	009b      	lsls	r3, r3, #2
 800a8f0:	4413      	add	r3, r2
 800a8f2:	005b      	lsls	r3, r3, #1
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	3303      	adds	r3, #3
 800a8fa:	781b      	ldrb	r3, [r3, #0]
 800a8fc:	3b30      	subs	r3, #48	; 0x30
 800a8fe:	4413      	add	r3, r2
 800a900:	1e5a      	subs	r2, r3, #1
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	3304      	adds	r3, #4
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a910:	4613      	mov	r3, r2
 800a912:	009b      	lsls	r3, r3, #2
 800a914:	4413      	add	r3, r2
 800a916:	005b      	lsls	r3, r3, #1
 800a918:	461a      	mov	r2, r3
 800a91a:	697b      	ldr	r3, [r7, #20]
 800a91c:	3305      	adds	r3, #5
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	3b30      	subs	r3, #48	; 0x30
 800a922:	4413      	add	r3, r2
 800a924:	1e5a      	subs	r2, r3, #1
 800a926:	69bb      	ldr	r3, [r7, #24]
 800a928:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 800a92a:	bf00      	nop
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	1c5a      	adds	r2, r3, #1
 800a930:	607a      	str	r2, [r7, #4]
 800a932:	781b      	ldrb	r3, [r3, #0]
 800a934:	2b2c      	cmp	r3, #44	; 0x2c
 800a936:	d1f9      	bne.n	800a92c <parse_ZDA+0xd8>
	temp = ZDAstring;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	781b      	ldrb	r3, [r3, #0]
 800a940:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a944:	4613      	mov	r3, r2
 800a946:	009b      	lsls	r3, r3, #2
 800a948:	4413      	add	r3, r2
 800a94a:	005b      	lsls	r3, r3, #1
 800a94c:	461a      	mov	r2, r3
 800a94e:	697b      	ldr	r3, [r7, #20]
 800a950:	3301      	adds	r3, #1
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	3b30      	subs	r3, #48	; 0x30
 800a956:	441a      	add	r2, r3
 800a958:	69bb      	ldr	r3, [r7, #24]
 800a95a:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	3303      	adds	r3, #3
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a966:	4613      	mov	r3, r2
 800a968:	009b      	lsls	r3, r3, #2
 800a96a:	4413      	add	r3, r2
 800a96c:	005b      	lsls	r3, r3, #1
 800a96e:	461a      	mov	r2, r3
 800a970:	697b      	ldr	r3, [r7, #20]
 800a972:	3304      	adds	r3, #4
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	3b30      	subs	r3, #48	; 0x30
 800a978:	4413      	add	r3, r2
 800a97a:	1e5a      	subs	r2, r3, #1
 800a97c:	69bb      	ldr	r3, [r7, #24]
 800a97e:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 800a980:	697b      	ldr	r3, [r7, #20]
 800a982:	3306      	adds	r3, #6
 800a984:	781b      	ldrb	r3, [r3, #0]
 800a986:	3b30      	subs	r3, #48	; 0x30
 800a988:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a98c:	fb02 f203 	mul.w	r2, r2, r3
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	3307      	adds	r3, #7
 800a994:	781b      	ldrb	r3, [r3, #0]
 800a996:	3b30      	subs	r3, #48	; 0x30
 800a998:	2164      	movs	r1, #100	; 0x64
 800a99a:	fb01 f303 	mul.w	r3, r1, r3
 800a99e:	18d1      	adds	r1, r2, r3
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	3308      	adds	r3, #8
 800a9a4:	781b      	ldrb	r3, [r3, #0]
 800a9a6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	4413      	add	r3, r2
 800a9b0:	005b      	lsls	r3, r3, #1
 800a9b2:	18ca      	adds	r2, r1, r3
 800a9b4:	697b      	ldr	r3, [r7, #20]
 800a9b6:	3309      	adds	r3, #9
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	3b30      	subs	r3, #48	; 0x30
 800a9bc:	4413      	add	r3, r2
 800a9be:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 800a9c2:	69bb      	ldr	r3, [r7, #24]
 800a9c4:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 800a9c6:	69b8      	ldr	r0, [r7, #24]
 800a9c8:	f004 ff94 	bl	800f8f4 <mktime>
 800a9cc:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	4a03      	ldr	r2, [pc, #12]	; (800a9e0 <parse_ZDA+0x18c>)
 800a9d2:	6013      	str	r3, [r2, #0]
	return 0;
 800a9d4:	2300      	movs	r3, #0
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3720      	adds	r7, #32
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20000ae8 	.word	0x20000ae8

0800a9e4 <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 800a9e4:	b5b0      	push	{r4, r5, r7, lr}
 800a9e6:	b086      	sub	sp, #24
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	3306      	adds	r3, #6
 800a9f4:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800a9fe:	e002      	b.n	800aa06 <Parse_GLL+0x22>
	{
		count++;
 800aa00:	7dbb      	ldrb	r3, [r7, #22]
 800aa02:	3301      	adds	r3, #1
 800aa04:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	1c5a      	adds	r2, r3, #1
 800aa0a:	607a      	str	r2, [r7, #4]
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	2b2c      	cmp	r3, #44	; 0x2c
 800aa10:	d1f6      	bne.n	800aa00 <Parse_GLL+0x1c>
	}
	if((count > 0))
 800aa12:	7dbb      	ldrb	r3, [r7, #22]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d02e      	beq.n	800aa76 <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 800aa18:	7dbb      	ldrb	r3, [r7, #22]
 800aa1a:	693a      	ldr	r2, [r7, #16]
 800aa1c:	4413      	add	r3, r2
 800aa1e:	2200      	movs	r2, #0
 800aa20:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 800aa22:	7dbb      	ldrb	r3, [r7, #22]
 800aa24:	3301      	adds	r3, #1
 800aa26:	75bb      	strb	r3, [r7, #22]
 800aa28:	7dbb      	ldrb	r3, [r7, #22]
 800aa2a:	693a      	ldr	r2, [r7, #16]
 800aa2c:	4413      	add	r3, r2
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	2b53      	cmp	r3, #83	; 0x53
 800aa32:	d102      	bne.n	800aa3a <Parse_GLL+0x56>
 800aa34:	f04f 33ff 	mov.w	r3, #4294967295
 800aa38:	e000      	b.n	800aa3c <Parse_GLL+0x58>
 800aa3a:	2301      	movs	r3, #1
 800aa3c:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 800aa3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7f5 fd7e 	bl	8000544 <__aeabi_i2d>
 800aa48:	4604      	mov	r4, r0
 800aa4a:	460d      	mov	r5, r1
 800aa4c:	6938      	ldr	r0, [r7, #16]
 800aa4e:	f004 fb17 	bl	800f080 <atof>
 800aa52:	4602      	mov	r2, r0
 800aa54:	460b      	mov	r3, r1
 800aa56:	4620      	mov	r0, r4
 800aa58:	4629      	mov	r1, r5
 800aa5a:	f7f5 fdd9 	bl	8000610 <__aeabi_dmul>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	460c      	mov	r4, r1
 800aa62:	4618      	mov	r0, r3
 800aa64:	4621      	mov	r1, r4
 800aa66:	f7f6 f8cb 	bl	8000c00 <__aeabi_d2f>
 800aa6a:	4602      	mov	r2, r0
 800aa6c:	4b28      	ldr	r3, [pc, #160]	; (800ab10 <Parse_GLL+0x12c>)
 800aa6e:	601a      	str	r2, [r3, #0]
		flag++;
 800aa70:	7dfb      	ldrb	r3, [r7, #23]
 800aa72:	3301      	adds	r3, #1
 800aa74:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 800aa76:	bf00      	nop
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	1c5a      	adds	r2, r3, #1
 800aa7c:	607a      	str	r2, [r7, #4]
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	2b2c      	cmp	r3, #44	; 0x2c
 800aa82:	d1f9      	bne.n	800aa78 <Parse_GLL+0x94>
	temp = GLLstring;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	613b      	str	r3, [r7, #16]
	count = 0;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800aa8c:	e002      	b.n	800aa94 <Parse_GLL+0xb0>
	{
			count++;
 800aa8e:	7dbb      	ldrb	r3, [r7, #22]
 800aa90:	3301      	adds	r3, #1
 800aa92:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	1c5a      	adds	r2, r3, #1
 800aa98:	607a      	str	r2, [r7, #4]
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	2b2c      	cmp	r3, #44	; 0x2c
 800aa9e:	d1f6      	bne.n	800aa8e <Parse_GLL+0xaa>
	}
	if((count > 0))
 800aaa0:	7dbb      	ldrb	r3, [r7, #22]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d02e      	beq.n	800ab04 <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 800aaa6:	7dbb      	ldrb	r3, [r7, #22]
 800aaa8:	693a      	ldr	r2, [r7, #16]
 800aaaa:	4413      	add	r3, r2
 800aaac:	2200      	movs	r2, #0
 800aaae:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 800aab0:	7dbb      	ldrb	r3, [r7, #22]
 800aab2:	3301      	adds	r3, #1
 800aab4:	75bb      	strb	r3, [r7, #22]
 800aab6:	7dbb      	ldrb	r3, [r7, #22]
 800aab8:	693a      	ldr	r2, [r7, #16]
 800aaba:	4413      	add	r3, r2
 800aabc:	781b      	ldrb	r3, [r3, #0]
 800aabe:	2b57      	cmp	r3, #87	; 0x57
 800aac0:	d102      	bne.n	800aac8 <Parse_GLL+0xe4>
 800aac2:	f04f 33ff 	mov.w	r3, #4294967295
 800aac6:	e000      	b.n	800aaca <Parse_GLL+0xe6>
 800aac8:	2301      	movs	r3, #1
 800aaca:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 800aacc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aad0:	4618      	mov	r0, r3
 800aad2:	f7f5 fd37 	bl	8000544 <__aeabi_i2d>
 800aad6:	4604      	mov	r4, r0
 800aad8:	460d      	mov	r5, r1
 800aada:	6938      	ldr	r0, [r7, #16]
 800aadc:	f004 fad0 	bl	800f080 <atof>
 800aae0:	4602      	mov	r2, r0
 800aae2:	460b      	mov	r3, r1
 800aae4:	4620      	mov	r0, r4
 800aae6:	4629      	mov	r1, r5
 800aae8:	f7f5 fd92 	bl	8000610 <__aeabi_dmul>
 800aaec:	4603      	mov	r3, r0
 800aaee:	460c      	mov	r4, r1
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	4621      	mov	r1, r4
 800aaf4:	f7f6 f884 	bl	8000c00 <__aeabi_d2f>
 800aaf8:	4602      	mov	r2, r0
 800aafa:	4b05      	ldr	r3, [pc, #20]	; (800ab10 <Parse_GLL+0x12c>)
 800aafc:	605a      	str	r2, [r3, #4]
			flag++;
 800aafe:	7dfb      	ldrb	r3, [r7, #23]
 800ab00:	3301      	adds	r3, #1
 800ab02:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 800ab04:	7dfb      	ldrb	r3, [r7, #23]

}
 800ab06:	4618      	mov	r0, r3
 800ab08:	3718      	adds	r7, #24
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	bdb0      	pop	{r4, r5, r7, pc}
 800ab0e:	bf00      	nop
 800ab10:	20000af0 	.word	0x20000af0

0800ab14 <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b089      	sub	sp, #36	; 0x24
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 800ab1c:	2300      	movs	r3, #0
 800ab1e:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 800ab24:	e008      	b.n	800ab38 <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 800ab26:	69bb      	ldr	r3, [r7, #24]
 800ab28:	1c5a      	adds	r2, r3, #1
 800ab2a:	61ba      	str	r2, [r7, #24]
 800ab2c:	781b      	ldrb	r3, [r3, #0]
 800ab2e:	2b2c      	cmp	r3, #44	; 0x2c
 800ab30:	d102      	bne.n	800ab38 <parse_GSA+0x24>
 800ab32:	7ffb      	ldrb	r3, [r7, #31]
 800ab34:	3301      	adds	r3, #1
 800ab36:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 800ab38:	7ffb      	ldrb	r3, [r7, #31]
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d9f3      	bls.n	800ab26 <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	1c5a      	adds	r2, r3, #1
 800ab42:	61ba      	str	r2, [r7, #24]
 800ab44:	781b      	ldrb	r3, [r3, #0]
 800ab46:	3b30      	subs	r3, #48	; 0x30
 800ab48:	b2da      	uxtb	r2, r3
 800ab4a:	4b45      	ldr	r3, [pc, #276]	; (800ac60 <parse_GSA+0x14c>)
 800ab4c:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 800ab52:	2300      	movs	r3, #0
 800ab54:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800ab56:	e015      	b.n	800ab84 <parse_GSA+0x70>
	{
		uint8_t count = 0;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 800ab5c:	e002      	b.n	800ab64 <parse_GSA+0x50>
 800ab5e:	7d7b      	ldrb	r3, [r7, #21]
 800ab60:	3301      	adds	r3, #1
 800ab62:	757b      	strb	r3, [r7, #21]
 800ab64:	69bb      	ldr	r3, [r7, #24]
 800ab66:	3301      	adds	r3, #1
 800ab68:	61bb      	str	r3, [r7, #24]
 800ab6a:	69bb      	ldr	r3, [r7, #24]
 800ab6c:	781b      	ldrb	r3, [r3, #0]
 800ab6e:	2b2c      	cmp	r3, #44	; 0x2c
 800ab70:	d1f5      	bne.n	800ab5e <parse_GSA+0x4a>
		if(count > 0)
 800ab72:	7d7b      	ldrb	r3, [r7, #21]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d002      	beq.n	800ab7e <parse_GSA+0x6a>
		{
			numsats++;
 800ab78:	7dfb      	ldrb	r3, [r7, #23]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 800ab7e:	7dbb      	ldrb	r3, [r7, #22]
 800ab80:	3301      	adds	r3, #1
 800ab82:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800ab84:	7dbb      	ldrb	r3, [r7, #22]
 800ab86:	2b0b      	cmp	r3, #11
 800ab88:	d9e6      	bls.n	800ab58 <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 800ab8a:	4a35      	ldr	r2, [pc, #212]	; (800ac60 <parse_GSA+0x14c>)
 800ab8c:	7dfb      	ldrb	r3, [r7, #23]
 800ab8e:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 800ab90:	f107 0308 	add.w	r3, r7, #8
 800ab94:	2200      	movs	r2, #0
 800ab96:	601a      	str	r2, [r3, #0]
 800ab98:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	613b      	str	r3, [r7, #16]
 800ab9e:	e043      	b.n	800ac28 <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	005b      	lsls	r3, r3, #1
 800aba4:	f107 0220 	add.w	r2, r7, #32
 800aba8:	4413      	add	r3, r2
 800abaa:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800abae:	461a      	mov	r2, r3
 800abb0:	0092      	lsls	r2, r2, #2
 800abb2:	4413      	add	r3, r2
 800abb4:	005b      	lsls	r3, r3, #1
 800abb6:	b2da      	uxtb	r2, r3
 800abb8:	69bb      	ldr	r3, [r7, #24]
 800abba:	781b      	ldrb	r3, [r3, #0]
 800abbc:	4413      	add	r3, r2
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	3b30      	subs	r3, #48	; 0x30
 800abc2:	b2da      	uxtb	r2, r3
 800abc4:	693b      	ldr	r3, [r7, #16]
 800abc6:	005b      	lsls	r3, r3, #1
 800abc8:	f107 0120 	add.w	r1, r7, #32
 800abcc:	440b      	add	r3, r1
 800abce:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 800abd2:	69bb      	ldr	r3, [r7, #24]
 800abd4:	3301      	adds	r3, #1
 800abd6:	61bb      	str	r3, [r7, #24]
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	2b2e      	cmp	r3, #46	; 0x2e
 800abde:	d1df      	bne.n	800aba0 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 800abe0:	e018      	b.n	800ac14 <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	005b      	lsls	r3, r3, #1
 800abe6:	f107 0220 	add.w	r2, r7, #32
 800abea:	4413      	add	r3, r2
 800abec:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 800abf0:	461a      	mov	r2, r3
 800abf2:	0092      	lsls	r2, r2, #2
 800abf4:	4413      	add	r3, r2
 800abf6:	005b      	lsls	r3, r3, #1
 800abf8:	b2da      	uxtb	r2, r3
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	781b      	ldrb	r3, [r3, #0]
 800abfe:	4413      	add	r3, r2
 800ac00:	b2db      	uxtb	r3, r3
 800ac02:	3b30      	subs	r3, #48	; 0x30
 800ac04:	b2da      	uxtb	r2, r3
 800ac06:	693b      	ldr	r3, [r7, #16]
 800ac08:	005b      	lsls	r3, r3, #1
 800ac0a:	f107 0120 	add.w	r1, r7, #32
 800ac0e:	440b      	add	r3, r1
 800ac10:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 800ac14:	69bb      	ldr	r3, [r7, #24]
 800ac16:	3301      	adds	r3, #1
 800ac18:	61bb      	str	r3, [r7, #24]
 800ac1a:	69bb      	ldr	r3, [r7, #24]
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	2b2c      	cmp	r3, #44	; 0x2c
 800ac20:	d1df      	bne.n	800abe2 <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	3301      	adds	r3, #1
 800ac26:	613b      	str	r3, [r7, #16]
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	ddd1      	ble.n	800abd2 <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 800ac2e:	4b0c      	ldr	r3, [pc, #48]	; (800ac60 <parse_GSA+0x14c>)
 800ac30:	3302      	adds	r3, #2
 800ac32:	f107 0208 	add.w	r2, r7, #8
 800ac36:	8812      	ldrh	r2, [r2, #0]
 800ac38:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 800ac3a:	4b09      	ldr	r3, [pc, #36]	; (800ac60 <parse_GSA+0x14c>)
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	f107 030a 	add.w	r3, r7, #10
 800ac42:	881b      	ldrh	r3, [r3, #0]
 800ac44:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 800ac46:	4b06      	ldr	r3, [pc, #24]	; (800ac60 <parse_GSA+0x14c>)
 800ac48:	3304      	adds	r3, #4
 800ac4a:	f107 020c 	add.w	r2, r7, #12
 800ac4e:	8812      	ldrh	r2, [r2, #0]
 800ac50:	801a      	strh	r2, [r3, #0]
	return 0;
 800ac52:	2300      	movs	r3, #0
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3724      	adds	r7, #36	; 0x24
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bc80      	pop	{r7}
 800ac5c:	4770      	bx	lr
 800ac5e:	bf00      	nop
 800ac60:	20000adc 	.word	0x20000adc

0800ac64 <init_GPS>:

//================== 5. Peripheral Function Definitions ===============================

GPS_Init_msg_t init_GPS(GPS_Handle_Typedef *hgps)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b084      	sub	sp, #16
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 800ac6c:	f7ff fc30 	bl	800a4d0 <MX_DMA_Init>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d001      	beq.n	800ac7a <init_GPS+0x16>
 800ac76:	2306      	movs	r3, #6
 800ac78:	e078      	b.n	800ad6c <init_GPS+0x108>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800ac7a:	f7ff fbf9 	bl	800a470 <MX_UART4_Init>
 800ac7e:	4603      	mov	r3, r0
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d001      	beq.n	800ac88 <init_GPS+0x24>
 800ac84:	2306      	movs	r3, #6
 800ac86:	e071      	b.n	800ad6c <init_GPS+0x108>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800ac88:	f7ff fb3a 	bl	800a300 <MX_TIM2_Init>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d001      	beq.n	800ac96 <init_GPS+0x32>
 800ac92:	2306      	movs	r3, #6
 800ac94:	e06a      	b.n	800ad6c <init_GPS+0x108>

	/* attach handlers to gps instances*/
	hgps->gps_huart = &huart4;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	4a36      	ldr	r2, [pc, #216]	; (800ad74 <init_GPS+0x110>)
 800ac9a:	601a      	str	r2, [r3, #0]
	hgps->gps_htim  = &htim2;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	4a36      	ldr	r2, [pc, #216]	; (800ad78 <init_GPS+0x114>)
 800aca0:	609a      	str	r2, [r3, #8]
	hgps->gps_hdmamem = &hdma_memtomem_dma1_channel1;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	4a35      	ldr	r2, [pc, #212]	; (800ad7c <init_GPS+0x118>)
 800aca6:	605a      	str	r2, [r3, #4]

	/* Attach pointers to data buffer */
	hgps->GPS_Tx_Buffer = DMA_TX_Buffer;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	4a35      	ldr	r2, [pc, #212]	; (800ad80 <init_GPS+0x11c>)
 800acac:	611a      	str	r2, [r3, #16]
	hgps->GPS_Rx_Buffer = DMA_RX_Buffer;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4a34      	ldr	r2, [pc, #208]	; (800ad84 <init_GPS+0x120>)
 800acb2:	60da      	str	r2, [r3, #12]
	hgps->GPS_Mem_Buffer = GNSS_Buffer;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	4a34      	ldr	r2, [pc, #208]	; (800ad88 <init_GPS+0x124>)
 800acb8:	615a      	str	r2, [r3, #20]

	//poll a byte to see if reciever online
	uint8_t test_byte;
	if(HAL_UART_Receive(hgps->gps_huart,&test_byte,1,250) != HAL_OK)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	6818      	ldr	r0, [r3, #0]
 800acbe:	f107 010e 	add.w	r1, r7, #14
 800acc2:	23fa      	movs	r3, #250	; 0xfa
 800acc4:	2201      	movs	r2, #1
 800acc6:	f7fc ffac 	bl	8007c22 <HAL_UART_Receive>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d001      	beq.n	800acd4 <init_GPS+0x70>
	{
		return GPS_Init_Offline_Error;
 800acd0:	2307      	movs	r3, #7
 800acd2:	e04b      	b.n	800ad6c <init_GPS+0x108>
	}
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f000 f941 	bl	800af5c <UBX_Send_Ack>
 800acda:	4603      	mov	r3, r0
 800acdc:	73fb      	strb	r3, [r7, #15]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 800acde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d115      	bne.n	800ad12 <init_GPS+0xae>
	{
		Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	691b      	ldr	r3, [r3, #16]
 800acea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800acee:	4618      	mov	r0, r3
 800acf0:	f7ff fcf6 	bl	800a6e0 <Clear_Buffer>
		Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	695b      	ldr	r3, [r3, #20]
 800acf8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800acfc:	4618      	mov	r0, r3
 800acfe:	f7ff fcef 	bl	800a6e0 <Clear_Buffer>
		if( UBX_Configure_Baudrate(hgps) != UBX_ACK_ACK)
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	f000 fa5a 	bl	800b1bc <UBX_Configure_Baudrate>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	2b01      	cmp	r3, #1
 800ad0c:	d025      	beq.n	800ad5a <init_GPS+0xf6>
		{
			return GPS_Init_Baud_Config_Error;
 800ad0e:	2303      	movs	r3, #3
 800ad10:	e02c      	b.n	800ad6c <init_GPS+0x108>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 800ad12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad16:	f113 0f03 	cmn.w	r3, #3
 800ad1a:	d112      	bne.n	800ad42 <init_GPS+0xde>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(hgps,115200) == HAL_OK)
 800ad1c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 f8a1 	bl	800ae68 <USART_Set_Baudrate>
 800ad26:	4603      	mov	r3, r0
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d104      	bne.n	800ad36 <init_GPS+0xd2>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f000 f915 	bl	800af5c <UBX_Send_Ack>
 800ad32:	4603      	mov	r3, r0
 800ad34:	73fb      	strb	r3, [r7, #15]
		}
		if(GPS_Acknowledgement_State != UBX_ACK_ACK)
 800ad36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad3a:	2b01      	cmp	r3, #1
 800ad3c:	d00d      	beq.n	800ad5a <init_GPS+0xf6>
		{
			return GPS_Init_Ack_Error;
 800ad3e:	2302      	movs	r3, #2
 800ad40:	e014      	b.n	800ad6c <init_GPS+0x108>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx || GPS_Acknowledgement_State == UBX_ERROR)
 800ad42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad46:	f113 0f02 	cmn.w	r3, #2
 800ad4a:	d004      	beq.n	800ad56 <init_GPS+0xf2>
 800ad4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad54:	d101      	bne.n	800ad5a <init_GPS+0xf6>
	{
		return GPS_Init_Ack_Tx_Error;
 800ad56:	2305      	movs	r3, #5
 800ad58:	e008      	b.n	800ad6c <init_GPS+0x108>
	}
	//configure message buffer
	if( UBX_Configure_Messages(hgps) != UBX_OK )
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f000 fa78 	bl	800b250 <UBX_Configure_Messages>
 800ad60:	4603      	mov	r3, r0
 800ad62:	2b02      	cmp	r3, #2
 800ad64:	d001      	beq.n	800ad6a <init_GPS+0x106>
	{
		return GPS_Init_MSG_Config_Error;
 800ad66:	2304      	movs	r3, #4
 800ad68:	e000      	b.n	800ad6c <init_GPS+0x108>
	}
	return GPS_Init_OK;
 800ad6a:	2301      	movs	r3, #1
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3710      	adds	r7, #16
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	20001344 	.word	0x20001344
 800ad78:	200013c4 	.word	0x200013c4
 800ad7c:	20000af8 	.word	0x20000af8
 800ad80:	20001c50 	.word	0x20001c50
 800ad84:	20000b44 	.word	0x20000b44
 800ad88:	20001404 	.word	0x20001404

0800ad8c <deinit_GPS>:

GPS_Init_msg_t deinit_GPS(GPS_Handle_Typedef* hgps)
{
 800ad8c:	b580      	push	{r7, lr}
 800ad8e:	b082      	sub	sp, #8
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
	/* Deinit Timer */
	if(hgps->gps_htim->Instance != GPS_TIM_PORT)
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	689b      	ldr	r3, [r3, #8]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad9e:	d004      	beq.n	800adaa <deinit_GPS+0x1e>
	{
		hgps->gps_htim->Instance = GPS_TIM_PORT;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800ada8:	601a      	str	r2, [r3, #0]
	}
	//Disable Timer
	HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	4618      	mov	r0, r3
 800adb0:	f7fb fa20 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(hgps->gps_htim) != HAL_OK)
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	689b      	ldr	r3, [r3, #8]
 800adb8:	4618      	mov	r0, r3
 800adba:	f7fb f997 	bl	80060ec <HAL_TIM_Base_DeInit>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d001      	beq.n	800adc8 <deinit_GPS+0x3c>
	{
		return GPS_Init_Periph_Config_Error;
 800adc4:	2306      	movs	r3, #6
 800adc6:	e046      	b.n	800ae56 <deinit_GPS+0xca>
	}
	//detach instance
	hgps->gps_htim = NULL;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2200      	movs	r2, #0
 800adcc:	609a      	str	r2, [r3, #8]
	/* De init UART*/
	if(hgps->gps_huart->Instance != GPS_UART_PORT)
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	4a22      	ldr	r2, [pc, #136]	; (800ae60 <deinit_GPS+0xd4>)
 800add6:	4293      	cmp	r3, r2
 800add8:	d003      	beq.n	800ade2 <deinit_GPS+0x56>
	{
		hgps->gps_huart->Instance = GPS_UART_PORT;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	4a20      	ldr	r2, [pc, #128]	; (800ae60 <deinit_GPS+0xd4>)
 800ade0:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(hgps->gps_huart) != HAL_OK)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	4618      	mov	r0, r3
 800ade8:	f7fc fe53 	bl	8007a92 <HAL_UART_DeInit>
 800adec:	4603      	mov	r3, r0
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d001      	beq.n	800adf6 <deinit_GPS+0x6a>
	{
		return GPS_Init_Periph_Config_Error;
 800adf2:	2306      	movs	r3, #6
 800adf4:	e02f      	b.n	800ae56 <deinit_GPS+0xca>
	}
	hgps->gps_huart = NULL;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2200      	movs	r2, #0
 800adfa:	601a      	str	r2, [r3, #0]
	/* De init DMA Memory Stream*/
	if(hgps->gps_hdmamem->Instance != DMA1_Channel1)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a18      	ldr	r2, [pc, #96]	; (800ae64 <deinit_GPS+0xd8>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d003      	beq.n	800ae10 <deinit_GPS+0x84>
	{
		hgps->gps_hdmamem->Instance = DMA1_Channel1;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	685b      	ldr	r3, [r3, #4]
 800ae0c:	4a15      	ldr	r2, [pc, #84]	; (800ae64 <deinit_GPS+0xd8>)
 800ae0e:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(hgps->gps_hdmamem) != HAL_OK)
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	4618      	mov	r0, r3
 800ae16:	f7f6 fe7d 	bl	8001b14 <HAL_DMA_DeInit>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d001      	beq.n	800ae24 <deinit_GPS+0x98>
	{
		return GPS_Init_Periph_Config_Error;
 800ae20:	2306      	movs	r3, #6
 800ae22:	e018      	b.n	800ae56 <deinit_GPS+0xca>
	}
	hgps->gps_hdmamem = NULL;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	2200      	movs	r2, #0
 800ae28:	605a      	str	r2, [r3, #4]

	/* Clear memory buffers*/
	Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ae32:	4618      	mov	r0, r3
 800ae34:	f7ff fc54 	bl	800a6e0 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	691b      	ldr	r3, [r3, #16]
 800ae3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ae40:	4618      	mov	r0, r3
 800ae42:	f7ff fc4d 	bl	800a6e0 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	695b      	ldr	r3, [r3, #20]
 800ae4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ae4e:	4618      	mov	r0, r3
 800ae50:	f7ff fc46 	bl	800a6e0 <Clear_Buffer>


	return GPS_Init_OK;
 800ae54:	2301      	movs	r3, #1
}
 800ae56:	4618      	mov	r0, r3
 800ae58:	3708      	adds	r7, #8
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	40004c00 	.word	0x40004c00
 800ae64:	40020008 	.word	0x40020008

0800ae68 <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(GPS_Handle_Typedef* hgps,uint32_t baud)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b084      	sub	sp, #16
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
 800ae70:	6039      	str	r1, [r7, #0]
	//disable UART peripheral and change baud rate
 	 hgps->gps_huart->Instance->CR1 &= ~USART_CR1_UE;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	687a      	ldr	r2, [r7, #4]
 800ae7a:	6812      	ldr	r2, [r2, #0]
 800ae7c:	6812      	ldr	r2, [r2, #0]
 800ae7e:	6812      	ldr	r2, [r2, #0]
 800ae80:	f022 0201 	bic.w	r2, r2, #1
 800ae84:	601a      	str	r2, [r3, #0]
 	 hgps->gps_huart->Init.BaudRate = baud;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	683a      	ldr	r2, [r7, #0]
 800ae8c:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(hgps->gps_huart) != HAL_OK)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4618      	mov	r0, r3
 800ae94:	f7fc fdaf 	bl	80079f6 <HAL_UART_Init>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d001      	beq.n	800aea2 <USART_Set_Baudrate+0x3a>
	 {
		return HAL_ERROR;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	e056      	b.n	800af50 <USART_Set_Baudrate+0xe8>
	 }
	 hgps->gps_huart->Instance->CR1 |= USART_CR1_UE;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	6812      	ldr	r2, [r2, #0]
 800aeac:	6812      	ldr	r2, [r2, #0]
 800aeae:	6812      	ldr	r2, [r2, #0]
 800aeb0:	f042 0201 	orr.w	r2, r2, #1
 800aeb4:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	69db      	ldr	r3, [r3, #28]
 800aebe:	f003 0302 	and.w	r3, r3, #2
 800aec2:	2b02      	cmp	r3, #2
 800aec4:	d104      	bne.n	800aed0 <USART_Set_Baudrate+0x68>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2202      	movs	r2, #2
 800aece:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	69db      	ldr	r3, [r3, #28]
 800aed8:	f003 0304 	and.w	r3, r3, #4
 800aedc:	2b04      	cmp	r3, #4
 800aede:	d104      	bne.n	800aeea <USART_Set_Baudrate+0x82>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2204      	movs	r2, #4
 800aee8:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	69db      	ldr	r3, [r3, #28]
 800aef2:	f003 0308 	and.w	r3, r3, #8
 800aef6:	2b08      	cmp	r3, #8
 800aef8:	d10a      	bne.n	800af10 <USART_Set_Baudrate+0xa8>
	 {
	 	uint8_t temp = hgps->gps_huart->Instance->RDR;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800af02:	b29b      	uxth	r3, r3
 800af04:	73fb      	strb	r3, [r7, #15]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	2208      	movs	r2, #8
 800af0e:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	69db      	ldr	r3, [r3, #28]
 800af18:	f003 0301 	and.w	r3, r3, #1
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d104      	bne.n	800af2a <USART_Set_Baudrate+0xc2>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	2201      	movs	r2, #1
 800af28:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_IDLE) == SET)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	69db      	ldr	r3, [r3, #28]
 800af32:	f003 0310 	and.w	r3, r3, #16
 800af36:	2b10      	cmp	r3, #16
 800af38:	d104      	bne.n	800af44 <USART_Set_Baudrate+0xdc>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	2210      	movs	r2, #16
 800af42:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(hgps->gps_htim,TIM_CHANNEL_1,576000);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4a03      	ldr	r2, [pc, #12]	; (800af58 <USART_Set_Baudrate+0xf0>)
 800af4c:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 800af4e:	2300      	movs	r3, #0
}
 800af50:	4618      	mov	r0, r3
 800af52:	3710      	adds	r7, #16
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	0008ca00 	.word	0x0008ca00

0800af5c <UBX_Send_Ack>:

//======================= 6. UBX Function Definitions =================================

UBX_MSG_t UBX_Send_Ack(GPS_Handle_Typedef *hgps)
{
 800af5c:	b5b0      	push	{r4, r5, r7, lr}
 800af5e:	b092      	sub	sp, #72	; 0x48
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]

	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 800af64:	4b90      	ldr	r3, [pc, #576]	; (800b1a8 <UBX_Send_Ack+0x24c>)
 800af66:	f107 0418 	add.w	r4, r7, #24
 800af6a:	461d      	mov	r5, r3
 800af6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800af6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800af70:	e895 0003 	ldmia.w	r5, {r0, r1}
 800af74:	6020      	str	r0, [r4, #0]
 800af76:	3404      	adds	r4, #4
 800af78:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 800af7a:	2315      	movs	r3, #21
 800af7c:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 800af7e:	2300      	movs	r3, #0
 800af80:	647b      	str	r3, [r7, #68]	; 0x44
 800af82:	e00c      	b.n	800af9e <UBX_Send_Ack+0x42>
	 {
	  	hgps->GPS_Tx_Buffer[i] = ubx_ack_string[i];
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	691a      	ldr	r2, [r3, #16]
 800af88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800af8a:	4413      	add	r3, r2
 800af8c:	f107 0118 	add.w	r1, r7, #24
 800af90:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af92:	440a      	add	r2, r1
 800af94:	7812      	ldrb	r2, [r2, #0]
 800af96:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 800af98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800af9a:	3301      	adds	r3, #1
 800af9c:	647b      	str	r3, [r7, #68]	; 0x44
 800af9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800afa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa2:	429a      	cmp	r2, r3
 800afa4:	dbee      	blt.n	800af84 <UBX_Send_Ack+0x28>
	 }
	 TX_Cplt = 0;
 800afa6:	4b81      	ldr	r3, [pc, #516]	; (800b1ac <UBX_Send_Ack+0x250>)
 800afa8:	2200      	movs	r2, #0
 800afaa:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	69db      	ldr	r3, [r3, #28]
 800afb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afb8:	2b40      	cmp	r3, #64	; 0x40
 800afba:	d104      	bne.n	800afc6 <UBX_Send_Ack+0x6a>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	2240      	movs	r2, #64	; 0x40
 800afc4:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	687a      	ldr	r2, [r7, #4]
 800afce:	6812      	ldr	r2, [r2, #0]
 800afd0:	6812      	ldr	r2, [r2, #0]
 800afd2:	6812      	ldr	r2, [r2, #0]
 800afd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800afd8:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer, size) == HAL_OK)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	6818      	ldr	r0, [r3, #0]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	691b      	ldr	r3, [r3, #16]
 800afe2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800afe4:	b292      	uxth	r2, r2
 800afe6:	4619      	mov	r1, r3
 800afe8:	f7fc fee8 	bl	8007dbc <HAL_UART_Transmit_DMA>
 800afec:	4603      	mov	r3, r0
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d15a      	bne.n	800b0a8 <UBX_Send_Ack+0x14c>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 800aff2:	bf00      	nop
 800aff4:	4b6d      	ldr	r3, [pc, #436]	; (800b1ac <UBX_Send_Ack+0x250>)
 800aff6:	781b      	ldrb	r3, [r3, #0]
 800aff8:	2b01      	cmp	r3, #1
 800affa:	d1fb      	bne.n	800aff4 <UBX_Send_Ack+0x98>
	 TX_Cplt = 0; //clear flag
 800affc:	4b6b      	ldr	r3, [pc, #428]	; (800b1ac <UBX_Send_Ack+0x250>)
 800affe:	2200      	movs	r2, #0
 800b000:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	6812      	ldr	r2, [r2, #0]
 800b00c:	6812      	ldr	r2, [r2, #0]
 800b00e:	6812      	ldr	r2, [r2, #0]
 800b010:	f042 0210 	orr.w	r2, r2, #16
 800b014:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	6812      	ldr	r2, [r2, #0]
 800b022:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b024:	6812      	ldr	r2, [r2, #0]
 800b026:	6812      	ldr	r2, [r2, #0]
 800b028:	f042 0202 	orr.w	r2, r2, #2
 800b02c:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	689b      	ldr	r3, [r3, #8]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	691b      	ldr	r3, [r3, #16]
 800b036:	f003 0302 	and.w	r3, r3, #2
 800b03a:	2b02      	cmp	r3, #2
 800b03c:	d105      	bne.n	800b04a <UBX_Send_Ack+0xee>
	 {
		 __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f06f 0202 	mvn.w	r2, #2
 800b048:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 800b04a:	4b59      	ldr	r3, [pc, #356]	; (800b1b0 <UBX_Send_Ack+0x254>)
 800b04c:	2200      	movs	r2, #0
 800b04e:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(hgps->gps_huart,hgps->GPS_Rx_Buffer, DMA_RX_BUFFER_SIZE);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	6818      	ldr	r0, [r3, #0]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b05c:	4619      	mov	r1, r3
 800b05e:	f7fc ff29 	bl	8007eb4 <HAL_UART_Receive_DMA>

	 __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	689b      	ldr	r3, [r3, #8]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	6892      	ldr	r2, [r2, #8]
 800b06c:	6812      	ldr	r2, [r2, #0]
 800b06e:	68d2      	ldr	r2, [r2, #12]
 800b070:	f042 0202 	orr.w	r2, r2, #2
 800b074:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	689b      	ldr	r3, [r3, #8]
 800b07a:	2100      	movs	r1, #0
 800b07c:	4618      	mov	r0, r3
 800b07e:	f7fb f917 	bl	80062b0 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	689b      	ldr	r3, [r3, #8]
 800b086:	4618      	mov	r0, r3
 800b088:	f7fb f88a 	bl	80061a0 <HAL_TIM_Base_Start_IT>
	 }
	  while(M2M_Txfer_Cplt != SET)
 800b08c:	e00c      	b.n	800b0a8 <UBX_Send_Ack+0x14c>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  //Check for either receiver time out or peripheral timeout event
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 800b08e:	4b48      	ldr	r3, [pc, #288]	; (800b1b0 <UBX_Send_Ack+0x254>)
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	2b03      	cmp	r3, #3
 800b094:	d108      	bne.n	800b0a8 <UBX_Send_Ack+0x14c>
		  {
			  TIM_IDLE_Timeout = RESET;
 800b096:	4b47      	ldr	r3, [pc, #284]	; (800b1b4 <UBX_Send_Ack+0x258>)
 800b098:	2200      	movs	r2, #0
 800b09a:	701a      	strb	r2, [r3, #0]
			  M2M_Txfer_Cplt = RESET;
 800b09c:	4b44      	ldr	r3, [pc, #272]	; (800b1b0 <UBX_Send_Ack+0x254>)
 800b09e:	2200      	movs	r2, #0
 800b0a0:	701a      	strb	r2, [r3, #0]
			  return UBX_TIMEOUT_Rx;
 800b0a2:	f06f 0302 	mvn.w	r3, #2
 800b0a6:	e07a      	b.n	800b19e <UBX_Send_Ack+0x242>
	  while(M2M_Txfer_Cplt != SET)
 800b0a8:	4b41      	ldr	r3, [pc, #260]	; (800b1b0 <UBX_Send_Ack+0x254>)
 800b0aa:	781b      	ldrb	r3, [r3, #0]
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d1ee      	bne.n	800b08e <UBX_Send_Ack+0x132>
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 800b0b0:	4b3f      	ldr	r3, [pc, #252]	; (800b1b0 <UBX_Send_Ack+0x254>)
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 800b0b6:	23b5      	movs	r3, #181	; 0xb5
 800b0b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 800b0bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b0c0:	4619      	mov	r1, r3
 800b0c2:	483d      	ldr	r0, [pc, #244]	; (800b1b8 <UBX_Send_Ack+0x25c>)
 800b0c4:	f004 ff26 	bl	800ff14 <strchr>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	4b3a      	ldr	r3, [pc, #232]	; (800b1b8 <UBX_Send_Ack+0x25c>)
 800b0ce:	1ad3      	subs	r3, r2, r3
 800b0d0:	633b      	str	r3, [r7, #48]	; 0x30
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 800b0d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	db60      	blt.n	800b19a <UBX_Send_Ack+0x23e>
 800b0d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b0de:	dc5c      	bgt.n	800b19a <UBX_Send_Ack+0x23e>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 800b0e0:	f107 030c 	add.w	r3, r7, #12
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	601a      	str	r2, [r3, #0]
 800b0e8:	605a      	str	r2, [r3, #4]
 800b0ea:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&hgps->GPS_Mem_Buffer[index],10);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	695a      	ldr	r2, [r3, #20]
 800b0f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f2:	441a      	add	r2, r3
 800b0f4:	f107 030c 	add.w	r3, r7, #12
 800b0f8:	6810      	ldr	r0, [r2, #0]
 800b0fa:	6851      	ldr	r1, [r2, #4]
 800b0fc:	c303      	stmia	r3!, {r0, r1}
 800b0fe:	8912      	ldrh	r2, [r2, #8]
 800b100:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 800b102:	7b3b      	ldrb	r3, [r7, #12]
 800b104:	021b      	lsls	r3, r3, #8
 800b106:	b21a      	sxth	r2, r3
 800b108:	7b7b      	ldrb	r3, [r7, #13]
 800b10a:	b21b      	sxth	r3, r3
 800b10c:	4313      	orrs	r3, r2
 800b10e:	b21b      	sxth	r3, r3
 800b110:	85fb      	strh	r3, [r7, #46]	; 0x2e
	  if(header == 0xb562)
 800b112:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b114:	f24b 5262 	movw	r2, #46434	; 0xb562
 800b118:	4293      	cmp	r3, r2
 800b11a:	d13e      	bne.n	800b19a <UBX_Send_Ack+0x23e>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 800b11c:	2300      	movs	r3, #0
 800b11e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b122:	2300      	movs	r3, #0
 800b124:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b128:	2302      	movs	r3, #2
 800b12a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b12c:	e013      	b.n	800b156 <UBX_Send_Ack+0x1fa>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 800b12e:	f107 020c 	add.w	r2, r7, #12
 800b132:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b134:	4413      	add	r3, r2
 800b136:	781a      	ldrb	r2, [r3, #0]
 800b138:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b13c:	4413      	add	r3, r2
 800b13e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 800b142:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b146:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b14a:	4413      	add	r3, r2
 800b14c:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b152:	3301      	adds	r3, #1
 800b154:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b156:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b158:	2b07      	cmp	r3, #7
 800b15a:	dde8      	ble.n	800b12e <UBX_Send_Ack+0x1d2>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 800b15c:	7d3b      	ldrb	r3, [r7, #20]
 800b15e:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 800b162:	429a      	cmp	r2, r3
 800b164:	d116      	bne.n	800b194 <UBX_Send_Ack+0x238>
 800b166:	7d7b      	ldrb	r3, [r7, #21]
 800b168:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d111      	bne.n	800b194 <UBX_Send_Ack+0x238>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 800b170:	7bbb      	ldrb	r3, [r7, #14]
 800b172:	2b05      	cmp	r3, #5
 800b174:	d111      	bne.n	800b19a <UBX_Send_Ack+0x23e>
	 	 	{
	 		 	switch (msg[3])
 800b176:	7bfb      	ldrb	r3, [r7, #15]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d002      	beq.n	800b182 <UBX_Send_Ack+0x226>
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	d004      	beq.n	800b18a <UBX_Send_Ack+0x22e>
	 	 	if(msg[2] == 0x05)
 800b180:	e00b      	b.n	800b19a <UBX_Send_Ack+0x23e>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 800b182:	2300      	movs	r3, #0
 800b184:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b188:	e003      	b.n	800b192 <UBX_Send_Ack+0x236>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 800b18a:	2301      	movs	r3, #1
 800b18c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b190:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 800b192:	e002      	b.n	800b19a <UBX_Send_Ack+0x23e>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 800b194:	23ff      	movs	r3, #255	; 0xff
 800b196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 800b19a:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800b19e:	4618      	mov	r0, r3
 800b1a0:	3748      	adds	r7, #72	; 0x48
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	bdb0      	pop	{r4, r5, r7, pc}
 800b1a6:	bf00      	nop
 800b1a8:	080171b4 	.word	0x080171b4
 800b1ac:	20001c04 	.word	0x20001c04
 800b1b0:	20000b40 	.word	0x20000b40
 800b1b4:	20000ae4 	.word	0x20000ae4
 800b1b8:	20001404 	.word	0x20001404

0800b1bc <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(GPS_Handle_Typedef* hgps)
{
 800b1bc:	b5b0      	push	{r4, r5, r7, lr}
 800b1be:	b08a      	sub	sp, #40	; 0x28
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 800b1c4:	4b20      	ldr	r3, [pc, #128]	; (800b248 <UBX_Configure_Baudrate+0x8c>)
 800b1c6:	f107 0408 	add.w	r4, r7, #8
 800b1ca:	461d      	mov	r5, r3
 800b1cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b1ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b1d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b1d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 800b1d8:	231c      	movs	r3, #28
 800b1da:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(hgps->GPS_Tx_Buffer,ubx_baude_rate_config,size);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	691b      	ldr	r3, [r3, #16]
 800b1e0:	f107 0108 	add.w	r1, r7, #8
 800b1e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f004 fa90 	bl	800f70c <memcpy>
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer,size) == HAL_OK)
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6818      	ldr	r0, [r3, #0]
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	691b      	ldr	r3, [r3, #16]
 800b1f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1f6:	b292      	uxth	r2, r2
 800b1f8:	4619      	mov	r1, r3
 800b1fa:	f7fc fddf 	bl	8007dbc <HAL_UART_Transmit_DMA>
 800b1fe:	4603      	mov	r3, r0
 800b200:	2b00      	cmp	r3, #0
 800b202:	d11b      	bne.n	800b23c <UBX_Configure_Baudrate+0x80>
	{
		 while(TX_Cplt != SET);
 800b204:	bf00      	nop
 800b206:	4b11      	ldr	r3, [pc, #68]	; (800b24c <UBX_Configure_Baudrate+0x90>)
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	d1fb      	bne.n	800b206 <UBX_Configure_Baudrate+0x4a>
		 Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	691b      	ldr	r3, [r3, #16]
 800b212:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b216:	4618      	mov	r0, r3
 800b218:	f7ff fa62 	bl	800a6e0 <Clear_Buffer>
		 if(USART_Set_Baudrate(hgps,115200) != HAL_OK)
 800b21c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800b220:	6878      	ldr	r0, [r7, #4]
 800b222:	f7ff fe21 	bl	800ae68 <USART_Set_Baudrate>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d002      	beq.n	800b232 <UBX_Configure_Baudrate+0x76>
		 {
			 return UBX_ERROR;
 800b22c:	f04f 33ff 	mov.w	r3, #4294967295
 800b230:	e006      	b.n	800b240 <UBX_Configure_Baudrate+0x84>
		 }
		 return UBX_Send_Ack(hgps);
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	f7ff fe92 	bl	800af5c <UBX_Send_Ack>
 800b238:	4603      	mov	r3, r0
 800b23a:	e001      	b.n	800b240 <UBX_Configure_Baudrate+0x84>
	}
	return UBX_TIMEOUT_Tx;
 800b23c:	f06f 0301 	mvn.w	r3, #1
}
 800b240:	4618      	mov	r0, r3
 800b242:	3728      	adds	r7, #40	; 0x28
 800b244:	46bd      	mov	sp, r7
 800b246:	bdb0      	pop	{r4, r5, r7, pc}
 800b248:	080171cc 	.word	0x080171cc
 800b24c:	20001c04 	.word	0x20001c04

0800b250 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(GPS_Handle_Typedef *hgps)
{
 800b250:	b5b0      	push	{r4, r5, r7, lr}
 800b252:	b0a8      	sub	sp, #160	; 0xa0
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 800b258:	4a3d      	ldr	r2, [pc, #244]	; (800b350 <UBX_Configure_Messages+0x100>)
 800b25a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b25e:	4611      	mov	r1, r2
 800b260:	226e      	movs	r2, #110	; 0x6e
 800b262:	4618      	mov	r0, r3
 800b264:	f004 fa52 	bl	800f70c <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 800b268:	236e      	movs	r3, #110	; 0x6e
 800b26a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	69db      	ldr	r3, [r3, #28]
 800b276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b27a:	2b40      	cmp	r3, #64	; 0x40
 800b27c:	d104      	bne.n	800b288 <UBX_Configure_Messages+0x38>
	 {
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	2240      	movs	r2, #64	; 0x40
 800b286:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	687a      	ldr	r2, [r7, #4]
 800b290:	6812      	ldr	r2, [r2, #0]
 800b292:	6812      	ldr	r2, [r2, #0]
 800b294:	6812      	ldr	r2, [r2, #0]
 800b296:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b29a:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_Clear_buffer,size) != HAL_OK)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b2a4:	b292      	uxth	r2, r2
 800b2a6:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f7fc fd86 	bl	8007dbc <HAL_UART_Transmit_DMA>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d002      	beq.n	800b2bc <UBX_Configure_Messages+0x6c>
	{
		return UBX_ERROR;
 800b2b6:	f04f 33ff 	mov.w	r3, #4294967295
 800b2ba:	e044      	b.n	800b346 <UBX_Configure_Messages+0xf6>
	}
	while(TX_Cplt != SET);
 800b2bc:	bf00      	nop
 800b2be:	4b25      	ldr	r3, [pc, #148]	; (800b354 <UBX_Configure_Messages+0x104>)
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d1fb      	bne.n	800b2be <UBX_Configure_Messages+0x6e>
	TX_Cplt = 0;
 800b2c6:	4b23      	ldr	r3, [pc, #140]	; (800b354 <UBX_Configure_Messages+0x104>)
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 800b2cc:	4b22      	ldr	r3, [pc, #136]	; (800b358 <UBX_Configure_Messages+0x108>)
 800b2ce:	f107 0408 	add.w	r4, r7, #8
 800b2d2:	461d      	mov	r5, r3
 800b2d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b2d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b2d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b2da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b2dc:	682b      	ldr	r3, [r5, #0]
 800b2de:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 800b2e0:	2321      	movs	r3, #33	; 0x21
 800b2e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	69db      	ldr	r3, [r3, #28]
 800b2ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2f2:	2b40      	cmp	r3, #64	; 0x40
 800b2f4:	d104      	bne.n	800b300 <UBX_Configure_Messages+0xb0>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	2240      	movs	r2, #64	; 0x40
 800b2fe:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	687a      	ldr	r2, [r7, #4]
 800b308:	6812      	ldr	r2, [r2, #0]
 800b30a:	6812      	ldr	r2, [r2, #0]
 800b30c:	6812      	ldr	r2, [r2, #0]
 800b30e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b312:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_msgs,size) == HAL_OK)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b31c:	b292      	uxth	r2, r2
 800b31e:	f107 0108 	add.w	r1, r7, #8
 800b322:	4618      	mov	r0, r3
 800b324:	f7fc fd4a 	bl	8007dbc <HAL_UART_Transmit_DMA>
 800b328:	4603      	mov	r3, r0
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d109      	bne.n	800b342 <UBX_Configure_Messages+0xf2>
	{
		while(TX_Cplt != SET);
 800b32e:	bf00      	nop
 800b330:	4b08      	ldr	r3, [pc, #32]	; (800b354 <UBX_Configure_Messages+0x104>)
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	2b01      	cmp	r3, #1
 800b336:	d1fb      	bne.n	800b330 <UBX_Configure_Messages+0xe0>
		TX_Cplt = 0;
 800b338:	4b06      	ldr	r3, [pc, #24]	; (800b354 <UBX_Configure_Messages+0x104>)
 800b33a:	2200      	movs	r2, #0
 800b33c:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 800b33e:	2302      	movs	r3, #2
 800b340:	e001      	b.n	800b346 <UBX_Configure_Messages+0xf6>
	}

	return UBX_ERROR;
 800b342:	f04f 33ff 	mov.w	r3, #4294967295

}
 800b346:	4618      	mov	r0, r3
 800b348:	37a0      	adds	r7, #160	; 0xa0
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bdb0      	pop	{r4, r5, r7, pc}
 800b34e:	bf00      	nop
 800b350:	080171e8 	.word	0x080171e8
 800b354:	20001c04 	.word	0x20001c04
 800b358:	08017258 	.word	0x08017258

0800b35c <USART_TIM_RTO_Handler>:

//================ 7. IRQ Handlers Functions Prototypes ===============================

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	68db      	ldr	r3, [r3, #12]
 800b36a:	f003 0302 	and.w	r3, r3, #2
 800b36e:	2b02      	cmp	r3, #2
 800b370:	d10a      	bne.n	800b388 <USART_TIM_RTO_Handler+0x2c>
	{

		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f06f 0203 	mvn.w	r2, #3
 800b37a:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 800b37c:	4b04      	ldr	r3, [pc, #16]	; (800b390 <USART_TIM_RTO_Handler+0x34>)
 800b37e:	2201      	movs	r2, #1
 800b380:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 800b382:	6878      	ldr	r0, [r7, #4]
 800b384:	f7fa ff36 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	}
}
 800b388:	bf00      	nop
 800b38a:	3708      	adds	r7, #8
 800b38c:	46bd      	mov	sp, r7
 800b38e:	bd80      	pop	{r7, pc}
 800b390:	20000ae4 	.word	0x20000ae4

0800b394 <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	b084      	sub	sp, #16
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]

		M2M_Txfer_Cplt = SET;
 800b39c:	4b64      	ldr	r3, [pc, #400]	; (800b530 <DMA_GNSS_MEM_IRQHandler+0x19c>)
 800b39e:	2201      	movs	r2, #1
 800b3a0:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 800b3a2:	4b64      	ldr	r3, [pc, #400]	; (800b534 <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	f000 80be 	beq.w	800b528 <DMA_GNSS_MEM_IRQHandler+0x194>
		{
			Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	68db      	ldr	r3, [r3, #12]
 800b3b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	f7ff f993 	bl	800a6e0 <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 800b3ba:	495f      	ldr	r1, [pc, #380]	; (800b538 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b3bc:	485f      	ldr	r0, [pc, #380]	; (800b53c <DMA_GNSS_MEM_IRQHandler+0x1a8>)
 800b3be:	f005 fbe1 	bl	8010b84 <strtok>
 800b3c2:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b3c4:	e042      	b.n	800b44c <DMA_GNSS_MEM_IRQHandler+0xb8>
				{
					switch(is_valid(msg))
 800b3c6:	68f8      	ldr	r0, [r7, #12]
 800b3c8:	f7ff f998 	bl	800a6fc <is_valid>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	2b02      	cmp	r3, #2
 800b3d0:	d012      	beq.n	800b3f8 <DMA_GNSS_MEM_IRQHandler+0x64>
 800b3d2:	2b03      	cmp	r3, #3
 800b3d4:	d01e      	beq.n	800b414 <DMA_GNSS_MEM_IRQHandler+0x80>
 800b3d6:	2b01      	cmp	r3, #1
 800b3d8:	d000      	beq.n	800b3dc <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 800b3da:	e02e      	b.n	800b43a <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 800b3dc:	68f8      	ldr	r0, [r7, #12]
 800b3de:	f7ff fb01 	bl	800a9e4 <Parse_GLL>
 800b3e2:	4603      	mov	r3, r0
 800b3e4:	2b02      	cmp	r3, #2
 800b3e6:	d123      	bne.n	800b430 <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 800b3e8:	4b55      	ldr	r3, [pc, #340]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	f043 0301 	orr.w	r3, r3, #1
 800b3f0:	b2da      	uxtb	r2, r3
 800b3f2:	4b53      	ldr	r3, [pc, #332]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b3f4:	701a      	strb	r2, [r3, #0]
						break;
 800b3f6:	e01b      	b.n	800b430 <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f7ff fb8b 	bl	800ab14 <parse_GSA>
 800b3fe:	4603      	mov	r3, r0
 800b400:	2b00      	cmp	r3, #0
 800b402:	d117      	bne.n	800b434 <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 800b404:	4b4e      	ldr	r3, [pc, #312]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b406:	781b      	ldrb	r3, [r3, #0]
 800b408:	f043 0302 	orr.w	r3, r3, #2
 800b40c:	b2da      	uxtb	r2, r3
 800b40e:	4b4c      	ldr	r3, [pc, #304]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b410:	701a      	strb	r2, [r3, #0]
						break;
 800b412:	e00f      	b.n	800b434 <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 800b414:	68f8      	ldr	r0, [r7, #12]
 800b416:	f7ff fa1d 	bl	800a854 <parse_ZDA>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d10b      	bne.n	800b438 <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 800b420:	4b47      	ldr	r3, [pc, #284]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b422:	781b      	ldrb	r3, [r3, #0]
 800b424:	f043 0304 	orr.w	r3, r3, #4
 800b428:	b2da      	uxtb	r2, r3
 800b42a:	4b45      	ldr	r3, [pc, #276]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b42c:	701a      	strb	r2, [r3, #0]
				    	break;
 800b42e:	e003      	b.n	800b438 <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 800b430:	bf00      	nop
 800b432:	e002      	b.n	800b43a <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 800b434:	bf00      	nop
 800b436:	e000      	b.n	800b43a <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 800b438:	bf00      	nop
					}
					if(packet_full == 7)
 800b43a:	4b41      	ldr	r3, [pc, #260]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b43c:	781b      	ldrb	r3, [r3, #0]
 800b43e:	2b07      	cmp	r3, #7
 800b440:	d008      	beq.n	800b454 <DMA_GNSS_MEM_IRQHandler+0xc0>
					{
						break;
					}
					msg = strtok(NULL,"$");
 800b442:	493d      	ldr	r1, [pc, #244]	; (800b538 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b444:	2000      	movs	r0, #0
 800b446:	f005 fb9d 	bl	8010b84 <strtok>
 800b44a:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d1b9      	bne.n	800b3c6 <DMA_GNSS_MEM_IRQHandler+0x32>
 800b452:	e000      	b.n	800b456 <DMA_GNSS_MEM_IRQHandler+0xc2>
						break;
 800b454:	bf00      	nop
				}
			if(__HAL_TIM_GET_IT_SOURCE(hgps->gps_htim,TIM_IT_CC1))
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	689b      	ldr	r3, [r3, #8]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	f003 0302 	and.w	r3, r3, #2
 800b462:	2b02      	cmp	r3, #2
 800b464:	d10a      	bne.n	800b47c <DMA_GNSS_MEM_IRQHandler+0xe8>
			{
				__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	689b      	ldr	r3, [r3, #8]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f06f 0202 	mvn.w	r2, #2
 800b470:	611a      	str	r2, [r3, #16]
				hgps->gps_htim->Instance->CNT = 0;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	689b      	ldr	r3, [r3, #8]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2200      	movs	r2, #0
 800b47a:	625a      	str	r2, [r3, #36]	; 0x24
			}
			hgps->gps_huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << hgps->gps_huart->hdmarx->ChannelIndex; // clear all interrupts
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	6812      	ldr	r2, [r2, #0]
 800b488:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b48a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b48c:	213f      	movs	r1, #63	; 0x3f
 800b48e:	fa01 f202 	lsl.w	r2, r1, r2
 800b492:	605a      	str	r2, [r3, #4]
			hgps->gps_huart->hdmarx->Instance->CMAR = (uint32_t)hgps->GPS_Rx_Buffer; //reset the pointer
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	68d2      	ldr	r2, [r2, #12]
 800b4a0:	60da      	str	r2, [r3, #12]
			hgps->gps_huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b4ae:	605a      	str	r2, [r3, #4]
			__HAL_UART_ENABLE_IT(hgps->gps_huart, UART_IT_IDLE);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	687a      	ldr	r2, [r7, #4]
 800b4b8:	6812      	ldr	r2, [r2, #0]
 800b4ba:	6812      	ldr	r2, [r2, #0]
 800b4bc:	6812      	ldr	r2, [r2, #0]
 800b4be:	f042 0210 	orr.w	r2, r2, #16
 800b4c2:	601a      	str	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	2210      	movs	r2, #16
 800b4cc:	621a      	str	r2, [r3, #32]
			if(packet_full != 7)
 800b4ce:	4b1c      	ldr	r3, [pc, #112]	; (800b540 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b4d0:	781b      	ldrb	r3, [r3, #0]
 800b4d2:	2b07      	cmp	r3, #7
 800b4d4:	d028      	beq.n	800b528 <DMA_GNSS_MEM_IRQHandler+0x194>
			{
				__HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	687a      	ldr	r2, [r7, #4]
 800b4de:	6892      	ldr	r2, [r2, #8]
 800b4e0:	6812      	ldr	r2, [r2, #0]
 800b4e2:	68d2      	ldr	r2, [r2, #12]
 800b4e4:	f042 0202 	orr.w	r2, r2, #2
 800b4e8:	60da      	str	r2, [r3, #12]
				HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	689b      	ldr	r3, [r3, #8]
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f7fa fedd 	bl	80062b0 <HAL_TIM_OC_Start_IT>
				HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f7fa fe50 	bl	80061a0 <HAL_TIM_Base_Start_IT>
				__HAL_DMA_ENABLE(hgps->gps_huart->hdmarx);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	687a      	ldr	r2, [r7, #4]
 800b50a:	6812      	ldr	r2, [r2, #0]
 800b50c:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b50e:	6812      	ldr	r2, [r2, #0]
 800b510:	6812      	ldr	r2, [r2, #0]
 800b512:	f042 0201 	orr.w	r2, r2, #1
 800b516:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(hgps->gps_huart);
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	4618      	mov	r0, r3
 800b51e:	f7fc fda0 	bl	8008062 <HAL_UART_DMAResume>
				log_gps = SET;
 800b522:	4b04      	ldr	r3, [pc, #16]	; (800b534 <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b524:	2201      	movs	r2, #1
 800b526:	701a      	strb	r2, [r3, #0]
			}

		}

}
 800b528:	bf00      	nop
 800b52a:	3710      	adds	r7, #16
 800b52c:	46bd      	mov	sp, r7
 800b52e:	bd80      	pop	{r7, pc}
 800b530:	20000b40 	.word	0x20000b40
 800b534:	20002450 	.word	0x20002450
 800b538:	0801727c 	.word	0x0801727c
 800b53c:	20001404 	.word	0x20001404
 800b540:	20000aec 	.word	0x20000aec

0800b544 <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_huart->hdmarx,DMA_IT_TC))
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f003 0302 	and.w	r3, r3, #2
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d046      	beq.n	800b5ec <DMA_GNSS_Periph_IRQHandler+0xa8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_huart->hdmarx,DMA_FLAG_TC5);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	461a      	mov	r2, r3
 800b568:	4b42      	ldr	r3, [pc, #264]	; (800b674 <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b56a:	429a      	cmp	r2, r3
 800b56c:	d904      	bls.n	800b578 <DMA_GNSS_Periph_IRQHandler+0x34>
 800b56e:	4b42      	ldr	r3, [pc, #264]	; (800b678 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b570:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b574:	605a      	str	r2, [r3, #4]
 800b576:	e003      	b.n	800b580 <DMA_GNSS_Periph_IRQHandler+0x3c>
 800b578:	4b40      	ldr	r3, [pc, #256]	; (800b67c <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b57a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b57e:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(hgps->gps_htim);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	689b      	ldr	r3, [r3, #8]
 800b584:	4618      	mov	r0, r3
 800b586:	f7fa fde1 	bl	800614c <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	687a      	ldr	r2, [r7, #4]
 800b592:	6892      	ldr	r2, [r2, #8]
 800b594:	6812      	ldr	r2, [r2, #0]
 800b596:	68d2      	ldr	r2, [r2, #12]
 800b598:	f022 0202 	bic.w	r2, r2, #2
 800b59c:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1))
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	691b      	ldr	r3, [r3, #16]
 800b5a6:	f003 0302 	and.w	r3, r3, #2
 800b5aa:	2b02      	cmp	r3, #2
 800b5ac:	d105      	bne.n	800b5ba <DMA_GNSS_Periph_IRQHandler+0x76>
		{
			__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	689b      	ldr	r3, [r3, #8]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f06f 0202 	mvn.w	r2, #2
 800b5b8:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 800b5ba:	4b31      	ldr	r3, [pc, #196]	; (800b680 <DMA_GNSS_Periph_IRQHandler+0x13c>)
 800b5bc:	2200      	movs	r2, #0
 800b5be:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	685b      	ldr	r3, [r3, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	6852      	ldr	r2, [r2, #4]
 800b5ca:	6812      	ldr	r2, [r2, #0]
 800b5cc:	6812      	ldr	r2, [r2, #0]
 800b5ce:	f042 0202 	orr.w	r2, r2, #2
 800b5d2:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,DMA_RX_BUFFER_SIZE);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6858      	ldr	r0, [r3, #4]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	68db      	ldr	r3, [r3, #12]
 800b5dc:	4619      	mov	r1, r3
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b5e8:	f7f6 fb26 	bl	8001c38 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_HT))
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	685b      	ldr	r3, [r3, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f003 0304 	and.w	r3, r3, #4
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d017      	beq.n	800b62c <DMA_GNSS_Periph_IRQHandler+0xe8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_HT);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	461a      	mov	r2, r3
 800b604:	4b1b      	ldr	r3, [pc, #108]	; (800b674 <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b606:	429a      	cmp	r2, r3
 800b608:	d903      	bls.n	800b612 <DMA_GNSS_Periph_IRQHandler+0xce>
 800b60a:	4b1b      	ldr	r3, [pc, #108]	; (800b678 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b60c:	2204      	movs	r2, #4
 800b60e:	605a      	str	r2, [r3, #4]
 800b610:	e002      	b.n	800b618 <DMA_GNSS_Periph_IRQHandler+0xd4>
 800b612:	4b1a      	ldr	r3, [pc, #104]	; (800b67c <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b614:	2204      	movs	r2, #4
 800b616:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_HT);
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	687a      	ldr	r2, [r7, #4]
 800b620:	6852      	ldr	r2, [r2, #4]
 800b622:	6812      	ldr	r2, [r2, #0]
 800b624:	6812      	ldr	r2, [r2, #0]
 800b626:	f022 0204 	bic.w	r2, r2, #4
 800b62a:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_TE))
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f003 0308 	and.w	r3, r3, #8
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d017      	beq.n	800b66c <DMA_GNSS_Periph_IRQHandler+0x128>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_TE);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	461a      	mov	r2, r3
 800b644:	4b0b      	ldr	r3, [pc, #44]	; (800b674 <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b646:	429a      	cmp	r2, r3
 800b648:	d903      	bls.n	800b652 <DMA_GNSS_Periph_IRQHandler+0x10e>
 800b64a:	4b0b      	ldr	r3, [pc, #44]	; (800b678 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b64c:	2208      	movs	r2, #8
 800b64e:	605a      	str	r2, [r3, #4]
 800b650:	e002      	b.n	800b658 <DMA_GNSS_Periph_IRQHandler+0x114>
 800b652:	4b0a      	ldr	r3, [pc, #40]	; (800b67c <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b654:	2208      	movs	r2, #8
 800b656:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_TE);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	685b      	ldr	r3, [r3, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	687a      	ldr	r2, [r7, #4]
 800b660:	6852      	ldr	r2, [r2, #4]
 800b662:	6812      	ldr	r2, [r2, #0]
 800b664:	6812      	ldr	r2, [r2, #0]
 800b666:	f022 0208 	bic.w	r2, r2, #8
 800b66a:	601a      	str	r2, [r3, #0]
	}
}
 800b66c:	bf00      	nop
 800b66e:	3708      	adds	r7, #8
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	40020080 	.word	0x40020080
 800b678:	40020400 	.word	0x40020400
 800b67c:	40020000 	.word	0x40020000
 800b680:	20000ae4 	.word	0x20000ae4

0800b684 <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b084      	sub	sp, #16
 800b688:	af00      	add	r7, sp, #0
 800b68a:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_IDLE))
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f003 0310 	and.w	r3, r3, #16
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d064      	beq.n	800b766 <USART_GPS_IRQHandler+0xe2>
	{
		uint32_t temp = hgps->gps_huart->Instance->ISR;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	69db      	ldr	r3, [r3, #28]
 800b6a4:	60fb      	str	r3, [r7, #12]
		temp = hgps->gps_huart->Instance->RDR;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 800b6b2:	4b5f      	ldr	r3, [pc, #380]	; (800b830 <USART_GPS_IRQHandler+0x1ac>)
 800b6b4:	781b      	ldrb	r3, [r3, #0]
 800b6b6:	2b01      	cmp	r3, #1
 800b6b8:	d150      	bne.n	800b75c <USART_GPS_IRQHandler+0xd8>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(hgps->gps_huart->hdmarx);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	685b      	ldr	r3, [r3, #4]
 800b6c4:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	4b5a      	ldr	r3, [pc, #360]	; (800b834 <USART_GPS_IRQHandler+0x1b0>)
 800b6cc:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 800b6ce:	4b5a      	ldr	r3, [pc, #360]	; (800b838 <USART_GPS_IRQHandler+0x1b4>)
 800b6d0:	781b      	ldrb	r3, [r3, #0]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d012      	beq.n	800b6fc <USART_GPS_IRQHandler+0x78>
			{
				HAL_UART_DMAPause(hgps->gps_huart);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7fc fc6e 	bl	8007fbc <HAL_UART_DMAPause>
				hgps->gps_huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	687a      	ldr	r2, [r7, #4]
 800b6ea:	6812      	ldr	r2, [r2, #0]
 800b6ec:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b6ee:	6812      	ldr	r2, [r2, #0]
 800b6f0:	6812      	ldr	r2, [r2, #0]
 800b6f2:	f022 0201 	bic.w	r2, r2, #1
 800b6f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("nop");
 800b6f8:	bf00      	nop
 800b6fa:	e004      	b.n	800b706 <USART_GPS_IRQHandler+0x82>
				__NOP();

			}else
			{
				HAL_UART_DMAStop(hgps->gps_huart);
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4618      	mov	r0, r3
 800b702:	f7fc fcf3 	bl	80080ec <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 800b706:	4b4b      	ldr	r3, [pc, #300]	; (800b834 <USART_GPS_IRQHandler+0x1b0>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	dd16      	ble.n	800b73c <USART_GPS_IRQHandler+0xb8>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	687a      	ldr	r2, [r7, #4]
 800b716:	6852      	ldr	r2, [r2, #4]
 800b718:	6812      	ldr	r2, [r2, #0]
 800b71a:	6812      	ldr	r2, [r2, #0]
 800b71c:	f042 0202 	orr.w	r2, r2, #2
 800b720:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,gnss_length);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	6858      	ldr	r0, [r3, #4]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	68db      	ldr	r3, [r3, #12]
 800b72a:	4619      	mov	r1, r3
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	695b      	ldr	r3, [r3, #20]
 800b730:	461a      	mov	r2, r3
 800b732:	4b40      	ldr	r3, [pc, #256]	; (800b834 <USART_GPS_IRQHandler+0x1b0>)
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f7f6 fa7f 	bl	8001c38 <HAL_DMA_Start>
 800b73a:	e002      	b.n	800b742 <USART_GPS_IRQHandler+0xbe>
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 800b73c:	4b3f      	ldr	r3, [pc, #252]	; (800b83c <USART_GPS_IRQHandler+0x1b8>)
 800b73e:	2203      	movs	r2, #3
 800b740:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 800b742:	4b3b      	ldr	r3, [pc, #236]	; (800b830 <USART_GPS_IRQHandler+0x1ac>)
 800b744:	2200      	movs	r2, #0
 800b746:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	687a      	ldr	r2, [r7, #4]
 800b750:	6812      	ldr	r2, [r2, #0]
 800b752:	6812      	ldr	r2, [r2, #0]
 800b754:	6812      	ldr	r2, [r2, #0]
 800b756:	f022 0210 	bic.w	r2, r2, #16
 800b75a:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	2210      	movs	r2, #16
 800b764:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_TC))
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b772:	2b00      	cmp	r3, #0
 800b774:	d016      	beq.n	800b7a4 <USART_GPS_IRQHandler+0x120>
	{

		HAL_UART_AbortTransmit_IT(hgps->gps_huart);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4618      	mov	r0, r3
 800b77c:	f7fc fd22 	bl	80081c4 <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	2210      	movs	r2, #16
 800b788:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	6812      	ldr	r2, [r2, #0]
 800b794:	6812      	ldr	r2, [r2, #0]
 800b796:	6812      	ldr	r2, [r2, #0]
 800b798:	f022 0210 	bic.w	r2, r2, #16
 800b79c:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 800b79e:	4b28      	ldr	r3, [pc, #160]	; (800b840 <USART_GPS_IRQHandler+0x1bc>)
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_ERR))
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	689b      	ldr	r3, [r3, #8]
 800b7ac:	f003 0301 	and.w	r3, r3, #1
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d039      	beq.n	800b828 <USART_GPS_IRQHandler+0x1a4>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	69db      	ldr	r3, [r3, #28]
 800b7bc:	f003 0302 	and.w	r3, r3, #2
 800b7c0:	2b02      	cmp	r3, #2
 800b7c2:	d104      	bne.n	800b7ce <USART_GPS_IRQHandler+0x14a>
		{
			__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	69db      	ldr	r3, [r3, #28]
 800b7d6:	f003 0304 	and.w	r3, r3, #4
 800b7da:	2b04      	cmp	r3, #4
 800b7dc:	d104      	bne.n	800b7e8 <USART_GPS_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	2204      	movs	r2, #4
 800b7e6:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	69db      	ldr	r3, [r3, #28]
 800b7f0:	f003 0308 	and.w	r3, r3, #8
 800b7f4:	2b08      	cmp	r3, #8
 800b7f6:	d10a      	bne.n	800b80e <USART_GPS_IRQHandler+0x18a>
		{
			uint8_t temp = hgps->gps_huart->Instance->RDR;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b800:	b29b      	uxth	r3, r3
 800b802:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	2208      	movs	r2, #8
 800b80c:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	69db      	ldr	r3, [r3, #28]
 800b816:	f003 0301 	and.w	r3, r3, #1
 800b81a:	2b01      	cmp	r3, #1
 800b81c:	d104      	bne.n	800b828 <USART_GPS_IRQHandler+0x1a4>
		{
			__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	2201      	movs	r2, #1
 800b826:	621a      	str	r2, [r3, #32]
		}
	}
}
 800b828:	bf00      	nop
 800b82a:	3710      	adds	r7, #16
 800b82c:	46bd      	mov	sp, r7
 800b82e:	bd80      	pop	{r7, pc}
 800b830:	20000ae4 	.word	0x20000ae4
 800b834:	20000abc 	.word	0x20000abc
 800b838:	20002450 	.word	0x20002450
 800b83c:	20000b40 	.word	0x20000b40
 800b840:	20001c04 	.word	0x20001c04

0800b844 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_I2C2_Init(void)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	af00      	add	r7, sp, #0
  hi2c2.Instance = INA_I2C_Perpheral;
 800b848:	4b1b      	ldr	r3, [pc, #108]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b84a:	4a1c      	ldr	r2, [pc, #112]	; (800b8bc <MX_I2C2_Init+0x78>)
 800b84c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00200C28;
 800b84e:	4b1a      	ldr	r3, [pc, #104]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b850:	4a1b      	ldr	r2, [pc, #108]	; (800b8c0 <MX_I2C2_Init+0x7c>)
 800b852:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800b854:	4b18      	ldr	r3, [pc, #96]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b856:	2200      	movs	r2, #0
 800b858:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b85a:	4b17      	ldr	r3, [pc, #92]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b85c:	2201      	movs	r2, #1
 800b85e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b860:	4b15      	ldr	r3, [pc, #84]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b862:	2200      	movs	r2, #0
 800b864:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800b866:	4b14      	ldr	r3, [pc, #80]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b868:	2200      	movs	r2, #0
 800b86a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b86c:	4b12      	ldr	r3, [pc, #72]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b86e:	2200      	movs	r2, #0
 800b870:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b872:	4b11      	ldr	r3, [pc, #68]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b874:	2200      	movs	r2, #0
 800b876:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b878:	4b0f      	ldr	r3, [pc, #60]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b87a:	2200      	movs	r2, #0
 800b87c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800b87e:	480e      	ldr	r0, [pc, #56]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b880:	f7f6 fead 	bl	80025de <HAL_I2C_Init>
 800b884:	4603      	mov	r3, r0
 800b886:	2b00      	cmp	r3, #0
 800b888:	d001      	beq.n	800b88e <MX_I2C2_Init+0x4a>
  {
    return HAL_ERROR;
 800b88a:	2301      	movs	r3, #1
 800b88c:	e012      	b.n	800b8b4 <MX_I2C2_Init+0x70>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800b88e:	2100      	movs	r1, #0
 800b890:	4809      	ldr	r0, [pc, #36]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b892:	f7f7 fcb1 	bl	80031f8 <HAL_I2CEx_ConfigAnalogFilter>
 800b896:	4603      	mov	r3, r0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d001      	beq.n	800b8a0 <MX_I2C2_Init+0x5c>
  {
    return HAL_ERROR;
 800b89c:	2301      	movs	r3, #1
 800b89e:	e009      	b.n	800b8b4 <MX_I2C2_Init+0x70>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800b8a0:	2100      	movs	r1, #0
 800b8a2:	4805      	ldr	r0, [pc, #20]	; (800b8b8 <MX_I2C2_Init+0x74>)
 800b8a4:	f7f7 fcf2 	bl	800328c <HAL_I2CEx_ConfigDigitalFilter>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d001      	beq.n	800b8b2 <MX_I2C2_Init+0x6e>
  {
    return HAL_ERROR;
 800b8ae:	2301      	movs	r3, #1
 800b8b0:	e000      	b.n	800b8b4 <MX_I2C2_Init+0x70>
  }

  return HAL_OK;
 800b8b2:	2300      	movs	r3, #0


}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	bd80      	pop	{r7, pc}
 800b8b8:	20002454 	.word	0x20002454
 800b8bc:	40005800 	.word	0x40005800
 800b8c0:	00200c28 	.word	0x00200c28

0800b8c4 <INA219_Init_Sensor>:


//================== 6. Init Function Definitions =======================================

INA_Status_t INA219_Init_Sensor(void)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b084      	sub	sp, #16
 800b8c8:	af00      	add	r7, sp, #0
	  // initialise I2C peripheral
	  MX_I2C2_Init();
 800b8ca:	f7ff ffbb 	bl	800b844 <MX_I2C2_Init>
	  if(INA219_Begin() == INA_DEVICE_READY)
 800b8ce:	f000 f821 	bl	800b914 <INA219_Begin>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	2b07      	cmp	r3, #7
 800b8d6:	d111      	bne.n	800b8fc <INA219_Init_Sensor+0x38>
	  {
		  float I,V,P;
		  // perform soft reset of device
		  INA219_Reset();
 800b8d8:	f000 f91c 	bl	800bb14 <INA219_Reset>
		  //configure the register
		  INA219_Set_Reg_Config(&ina);
 800b8dc:	480b      	ldr	r0, [pc, #44]	; (800b90c <INA219_Init_Sensor+0x48>)
 800b8de:	f000 f9a7 	bl	800bc30 <INA219_Set_Reg_Config>
		  //calibrate current and power reading
		  INA219_Calibrate_16V_1_2A(&I,&V,&P);
 800b8e2:	1d3a      	adds	r2, r7, #4
 800b8e4:	f107 0108 	add.w	r1, r7, #8
 800b8e8:	f107 030c 	add.w	r3, r7, #12
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f000 f85b 	bl	800b9a8 <INA219_Calibrate_16V_1_2A>
		  //enable power mode
		  INA219_Set_Power_Mode(INA219_CONFIG_MODE_ADC_DIS);
 800b8f2:	2004      	movs	r0, #4
 800b8f4:	f000 f952 	bl	800bb9c <INA219_Set_Power_Mode>
		  return INA_OK;
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	e003      	b.n	800b904 <INA219_Init_Sensor+0x40>
	  }
	  HAL_I2C_DeInit(&ina.ina_i2c);
 800b8fc:	4804      	ldr	r0, [pc, #16]	; (800b910 <INA219_Init_Sensor+0x4c>)
 800b8fe:	f7f6 fefc 	bl	80026fa <HAL_I2C_DeInit>
	  return INA_INIT_ERROR;
 800b902:	2301      	movs	r3, #1
}
 800b904:	4618      	mov	r0, r3
 800b906:	3710      	adds	r7, #16
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}
 800b90c:	200024a0 	.word	0x200024a0
 800b910:	200024ac 	.word	0x200024ac

0800b914 <INA219_Begin>:

INA_Status_t INA219_Begin(void)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b086      	sub	sp, #24
 800b918:	af04      	add	r7, sp, #16
	//attach i2c object to ina object
#ifdef USE_I2C_1
	  ina.ina_i2c = hi2c1;
#endif
#ifdef USE_I2C_2
	  ina.ina_i2c = hi2c2;
 800b91a:	4b20      	ldr	r3, [pc, #128]	; (800b99c <INA219_Begin+0x88>)
 800b91c:	4a20      	ldr	r2, [pc, #128]	; (800b9a0 <INA219_Begin+0x8c>)
 800b91e:	330c      	adds	r3, #12
 800b920:	4611      	mov	r1, r2
 800b922:	224c      	movs	r2, #76	; 0x4c
 800b924:	4618      	mov	r0, r3
 800b926:	f003 fef1 	bl	800f70c <memcpy>
#ifdef USE_I2C_3
	  ina.ina_i2c = hi2c3;
#endif

	//check if device is online
	uint8_t temp[2] = {0};
 800b92a:	2300      	movs	r3, #0
 800b92c:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_IsDeviceReady(&ina.ina_i2c,INA219_I2C_Address,10,100) != HAL_OK)
 800b92e:	2364      	movs	r3, #100	; 0x64
 800b930:	220a      	movs	r2, #10
 800b932:	2180      	movs	r1, #128	; 0x80
 800b934:	481b      	ldr	r0, [pc, #108]	; (800b9a4 <INA219_Begin+0x90>)
 800b936:	f7f7 f93d 	bl	8002bb4 <HAL_I2C_IsDeviceReady>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d001      	beq.n	800b944 <INA219_Begin+0x30>
	{
		return INA_DEVICE_OFFLINE;
 800b940:	2306      	movs	r3, #6
 800b942:	e027      	b.n	800b994 <INA219_Begin+0x80>
	}

	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,2,temp,2,100) != HAL_OK)
 800b944:	2364      	movs	r3, #100	; 0x64
 800b946:	9302      	str	r3, [sp, #8]
 800b948:	2302      	movs	r3, #2
 800b94a:	9301      	str	r3, [sp, #4]
 800b94c:	1d3b      	adds	r3, r7, #4
 800b94e:	9300      	str	r3, [sp, #0]
 800b950:	2302      	movs	r3, #2
 800b952:	2200      	movs	r2, #0
 800b954:	2180      	movs	r1, #128	; 0x80
 800b956:	4813      	ldr	r0, [pc, #76]	; (800b9a4 <INA219_Begin+0x90>)
 800b958:	f7f7 f812 	bl	8002980 <HAL_I2C_Mem_Read>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d001      	beq.n	800b966 <INA219_Begin+0x52>
	{
		return INA_I2C_READ_ERROR;
 800b962:	2302      	movs	r3, #2
 800b964:	e016      	b.n	800b994 <INA219_Begin+0x80>
	}
	//check for previous configuration

	uint16_t configbyte = (temp[0]<<8) | temp[1];
 800b966:	793b      	ldrb	r3, [r7, #4]
 800b968:	021b      	lsls	r3, r3, #8
 800b96a:	b21a      	sxth	r2, r3
 800b96c:	797b      	ldrb	r3, [r7, #5]
 800b96e:	b21b      	sxth	r3, r3
 800b970:	4313      	orrs	r3, r2
 800b972:	b21b      	sxth	r3, r3
 800b974:	80fb      	strh	r3, [r7, #6]
	if(configbyte == INA219_DEFAULT_CONFIG) //this will occure if a reset has occured or if the device has not been configured
 800b976:	88fb      	ldrh	r3, [r7, #6]
 800b978:	f643 129f 	movw	r2, #14751	; 0x399f
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d104      	bne.n	800b98a <INA219_Begin+0x76>
	{
		ina.Use_Config = Default;
 800b980:	4b06      	ldr	r3, [pc, #24]	; (800b99c <INA219_Begin+0x88>)
 800b982:	2200      	movs	r2, #0
 800b984:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800b988:	e003      	b.n	800b992 <INA219_Begin+0x7e>
	}else
	{
		ina.Use_Config = Configured;
 800b98a:	4b04      	ldr	r3, [pc, #16]	; (800b99c <INA219_Begin+0x88>)
 800b98c:	2201      	movs	r2, #1
 800b98e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}

	return INA_DEVICE_READY;
 800b992:	2307      	movs	r3, #7
}
 800b994:	4618      	mov	r0, r3
 800b996:	3708      	adds	r7, #8
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	200024a0 	.word	0x200024a0
 800b9a0:	20002454 	.word	0x20002454
 800b9a4:	200024ac 	.word	0x200024ac

0800b9a8 <INA219_Calibrate_16V_1_2A>:
 * 			Choose LSB = 100 uA
 * 	Step 5: Set Calibration value = 4096
 */

INA_Status_t INA219_Calibrate_16V_1_2A(float *I_MBO, float *V_MBO, float *P_Max)
{
 800b9a8:	b590      	push	{r4, r7, lr}
 800b9aa:	b08d      	sub	sp, #52	; 0x34
 800b9ac:	af04      	add	r7, sp, #16
 800b9ae:	60f8      	str	r0, [r7, #12]
 800b9b0:	60b9      	str	r1, [r7, #8]
 800b9b2:	607a      	str	r2, [r7, #4]
	//set Current Step Size
	ina.INA219_I_LSB = 100.0/1000000.0;
 800b9b4:	4b50      	ldr	r3, [pc, #320]	; (800baf8 <INA219_Calibrate_16V_1_2A+0x150>)
 800b9b6:	4a51      	ldr	r2, [pc, #324]	; (800bafc <INA219_Calibrate_16V_1_2A+0x154>)
 800b9b8:	65da      	str	r2, [r3, #92]	; 0x5c
	uint16_t I_cal_val = (uint16_t)(0.04096/(ina.INA219_I_LSB*INA219_R_SHUNT));
 800b9ba:	4b4f      	ldr	r3, [pc, #316]	; (800baf8 <INA219_Calibrate_16V_1_2A+0x150>)
 800b9bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7f4 fdd2 	bl	8000568 <__aeabi_f2d>
 800b9c4:	a344      	add	r3, pc, #272	; (adr r3, 800bad8 <INA219_Calibrate_16V_1_2A+0x130>)
 800b9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ca:	f7f4 fe21 	bl	8000610 <__aeabi_dmul>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	460c      	mov	r4, r1
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	4623      	mov	r3, r4
 800b9d6:	a142      	add	r1, pc, #264	; (adr r1, 800bae0 <INA219_Calibrate_16V_1_2A+0x138>)
 800b9d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b9dc:	f7f4 ff42 	bl	8000864 <__aeabi_ddiv>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	460c      	mov	r4, r1
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	4621      	mov	r1, r4
 800b9e8:	f7f5 f8ea 	bl	8000bc0 <__aeabi_d2uiz>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	83fb      	strh	r3, [r7, #30]
	ina.INA219_P_LSB = 20*ina.INA219_I_LSB;
 800b9f0:	4b41      	ldr	r3, [pc, #260]	; (800baf8 <INA219_Calibrate_16V_1_2A+0x150>)
 800b9f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b9f4:	4942      	ldr	r1, [pc, #264]	; (800bb00 <INA219_Calibrate_16V_1_2A+0x158>)
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f7f5 fa60 	bl	8000ebc <__aeabi_fmul>
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	461a      	mov	r2, r3
 800ba00:	4b3d      	ldr	r3, [pc, #244]	; (800baf8 <INA219_Calibrate_16V_1_2A+0x150>)
 800ba02:	665a      	str	r2, [r3, #100]	; 0x64
	float I_max = ina.INA219_I_LSB*32767;
 800ba04:	4b3c      	ldr	r3, [pc, #240]	; (800baf8 <INA219_Calibrate_16V_1_2A+0x150>)
 800ba06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ba08:	493e      	ldr	r1, [pc, #248]	; (800bb04 <INA219_Calibrate_16V_1_2A+0x15c>)
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	f7f5 fa56 	bl	8000ebc <__aeabi_fmul>
 800ba10:	4603      	mov	r3, r0
 800ba12:	61bb      	str	r3, [r7, #24]
	if(I_max  > 1.6) //max possible current
 800ba14:	69b8      	ldr	r0, [r7, #24]
 800ba16:	f7f4 fda7 	bl	8000568 <__aeabi_f2d>
 800ba1a:	a333      	add	r3, pc, #204	; (adr r3, 800bae8 <INA219_Calibrate_16V_1_2A+0x140>)
 800ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba20:	f7f5 f886 	bl	8000b30 <__aeabi_dcmpgt>
 800ba24:	4603      	mov	r3, r0
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d003      	beq.n	800ba32 <INA219_Calibrate_16V_1_2A+0x8a>
	{
		*I_MBO = 1.6;
 800ba2a:	68fb      	ldr	r3, [r7, #12]
 800ba2c:	4a36      	ldr	r2, [pc, #216]	; (800bb08 <INA219_Calibrate_16V_1_2A+0x160>)
 800ba2e:	601a      	str	r2, [r3, #0]
 800ba30:	e002      	b.n	800ba38 <INA219_Calibrate_16V_1_2A+0x90>
	}else
	{
		*I_MBO = I_max;
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	69ba      	ldr	r2, [r7, #24]
 800ba36:	601a      	str	r2, [r3, #0]
	}
	float Vshunt_max = *I_MBO*INA219_R_SHUNT;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	4618      	mov	r0, r3
 800ba3e:	f7f4 fd93 	bl	8000568 <__aeabi_f2d>
 800ba42:	a325      	add	r3, pc, #148	; (adr r3, 800bad8 <INA219_Calibrate_16V_1_2A+0x130>)
 800ba44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba48:	f7f4 fde2 	bl	8000610 <__aeabi_dmul>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	460c      	mov	r4, r1
 800ba50:	4618      	mov	r0, r3
 800ba52:	4621      	mov	r1, r4
 800ba54:	f7f5 f8d4 	bl	8000c00 <__aeabi_d2f>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	617b      	str	r3, [r7, #20]
	if(Vshunt_max > 0.16)
 800ba5c:	6978      	ldr	r0, [r7, #20]
 800ba5e:	f7f4 fd83 	bl	8000568 <__aeabi_f2d>
 800ba62:	a323      	add	r3, pc, #140	; (adr r3, 800baf0 <INA219_Calibrate_16V_1_2A+0x148>)
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	f7f5 f862 	bl	8000b30 <__aeabi_dcmpgt>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d003      	beq.n	800ba7a <INA219_Calibrate_16V_1_2A+0xd2>
	{
		*V_MBO = 0.16;
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	4a25      	ldr	r2, [pc, #148]	; (800bb0c <INA219_Calibrate_16V_1_2A+0x164>)
 800ba76:	601a      	str	r2, [r3, #0]
 800ba78:	e002      	b.n	800ba80 <INA219_Calibrate_16V_1_2A+0xd8>
	}
	else
	{
		*V_MBO = Vshunt_max;
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	697a      	ldr	r2, [r7, #20]
 800ba7e:	601a      	str	r2, [r3, #0]
	}
	*P_Max = *I_MBO*16;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f7f5 fa17 	bl	8000ebc <__aeabi_fmul>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	461a      	mov	r2, r3
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	601a      	str	r2, [r3, #0]

	//write I_Cal_val to register
	uint8_t temp[2] = {(I_cal_val&0xFF00)>>8,(I_cal_val&0x00FF)};
 800ba96:	8bfb      	ldrh	r3, [r7, #30]
 800ba98:	0a1b      	lsrs	r3, r3, #8
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	b2db      	uxtb	r3, r3
 800ba9e:	743b      	strb	r3, [r7, #16]
 800baa0:	8bfb      	ldrh	r3, [r7, #30]
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	747b      	strb	r3, [r7, #17]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CALIBRATION_REG,1,temp,2,100) != HAL_OK)
 800baa6:	2364      	movs	r3, #100	; 0x64
 800baa8:	9302      	str	r3, [sp, #8]
 800baaa:	2302      	movs	r3, #2
 800baac:	9301      	str	r3, [sp, #4]
 800baae:	f107 0310 	add.w	r3, r7, #16
 800bab2:	9300      	str	r3, [sp, #0]
 800bab4:	2301      	movs	r3, #1
 800bab6:	2205      	movs	r2, #5
 800bab8:	2180      	movs	r1, #128	; 0x80
 800baba:	4815      	ldr	r0, [pc, #84]	; (800bb10 <INA219_Calibrate_16V_1_2A+0x168>)
 800babc:	f7f6 fe4c 	bl	8002758 <HAL_I2C_Mem_Write>
 800bac0:	4603      	mov	r3, r0
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d001      	beq.n	800baca <INA219_Calibrate_16V_1_2A+0x122>
	{
		return INA_I2C_WRITE_ERROR;
 800bac6:	2303      	movs	r3, #3
 800bac8:	e000      	b.n	800bacc <INA219_Calibrate_16V_1_2A+0x124>
	}

	return INA_OK;
 800baca:	2300      	movs	r3, #0
}
 800bacc:	4618      	mov	r0, r3
 800bace:	3724      	adds	r7, #36	; 0x24
 800bad0:	46bd      	mov	sp, r7
 800bad2:	bd90      	pop	{r4, r7, pc}
 800bad4:	f3af 8000 	nop.w
 800bad8:	9999999a 	.word	0x9999999a
 800badc:	3fb99999 	.word	0x3fb99999
 800bae0:	88e368f1 	.word	0x88e368f1
 800bae4:	3fa4f8b5 	.word	0x3fa4f8b5
 800bae8:	9999999a 	.word	0x9999999a
 800baec:	3ff99999 	.word	0x3ff99999
 800baf0:	47ae147b 	.word	0x47ae147b
 800baf4:	3fc47ae1 	.word	0x3fc47ae1
 800baf8:	200024a0 	.word	0x200024a0
 800bafc:	38d1b717 	.word	0x38d1b717
 800bb00:	41a00000 	.word	0x41a00000
 800bb04:	46fffe00 	.word	0x46fffe00
 800bb08:	3fcccccd 	.word	0x3fcccccd
 800bb0c:	3e23d70a 	.word	0x3e23d70a
 800bb10:	200024ac 	.word	0x200024ac

0800bb14 <INA219_Reset>:
	hina->Init.INA_SHUNT_RESOLUTION = config_reg & (0b1111<<3);
	return HAL_OK;
}

INA_Status_t INA219_Reset(void)
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b086      	sub	sp, #24
 800bb18:	af04      	add	r7, sp, #16
	//write reset bit to register
	uint8_t temp[2] = {INA219_CONFIG_RESET>>8,0};
 800bb1a:	2380      	movs	r3, #128	; 0x80
 800bb1c:	713b      	strb	r3, [r7, #4]
 800bb1e:	2300      	movs	r3, #0
 800bb20:	717b      	strb	r3, [r7, #5]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bb22:	2364      	movs	r3, #100	; 0x64
 800bb24:	9302      	str	r3, [sp, #8]
 800bb26:	2302      	movs	r3, #2
 800bb28:	9301      	str	r3, [sp, #4]
 800bb2a:	1d3b      	adds	r3, r7, #4
 800bb2c:	9300      	str	r3, [sp, #0]
 800bb2e:	2301      	movs	r3, #1
 800bb30:	2200      	movs	r2, #0
 800bb32:	2180      	movs	r1, #128	; 0x80
 800bb34:	4818      	ldr	r0, [pc, #96]	; (800bb98 <INA219_Reset+0x84>)
 800bb36:	f7f6 fe0f 	bl	8002758 <HAL_I2C_Mem_Write>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d012      	beq.n	800bb66 <INA219_Reset+0x52>
	{
		return INA_I2C_WRITE_ERROR;
 800bb40:	2303      	movs	r3, #3
 800bb42:	e024      	b.n	800bb8e <INA219_Reset+0x7a>
	}
	//wait for bit to clear
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bb44:	2364      	movs	r3, #100	; 0x64
 800bb46:	9302      	str	r3, [sp, #8]
 800bb48:	2302      	movs	r3, #2
 800bb4a:	9301      	str	r3, [sp, #4]
 800bb4c:	1d3b      	adds	r3, r7, #4
 800bb4e:	9300      	str	r3, [sp, #0]
 800bb50:	2301      	movs	r3, #1
 800bb52:	2200      	movs	r2, #0
 800bb54:	2180      	movs	r1, #128	; 0x80
 800bb56:	4810      	ldr	r0, [pc, #64]	; (800bb98 <INA219_Reset+0x84>)
 800bb58:	f7f6 ff12 	bl	8002980 <HAL_I2C_Mem_Read>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d001      	beq.n	800bb66 <INA219_Reset+0x52>
		{
				return INA_I2C_READ_ERROR;
 800bb62:	2302      	movs	r3, #2
 800bb64:	e013      	b.n	800bb8e <INA219_Reset+0x7a>
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
 800bb66:	793b      	ldrb	r3, [r7, #4]
 800bb68:	b25b      	sxtb	r3, r3
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	dbea      	blt.n	800bb44 <INA219_Reset+0x30>
		}
	}

	//check if control reg is default values
	uint16_t reg = temp[0]<<8 | temp[1];
 800bb6e:	793b      	ldrb	r3, [r7, #4]
 800bb70:	021b      	lsls	r3, r3, #8
 800bb72:	b21a      	sxth	r2, r3
 800bb74:	797b      	ldrb	r3, [r7, #5]
 800bb76:	b21b      	sxth	r3, r3
 800bb78:	4313      	orrs	r3, r2
 800bb7a:	b21b      	sxth	r3, r3
 800bb7c:	80fb      	strh	r3, [r7, #6]
	if(reg != INA219_DEFAULT_CONFIG)
 800bb7e:	88fb      	ldrh	r3, [r7, #6]
 800bb80:	f643 129f 	movw	r2, #14751	; 0x399f
 800bb84:	4293      	cmp	r3, r2
 800bb86:	d001      	beq.n	800bb8c <INA219_Reset+0x78>
	{
		return INA_RESET_ERROR;
 800bb88:	2304      	movs	r3, #4
 800bb8a:	e000      	b.n	800bb8e <INA219_Reset+0x7a>
	}
	return HAL_OK;
 800bb8c:	2300      	movs	r3, #0
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	3708      	adds	r7, #8
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	200024ac 	.word	0x200024ac

0800bb9c <INA219_Set_Power_Mode>:

INA_Status_t INA219_Set_Power_Mode(uint16_t PWR_MODE)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b088      	sub	sp, #32
 800bba0:	af04      	add	r7, sp, #16
 800bba2:	4603      	mov	r3, r0
 800bba4:	80fb      	strh	r3, [r7, #6]
	//get power mode
	uint8_t temp [2] = {0};
 800bba6:	2300      	movs	r3, #0
 800bba8:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bbaa:	2364      	movs	r3, #100	; 0x64
 800bbac:	9302      	str	r3, [sp, #8]
 800bbae:	2302      	movs	r3, #2
 800bbb0:	9301      	str	r3, [sp, #4]
 800bbb2:	f107 030c 	add.w	r3, r7, #12
 800bbb6:	9300      	str	r3, [sp, #0]
 800bbb8:	2301      	movs	r3, #1
 800bbba:	2200      	movs	r2, #0
 800bbbc:	2180      	movs	r1, #128	; 0x80
 800bbbe:	481b      	ldr	r0, [pc, #108]	; (800bc2c <INA219_Set_Power_Mode+0x90>)
 800bbc0:	f7f6 fede 	bl	8002980 <HAL_I2C_Mem_Read>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d001      	beq.n	800bbce <INA219_Set_Power_Mode+0x32>
	{
		return INA_I2C_READ_ERROR;
 800bbca:	2302      	movs	r3, #2
 800bbcc:	e02a      	b.n	800bc24 <INA219_Set_Power_Mode+0x88>
	}
	uint16_t config_reg = temp[0]<<8 |temp[1];
 800bbce:	7b3b      	ldrb	r3, [r7, #12]
 800bbd0:	021b      	lsls	r3, r3, #8
 800bbd2:	b21a      	sxth	r2, r3
 800bbd4:	7b7b      	ldrb	r3, [r7, #13]
 800bbd6:	b21b      	sxth	r3, r3
 800bbd8:	4313      	orrs	r3, r2
 800bbda:	b21b      	sxth	r3, r3
 800bbdc:	81fb      	strh	r3, [r7, #14]

	//clear power mode
	config_reg &= ~(0b11);
 800bbde:	89fb      	ldrh	r3, [r7, #14]
 800bbe0:	f023 0303 	bic.w	r3, r3, #3
 800bbe4:	81fb      	strh	r3, [r7, #14]
	//set to new value
	config_reg |= PWR_MODE;
 800bbe6:	89fa      	ldrh	r2, [r7, #14]
 800bbe8:	88fb      	ldrh	r3, [r7, #6]
 800bbea:	4313      	orrs	r3, r2
 800bbec:	81fb      	strh	r3, [r7, #14]
	//write to reg
	temp[0] = (config_reg &0xFF00)>>8;
 800bbee:	89fb      	ldrh	r3, [r7, #14]
 800bbf0:	0a1b      	lsrs	r3, r3, #8
 800bbf2:	b29b      	uxth	r3, r3
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	733b      	strb	r3, [r7, #12]
	temp[1] = config_reg &0xFF;
 800bbf8:	89fb      	ldrh	r3, [r7, #14]
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	737b      	strb	r3, [r7, #13]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bbfe:	2364      	movs	r3, #100	; 0x64
 800bc00:	9302      	str	r3, [sp, #8]
 800bc02:	2302      	movs	r3, #2
 800bc04:	9301      	str	r3, [sp, #4]
 800bc06:	f107 030c 	add.w	r3, r7, #12
 800bc0a:	9300      	str	r3, [sp, #0]
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	2200      	movs	r2, #0
 800bc10:	2180      	movs	r1, #128	; 0x80
 800bc12:	4806      	ldr	r0, [pc, #24]	; (800bc2c <INA219_Set_Power_Mode+0x90>)
 800bc14:	f7f6 fda0 	bl	8002758 <HAL_I2C_Mem_Write>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d001      	beq.n	800bc22 <INA219_Set_Power_Mode+0x86>
	{
		return INA_I2C_WRITE_ERROR;
 800bc1e:	2303      	movs	r3, #3
 800bc20:	e000      	b.n	800bc24 <INA219_Set_Power_Mode+0x88>
	}
	return INA_OK;
 800bc22:	2300      	movs	r3, #0
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3710      	adds	r7, #16
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}
 800bc2c:	200024ac 	.word	0x200024ac

0800bc30 <INA219_Set_Reg_Config>:

INA_Status_t INA219_Set_Reg_Config(INA219_Handle_Typedef *hina)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b088      	sub	sp, #32
 800bc34:	af04      	add	r7, sp, #16
 800bc36:	6078      	str	r0, [r7, #4]
	hina->Init.INA_BUS_VOLTAGE_RANGE = INA219_CONFIG_BRNG_16V;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	801a      	strh	r2, [r3, #0]
	hina->Init.INA_SHUNT_PGA_RANGE = INA219_CONFIG_PG_4;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bc44:	805a      	strh	r2, [r3, #2]
	hina->Init.INA_BUS_ADC_RESOLUTION = INA219_CONFIG_BADC_MODE_SAMPLE_12_BIT;
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800bc4c:	809a      	strh	r2, [r3, #4]
	hina->Init.INA_SHUNT_RESOLUTION = INA219_CONFIG_SADC_MODE_SAMPLE_12_BIT;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	2218      	movs	r2, #24
 800bc52:	80da      	strh	r2, [r3, #6]
	hina->Config_val = (hina->Init.INA_BUS_VOLTAGE_RANGE | hina->Init.INA_SHUNT_PGA_RANGE | hina->Init.INA_BUS_ADC_RESOLUTION | hina->Init.INA_SHUNT_RESOLUTION);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	881a      	ldrh	r2, [r3, #0]
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	885b      	ldrh	r3, [r3, #2]
 800bc5c:	4313      	orrs	r3, r2
 800bc5e:	b29a      	uxth	r2, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	889b      	ldrh	r3, [r3, #4]
 800bc64:	4313      	orrs	r3, r2
 800bc66:	b29a      	uxth	r2, r3
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	88db      	ldrh	r3, [r3, #6]
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	b29a      	uxth	r2, r3
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	811a      	strh	r2, [r3, #8]
	uint8_t byte[2] = {(hina->Config_val&0xFF00)>>8,hina->Config_val&0x00FF};
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	891b      	ldrh	r3, [r3, #8]
 800bc78:	0a1b      	lsrs	r3, r3, #8
 800bc7a:	b29b      	uxth	r3, r3
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	733b      	strb	r3, [r7, #12]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	891b      	ldrh	r3, [r3, #8]
 800bc84:	b2db      	uxtb	r3, r3
 800bc86:	737b      	strb	r3, [r7, #13]
	//write value to register
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,byte,2,100) != HAL_OK)
 800bc88:	2364      	movs	r3, #100	; 0x64
 800bc8a:	9302      	str	r3, [sp, #8]
 800bc8c:	2302      	movs	r3, #2
 800bc8e:	9301      	str	r3, [sp, #4]
 800bc90:	f107 030c 	add.w	r3, r7, #12
 800bc94:	9300      	str	r3, [sp, #0]
 800bc96:	2301      	movs	r3, #1
 800bc98:	2200      	movs	r2, #0
 800bc9a:	2180      	movs	r1, #128	; 0x80
 800bc9c:	4806      	ldr	r0, [pc, #24]	; (800bcb8 <INA219_Set_Reg_Config+0x88>)
 800bc9e:	f7f6 fd5b 	bl	8002758 <HAL_I2C_Mem_Write>
 800bca2:	4603      	mov	r3, r0
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	d001      	beq.n	800bcac <INA219_Set_Reg_Config+0x7c>
	{
		return INA_I2C_WRITE_ERROR;
 800bca8:	2303      	movs	r3, #3
 800bcaa:	e000      	b.n	800bcae <INA219_Set_Reg_Config+0x7e>
	}
	return INA_OK;
 800bcac:	2300      	movs	r3, #0
}
 800bcae:	4618      	mov	r0, r3
 800bcb0:	3710      	adds	r7, #16
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	bd80      	pop	{r7, pc}
 800bcb6:	bf00      	nop
 800bcb8:	200024ac 	.word	0x200024ac

0800bcbc <INA219_Trigger_Conversion>:
 *
 * @return: INA_Status_t - return value showing the status of the function
 */

INA_Status_t INA219_Trigger_Conversion(uint8_t val)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b088      	sub	sp, #32
 800bcc0:	af04      	add	r7, sp, #16
 800bcc2:	4603      	mov	r3, r0
 800bcc4:	71fb      	strb	r3, [r7, #7]
	//set Power mode
	uint16_t mode = 0;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	81fb      	strh	r3, [r7, #14]
	switch(val){
 800bcca:	79fb      	ldrb	r3, [r7, #7]
 800bccc:	2b01      	cmp	r3, #1
 800bcce:	d006      	beq.n	800bcde <INA219_Trigger_Conversion+0x22>
 800bcd0:	2b02      	cmp	r3, #2
 800bcd2:	d007      	beq.n	800bce4 <INA219_Trigger_Conversion+0x28>
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d108      	bne.n	800bcea <INA219_Trigger_Conversion+0x2e>
	case 0:
		mode = INA219_CONFIG_MODE_SHUNT_TRIGGERERD;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	81fb      	strh	r3, [r7, #14]
		break;
 800bcdc:	e005      	b.n	800bcea <INA219_Trigger_Conversion+0x2e>
	case 1:
		mode = INA219_CONFIG_MODE_BUS_TRIGGERED;
 800bcde:	2302      	movs	r3, #2
 800bce0:	81fb      	strh	r3, [r7, #14]
		break;
 800bce2:	e002      	b.n	800bcea <INA219_Trigger_Conversion+0x2e>
	case 2:
		mode = INA219_CONFIG_MODE_SHUNT_BUS_TRIGGERED;
 800bce4:	2303      	movs	r3, #3
 800bce6:	81fb      	strh	r3, [r7, #14]
		break;
 800bce8:	bf00      	nop
	}
	if(INA219_Set_Power_Mode(mode) != INA_OK)
 800bcea:	89fb      	ldrh	r3, [r7, #14]
 800bcec:	4618      	mov	r0, r3
 800bcee:	f7ff ff55 	bl	800bb9c <INA219_Set_Power_Mode>
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d001      	beq.n	800bcfc <INA219_Trigger_Conversion+0x40>
	{
		return INA_I2C_WRITE_ERROR;
 800bcf8:	2303      	movs	r3, #3
 800bcfa:	e022      	b.n	800bd42 <INA219_Trigger_Conversion+0x86>
	}
	//wait for conversion ready flag to be set in register
	uint8_t temp[2];
	uint16_t u_temp = 0;
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bd00:	e019      	b.n	800bd36 <INA219_Trigger_Conversion+0x7a>
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800bd02:	2364      	movs	r3, #100	; 0x64
 800bd04:	9302      	str	r3, [sp, #8]
 800bd06:	2302      	movs	r3, #2
 800bd08:	9301      	str	r3, [sp, #4]
 800bd0a:	f107 0308 	add.w	r3, r7, #8
 800bd0e:	9300      	str	r3, [sp, #0]
 800bd10:	2301      	movs	r3, #1
 800bd12:	2202      	movs	r2, #2
 800bd14:	2180      	movs	r1, #128	; 0x80
 800bd16:	480d      	ldr	r0, [pc, #52]	; (800bd4c <INA219_Trigger_Conversion+0x90>)
 800bd18:	f7f6 fe32 	bl	8002980 <HAL_I2C_Mem_Read>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d001      	beq.n	800bd26 <INA219_Trigger_Conversion+0x6a>
		{
			return INA_I2C_READ_ERROR;
 800bd22:	2302      	movs	r3, #2
 800bd24:	e00d      	b.n	800bd42 <INA219_Trigger_Conversion+0x86>
		}
		u_temp = (temp[0]<<8) | temp[1];
 800bd26:	7a3b      	ldrb	r3, [r7, #8]
 800bd28:	021b      	lsls	r3, r3, #8
 800bd2a:	b21a      	sxth	r2, r3
 800bd2c:	7a7b      	ldrb	r3, [r7, #9]
 800bd2e:	b21b      	sxth	r3, r3
 800bd30:	4313      	orrs	r3, r2
 800bd32:	b21b      	sxth	r3, r3
 800bd34:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bd36:	89bb      	ldrh	r3, [r7, #12]
 800bd38:	f003 0302 	and.w	r3, r3, #2
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d0e0      	beq.n	800bd02 <INA219_Trigger_Conversion+0x46>
	}
	return INA_OK;
 800bd40:	2300      	movs	r3, #0
}
 800bd42:	4618      	mov	r0, r3
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}
 800bd4a:	bf00      	nop
 800bd4c:	200024ac 	.word	0x200024ac

0800bd50 <INA219_Get_Shunt_Voltage>:

INA_Status_t INA219_Get_Shunt_Voltage(int16_t *Shunt_Voltage)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b088      	sub	sp, #32
 800bd54:	af04      	add	r7, sp, #16
 800bd56:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800bd58:	2300      	movs	r3, #0
 800bd5a:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_SHUNT_REG,2,temp,2,100)!= HAL_OK)
 800bd5c:	2364      	movs	r3, #100	; 0x64
 800bd5e:	9302      	str	r3, [sp, #8]
 800bd60:	2302      	movs	r3, #2
 800bd62:	9301      	str	r3, [sp, #4]
 800bd64:	f107 030c 	add.w	r3, r7, #12
 800bd68:	9300      	str	r3, [sp, #0]
 800bd6a:	2302      	movs	r3, #2
 800bd6c:	2201      	movs	r2, #1
 800bd6e:	2180      	movs	r1, #128	; 0x80
 800bd70:	4824      	ldr	r0, [pc, #144]	; (800be04 <INA219_Get_Shunt_Voltage+0xb4>)
 800bd72:	f7f6 fe05 	bl	8002980 <HAL_I2C_Mem_Read>
 800bd76:	4603      	mov	r3, r0
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d001      	beq.n	800bd80 <INA219_Get_Shunt_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800bd7c:	2302      	movs	r3, #2
 800bd7e:	e03d      	b.n	800bdfc <INA219_Get_Shunt_Voltage+0xac>
	}
	//convert to signed 16 bit word
	*Shunt_Voltage = (temp[0]<<8) | temp[1];
 800bd80:	7b3b      	ldrb	r3, [r7, #12]
 800bd82:	021b      	lsls	r3, r3, #8
 800bd84:	b21a      	sxth	r2, r3
 800bd86:	7b7b      	ldrb	r3, [r7, #13]
 800bd88:	b21b      	sxth	r3, r3
 800bd8a:	4313      	orrs	r3, r2
 800bd8c:	b21a      	sxth	r2, r3
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	801a      	strh	r2, [r3, #0]
	//mulitply by PG gain
	switch(ina.Init.INA_SHUNT_PGA_RANGE)
 800bd92:	4b1d      	ldr	r3, [pc, #116]	; (800be08 <INA219_Get_Shunt_Voltage+0xb8>)
 800bd94:	885b      	ldrh	r3, [r3, #2]
 800bd96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bd9a:	d01b      	beq.n	800bdd4 <INA219_Get_Shunt_Voltage+0x84>
 800bd9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bda0:	dc02      	bgt.n	800bda8 <INA219_Get_Shunt_Voltage+0x58>
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d01f      	beq.n	800bde6 <INA219_Get_Shunt_Voltage+0x96>
 800bda6:	e028      	b.n	800bdfa <INA219_Get_Shunt_Voltage+0xaa>
 800bda8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bdac:	d008      	beq.n	800bdc0 <INA219_Get_Shunt_Voltage+0x70>
 800bdae:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800bdb2:	d122      	bne.n	800bdfa <INA219_Get_Shunt_Voltage+0xaa>
	{
		case INA219_CONFIG_PG_8:
			*Shunt_Voltage = *Shunt_Voltage*1;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f9b3 2000 	ldrsh.w	r2, [r3]
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	801a      	strh	r2, [r3, #0]
			break;
 800bdbe:	e01c      	b.n	800bdfa <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_4:
			*Shunt_Voltage = *Shunt_Voltage*4;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bdc6:	b29b      	uxth	r3, r3
 800bdc8:	009b      	lsls	r3, r3, #2
 800bdca:	b29b      	uxth	r3, r3
 800bdcc:	b21a      	sxth	r2, r3
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	801a      	strh	r2, [r3, #0]
			break;
 800bdd2:	e012      	b.n	800bdfa <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_2:
			*Shunt_Voltage = *Shunt_Voltage*8;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bdda:	b29b      	uxth	r3, r3
 800bddc:	00db      	lsls	r3, r3, #3
 800bdde:	b29b      	uxth	r3, r3
 800bde0:	b21a      	sxth	r2, r3
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	801a      	strh	r2, [r3, #0]
		case INA219_CONFIG_PG_1:
			*Shunt_Voltage = *Shunt_Voltage*16;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bdec:	b29b      	uxth	r3, r3
 800bdee:	011b      	lsls	r3, r3, #4
 800bdf0:	b29b      	uxth	r3, r3
 800bdf2:	b21a      	sxth	r2, r3
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	801a      	strh	r2, [r3, #0]
			break;
 800bdf8:	bf00      	nop
	}
	return INA_OK;
 800bdfa:	2300      	movs	r3, #0
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3710      	adds	r7, #16
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}
 800be04:	200024ac 	.word	0x200024ac
 800be08:	200024a0 	.word	0x200024a0

0800be0c <INA219_Get_Bus_Voltage>:

INA_Status_t INA219_Get_Bus_Voltage(int16_t *Bus_Voltage)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b088      	sub	sp, #32
 800be10:	af04      	add	r7, sp, #16
 800be12:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800be14:	2300      	movs	r3, #0
 800be16:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800be18:	2364      	movs	r3, #100	; 0x64
 800be1a:	9302      	str	r3, [sp, #8]
 800be1c:	2302      	movs	r3, #2
 800be1e:	9301      	str	r3, [sp, #4]
 800be20:	f107 030c 	add.w	r3, r7, #12
 800be24:	9300      	str	r3, [sp, #0]
 800be26:	2301      	movs	r3, #1
 800be28:	2202      	movs	r2, #2
 800be2a:	2180      	movs	r1, #128	; 0x80
 800be2c:	480e      	ldr	r0, [pc, #56]	; (800be68 <INA219_Get_Bus_Voltage+0x5c>)
 800be2e:	f7f6 fda7 	bl	8002980 <HAL_I2C_Mem_Read>
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d001      	beq.n	800be3c <INA219_Get_Bus_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800be38:	2302      	movs	r3, #2
 800be3a:	e010      	b.n	800be5e <INA219_Get_Bus_Voltage+0x52>
	}
	uint16_t u_temp = (temp[0]<<8) | temp[1];
 800be3c:	7b3b      	ldrb	r3, [r7, #12]
 800be3e:	021b      	lsls	r3, r3, #8
 800be40:	b21a      	sxth	r2, r3
 800be42:	7b7b      	ldrb	r3, [r7, #13]
 800be44:	b21b      	sxth	r3, r3
 800be46:	4313      	orrs	r3, r2
 800be48:	b21b      	sxth	r3, r3
 800be4a:	81fb      	strh	r3, [r7, #14]
	*Bus_Voltage = (int16_t)((u_temp >>3)*4); //remove conv and MOF flags
 800be4c:	89fb      	ldrh	r3, [r7, #14]
 800be4e:	08db      	lsrs	r3, r3, #3
 800be50:	b29b      	uxth	r3, r3
 800be52:	009b      	lsls	r3, r3, #2
 800be54:	b29b      	uxth	r3, r3
 800be56:	b21a      	sxth	r2, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800be5c:	2300      	movs	r3, #0
}
 800be5e:	4618      	mov	r0, r3
 800be60:	3710      	adds	r7, #16
 800be62:	46bd      	mov	sp, r7
 800be64:	bd80      	pop	{r7, pc}
 800be66:	bf00      	nop
 800be68:	200024ac 	.word	0x200024ac

0800be6c <INA219_Get_Current>:

INA_Status_t INA219_Get_Current(int16_t *current)
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b088      	sub	sp, #32
 800be70:	af04      	add	r7, sp, #16
 800be72:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800be74:	2300      	movs	r3, #0
 800be76:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CURRENT_REG,1,temp,2,100)!= HAL_OK)
 800be78:	2364      	movs	r3, #100	; 0x64
 800be7a:	9302      	str	r3, [sp, #8]
 800be7c:	2302      	movs	r3, #2
 800be7e:	9301      	str	r3, [sp, #4]
 800be80:	f107 030c 	add.w	r3, r7, #12
 800be84:	9300      	str	r3, [sp, #0]
 800be86:	2301      	movs	r3, #1
 800be88:	2204      	movs	r2, #4
 800be8a:	2180      	movs	r1, #128	; 0x80
 800be8c:	480a      	ldr	r0, [pc, #40]	; (800beb8 <INA219_Get_Current+0x4c>)
 800be8e:	f7f6 fd77 	bl	8002980 <HAL_I2C_Mem_Read>
 800be92:	4603      	mov	r3, r0
 800be94:	2b00      	cmp	r3, #0
 800be96:	d001      	beq.n	800be9c <INA219_Get_Current+0x30>
	{
		return INA_I2C_READ_ERROR;
 800be98:	2302      	movs	r3, #2
 800be9a:	e009      	b.n	800beb0 <INA219_Get_Current+0x44>
	}
	*current = (temp[0]<<8) | temp[1];
 800be9c:	7b3b      	ldrb	r3, [r7, #12]
 800be9e:	021b      	lsls	r3, r3, #8
 800bea0:	b21a      	sxth	r2, r3
 800bea2:	7b7b      	ldrb	r3, [r7, #13]
 800bea4:	b21b      	sxth	r3, r3
 800bea6:	4313      	orrs	r3, r2
 800bea8:	b21a      	sxth	r2, r3
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800beae:	2300      	movs	r3, #0
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3710      	adds	r7, #16
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}
 800beb8:	200024ac 	.word	0x200024ac

0800bebc <INA219_Get_Power>:

INA_Status_t INA219_Get_Power(int16_t *power)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	b088      	sub	sp, #32
 800bec0:	af04      	add	r7, sp, #16
 800bec2:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800bec4:	2300      	movs	r3, #0
 800bec6:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,POWER_REG,1,temp,2,100)!= HAL_OK)
 800bec8:	2364      	movs	r3, #100	; 0x64
 800beca:	9302      	str	r3, [sp, #8]
 800becc:	2302      	movs	r3, #2
 800bece:	9301      	str	r3, [sp, #4]
 800bed0:	f107 030c 	add.w	r3, r7, #12
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	2301      	movs	r3, #1
 800bed8:	2203      	movs	r2, #3
 800beda:	2180      	movs	r1, #128	; 0x80
 800bedc:	480a      	ldr	r0, [pc, #40]	; (800bf08 <INA219_Get_Power+0x4c>)
 800bede:	f7f6 fd4f 	bl	8002980 <HAL_I2C_Mem_Read>
 800bee2:	4603      	mov	r3, r0
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d001      	beq.n	800beec <INA219_Get_Power+0x30>
	{
		return INA_I2C_READ_ERROR;
 800bee8:	2302      	movs	r3, #2
 800beea:	e009      	b.n	800bf00 <INA219_Get_Power+0x44>
	}
	*power = (temp[0]<<8) | temp[1];
 800beec:	7b3b      	ldrb	r3, [r7, #12]
 800beee:	021b      	lsls	r3, r3, #8
 800bef0:	b21a      	sxth	r2, r3
 800bef2:	7b7b      	ldrb	r3, [r7, #13]
 800bef4:	b21b      	sxth	r3, r3
 800bef6:	4313      	orrs	r3, r2
 800bef8:	b21a      	sxth	r2, r3
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800befe:	2300      	movs	r3, #0
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	3710      	adds	r7, #16
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	200024ac 	.word	0x200024ac

0800bf0c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_UART5_Init(void)
{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	af00      	add	r7, sp, #0
  huart5.Instance = UART5;
 800bf10:	4b14      	ldr	r3, [pc, #80]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf12:	4a15      	ldr	r2, [pc, #84]	; (800bf68 <MX_UART5_Init+0x5c>)
 800bf14:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 19200;
 800bf16:	4b13      	ldr	r3, [pc, #76]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf18:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800bf1c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800bf1e:	4b11      	ldr	r3, [pc, #68]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf20:	2200      	movs	r2, #0
 800bf22:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800bf24:	4b0f      	ldr	r3, [pc, #60]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf26:	2200      	movs	r2, #0
 800bf28:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800bf2a:	4b0e      	ldr	r3, [pc, #56]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800bf30:	4b0c      	ldr	r3, [pc, #48]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf32:	220c      	movs	r2, #12
 800bf34:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bf36:	4b0b      	ldr	r3, [pc, #44]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf38:	2200      	movs	r2, #0
 800bf3a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800bf3c:	4b09      	ldr	r3, [pc, #36]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf3e:	2200      	movs	r2, #0
 800bf40:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800bf42:	4b08      	ldr	r3, [pc, #32]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf44:	2200      	movs	r2, #0
 800bf46:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800bf48:	4b06      	ldr	r3, [pc, #24]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800bf4e:	4805      	ldr	r0, [pc, #20]	; (800bf64 <MX_UART5_Init+0x58>)
 800bf50:	f7fb fd51 	bl	80079f6 <HAL_UART_Init>
 800bf54:	4603      	mov	r3, r0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d001      	beq.n	800bf5e <MX_UART5_Init+0x52>
  {
    return HAL_ERROR;
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	e000      	b.n	800bf60 <MX_UART5_Init+0x54>
  }

  return HAL_OK;
 800bf5e:	2300      	movs	r3, #0
}
 800bf60:	4618      	mov	r0, r3
 800bf62:	bd80      	pop	{r7, pc}
 800bf64:	20003748 	.word	0x20003748
 800bf68:	40005000 	.word	0x40005000

0800bf6c <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800bf6c:	b580      	push	{r7, lr}
 800bf6e:	b082      	sub	sp, #8
 800bf70:	af00      	add	r7, sp, #0
  if(DMA2_Channel2->CCR != 0)
 800bf72:	4b33      	ldr	r3, [pc, #204]	; (800c040 <MX_DMA_Init+0xd4>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d00d      	beq.n	800bf96 <MX_DMA_Init+0x2a>
  {
   //clear channel to reset state
   hdma_uart5_rx.Instance = DMA2_Channel2;
 800bf7a:	4b32      	ldr	r3, [pc, #200]	; (800c044 <MX_DMA_Init+0xd8>)
 800bf7c:	4a30      	ldr	r2, [pc, #192]	; (800c040 <MX_DMA_Init+0xd4>)
 800bf7e:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800bf80:	4b30      	ldr	r3, [pc, #192]	; (800c044 <MX_DMA_Init+0xd8>)
 800bf82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf84:	4a30      	ldr	r2, [pc, #192]	; (800c048 <MX_DMA_Init+0xdc>)
 800bf86:	6812      	ldr	r2, [r2, #0]
 800bf88:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.ChannelIndex = 2;
 800bf8a:	4b2e      	ldr	r3, [pc, #184]	; (800c044 <MX_DMA_Init+0xd8>)
 800bf8c:	2202      	movs	r2, #2
 800bf8e:	645a      	str	r2, [r3, #68]	; 0x44
   HAL_DMA_DeInit(&hdma_uart5_rx);
 800bf90:	482c      	ldr	r0, [pc, #176]	; (800c044 <MX_DMA_Init+0xd8>)
 800bf92:	f7f5 fdbf 	bl	8001b14 <HAL_DMA_DeInit>
  }
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800bf96:	4a2d      	ldr	r2, [pc, #180]	; (800c04c <MX_DMA_Init+0xe0>)
 800bf98:	4b2c      	ldr	r3, [pc, #176]	; (800c04c <MX_DMA_Init+0xe0>)
 800bf9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf9c:	f043 0302 	orr.w	r3, r3, #2
 800bfa0:	6493      	str	r3, [r2, #72]	; 0x48
 800bfa2:	4b2a      	ldr	r3, [pc, #168]	; (800c04c <MX_DMA_Init+0xe0>)
 800bfa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bfa6:	f003 0302 	and.w	r3, r3, #2
 800bfaa:	607b      	str	r3, [r7, #4]
 800bfac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800bfae:	4a27      	ldr	r2, [pc, #156]	; (800c04c <MX_DMA_Init+0xe0>)
 800bfb0:	4b26      	ldr	r3, [pc, #152]	; (800c04c <MX_DMA_Init+0xe0>)
 800bfb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bfb4:	f043 0301 	orr.w	r3, r3, #1
 800bfb8:	6493      	str	r3, [r2, #72]	; 0x48
 800bfba:	4b24      	ldr	r3, [pc, #144]	; (800c04c <MX_DMA_Init+0xe0>)
 800bfbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bfbe:	f003 0301 	and.w	r3, r3, #1
 800bfc2:	603b      	str	r3, [r7, #0]
 800bfc4:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800bfc6:	4b22      	ldr	r3, [pc, #136]	; (800c050 <MX_DMA_Init+0xe4>)
 800bfc8:	4a22      	ldr	r2, [pc, #136]	; (800c054 <MX_DMA_Init+0xe8>)
 800bfca:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_0;
 800bfcc:	4b20      	ldr	r3, [pc, #128]	; (800c050 <MX_DMA_Init+0xe4>)
 800bfce:	2200      	movs	r2, #0
 800bfd0:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800bfd2:	4b1f      	ldr	r3, [pc, #124]	; (800c050 <MX_DMA_Init+0xe4>)
 800bfd4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bfd8:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 800bfda:	4b1d      	ldr	r3, [pc, #116]	; (800c050 <MX_DMA_Init+0xe4>)
 800bfdc:	2240      	movs	r2, #64	; 0x40
 800bfde:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 800bfe0:	4b1b      	ldr	r3, [pc, #108]	; (800c050 <MX_DMA_Init+0xe4>)
 800bfe2:	2280      	movs	r2, #128	; 0x80
 800bfe4:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800bfe6:	4b1a      	ldr	r3, [pc, #104]	; (800c050 <MX_DMA_Init+0xe4>)
 800bfe8:	2200      	movs	r2, #0
 800bfea:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800bfec:	4b18      	ldr	r3, [pc, #96]	; (800c050 <MX_DMA_Init+0xe4>)
 800bfee:	2200      	movs	r2, #0
 800bff0:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800bff2:	4b17      	ldr	r3, [pc, #92]	; (800c050 <MX_DMA_Init+0xe4>)
 800bff4:	2200      	movs	r2, #0
 800bff6:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 800bff8:	4b15      	ldr	r3, [pc, #84]	; (800c050 <MX_DMA_Init+0xe4>)
 800bffa:	2200      	movs	r2, #0
 800bffc:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800bffe:	4814      	ldr	r0, [pc, #80]	; (800c050 <MX_DMA_Init+0xe4>)
 800c000:	f7f5 fcd0 	bl	80019a4 <HAL_DMA_Init>
 800c004:	4603      	mov	r3, r0
 800c006:	2b00      	cmp	r3, #0
 800c008:	d001      	beq.n	800c00e <MX_DMA_Init+0xa2>
  {
	  return HAL_ERROR;
 800c00a:	2301      	movs	r3, #1
 800c00c:	e013      	b.n	800c036 <MX_DMA_Init+0xca>
  }

  /* DMA interrupt init */
  HAL_NVIC_ClearPendingIRQ(DMA2_Channel2_IRQn);
 800c00e:	2039      	movs	r0, #57	; 0x39
 800c010:	f7f5 fcb9 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800c014:	2200      	movs	r2, #0
 800c016:	2100      	movs	r1, #0
 800c018:	200c      	movs	r0, #12
 800c01a:	f7f5 fc6a 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800c01e:	200c      	movs	r0, #12
 800c020:	f7f5 fc83 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800c024:	2200      	movs	r2, #0
 800c026:	2100      	movs	r1, #0
 800c028:	2039      	movs	r0, #57	; 0x39
 800c02a:	f7f5 fc62 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800c02e:	2039      	movs	r0, #57	; 0x39
 800c030:	f7f5 fc7b 	bl	800192a <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800c034:	2300      	movs	r3, #0

}
 800c036:	4618      	mov	r0, r3
 800c038:	3708      	adds	r7, #8
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	bf00      	nop
 800c040:	4002041c 	.word	0x4002041c
 800c044:	20003818 	.word	0x20003818
 800c048:	40020400 	.word	0x40020400
 800c04c:	40021000 	.word	0x40021000
 800c050:	200037cc 	.word	0x200037cc
 800c054:	4002001c 	.word	0x4002001c

0800c058 <MX_GPIO_Init>:
  * @param None
  * @retval None
  */

static HAL_StatusTypeDef MX_GPIO_Init(void)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b086      	sub	sp, #24
 800c05c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c05e:	1d3b      	adds	r3, r7, #4
 800c060:	2200      	movs	r2, #0
 800c062:	601a      	str	r2, [r3, #0]
 800c064:	605a      	str	r2, [r3, #4]
 800c066:	609a      	str	r2, [r3, #8]
 800c068:	60da      	str	r2, [r3, #12]
 800c06a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c06c:	4a1b      	ldr	r2, [pc, #108]	; (800c0dc <MX_GPIO_Init+0x84>)
 800c06e:	4b1b      	ldr	r3, [pc, #108]	; (800c0dc <MX_GPIO_Init+0x84>)
 800c070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c072:	f043 0304 	orr.w	r3, r3, #4
 800c076:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c078:	4b18      	ldr	r3, [pc, #96]	; (800c0dc <MX_GPIO_Init+0x84>)
 800c07a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c07c:	f003 0304 	and.w	r3, r3, #4
 800c080:	603b      	str	r3, [r7, #0]
 800c082:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */

  /*Configure GPIO pins : LD2_Pin IR_OnOff_Pin */
  GPIO_InitStruct.Pin =  IR_OnOff_Pin;
 800c084:	2380      	movs	r3, #128	; 0x80
 800c086:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c088:	2301      	movs	r3, #1
 800c08a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c08c:	2300      	movs	r3, #0
 800c08e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c090:	2300      	movs	r3, #0
 800c092:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c094:	1d3b      	adds	r3, r7, #4
 800c096:	4619      	mov	r1, r3
 800c098:	4811      	ldr	r0, [pc, #68]	; (800c0e0 <MX_GPIO_Init+0x88>)
 800c09a:	f7f5 ffd7 	bl	800204c <HAL_GPIO_Init>
  /* Disable Internal Pull Down Resistor*/
  HAL_PWREx_DisableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800c09e:	2180      	movs	r1, #128	; 0x80
 800c0a0:	2002      	movs	r0, #2
 800c0a2:	f7f7 fac9 	bl	8003638 <HAL_PWREx_DisableGPIOPullDown>
  HAL_PWREx_DisablePullUpPullDownConfig();
 800c0a6:	f7f7 fb45 	bl	8003734 <HAL_PWREx_DisablePullUpPullDownConfig>

  /*Configure GPIO pins : IR_RIng_Pin IR_NetAv_Pin */
  GPIO_InitStruct.Pin = IR_Ring_Pin|IR_NetAv_Pin;
 800c0aa:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800c0ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c0b0:	4b0c      	ldr	r3, [pc, #48]	; (800c0e4 <MX_GPIO_Init+0x8c>)
 800c0b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800c0b4:	2302      	movs	r3, #2
 800c0b6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c0b8:	1d3b      	adds	r3, r7, #4
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	4808      	ldr	r0, [pc, #32]	; (800c0e0 <MX_GPIO_Init+0x88>)
 800c0be:	f7f5 ffc5 	bl	800204c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	2100      	movs	r1, #0
 800c0c6:	2028      	movs	r0, #40	; 0x28
 800c0c8:	f7f5 fc13 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c0cc:	2028      	movs	r0, #40	; 0x28
 800c0ce:	f7f5 fc2c 	bl	800192a <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800c0d2:	2300      	movs	r3, #0

}
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	3718      	adds	r7, #24
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	40021000 	.word	0x40021000
 800c0e0:	48000800 	.word	0x48000800
 800c0e4:	10110000 	.word	0x10110000

0800c0e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_TIM3_Init(void)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b094      	sub	sp, #80	; 0x50
 800c0ec:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c0ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	601a      	str	r2, [r3, #0]
 800c0f6:	605a      	str	r2, [r3, #4]
 800c0f8:	609a      	str	r2, [r3, #8]
 800c0fa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800c0fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c100:	2200      	movs	r2, #0
 800c102:	601a      	str	r2, [r3, #0]
 800c104:	605a      	str	r2, [r3, #4]
 800c106:	609a      	str	r2, [r3, #8]
 800c108:	60da      	str	r2, [r3, #12]
 800c10a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c10c:	f107 0320 	add.w	r3, r7, #32
 800c110:	2200      	movs	r2, #0
 800c112:	601a      	str	r2, [r3, #0]
 800c114:	605a      	str	r2, [r3, #4]
 800c116:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c118:	1d3b      	adds	r3, r7, #4
 800c11a:	2200      	movs	r2, #0
 800c11c:	601a      	str	r2, [r3, #0]
 800c11e:	605a      	str	r2, [r3, #4]
 800c120:	609a      	str	r2, [r3, #8]
 800c122:	60da      	str	r2, [r3, #12]
 800c124:	611a      	str	r2, [r3, #16]
 800c126:	615a      	str	r2, [r3, #20]
 800c128:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800c12a:	4b3c      	ldr	r3, [pc, #240]	; (800c21c <MX_TIM3_Init+0x134>)
 800c12c:	4a3c      	ldr	r2, [pc, #240]	; (800c220 <MX_TIM3_Init+0x138>)
 800c12e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800c130:	4b3a      	ldr	r3, [pc, #232]	; (800c21c <MX_TIM3_Init+0x134>)
 800c132:	2200      	movs	r2, #0
 800c134:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c136:	4b39      	ldr	r3, [pc, #228]	; (800c21c <MX_TIM3_Init+0x134>)
 800c138:	2200      	movs	r2, #0
 800c13a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800c13c:	4b37      	ldr	r3, [pc, #220]	; (800c21c <MX_TIM3_Init+0x134>)
 800c13e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c142:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c144:	4b35      	ldr	r3, [pc, #212]	; (800c21c <MX_TIM3_Init+0x134>)
 800c146:	2200      	movs	r2, #0
 800c148:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c14a:	4b34      	ldr	r3, [pc, #208]	; (800c21c <MX_TIM3_Init+0x134>)
 800c14c:	2200      	movs	r2, #0
 800c14e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800c150:	4832      	ldr	r0, [pc, #200]	; (800c21c <MX_TIM3_Init+0x134>)
 800c152:	f7f9 ffa0 	bl	8006096 <HAL_TIM_Base_Init>
 800c156:	4603      	mov	r3, r0
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d001      	beq.n	800c160 <MX_TIM3_Init+0x78>
  {
    return HAL_ERROR;
 800c15c:	2301      	movs	r3, #1
 800c15e:	e058      	b.n	800c212 <MX_TIM3_Init+0x12a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c164:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800c166:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c16a:	4619      	mov	r1, r3
 800c16c:	482b      	ldr	r0, [pc, #172]	; (800c21c <MX_TIM3_Init+0x134>)
 800c16e:	f7fa fc5b 	bl	8006a28 <HAL_TIM_ConfigClockSource>
 800c172:	4603      	mov	r3, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	d001      	beq.n	800c17c <MX_TIM3_Init+0x94>
  {
    return HAL_ERROR;
 800c178:	2301      	movs	r3, #1
 800c17a:	e04a      	b.n	800c212 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800c17c:	4827      	ldr	r0, [pc, #156]	; (800c21c <MX_TIM3_Init+0x134>)
 800c17e:	f7fa f863 	bl	8006248 <HAL_TIM_OC_Init>
 800c182:	4603      	mov	r3, r0
 800c184:	2b00      	cmp	r3, #0
 800c186:	d001      	beq.n	800c18c <MX_TIM3_Init+0xa4>
  {
    return HAL_ERROR;
 800c188:	2301      	movs	r3, #1
 800c18a:	e042      	b.n	800c212 <MX_TIM3_Init+0x12a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800c18c:	2304      	movs	r3, #4
 800c18e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 800c190:	2370      	movs	r3, #112	; 0x70
 800c192:	633b      	str	r3, [r7, #48]	; 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 800c194:	2300      	movs	r3, #0
 800c196:	637b      	str	r3, [r7, #52]	; 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800c198:	2300      	movs	r3, #0
 800c19a:	63bb      	str	r3, [r7, #56]	; 0x38
  sSlaveConfig.TriggerFilter = 0;
 800c19c:	2300      	movs	r3, #0
 800c19e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800c1a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	481d      	ldr	r0, [pc, #116]	; (800c21c <MX_TIM3_Init+0x134>)
 800c1a8:	f7fa fcf7 	bl	8006b9a <HAL_TIM_SlaveConfigSynchro>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d001      	beq.n	800c1b6 <MX_TIM3_Init+0xce>
  {
    return HAL_ERROR;
 800c1b2:	2301      	movs	r3, #1
 800c1b4:	e02d      	b.n	800c212 <MX_TIM3_Init+0x12a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c1be:	f107 0320 	add.w	r3, r7, #32
 800c1c2:	4619      	mov	r1, r3
 800c1c4:	4815      	ldr	r0, [pc, #84]	; (800c21c <MX_TIM3_Init+0x134>)
 800c1c6:	f7fb fb21 	bl	800780c <HAL_TIMEx_MasterConfigSynchronization>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d001      	beq.n	800c1d4 <MX_TIM3_Init+0xec>
  {
    return HAL_ERROR;
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	e01e      	b.n	800c212 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM_TIM3_ETR_COMP1) != HAL_OK)
 800c1d4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c1d8:	4810      	ldr	r0, [pc, #64]	; (800c21c <MX_TIM3_Init+0x134>)
 800c1da:	f7fb fb9d 	bl	8007918 <HAL_TIMEx_RemapConfig>
 800c1de:	4603      	mov	r3, r0
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d001      	beq.n	800c1e8 <MX_TIM3_Init+0x100>
  {
    return HAL_ERROR;
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	e014      	b.n	800c212 <MX_TIM3_Init+0x12a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11520;
 800c1ec:	f44f 5334 	mov.w	r3, #11520	; 0x2d00
 800c1f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800c1f2:	2302      	movs	r3, #2
 800c1f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c1fa:	1d3b      	adds	r3, r7, #4
 800c1fc:	2200      	movs	r2, #0
 800c1fe:	4619      	mov	r1, r3
 800c200:	4806      	ldr	r0, [pc, #24]	; (800c21c <MX_TIM3_Init+0x134>)
 800c202:	f7fa faf7 	bl	80067f4 <HAL_TIM_OC_ConfigChannel>
 800c206:	4603      	mov	r3, r0
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d001      	beq.n	800c210 <MX_TIM3_Init+0x128>
  {
    return HAL_ERROR;
 800c20c:	2301      	movs	r3, #1
 800c20e:	e000      	b.n	800c212 <MX_TIM3_Init+0x12a>
  }
  return HAL_OK;
 800c210:	2300      	movs	r3, #0
}
 800c212:	4618      	mov	r0, r3
 800c214:	3750      	adds	r7, #80	; 0x50
 800c216:	46bd      	mov	sp, r7
 800c218:	bd80      	pop	{r7, pc}
 800c21a:	bf00      	nop
 800c21c:	20003700 	.word	0x20003700
 800c220:	40000400 	.word	0x40000400

0800c224 <IR_Clear_Buffer>:
 */

//======================= 5. Utility Function Definition ==================================

void  IR_Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b082      	sub	sp, #8
 800c228:	af00      	add	r7, sp, #0
 800c22a:	6078      	str	r0, [r7, #4]
 800c22c:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800c22e:	683a      	ldr	r2, [r7, #0]
 800c230:	2100      	movs	r1, #0
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f003 fa75 	bl	800f722 <memset>
}
 800c238:	bf00      	nop
 800c23a:	3708      	adds	r7, #8
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <IR_Calculate_Checksum>:

uint16_t IR_Calculate_Checksum(uint8_t* messagebuff, uint8_t size)
{
 800c240:	b480      	push	{r7}
 800c242:	b085      	sub	sp, #20
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	460b      	mov	r3, r1
 800c24a:	70fb      	strb	r3, [r7, #3]
	uint32_t sum = 0;
 800c24c:	2300      	movs	r3, #0
 800c24e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c250:	2300      	movs	r3, #0
 800c252:	60bb      	str	r3, [r7, #8]
 800c254:	e00a      	b.n	800c26c <IR_Calculate_Checksum+0x2c>
	{
		sum+= messagebuff[i];
 800c256:	68bb      	ldr	r3, [r7, #8]
 800c258:	687a      	ldr	r2, [r7, #4]
 800c25a:	4413      	add	r3, r2
 800c25c:	781b      	ldrb	r3, [r3, #0]
 800c25e:	461a      	mov	r2, r3
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	4413      	add	r3, r2
 800c264:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	3301      	adds	r3, #1
 800c26a:	60bb      	str	r3, [r7, #8]
 800c26c:	78fa      	ldrb	r2, [r7, #3]
 800c26e:	68bb      	ldr	r3, [r7, #8]
 800c270:	429a      	cmp	r2, r3
 800c272:	dcf0      	bgt.n	800c256 <IR_Calculate_Checksum+0x16>
	}
	//return last 16 bits
	return (uint16_t)(sum & 0xFFFF);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	b29b      	uxth	r3, r3
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3714      	adds	r7, #20
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bc80      	pop	{r7}
 800c280:	4770      	bx	lr
	...

0800c284 <IR_Init_Module>:
 * @param: none
 *
 * @retval: IR_Status_t
 */
IR_Status_t IR_Init_Module(void)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b082      	sub	sp, #8
 800c288:	af00      	add	r7, sp, #0
	 if(MX_GPIO_Init() != HAL_OK){return IR_Pin_CFG_Error;}
 800c28a:	f7ff fee5 	bl	800c058 <MX_GPIO_Init>
 800c28e:	4603      	mov	r3, r0
 800c290:	2b00      	cmp	r3, #0
 800c292:	d001      	beq.n	800c298 <IR_Init_Module+0x14>
 800c294:	2301      	movs	r3, #1
 800c296:	e036      	b.n	800c306 <IR_Init_Module+0x82>
	 if(MX_DMA_Init()  != HAL_OK){return IR_Pin_CFG_Error;}
 800c298:	f7ff fe68 	bl	800bf6c <MX_DMA_Init>
 800c29c:	4603      	mov	r3, r0
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d001      	beq.n	800c2a6 <IR_Init_Module+0x22>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	e02f      	b.n	800c306 <IR_Init_Module+0x82>
	 if(MX_UART5_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c2a6:	f7ff fe31 	bl	800bf0c <MX_UART5_Init>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d001      	beq.n	800c2b4 <IR_Init_Module+0x30>
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	e028      	b.n	800c306 <IR_Init_Module+0x82>
	 if(MX_TIM3_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c2b4:	f7ff ff18 	bl	800c0e8 <MX_TIM3_Init>
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d001      	beq.n	800c2c2 <IR_Init_Module+0x3e>
 800c2be:	2301      	movs	r3, #1
 800c2c0:	e021      	b.n	800c306 <IR_Init_Module+0x82>
	 IR_OnOff_GPIO_Port->ODR |= 0b1<<15;
 800c2c2:	4a13      	ldr	r2, [pc, #76]	; (800c310 <IR_Init_Module+0x8c>)
 800c2c4:	4b12      	ldr	r3, [pc, #72]	; (800c310 <IR_Init_Module+0x8c>)
 800c2c6:	695b      	ldr	r3, [r3, #20]
 800c2c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c2cc:	6153      	str	r3, [r2, #20]
	  //send acknowledgement
	 char* msg;
	 if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c2ce:	4811      	ldr	r0, [pc, #68]	; (800c314 <IR_Init_Module+0x90>)
 800c2d0:	f000 f87c 	bl	800c3cc <IR_send_AT_CMD>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d10d      	bne.n	800c2f6 <IR_Init_Module+0x72>
	 {
	 	msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c2da:	490f      	ldr	r1, [pc, #60]	; (800c318 <IR_Init_Module+0x94>)
 800c2dc:	480f      	ldr	r0, [pc, #60]	; (800c31c <IR_Init_Module+0x98>)
 800c2de:	f004 fc51 	bl	8010b84 <strtok>
 800c2e2:	6078      	str	r0, [r7, #4]
	 	if(strcmp(msg,(char*)"OK") != 0)
 800c2e4:	490e      	ldr	r1, [pc, #56]	; (800c320 <IR_Init_Module+0x9c>)
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f7f3 ff72 	bl	80001d0 <strcmp>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d003      	beq.n	800c2fa <IR_Init_Module+0x76>
	 	{
	 	  return IR_Ack_Error;
 800c2f2:	2307      	movs	r3, #7
 800c2f4:	e007      	b.n	800c306 <IR_Init_Module+0x82>
	 	}
	 }else
	 {
	 	  return IR_Ack_Error;
 800c2f6:	2307      	movs	r3, #7
 800c2f8:	e005      	b.n	800c306 <IR_Init_Module+0x82>
	 }
	 	  //analyse message
	 	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c2fa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c2fe:	4809      	ldr	r0, [pc, #36]	; (800c324 <IR_Init_Module+0xa0>)
 800c300:	f7ff ff90 	bl	800c224 <IR_Clear_Buffer>
	 	  return IR_OK;
 800c304:	2300      	movs	r3, #0
}
 800c306:	4618      	mov	r0, r3
 800c308:	3708      	adds	r7, #8
 800c30a:	46bd      	mov	sp, r7
 800c30c:	bd80      	pop	{r7, pc}
 800c30e:	bf00      	nop
 800c310:	48000800 	.word	0x48000800
 800c314:	08017280 	.word	0x08017280
 800c318:	08017284 	.word	0x08017284
 800c31c:	2000350a 	.word	0x2000350a
 800c320:	08017288 	.word	0x08017288
 800c324:	20003508 	.word	0x20003508

0800c328 <IR_DeInit_Module>:
 *
 * NB: Ensure that HAL_TIM_BASE_DeInit calls the user defined MSP DeInit otherwise the peripheral will not
 * 	   be cleared
 */
IR_Status_t IR_DeInit_Module(void)
{
 800c328:	b580      	push	{r7, lr}
 800c32a:	af00      	add	r7, sp, #0
	/* Deinitialize TIMx Peripheral*/
	if(htim3.Instance != IR_TIM_PORT)
 800c32c:	4b20      	ldr	r3, [pc, #128]	; (800c3b0 <IR_DeInit_Module+0x88>)
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	4a20      	ldr	r2, [pc, #128]	; (800c3b4 <IR_DeInit_Module+0x8c>)
 800c332:	4293      	cmp	r3, r2
 800c334:	d002      	beq.n	800c33c <IR_DeInit_Module+0x14>
	{
		htim3.Instance = IR_TIM_PORT;
 800c336:	4b1e      	ldr	r3, [pc, #120]	; (800c3b0 <IR_DeInit_Module+0x88>)
 800c338:	4a1e      	ldr	r2, [pc, #120]	; (800c3b4 <IR_DeInit_Module+0x8c>)
 800c33a:	601a      	str	r2, [r3, #0]
	}
	HAL_TIM_Base_Stop_IT(&htim3);
 800c33c:	481c      	ldr	r0, [pc, #112]	; (800c3b0 <IR_DeInit_Module+0x88>)
 800c33e:	f7f9 ff59 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim3) != HAL_OK)
 800c342:	481b      	ldr	r0, [pc, #108]	; (800c3b0 <IR_DeInit_Module+0x88>)
 800c344:	f7f9 fed2 	bl	80060ec <HAL_TIM_Base_DeInit>
 800c348:	4603      	mov	r3, r0
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d001      	beq.n	800c352 <IR_DeInit_Module+0x2a>
	{
		return IR_CFG_Error;
 800c34e:	2308      	movs	r3, #8
 800c350:	e02b      	b.n	800c3aa <IR_DeInit_Module+0x82>
	}
	/* Deinitialize UARTx Peripheral*/
	if(huart5.Instance != UART5)
 800c352:	4b19      	ldr	r3, [pc, #100]	; (800c3b8 <IR_DeInit_Module+0x90>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4a19      	ldr	r2, [pc, #100]	; (800c3bc <IR_DeInit_Module+0x94>)
 800c358:	4293      	cmp	r3, r2
 800c35a:	d002      	beq.n	800c362 <IR_DeInit_Module+0x3a>
	{
		huart5.Instance = IR_USART_PORT;
 800c35c:	4b16      	ldr	r3, [pc, #88]	; (800c3b8 <IR_DeInit_Module+0x90>)
 800c35e:	4a17      	ldr	r2, [pc, #92]	; (800c3bc <IR_DeInit_Module+0x94>)
 800c360:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(&huart5) != HAL_OK)
 800c362:	4815      	ldr	r0, [pc, #84]	; (800c3b8 <IR_DeInit_Module+0x90>)
 800c364:	f7fb fb95 	bl	8007a92 <HAL_UART_DeInit>
 800c368:	4603      	mov	r3, r0
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d001      	beq.n	800c372 <IR_DeInit_Module+0x4a>
	{
		return IR_CFG_Error;
 800c36e:	2308      	movs	r3, #8
 800c370:	e01b      	b.n	800c3aa <IR_DeInit_Module+0x82>
	}

	/* Deinitialize DMA MEM Channel*/
	if(hdma_memtomem_dma1_channel2.Instance != DMA1_Channel2)
 800c372:	4b13      	ldr	r3, [pc, #76]	; (800c3c0 <IR_DeInit_Module+0x98>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a13      	ldr	r2, [pc, #76]	; (800c3c4 <IR_DeInit_Module+0x9c>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d002      	beq.n	800c382 <IR_DeInit_Module+0x5a>
	{
		hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800c37c:	4b10      	ldr	r3, [pc, #64]	; (800c3c0 <IR_DeInit_Module+0x98>)
 800c37e:	4a11      	ldr	r2, [pc, #68]	; (800c3c4 <IR_DeInit_Module+0x9c>)
 800c380:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800c382:	480f      	ldr	r0, [pc, #60]	; (800c3c0 <IR_DeInit_Module+0x98>)
 800c384:	f7f5 fbc6 	bl	8001b14 <HAL_DMA_DeInit>
 800c388:	4603      	mov	r3, r0
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d001      	beq.n	800c392 <IR_DeInit_Module+0x6a>
	{
		return IR_CFG_Error;
 800c38e:	2308      	movs	r3, #8
 800c390:	e00b      	b.n	800c3aa <IR_DeInit_Module+0x82>
	}
	//set On/Off Pin to low and enable pull down resistor
	HAL_GPIO_WritePin(IR_OnOff_GPIO_Port,IR_OnOff_Pin,RESET);
 800c392:	2200      	movs	r2, #0
 800c394:	2180      	movs	r1, #128	; 0x80
 800c396:	480c      	ldr	r0, [pc, #48]	; (800c3c8 <IR_DeInit_Module+0xa0>)
 800c398:	f7f6 f8f2 	bl	8002580 <HAL_GPIO_WritePin>
	HAL_PWREx_EnableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800c39c:	2180      	movs	r1, #128	; 0x80
 800c39e:	2002      	movs	r0, #2
 800c3a0:	f7f7 f8a6 	bl	80034f0 <HAL_PWREx_EnableGPIOPullDown>
	HAL_PWREx_EnablePullUpPullDownConfig();
 800c3a4:	f7f7 f9b8 	bl	8003718 <HAL_PWREx_EnablePullUpPullDownConfig>

	return IR_OK;
 800c3a8:	2300      	movs	r3, #0
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	bd80      	pop	{r7, pc}
 800c3ae:	bf00      	nop
 800c3b0:	20003700 	.word	0x20003700
 800c3b4:	40000400 	.word	0x40000400
 800c3b8:	20003748 	.word	0x20003748
 800c3bc:	40005000 	.word	0x40005000
 800c3c0:	200037cc 	.word	0x200037cc
 800c3c4:	4002001c 	.word	0x4002001c
 800c3c8:	48000800 	.word	0x48000800

0800c3cc <IR_send_AT_CMD>:
	  return IR_OK;
}

IR_Status_t IR_send_AT_CMD(char* cmd)

{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b084      	sub	sp, #16
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	6078      	str	r0, [r7, #4]

	int size = strlen(cmd);
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f7f3 ff05 	bl	80001e4 <strlen>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	60fb      	str	r3, [r7, #12]
	if(Session_Flag == SBDWB)
 800c3de:	4b33      	ldr	r3, [pc, #204]	; (800c4ac <IR_send_AT_CMD+0xe0>)
 800c3e0:	781b      	ldrb	r3, [r3, #0]
 800c3e2:	2b01      	cmp	r3, #1
 800c3e4:	d102      	bne.n	800c3ec <IR_send_AT_CMD+0x20>
	{
		size = IR_Bin_Message_Length;
 800c3e6:	4b32      	ldr	r3, [pc, #200]	; (800c4b0 <IR_send_AT_CMD+0xe4>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	60fb      	str	r3, [r7, #12]
	}
	memcpy(IR_TX_Buffer,cmd,size);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	461a      	mov	r2, r3
 800c3f0:	6879      	ldr	r1, [r7, #4]
 800c3f2:	4830      	ldr	r0, [pc, #192]	; (800c4b4 <IR_send_AT_CMD+0xe8>)
 800c3f4:	f003 f98a 	bl	800f70c <memcpy>
	if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	b29a      	uxth	r2, r3
 800c3fc:	2364      	movs	r3, #100	; 0x64
 800c3fe:	492d      	ldr	r1, [pc, #180]	; (800c4b4 <IR_send_AT_CMD+0xe8>)
 800c400:	482d      	ldr	r0, [pc, #180]	; (800c4b8 <IR_send_AT_CMD+0xec>)
 800c402:	f7fb fb7b 	bl	8007afc <HAL_UART_Transmit>
 800c406:	4603      	mov	r3, r0
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d001      	beq.n	800c410 <IR_send_AT_CMD+0x44>
	{
		return IR_Tx_Error;
 800c40c:	2303      	movs	r3, #3
 800c40e:	e049      	b.n	800c4a4 <IR_send_AT_CMD+0xd8>
	}
	__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c410:	4b2a      	ldr	r3, [pc, #168]	; (800c4bc <IR_send_AT_CMD+0xf0>)
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	4a29      	ldr	r2, [pc, #164]	; (800c4bc <IR_send_AT_CMD+0xf0>)
 800c416:	6812      	ldr	r2, [r2, #0]
 800c418:	6812      	ldr	r2, [r2, #0]
 800c41a:	f042 0202 	orr.w	r2, r2, #2
 800c41e:	601a      	str	r2, [r3, #0]
	if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c420:	4b25      	ldr	r3, [pc, #148]	; (800c4b8 <IR_send_AT_CMD+0xec>)
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	69db      	ldr	r3, [r3, #28]
 800c426:	f003 0310 	and.w	r3, r3, #16
 800c42a:	2b10      	cmp	r3, #16
 800c42c:	d103      	bne.n	800c436 <IR_send_AT_CMD+0x6a>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c42e:	4b22      	ldr	r3, [pc, #136]	; (800c4b8 <IR_send_AT_CMD+0xec>)
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	2210      	movs	r2, #16
 800c434:	621a      	str	r2, [r3, #32]
	}
	__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c436:	4b20      	ldr	r3, [pc, #128]	; (800c4b8 <IR_send_AT_CMD+0xec>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	4a1f      	ldr	r2, [pc, #124]	; (800c4b8 <IR_send_AT_CMD+0xec>)
 800c43c:	6812      	ldr	r2, [r2, #0]
 800c43e:	6812      	ldr	r2, [r2, #0]
 800c440:	f042 0210 	orr.w	r2, r2, #16
 800c444:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c446:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c44a:	491d      	ldr	r1, [pc, #116]	; (800c4c0 <IR_send_AT_CMD+0xf4>)
 800c44c:	481a      	ldr	r0, [pc, #104]	; (800c4b8 <IR_send_AT_CMD+0xec>)
 800c44e:	f7fb fd31 	bl	8007eb4 <HAL_UART_Receive_DMA>
	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800c452:	4b1c      	ldr	r3, [pc, #112]	; (800c4c4 <IR_send_AT_CMD+0xf8>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	4a1b      	ldr	r2, [pc, #108]	; (800c4c4 <IR_send_AT_CMD+0xf8>)
 800c458:	6812      	ldr	r2, [r2, #0]
 800c45a:	68d2      	ldr	r2, [r2, #12]
 800c45c:	f042 0202 	orr.w	r2, r2, #2
 800c460:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800c462:	2100      	movs	r1, #0
 800c464:	4817      	ldr	r0, [pc, #92]	; (800c4c4 <IR_send_AT_CMD+0xf8>)
 800c466:	f7f9 ff23 	bl	80062b0 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800c46a:	4816      	ldr	r0, [pc, #88]	; (800c4c4 <IR_send_AT_CMD+0xf8>)
 800c46c:	f7f9 fe98 	bl	80061a0 <HAL_TIM_Base_Start_IT>
	while(IR_RX_Flag == RESET);
 800c470:	bf00      	nop
 800c472:	4b15      	ldr	r3, [pc, #84]	; (800c4c8 <IR_send_AT_CMD+0xfc>)
 800c474:	f993 3000 	ldrsb.w	r3, [r3]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d0fa      	beq.n	800c472 <IR_send_AT_CMD+0xa6>

	if(IR_RX_Flag == -2)
 800c47c:	4b12      	ldr	r3, [pc, #72]	; (800c4c8 <IR_send_AT_CMD+0xfc>)
 800c47e:	f993 3000 	ldrsb.w	r3, [r3]
 800c482:	f113 0f02 	cmn.w	r3, #2
 800c486:	d101      	bne.n	800c48c <IR_send_AT_CMD+0xc0>
	{
		return IR_Rx_Timeout;
 800c488:	2305      	movs	r3, #5
 800c48a:	e00b      	b.n	800c4a4 <IR_send_AT_CMD+0xd8>
	}if(IR_RX_Flag == -1)
 800c48c:	4b0e      	ldr	r3, [pc, #56]	; (800c4c8 <IR_send_AT_CMD+0xfc>)
 800c48e:	f993 3000 	ldrsb.w	r3, [r3]
 800c492:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c496:	d101      	bne.n	800c49c <IR_send_AT_CMD+0xd0>
	{
		return IR_Rx_Error;
 800c498:	2302      	movs	r3, #2
 800c49a:	e003      	b.n	800c4a4 <IR_send_AT_CMD+0xd8>
	}
	IR_RX_Flag = 0;
 800c49c:	4b0a      	ldr	r3, [pc, #40]	; (800c4c8 <IR_send_AT_CMD+0xfc>)
 800c49e:	2200      	movs	r2, #0
 800c4a0:	701a      	strb	r2, [r3, #0]
	return IR_OK;
 800c4a2:	2300      	movs	r3, #0
}
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	3710      	adds	r7, #16
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}
 800c4ac:	20003745 	.word	0x20003745
 800c4b0:	200036fc 	.word	0x200036fc
 800c4b4:	20002508 	.word	0x20002508
 800c4b8:	20003748 	.word	0x20003748
 800c4bc:	20003818 	.word	0x20003818
 800c4c0:	20002d08 	.word	0x20002d08
 800c4c4:	20003700 	.word	0x20003700
 800c4c8:	20003814 	.word	0x20003814

0800c4cc <IR_start_SBD_Session>:

//======================= 7. Transmit/Recieve Function Definition ==================================

IR_Status_t IR_start_SBD_Session(SBDX_Status_t* sbd)
{
 800c4cc:	b590      	push	{r4, r7, lr}
 800c4ce:	b08f      	sub	sp, #60	; 0x3c
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
	//increase prescaler to lengthen timeout
	htim3.Instance->PSC = 5;
 800c4d4:	4b74      	ldr	r3, [pc, #464]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	2205      	movs	r2, #5
 800c4da:	629a      	str	r2, [r3, #40]	; 0x28
	Session_Flag = SBDIX;
 800c4dc:	4b73      	ldr	r3, [pc, #460]	; (800c6ac <IR_start_SBD_Session+0x1e0>)
 800c4de:	2202      	movs	r2, #2
 800c4e0:	701a      	strb	r2, [r3, #0]
	char* cmd = "AT+SBDIX\r";
 800c4e2:	4b73      	ldr	r3, [pc, #460]	; (800c6b0 <IR_start_SBD_Session+0x1e4>)
 800c4e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	int size = strlen(cmd);
 800c4e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4e8:	f7f3 fe7c 	bl	80001e4 <strlen>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	62bb      	str	r3, [r7, #40]	; 0x28
		memcpy(IR_TX_Buffer,cmd,size);
 800c4f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c4f6:	486f      	ldr	r0, [pc, #444]	; (800c6b4 <IR_start_SBD_Session+0x1e8>)
 800c4f8:	f003 f908 	bl	800f70c <memcpy>
		if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c4fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4fe:	b29a      	uxth	r2, r3
 800c500:	2364      	movs	r3, #100	; 0x64
 800c502:	496c      	ldr	r1, [pc, #432]	; (800c6b4 <IR_start_SBD_Session+0x1e8>)
 800c504:	486c      	ldr	r0, [pc, #432]	; (800c6b8 <IR_start_SBD_Session+0x1ec>)
 800c506:	f7fb faf9 	bl	8007afc <HAL_UART_Transmit>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d001      	beq.n	800c514 <IR_start_SBD_Session+0x48>
		{
			return IR_Tx_Error;
 800c510:	2303      	movs	r3, #3
 800c512:	e0c5      	b.n	800c6a0 <IR_start_SBD_Session+0x1d4>
		}
		__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c514:	4b69      	ldr	r3, [pc, #420]	; (800c6bc <IR_start_SBD_Session+0x1f0>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	4a68      	ldr	r2, [pc, #416]	; (800c6bc <IR_start_SBD_Session+0x1f0>)
 800c51a:	6812      	ldr	r2, [r2, #0]
 800c51c:	6812      	ldr	r2, [r2, #0]
 800c51e:	f042 0202 	orr.w	r2, r2, #2
 800c522:	601a      	str	r2, [r3, #0]
		if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c524:	4b64      	ldr	r3, [pc, #400]	; (800c6b8 <IR_start_SBD_Session+0x1ec>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	69db      	ldr	r3, [r3, #28]
 800c52a:	f003 0310 	and.w	r3, r3, #16
 800c52e:	2b10      	cmp	r3, #16
 800c530:	d103      	bne.n	800c53a <IR_start_SBD_Session+0x6e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c532:	4b61      	ldr	r3, [pc, #388]	; (800c6b8 <IR_start_SBD_Session+0x1ec>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	2210      	movs	r2, #16
 800c538:	621a      	str	r2, [r3, #32]
		}
		__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c53a:	4b5f      	ldr	r3, [pc, #380]	; (800c6b8 <IR_start_SBD_Session+0x1ec>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	4a5e      	ldr	r2, [pc, #376]	; (800c6b8 <IR_start_SBD_Session+0x1ec>)
 800c540:	6812      	ldr	r2, [r2, #0]
 800c542:	6812      	ldr	r2, [r2, #0]
 800c544:	f042 0210 	orr.w	r2, r2, #16
 800c548:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c54a:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c54e:	495c      	ldr	r1, [pc, #368]	; (800c6c0 <IR_start_SBD_Session+0x1f4>)
 800c550:	4859      	ldr	r0, [pc, #356]	; (800c6b8 <IR_start_SBD_Session+0x1ec>)
 800c552:	f7fb fcaf 	bl	8007eb4 <HAL_UART_Receive_DMA>
		__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800c556:	4b54      	ldr	r3, [pc, #336]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	4a53      	ldr	r2, [pc, #332]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c55c:	6812      	ldr	r2, [r2, #0]
 800c55e:	68d2      	ldr	r2, [r2, #12]
 800c560:	f022 0202 	bic.w	r2, r2, #2
 800c564:	60da      	str	r2, [r3, #12]
		__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_UPDATE);
 800c566:	4b50      	ldr	r3, [pc, #320]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	4a4f      	ldr	r2, [pc, #316]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c56c:	6812      	ldr	r2, [r2, #0]
 800c56e:	68d2      	ldr	r2, [r2, #12]
 800c570:	f042 0201 	orr.w	r2, r2, #1
 800c574:	60da      	str	r2, [r3, #12]
		HAL_NVIC_ClearPendingIRQ(TIM3_IRQn);
 800c576:	201d      	movs	r0, #29
 800c578:	f7f5 fa05 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
		__HAL_TIM_ENABLE(&htim3);
 800c57c:	4b4a      	ldr	r3, [pc, #296]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4a49      	ldr	r2, [pc, #292]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c582:	6812      	ldr	r2, [r2, #0]
 800c584:	6812      	ldr	r2, [r2, #0]
 800c586:	f042 0201 	orr.w	r2, r2, #1
 800c58a:	601a      	str	r2, [r3, #0]
		while(IR_RX_Flag == RESET);
 800c58c:	bf00      	nop
 800c58e:	4b4d      	ldr	r3, [pc, #308]	; (800c6c4 <IR_start_SBD_Session+0x1f8>)
 800c590:	f993 3000 	ldrsb.w	r3, [r3]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d0fa      	beq.n	800c58e <IR_start_SBD_Session+0xc2>
		if(IR_RX_Flag == -2)
 800c598:	4b4a      	ldr	r3, [pc, #296]	; (800c6c4 <IR_start_SBD_Session+0x1f8>)
 800c59a:	f993 3000 	ldrsb.w	r3, [r3]
 800c59e:	f113 0f02 	cmn.w	r3, #2
 800c5a2:	d106      	bne.n	800c5b2 <IR_start_SBD_Session+0xe6>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c5a4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c5a8:	4847      	ldr	r0, [pc, #284]	; (800c6c8 <IR_start_SBD_Session+0x1fc>)
 800c5aa:	f7ff fe3b 	bl	800c224 <IR_Clear_Buffer>
			return IR_Rx_Timeout;
 800c5ae:	2305      	movs	r3, #5
 800c5b0:	e076      	b.n	800c6a0 <IR_start_SBD_Session+0x1d4>
		}if(IR_RX_Flag == -1)
 800c5b2:	4b44      	ldr	r3, [pc, #272]	; (800c6c4 <IR_start_SBD_Session+0x1f8>)
 800c5b4:	f993 3000 	ldrsb.w	r3, [r3]
 800c5b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5bc:	d106      	bne.n	800c5cc <IR_start_SBD_Session+0x100>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c5be:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c5c2:	4841      	ldr	r0, [pc, #260]	; (800c6c8 <IR_start_SBD_Session+0x1fc>)
 800c5c4:	f7ff fe2e 	bl	800c224 <IR_Clear_Buffer>
			return IR_Rx_Error;
 800c5c8:	2302      	movs	r3, #2
 800c5ca:	e069      	b.n	800c6a0 <IR_start_SBD_Session+0x1d4>
		}
		IR_RX_Flag = RESET;
 800c5cc:	4b3d      	ldr	r3, [pc, #244]	; (800c6c4 <IR_start_SBD_Session+0x1f8>)
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	701a      	strb	r2, [r3, #0]
		//decode SBD Message
		char* status = strtok((char*)&RM_Buffer[2],"\r\n");
 800c5d2:	493e      	ldr	r1, [pc, #248]	; (800c6cc <IR_start_SBD_Session+0x200>)
 800c5d4:	483e      	ldr	r0, [pc, #248]	; (800c6d0 <IR_start_SBD_Session+0x204>)
 800c5d6:	f004 fad5 	bl	8010b84 <strtok>
 800c5da:	6278      	str	r0, [r7, #36]	; 0x24
		char* msg = strtok(NULL,"\r\n");
 800c5dc:	493b      	ldr	r1, [pc, #236]	; (800c6cc <IR_start_SBD_Session+0x200>)
 800c5de:	2000      	movs	r0, #0
 800c5e0:	f004 fad0 	bl	8010b84 <strtok>
 800c5e4:	6238      	str	r0, [r7, #32]
		if(strcmp(msg,"OK") != 0)
 800c5e6:	493b      	ldr	r1, [pc, #236]	; (800c6d4 <IR_start_SBD_Session+0x208>)
 800c5e8:	6a38      	ldr	r0, [r7, #32]
 800c5ea:	f7f3 fdf1 	bl	80001d0 <strcmp>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d006      	beq.n	800c602 <IR_start_SBD_Session+0x136>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c5f4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c5f8:	4833      	ldr	r0, [pc, #204]	; (800c6c8 <IR_start_SBD_Session+0x1fc>)
 800c5fa:	f7ff fe13 	bl	800c224 <IR_Clear_Buffer>
			return IR_SBDIX_SESSION_ERROR;
 800c5fe:	230f      	movs	r3, #15
 800c600:	e04e      	b.n	800c6a0 <IR_start_SBD_Session+0x1d4>
		}
		char* temp = strtok(&status[7],", ");
 800c602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c604:	3307      	adds	r3, #7
 800c606:	4934      	ldr	r1, [pc, #208]	; (800c6d8 <IR_start_SBD_Session+0x20c>)
 800c608:	4618      	mov	r0, r3
 800c60a:	f004 fabb 	bl	8010b84 <strtok>
 800c60e:	6378      	str	r0, [r7, #52]	; 0x34
		int temp_sbd[6] = {atoi(temp),0};
 800c610:	f107 0308 	add.w	r3, r7, #8
 800c614:	2200      	movs	r2, #0
 800c616:	601a      	str	r2, [r3, #0]
 800c618:	605a      	str	r2, [r3, #4]
 800c61a:	609a      	str	r2, [r3, #8]
 800c61c:	60da      	str	r2, [r3, #12]
 800c61e:	611a      	str	r2, [r3, #16]
 800c620:	615a      	str	r2, [r3, #20]
 800c622:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c624:	f002 fd2f 	bl	800f086 <atoi>
 800c628:	4603      	mov	r3, r0
 800c62a:	60bb      	str	r3, [r7, #8]
		int count = 1;
 800c62c:	2301      	movs	r3, #1
 800c62e:	633b      	str	r3, [r7, #48]	; 0x30
		while(temp != NULL)
 800c630:	e011      	b.n	800c656 <IR_start_SBD_Session+0x18a>
		{
			temp = strtok(NULL, ", ");
 800c632:	4929      	ldr	r1, [pc, #164]	; (800c6d8 <IR_start_SBD_Session+0x20c>)
 800c634:	2000      	movs	r0, #0
 800c636:	f004 faa5 	bl	8010b84 <strtok>
 800c63a:	6378      	str	r0, [r7, #52]	; 0x34
			temp_sbd[count++] = atoi(temp);
 800c63c:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800c63e:	1c63      	adds	r3, r4, #1
 800c640:	633b      	str	r3, [r7, #48]	; 0x30
 800c642:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c644:	f002 fd1f 	bl	800f086 <atoi>
 800c648:	4602      	mov	r2, r0
 800c64a:	00a3      	lsls	r3, r4, #2
 800c64c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800c650:	440b      	add	r3, r1
 800c652:	f843 2c30 	str.w	r2, [r3, #-48]
		while(temp != NULL)
 800c656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d1ea      	bne.n	800c632 <IR_start_SBD_Session+0x166>
		}
		sbd->MO_Status= temp_sbd[0];
 800c65c:	68bb      	ldr	r3, [r7, #8]
 800c65e:	b2da      	uxtb	r2, r3
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	701a      	strb	r2, [r3, #0]
		sbd->MO_MSN = temp_sbd[1];
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	461a      	mov	r2, r3
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	605a      	str	r2, [r3, #4]
		sbd->MT_Status = temp_sbd[2];
 800c66c:	693b      	ldr	r3, [r7, #16]
 800c66e:	b2da      	uxtb	r2, r3
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	721a      	strb	r2, [r3, #8]
		sbd->MT_MSN = temp_sbd[3];
 800c674:	697b      	ldr	r3, [r7, #20]
 800c676:	461a      	mov	r2, r3
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	60da      	str	r2, [r3, #12]
		sbd->MT_length = temp_sbd[4];
 800c67c:	69bb      	ldr	r3, [r7, #24]
 800c67e:	461a      	mov	r2, r3
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	611a      	str	r2, [r3, #16]
		sbd->MT_Queued = temp_sbd[5];
 800c684:	69fb      	ldr	r3, [r7, #28]
 800c686:	461a      	mov	r2, r3
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	615a      	str	r2, [r3, #20]
		//reset prescaler
		htim3.Instance->PSC = 0;
 800c68c:	4b06      	ldr	r3, [pc, #24]	; (800c6a8 <IR_start_SBD_Session+0x1dc>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	2200      	movs	r2, #0
 800c692:	629a      	str	r2, [r3, #40]	; 0x28
		IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c694:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c698:	480b      	ldr	r0, [pc, #44]	; (800c6c8 <IR_start_SBD_Session+0x1fc>)
 800c69a:	f7ff fdc3 	bl	800c224 <IR_Clear_Buffer>
		return IR_OK;
 800c69e:	2300      	movs	r3, #0

}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	373c      	adds	r7, #60	; 0x3c
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd90      	pop	{r4, r7, pc}
 800c6a8:	20003700 	.word	0x20003700
 800c6ac:	20003745 	.word	0x20003745
 800c6b0:	080172a0 	.word	0x080172a0
 800c6b4:	20002508 	.word	0x20002508
 800c6b8:	20003748 	.word	0x20003748
 800c6bc:	20003818 	.word	0x20003818
 800c6c0:	20002d08 	.word	0x20002d08
 800c6c4:	20003814 	.word	0x20003814
 800c6c8:	20003508 	.word	0x20003508
 800c6cc:	0801729c 	.word	0x0801729c
 800c6d0:	2000350a 	.word	0x2000350a
 800c6d4:	08017288 	.word	0x08017288
 800c6d8:	080172ac 	.word	0x080172ac

0800c6dc <IR_send_Bin_String>:

IR_Status_t IR_send_Bin_String(uint8_t* bin_string,uint32_t len)
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b086      	sub	sp, #24
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	6039      	str	r1, [r7, #0]

	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c6e6:	4862      	ldr	r0, [pc, #392]	; (800c870 <IR_send_Bin_String+0x194>)
 800c6e8:	f7ff fe70 	bl	800c3cc <IR_send_AT_CMD>
 800c6ec:	4603      	mov	r3, r0
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d10d      	bne.n	800c70e <IR_send_Bin_String+0x32>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c6f2:	4960      	ldr	r1, [pc, #384]	; (800c874 <IR_send_Bin_String+0x198>)
 800c6f4:	4860      	ldr	r0, [pc, #384]	; (800c878 <IR_send_Bin_String+0x19c>)
 800c6f6:	f004 fa45 	bl	8010b84 <strtok>
 800c6fa:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"OK") != 0)
 800c6fc:	495f      	ldr	r1, [pc, #380]	; (800c87c <IR_send_Bin_String+0x1a0>)
 800c6fe:	6978      	ldr	r0, [r7, #20]
 800c700:	f7f3 fd66 	bl	80001d0 <strcmp>
 800c704:	4603      	mov	r3, r0
 800c706:	2b00      	cmp	r3, #0
 800c708:	d003      	beq.n	800c712 <IR_send_Bin_String+0x36>
		  {
		    return IR_Ack_Error;
 800c70a:	2307      	movs	r3, #7
 800c70c:	e0ab      	b.n	800c866 <IR_send_Bin_String+0x18a>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800c70e:	2307      	movs	r3, #7
 800c710:	e0a9      	b.n	800c866 <IR_send_Bin_String+0x18a>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c712:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c716:	485a      	ldr	r0, [pc, #360]	; (800c880 <IR_send_Bin_String+0x1a4>)
 800c718:	f7ff fd84 	bl	800c224 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800c71c:	4859      	ldr	r0, [pc, #356]	; (800c884 <IR_send_Bin_String+0x1a8>)
 800c71e:	f7ff fe55 	bl	800c3cc <IR_send_AT_CMD>
 800c722:	4603      	mov	r3, r0
 800c724:	2b00      	cmp	r3, #0
 800c726:	d10d      	bne.n	800c744 <IR_send_Bin_String+0x68>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c728:	4952      	ldr	r1, [pc, #328]	; (800c874 <IR_send_Bin_String+0x198>)
 800c72a:	4853      	ldr	r0, [pc, #332]	; (800c878 <IR_send_Bin_String+0x19c>)
 800c72c:	f004 fa2a 	bl	8010b84 <strtok>
 800c730:	6178      	str	r0, [r7, #20]
			if(strcmp(msg,(char*)"OK") != 0)
 800c732:	4952      	ldr	r1, [pc, #328]	; (800c87c <IR_send_Bin_String+0x1a0>)
 800c734:	6978      	ldr	r0, [r7, #20]
 800c736:	f7f3 fd4b 	bl	80001d0 <strcmp>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d003      	beq.n	800c748 <IR_send_Bin_String+0x6c>
			{
				return IR_CFG_Error;
 800c740:	2308      	movs	r3, #8
 800c742:	e090      	b.n	800c866 <IR_send_Bin_String+0x18a>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800c744:	2308      	movs	r3, #8
 800c746:	e08e      	b.n	800c866 <IR_send_Bin_String+0x18a>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c748:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c74c:	484c      	ldr	r0, [pc, #304]	; (800c880 <IR_send_Bin_String+0x1a4>)
 800c74e:	f7ff fd69 	bl	800c224 <IR_Clear_Buffer>
	  //prepare Iridium for binary message reception
	  sprintf((char*)IR_TX_Buffer,"AT+SBDWB=%lu\r",len);
 800c752:	683a      	ldr	r2, [r7, #0]
 800c754:	494c      	ldr	r1, [pc, #304]	; (800c888 <IR_send_Bin_String+0x1ac>)
 800c756:	484d      	ldr	r0, [pc, #308]	; (800c88c <IR_send_Bin_String+0x1b0>)
 800c758:	f003 fbb8 	bl	800fecc <sprintf>
	  if(IR_send_AT_CMD((char*)IR_TX_Buffer) == IR_OK)
 800c75c:	484b      	ldr	r0, [pc, #300]	; (800c88c <IR_send_Bin_String+0x1b0>)
 800c75e:	f7ff fe35 	bl	800c3cc <IR_send_AT_CMD>
 800c762:	4603      	mov	r3, r0
 800c764:	2b00      	cmp	r3, #0
 800c766:	d112      	bne.n	800c78e <IR_send_Bin_String+0xb2>
	  {
		  IR_Clear_Buffer(IR_TX_Buffer,TX_BUFFER_SIZE);
 800c768:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c76c:	4847      	ldr	r0, [pc, #284]	; (800c88c <IR_send_Bin_String+0x1b0>)
 800c76e:	f7ff fd59 	bl	800c224 <IR_Clear_Buffer>
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c772:	4940      	ldr	r1, [pc, #256]	; (800c874 <IR_send_Bin_String+0x198>)
 800c774:	4840      	ldr	r0, [pc, #256]	; (800c878 <IR_send_Bin_String+0x19c>)
 800c776:	f004 fa05 	bl	8010b84 <strtok>
 800c77a:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"READY") != 0)
 800c77c:	4944      	ldr	r1, [pc, #272]	; (800c890 <IR_send_Bin_String+0x1b4>)
 800c77e:	6978      	ldr	r0, [r7, #20]
 800c780:	f7f3 fd26 	bl	80001d0 <strcmp>
 800c784:	4603      	mov	r3, r0
 800c786:	2b00      	cmp	r3, #0
 800c788:	d001      	beq.n	800c78e <IR_send_Bin_String+0xb2>
		  {
		  	return IR_CFG_Error;
 800c78a:	2308      	movs	r3, #8
 800c78c:	e06b      	b.n	800c866 <IR_send_Bin_String+0x18a>
		  }
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c78e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c792:	483b      	ldr	r0, [pc, #236]	; (800c880 <IR_send_Bin_String+0x1a4>)
 800c794:	f7ff fd46 	bl	800c224 <IR_Clear_Buffer>
	  //create a binary message complete with checksum
	  memcpy(IR_TX_Buffer,bin_string,len);
 800c798:	683a      	ldr	r2, [r7, #0]
 800c79a:	6879      	ldr	r1, [r7, #4]
 800c79c:	483b      	ldr	r0, [pc, #236]	; (800c88c <IR_send_Bin_String+0x1b0>)
 800c79e:	f002 ffb5 	bl	800f70c <memcpy>
	  uint16_t temp = IR_Calculate_Checksum(bin_string,len);
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	b2db      	uxtb	r3, r3
 800c7a6:	4619      	mov	r1, r3
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f7ff fd49 	bl	800c240 <IR_Calculate_Checksum>
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	827b      	strh	r3, [r7, #18]
	  uint8_t check_sum[3]  = {(uint8_t)((temp&0xFF00)>>8),(uint8_t)temp&0xFF,0x0d};
 800c7b2:	8a7b      	ldrh	r3, [r7, #18]
 800c7b4:	0a1b      	lsrs	r3, r3, #8
 800c7b6:	b29b      	uxth	r3, r3
 800c7b8:	b2db      	uxtb	r3, r3
 800c7ba:	733b      	strb	r3, [r7, #12]
 800c7bc:	8a7b      	ldrh	r3, [r7, #18]
 800c7be:	b2db      	uxtb	r3, r3
 800c7c0:	737b      	strb	r3, [r7, #13]
 800c7c2:	230d      	movs	r3, #13
 800c7c4:	73bb      	strb	r3, [r7, #14]
	  memcpy(&IR_TX_Buffer[len],check_sum,3);
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	4a30      	ldr	r2, [pc, #192]	; (800c88c <IR_send_Bin_String+0x1b0>)
 800c7ca:	4413      	add	r3, r2
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	f107 030c 	add.w	r3, r7, #12
 800c7d2:	8819      	ldrh	r1, [r3, #0]
 800c7d4:	789b      	ldrb	r3, [r3, #2]
 800c7d6:	8011      	strh	r1, [r2, #0]
 800c7d8:	7093      	strb	r3, [r2, #2]
	  //upload to message buffer
	  Session_Flag = SBDWB;
 800c7da:	4b2e      	ldr	r3, [pc, #184]	; (800c894 <IR_send_Bin_String+0x1b8>)
 800c7dc:	2201      	movs	r2, #1
 800c7de:	701a      	strb	r2, [r3, #0]
	  IR_Bin_Message_Length = len+3;
 800c7e0:	683b      	ldr	r3, [r7, #0]
 800c7e2:	3303      	adds	r3, #3
 800c7e4:	461a      	mov	r2, r3
 800c7e6:	4b2c      	ldr	r3, [pc, #176]	; (800c898 <IR_send_Bin_String+0x1bc>)
 800c7e8:	601a      	str	r2, [r3, #0]
	  IR_send_AT_CMD((char*)IR_TX_Buffer);
 800c7ea:	4828      	ldr	r0, [pc, #160]	; (800c88c <IR_send_Bin_String+0x1b0>)
 800c7ec:	f7ff fdee 	bl	800c3cc <IR_send_AT_CMD>
	  Session_Flag = NONE;
 800c7f0:	4b28      	ldr	r3, [pc, #160]	; (800c894 <IR_send_Bin_String+0x1b8>)
 800c7f2:	2200      	movs	r2, #0
 800c7f4:	701a      	strb	r2, [r3, #0]
	  msg = strtok((char*)(&RM_Buffer[2]),"\r\n");
 800c7f6:	4929      	ldr	r1, [pc, #164]	; (800c89c <IR_send_Bin_String+0x1c0>)
 800c7f8:	481f      	ldr	r0, [pc, #124]	; (800c878 <IR_send_Bin_String+0x19c>)
 800c7fa:	f004 f9c3 	bl	8010b84 <strtok>
 800c7fe:	6178      	str	r0, [r7, #20]
	  int8_t ret_val = *(msg) -48;
 800c800:	697b      	ldr	r3, [r7, #20]
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	3b30      	subs	r3, #48	; 0x30
 800c806:	b2db      	uxtb	r3, r3
 800c808:	747b      	strb	r3, [r7, #17]
	  msg = strtok(NULL,"\r\n");
 800c80a:	4924      	ldr	r1, [pc, #144]	; (800c89c <IR_send_Bin_String+0x1c0>)
 800c80c:	2000      	movs	r0, #0
 800c80e:	f004 f9b9 	bl	8010b84 <strtok>
 800c812:	6178      	str	r0, [r7, #20]
	  if(ret_val < 0 || ret_val > 9)
 800c814:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	db03      	blt.n	800c824 <IR_send_Bin_String+0x148>
 800c81c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c820:	2b09      	cmp	r3, #9
 800c822:	dd01      	ble.n	800c828 <IR_send_Bin_String+0x14c>
	  {
		  return IR_SBDWB_STATUS_ERROR;
 800c824:	230b      	movs	r3, #11
 800c826:	e01e      	b.n	800c866 <IR_send_Bin_String+0x18a>
	  }
	  if(strcmp(msg,(char*)"OK") == 0)
 800c828:	4914      	ldr	r1, [pc, #80]	; (800c87c <IR_send_Bin_String+0x1a0>)
 800c82a:	6978      	ldr	r0, [r7, #20]
 800c82c:	f7f3 fcd0 	bl	80001d0 <strcmp>
 800c830:	4603      	mov	r3, r0
 800c832:	2b00      	cmp	r3, #0
 800c834:	d116      	bne.n	800c864 <IR_send_Bin_String+0x188>
	 {
		  switch(ret_val)
 800c836:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c83a:	2b03      	cmp	r3, #3
 800c83c:	d812      	bhi.n	800c864 <IR_send_Bin_String+0x188>
 800c83e:	a201      	add	r2, pc, #4	; (adr r2, 800c844 <IR_send_Bin_String+0x168>)
 800c840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c844:	0800c855 	.word	0x0800c855
 800c848:	0800c859 	.word	0x0800c859
 800c84c:	0800c85d 	.word	0x0800c85d
 800c850:	0800c861 	.word	0x0800c861
	  	  {
	  	  	  case 0:
	  		  	  return IR_MSG_UPLOAD_OK;
 800c854:	230a      	movs	r3, #10
 800c856:	e006      	b.n	800c866 <IR_send_Bin_String+0x18a>
	  	  	  case 1:
	  		  	  return IR_SBDWB_TIMEOUT;
 800c858:	230c      	movs	r3, #12
 800c85a:	e004      	b.n	800c866 <IR_send_Bin_String+0x18a>
	  	  	  case 2:
	  		  	  return IR_SBDWB_CHECKSUM_ERROR;
 800c85c:	230e      	movs	r3, #14
 800c85e:	e002      	b.n	800c866 <IR_send_Bin_String+0x18a>
	  	  	  case 3:
	  		  	  return IR_SBDWB_MSGOVERRUN_ERROR;
 800c860:	230d      	movs	r3, #13
 800c862:	e000      	b.n	800c866 <IR_send_Bin_String+0x18a>
	  	  }
	 	 }
	  //decode return pack
	  //return status

	  return IR_MSG_UPLOAD_ERROR;
 800c864:	2309      	movs	r3, #9
}
 800c866:	4618      	mov	r0, r3
 800c868:	3718      	adds	r7, #24
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
 800c86e:	bf00      	nop
 800c870:	08017280 	.word	0x08017280
 800c874:	08017284 	.word	0x08017284
 800c878:	2000350a 	.word	0x2000350a
 800c87c:	08017288 	.word	0x08017288
 800c880:	20003508 	.word	0x20003508
 800c884:	0801728c 	.word	0x0801728c
 800c888:	080172b0 	.word	0x080172b0
 800c88c:	20002508 	.word	0x20002508
 800c890:	080172c0 	.word	0x080172c0
 800c894:	20003745 	.word	0x20003745
 800c898:	200036fc 	.word	0x200036fc
 800c89c:	0801729c 	.word	0x0801729c

0800c8a0 <IR_recieve_String>:
	}
	  return IR_MSG_UPLOAD_OK;
}

IR_Status_t IR_recieve_String(uint8_t* MSG_Buff,uint32_t MSG_BUFF_SIZE, uint16_t *num_messages)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b08e      	sub	sp, #56	; 0x38
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	60f8      	str	r0, [r7, #12]
 800c8a8:	60b9      	str	r1, [r7, #8]
 800c8aa:	607a      	str	r2, [r7, #4]
	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c8ac:	4842      	ldr	r0, [pc, #264]	; (800c9b8 <IR_recieve_String+0x118>)
 800c8ae:	f7ff fd8d 	bl	800c3cc <IR_send_AT_CMD>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d10d      	bne.n	800c8d4 <IR_recieve_String+0x34>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c8b8:	4940      	ldr	r1, [pc, #256]	; (800c9bc <IR_recieve_String+0x11c>)
 800c8ba:	4841      	ldr	r0, [pc, #260]	; (800c9c0 <IR_recieve_String+0x120>)
 800c8bc:	f004 f962 	bl	8010b84 <strtok>
 800c8c0:	6378      	str	r0, [r7, #52]	; 0x34
		  if(strcmp(msg,(char*)"OK") != 0)
 800c8c2:	4940      	ldr	r1, [pc, #256]	; (800c9c4 <IR_recieve_String+0x124>)
 800c8c4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c8c6:	f7f3 fc83 	bl	80001d0 <strcmp>
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d003      	beq.n	800c8d8 <IR_recieve_String+0x38>
		  {
		    return IR_Ack_Error;
 800c8d0:	2307      	movs	r3, #7
 800c8d2:	e06c      	b.n	800c9ae <IR_recieve_String+0x10e>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800c8d4:	2307      	movs	r3, #7
 800c8d6:	e06a      	b.n	800c9ae <IR_recieve_String+0x10e>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c8d8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c8dc:	483a      	ldr	r0, [pc, #232]	; (800c9c8 <IR_recieve_String+0x128>)
 800c8de:	f7ff fca1 	bl	800c224 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800c8e2:	483a      	ldr	r0, [pc, #232]	; (800c9cc <IR_recieve_String+0x12c>)
 800c8e4:	f7ff fd72 	bl	800c3cc <IR_send_AT_CMD>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d10d      	bne.n	800c90a <IR_recieve_String+0x6a>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c8ee:	4933      	ldr	r1, [pc, #204]	; (800c9bc <IR_recieve_String+0x11c>)
 800c8f0:	4833      	ldr	r0, [pc, #204]	; (800c9c0 <IR_recieve_String+0x120>)
 800c8f2:	f004 f947 	bl	8010b84 <strtok>
 800c8f6:	6378      	str	r0, [r7, #52]	; 0x34
			if(strcmp(msg,(char*)"OK") != 0)
 800c8f8:	4932      	ldr	r1, [pc, #200]	; (800c9c4 <IR_recieve_String+0x124>)
 800c8fa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c8fc:	f7f3 fc68 	bl	80001d0 <strcmp>
 800c900:	4603      	mov	r3, r0
 800c902:	2b00      	cmp	r3, #0
 800c904:	d003      	beq.n	800c90e <IR_recieve_String+0x6e>
			{
				return IR_CFG_Error;
 800c906:	2308      	movs	r3, #8
 800c908:	e051      	b.n	800c9ae <IR_recieve_String+0x10e>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800c90a:	2308      	movs	r3, #8
 800c90c:	e04f      	b.n	800c9ae <IR_recieve_String+0x10e>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c90e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c912:	482d      	ldr	r0, [pc, #180]	; (800c9c8 <IR_recieve_String+0x128>)
 800c914:	f7ff fc86 	bl	800c224 <IR_Clear_Buffer>
	SBDX_Status_t sbd;
	IR_Status_t flag = IR_start_SBD_Session(&sbd);
 800c918:	f107 0314 	add.w	r3, r7, #20
 800c91c:	4618      	mov	r0, r3
 800c91e:	f7ff fdd5 	bl	800c4cc <IR_start_SBD_Session>
 800c922:	4603      	mov	r3, r0
 800c924:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	if(flag != IR_OK)
 800c928:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d002      	beq.n	800c936 <IR_recieve_String+0x96>
	{
		return flag;
 800c930:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c934:	e03b      	b.n	800c9ae <IR_recieve_String+0x10e>
	}
	//check SBDIX return status of mobile Terminated buffer
	switch(sbd.MT_Status)
 800c936:	7f3b      	ldrb	r3, [r7, #28]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d015      	beq.n	800c968 <IR_recieve_String+0xc8>
 800c93c:	2b02      	cmp	r3, #2
 800c93e:	d015      	beq.n	800c96c <IR_recieve_String+0xcc>
	case 0:
		return IR_SBDIX_NO_NEW_MESSAGE;
	case 2:
		return IR_SBDIX_MAIL_CHECK_ERROR;
	default:
		break;
 800c940:	bf00      	nop
	}
	// Download Message to your controller
	*num_messages = sbd.MT_Queued;
 800c942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c944:	b29a      	uxth	r2, r3
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	801a      	strh	r2, [r3, #0]
	IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c94a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c94e:	481e      	ldr	r0, [pc, #120]	; (800c9c8 <IR_recieve_String+0x128>)
 800c950:	f7ff fc68 	bl	800c224 <IR_Clear_Buffer>
	Session_Flag = SBDRT;
 800c954:	4b1e      	ldr	r3, [pc, #120]	; (800c9d0 <IR_recieve_String+0x130>)
 800c956:	2203      	movs	r2, #3
 800c958:	701a      	strb	r2, [r3, #0]
	if(IR_send_AT_CMD("AT+SBDRT\r") != IR_OK)
 800c95a:	481e      	ldr	r0, [pc, #120]	; (800c9d4 <IR_recieve_String+0x134>)
 800c95c:	f7ff fd36 	bl	800c3cc <IR_send_AT_CMD>
 800c960:	4603      	mov	r3, r0
 800c962:	2b00      	cmp	r3, #0
 800c964:	d006      	beq.n	800c974 <IR_recieve_String+0xd4>
 800c966:	e003      	b.n	800c970 <IR_recieve_String+0xd0>
		return IR_SBDIX_NO_NEW_MESSAGE;
 800c968:	2310      	movs	r3, #16
 800c96a:	e020      	b.n	800c9ae <IR_recieve_String+0x10e>
		return IR_SBDIX_MAIL_CHECK_ERROR;
 800c96c:	2311      	movs	r3, #17
 800c96e:	e01e      	b.n	800c9ae <IR_recieve_String+0x10e>
	{
		return IR_SBDRT_Rx_Error;
 800c970:	2312      	movs	r3, #18
 800c972:	e01c      	b.n	800c9ae <IR_recieve_String+0x10e>
	}
	// SBDRT return type : +SBDRT\r\n<msg>\r\n<return_status>
	char* temp = strtok((char*)&RM_Buffer[10],"\r\n");
 800c974:	4918      	ldr	r1, [pc, #96]	; (800c9d8 <IR_recieve_String+0x138>)
 800c976:	4819      	ldr	r0, [pc, #100]	; (800c9dc <IR_recieve_String+0x13c>)
 800c978:	f004 f904 	bl	8010b84 <strtok>
 800c97c:	62f8      	str	r0, [r7, #44]	; 0x2c
	msg = strtok(NULL,"\r\n");
 800c97e:	4916      	ldr	r1, [pc, #88]	; (800c9d8 <IR_recieve_String+0x138>)
 800c980:	2000      	movs	r0, #0
 800c982:	f004 f8ff 	bl	8010b84 <strtok>
 800c986:	6378      	str	r0, [r7, #52]	; 0x34
	 if(strcmp(msg,(char*)"OK") != 0)
 800c988:	490e      	ldr	r1, [pc, #56]	; (800c9c4 <IR_recieve_String+0x124>)
 800c98a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c98c:	f7f3 fc20 	bl	80001d0 <strcmp>
 800c990:	4603      	mov	r3, r0
 800c992:	2b00      	cmp	r3, #0
 800c994:	d001      	beq.n	800c99a <IR_recieve_String+0xfa>
	 {
		return IR_Ack_Error;
 800c996:	2307      	movs	r3, #7
 800c998:	e009      	b.n	800c9ae <IR_recieve_String+0x10e>
	 }
	memcpy(MSG_Buff,temp,strlen(temp));
 800c99a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c99c:	f7f3 fc22 	bl	80001e4 <strlen>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c9a6:	68f8      	ldr	r0, [r7, #12]
 800c9a8:	f002 feb0 	bl	800f70c <memcpy>
 	return IR_OK;
 800c9ac:	2300      	movs	r3, #0
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3738      	adds	r7, #56	; 0x38
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	08017280 	.word	0x08017280
 800c9bc:	08017284 	.word	0x08017284
 800c9c0:	2000350a 	.word	0x2000350a
 800c9c4:	08017288 	.word	0x08017288
 800c9c8:	20003508 	.word	0x20003508
 800c9cc:	0801728c 	.word	0x0801728c
 800c9d0:	20003745 	.word	0x20003745
 800c9d4:	080172d4 	.word	0x080172d4
 800c9d8:	0801729c 	.word	0x0801729c
 800c9dc:	20003512 	.word	0x20003512

0800c9e0 <DMA_Iridium_Periph_IRQHandler>:

//======================= 8. Handler Function Definition ==================================

void DMA_Iridium_Periph_IRQHandler(UART_HandleTypeDef *huart)
{
 800c9e0:	b580      	push	{r7, lr}
 800c9e2:	b084      	sub	sp, #16
 800c9e4:	af00      	add	r7, sp, #0
 800c9e6:	6078      	str	r0, [r7, #4]

	huart->hdmarx->DmaBaseAddress->IFCR |= (DMA_IFCR_CTCIF2|DMA_IFCR_CGIF2);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c9ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9ee:	687a      	ldr	r2, [r7, #4]
 800c9f0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800c9f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800c9f4:	6852      	ldr	r2, [r2, #4]
 800c9f6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800c9fa:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Stop_IT(&htim3);
 800c9fc:	482b      	ldr	r0, [pc, #172]	; (800caac <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800c9fe:	f7f9 fbf9 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1|TIM_IT_UPDATE);
 800ca02:	4b2a      	ldr	r3, [pc, #168]	; (800caac <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	f06f 0203 	mvn.w	r2, #3
 800ca0a:	611a      	str	r2, [r3, #16]

	__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800ca0c:	4b28      	ldr	r3, [pc, #160]	; (800cab0 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	2210      	movs	r2, #16
 800ca12:	621a      	str	r2, [r3, #32]
	__HAL_UART_DISABLE_IT(&huart5,UART_IT_IDLE);
 800ca14:	4b26      	ldr	r3, [pc, #152]	; (800cab0 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	4a25      	ldr	r2, [pc, #148]	; (800cab0 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ca1a:	6812      	ldr	r2, [r2, #0]
 800ca1c:	6812      	ldr	r2, [r2, #0]
 800ca1e:	f022 0210 	bic.w	r2, r2, #16
 800ca22:	601a      	str	r2, [r3, #0]
	__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800ca24:	4b21      	ldr	r3, [pc, #132]	; (800caac <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	4a20      	ldr	r2, [pc, #128]	; (800caac <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca2a:	6812      	ldr	r2, [r2, #0]
 800ca2c:	68d2      	ldr	r2, [r2, #12]
 800ca2e:	f022 0202 	bic.w	r2, r2, #2
 800ca32:	60da      	str	r2, [r3, #12]

	if(__HAL_TIM_GET_FLAG(&htim3,TIM_FLAG_CC1))
 800ca34:	4b1d      	ldr	r3, [pc, #116]	; (800caac <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	691b      	ldr	r3, [r3, #16]
 800ca3a:	f003 0302 	and.w	r3, r3, #2
 800ca3e:	2b02      	cmp	r3, #2
 800ca40:	d104      	bne.n	800ca4c <DMA_Iridium_Periph_IRQHandler+0x6c>
	{
		__HAL_TIM_CLEAR_FLAG(&htim3,TIM_FLAG_CC1);
 800ca42:	4b1a      	ldr	r3, [pc, #104]	; (800caac <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	f06f 0202 	mvn.w	r2, #2
 800ca4a:	611a      	str	r2, [r3, #16]
	}
	//begin transfer of collected data to memory
    uint8_t* ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800ca4c:	210d      	movs	r1, #13
 800ca4e:	4819      	ldr	r0, [pc, #100]	; (800cab4 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800ca50:	f003 fa60 	bl	800ff14 <strchr>
 800ca54:	4603      	mov	r3, r0
 800ca56:	3301      	adds	r3, #1
 800ca58:	60fb      	str	r3, [r7, #12]
	int len = (ind - IR_RX_Buffer)+1; // chope off the \0
 800ca5a:	68fa      	ldr	r2, [r7, #12]
 800ca5c:	4b15      	ldr	r3, [pc, #84]	; (800cab4 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800ca5e:	f1c3 0301 	rsb	r3, r3, #1
 800ca62:	4413      	add	r3, r2
 800ca64:	60bb      	str	r3, [r7, #8]
	msg_len = IR_length -len-1;
 800ca66:	4b14      	ldr	r3, [pc, #80]	; (800cab8 <DMA_Iridium_Periph_IRQHandler+0xd8>)
 800ca68:	681a      	ldr	r2, [r3, #0]
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	1ad3      	subs	r3, r2, r3
 800ca6e:	3b01      	subs	r3, #1
 800ca70:	4a12      	ldr	r2, [pc, #72]	; (800cabc <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800ca72:	6013      	str	r3, [r2, #0]
	if(len > 0)
 800ca74:	68bb      	ldr	r3, [r7, #8]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	dd11      	ble.n	800ca9e <DMA_Iridium_Periph_IRQHandler+0xbe>
	{
	   	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800ca7a:	4b11      	ldr	r3, [pc, #68]	; (800cac0 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4a10      	ldr	r2, [pc, #64]	; (800cac0 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800ca80:	6812      	ldr	r2, [r2, #0]
 800ca82:	6812      	ldr	r2, [r2, #0]
 800ca84:	f042 0202 	orr.w	r2, r2, #2
 800ca88:	601a      	str	r2, [r3, #0]
	   	HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len]),(uint32_t)RM_Buffer,msg_len);
 800ca8a:	68bb      	ldr	r3, [r7, #8]
 800ca8c:	4a09      	ldr	r2, [pc, #36]	; (800cab4 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800ca8e:	4413      	add	r3, r2
 800ca90:	4619      	mov	r1, r3
 800ca92:	4a0c      	ldr	r2, [pc, #48]	; (800cac4 <DMA_Iridium_Periph_IRQHandler+0xe4>)
 800ca94:	4b09      	ldr	r3, [pc, #36]	; (800cabc <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	4809      	ldr	r0, [pc, #36]	; (800cac0 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800ca9a:	f7f5 f8cd 	bl	8001c38 <HAL_DMA_Start>
	}
	IR_TIM_IDLE_Timeout = RESET;
 800ca9e:	4b0a      	ldr	r3, [pc, #40]	; (800cac8 <DMA_Iridium_Periph_IRQHandler+0xe8>)
 800caa0:	2200      	movs	r2, #0
 800caa2:	701a      	strb	r2, [r3, #0]
}
 800caa4:	bf00      	nop
 800caa6:	3710      	adds	r7, #16
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}
 800caac:	20003700 	.word	0x20003700
 800cab0:	20003748 	.word	0x20003748
 800cab4:	20002d08 	.word	0x20002d08
 800cab8:	20003740 	.word	0x20003740
 800cabc:	200037c8 	.word	0x200037c8
 800cac0:	200037cc 	.word	0x200037cc
 800cac4:	20003508 	.word	0x20003508
 800cac8:	20003744 	.word	0x20003744

0800cacc <DMA_Iridium_MEM_IRQHandler>:

void DMA_Iridium_MEM_IRQHandler(DMA_HandleTypeDef *hdma_mem)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b082      	sub	sp, #8
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
	//clear the rx buffer
	IR_Clear_Buffer(IR_RX_Buffer,RX_BUFFER_SIZE);
 800cad4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cad8:	482f      	ldr	r0, [pc, #188]	; (800cb98 <DMA_Iridium_MEM_IRQHandler+0xcc>)
 800cada:	f7ff fba3 	bl	800c224 <IR_Clear_Buffer>
	msg_len = strlen((char*)RM_Buffer);
 800cade:	482f      	ldr	r0, [pc, #188]	; (800cb9c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cae0:	f7f3 fb80 	bl	80001e4 <strlen>
 800cae4:	4602      	mov	r2, r0
 800cae6:	4b2e      	ldr	r3, [pc, #184]	; (800cba0 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cae8:	601a      	str	r2, [r3, #0]
	//check message to see if valid
	//valid messages follow the format "\r\nMSG_STRING\r\n"
	if((RM_Buffer[0] == '\r') && (RM_Buffer[1] =='\n') &&(RM_Buffer[msg_len - 2] == '\r') && (RM_Buffer[msg_len -1] == '\n' ))
 800caea:	4b2c      	ldr	r3, [pc, #176]	; (800cb9c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800caec:	781b      	ldrb	r3, [r3, #0]
 800caee:	2b0d      	cmp	r3, #13
 800caf0:	d115      	bne.n	800cb1e <DMA_Iridium_MEM_IRQHandler+0x52>
 800caf2:	4b2a      	ldr	r3, [pc, #168]	; (800cb9c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800caf4:	785b      	ldrb	r3, [r3, #1]
 800caf6:	2b0a      	cmp	r3, #10
 800caf8:	d111      	bne.n	800cb1e <DMA_Iridium_MEM_IRQHandler+0x52>
 800cafa:	4b29      	ldr	r3, [pc, #164]	; (800cba0 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	3b02      	subs	r3, #2
 800cb00:	4a26      	ldr	r2, [pc, #152]	; (800cb9c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cb02:	5cd3      	ldrb	r3, [r2, r3]
 800cb04:	2b0d      	cmp	r3, #13
 800cb06:	d10a      	bne.n	800cb1e <DMA_Iridium_MEM_IRQHandler+0x52>
 800cb08:	4b25      	ldr	r3, [pc, #148]	; (800cba0 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	3b01      	subs	r3, #1
 800cb0e:	4a23      	ldr	r2, [pc, #140]	; (800cb9c <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cb10:	5cd3      	ldrb	r3, [r2, r3]
 800cb12:	2b0a      	cmp	r3, #10
 800cb14:	d103      	bne.n	800cb1e <DMA_Iridium_MEM_IRQHandler+0x52>
	{
		IR_RX_Flag = SET;
 800cb16:	4b23      	ldr	r3, [pc, #140]	; (800cba4 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800cb18:	2201      	movs	r2, #1
 800cb1a:	701a      	strb	r2, [r3, #0]
 800cb1c:	e002      	b.n	800cb24 <DMA_Iridium_MEM_IRQHandler+0x58>
	}else
	{
		//invalid message returned
		IR_RX_Flag = -1;
 800cb1e:	4b21      	ldr	r3, [pc, #132]	; (800cba4 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800cb20:	22ff      	movs	r2, #255	; 0xff
 800cb22:	701a      	strb	r2, [r3, #0]
	}
	__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_TC2);
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	461a      	mov	r2, r3
 800cb2a:	4b1f      	ldr	r3, [pc, #124]	; (800cba8 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cb2c:	429a      	cmp	r2, r3
 800cb2e:	d903      	bls.n	800cb38 <DMA_Iridium_MEM_IRQHandler+0x6c>
 800cb30:	4b1e      	ldr	r3, [pc, #120]	; (800cbac <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cb32:	2220      	movs	r2, #32
 800cb34:	605a      	str	r2, [r3, #4]
 800cb36:	e002      	b.n	800cb3e <DMA_Iridium_MEM_IRQHandler+0x72>
 800cb38:	4b1d      	ldr	r3, [pc, #116]	; (800cbb0 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cb3a:	2220      	movs	r2, #32
 800cb3c:	605a      	str	r2, [r3, #4]
	if(__HAL_DMA_GET_FLAG(hdma_mem,DMA_FLAG_HT2))
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	461a      	mov	r2, r3
 800cb44:	4b18      	ldr	r3, [pc, #96]	; (800cba8 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cb46:	429a      	cmp	r2, r3
 800cb48:	d909      	bls.n	800cb5e <DMA_Iridium_MEM_IRQHandler+0x92>
 800cb4a:	4b18      	ldr	r3, [pc, #96]	; (800cbac <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	bf14      	ite	ne
 800cb56:	2301      	movne	r3, #1
 800cb58:	2300      	moveq	r3, #0
 800cb5a:	b2db      	uxtb	r3, r3
 800cb5c:	e008      	b.n	800cb70 <DMA_Iridium_MEM_IRQHandler+0xa4>
 800cb5e:	4b14      	ldr	r3, [pc, #80]	; (800cbb0 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	bf14      	ite	ne
 800cb6a:	2301      	movne	r3, #1
 800cb6c:	2300      	moveq	r3, #0
 800cb6e:	b2db      	uxtb	r3, r3
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d00c      	beq.n	800cb8e <DMA_Iridium_MEM_IRQHandler+0xc2>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	461a      	mov	r2, r3
 800cb7a:	4b0b      	ldr	r3, [pc, #44]	; (800cba8 <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cb7c:	429a      	cmp	r2, r3
 800cb7e:	d903      	bls.n	800cb88 <DMA_Iridium_MEM_IRQHandler+0xbc>
 800cb80:	4b0a      	ldr	r3, [pc, #40]	; (800cbac <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cb82:	2240      	movs	r2, #64	; 0x40
 800cb84:	605a      	str	r2, [r3, #4]
	}
}
 800cb86:	e002      	b.n	800cb8e <DMA_Iridium_MEM_IRQHandler+0xc2>
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cb88:	4b09      	ldr	r3, [pc, #36]	; (800cbb0 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cb8a:	2240      	movs	r2, #64	; 0x40
 800cb8c:	605a      	str	r2, [r3, #4]
}
 800cb8e:	bf00      	nop
 800cb90:	3708      	adds	r7, #8
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	20002d08 	.word	0x20002d08
 800cb9c:	20003508 	.word	0x20003508
 800cba0:	200037c8 	.word	0x200037c8
 800cba4:	20003814 	.word	0x20003814
 800cba8:	40020080 	.word	0x40020080
 800cbac:	40020400 	.word	0x40020400
 800cbb0:	40020000 	.word	0x40020000

0800cbb4 <USART_RTO_IRQHandler>:

void USART_RTO_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b082      	sub	sp, #8
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	68db      	ldr	r3, [r3, #12]
 800cbc2:	f003 0302 	and.w	r3, r3, #2
 800cbc6:	2b02      	cmp	r3, #2
 800cbc8:	d11e      	bne.n	800cc08 <USART_RTO_IRQHandler+0x54>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	f06f 0203 	mvn.w	r2, #3
 800cbd2:	611a      	str	r2, [r3, #16]
		if(Session_Flag != CSQ)
 800cbd4:	4b1f      	ldr	r3, [pc, #124]	; (800cc54 <USART_RTO_IRQHandler+0xa0>)
 800cbd6:	781b      	ldrb	r3, [r3, #0]
 800cbd8:	2b04      	cmp	r3, #4
 800cbda:	d015      	beq.n	800cc08 <USART_RTO_IRQHandler+0x54>
		{
		htim->Instance->CR1 &= ~TIM_CR1_CEN;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	687a      	ldr	r2, [r7, #4]
 800cbe2:	6812      	ldr	r2, [r2, #0]
 800cbe4:	6812      	ldr	r2, [r2, #0]
 800cbe6:	f022 0201 	bic.w	r2, r2, #1
 800cbea:	601a      	str	r2, [r3, #0]

			//set reciever timeout flag
			IR_TIM_IDLE_Timeout = 1;
 800cbec:	4b1a      	ldr	r3, [pc, #104]	; (800cc58 <USART_RTO_IRQHandler+0xa4>)
 800cbee:	2201      	movs	r2, #1
 800cbf0:	701a      	strb	r2, [r3, #0]
			//disable timer
			HAL_TIM_Base_Stop_IT(htim);
 800cbf2:	6878      	ldr	r0, [r7, #4]
 800cbf4:	f7f9 fafe 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop_IT(&htim3,TIM_CHANNEL_1);
 800cbf8:	2100      	movs	r1, #0
 800cbfa:	4818      	ldr	r0, [pc, #96]	; (800cc5c <USART_RTO_IRQHandler+0xa8>)
 800cbfc:	f7f9 fbf6 	bl	80063ec <HAL_TIM_OC_Stop_IT>
			__HAL_TIM_SET_COUNTER(htim,0);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	2200      	movs	r2, #0
 800cc06:	625a      	str	r2, [r3, #36]	; 0x24
		}

	}
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_UPDATE))
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	68db      	ldr	r3, [r3, #12]
 800cc0e:	f003 0301 	and.w	r3, r3, #1
 800cc12:	2b01      	cmp	r3, #1
 800cc14:	d11a      	bne.n	800cc4c <USART_RTO_IRQHandler+0x98>
	{
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	f06f 0203 	mvn.w	r2, #3
 800cc1e:	611a      	str	r2, [r3, #16]
		if(Session_Flag == SBDIX || Session_Flag ==CSQ)
 800cc20:	4b0c      	ldr	r3, [pc, #48]	; (800cc54 <USART_RTO_IRQHandler+0xa0>)
 800cc22:	781b      	ldrb	r3, [r3, #0]
 800cc24:	2b02      	cmp	r3, #2
 800cc26:	d003      	beq.n	800cc30 <USART_RTO_IRQHandler+0x7c>
 800cc28:	4b0a      	ldr	r3, [pc, #40]	; (800cc54 <USART_RTO_IRQHandler+0xa0>)
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	2b04      	cmp	r3, #4
 800cc2e:	d103      	bne.n	800cc38 <USART_RTO_IRQHandler+0x84>
		{
			Session_Flag = NONE;
 800cc30:	4b08      	ldr	r3, [pc, #32]	; (800cc54 <USART_RTO_IRQHandler+0xa0>)
 800cc32:	2200      	movs	r2, #0
 800cc34:	701a      	strb	r2, [r3, #0]
 800cc36:	e008      	b.n	800cc4a <USART_RTO_IRQHandler+0x96>
		}else
		{
			IR_TIM_IDLE_Timeout = 1;
 800cc38:	4b07      	ldr	r3, [pc, #28]	; (800cc58 <USART_RTO_IRQHandler+0xa4>)
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	701a      	strb	r2, [r3, #0]
			IR_RX_Flag = -2;
 800cc3e:	4b08      	ldr	r3, [pc, #32]	; (800cc60 <USART_RTO_IRQHandler+0xac>)
 800cc40:	22fe      	movs	r2, #254	; 0xfe
 800cc42:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(htim);
 800cc44:	6878      	ldr	r0, [r7, #4]
 800cc46:	f7f9 fad5 	bl	80061f4 <HAL_TIM_Base_Stop_IT>
 800cc4a:	bf00      	nop
		}
		__NOP();

	}
}
 800cc4c:	bf00      	nop
 800cc4e:	3708      	adds	r7, #8
 800cc50:	46bd      	mov	sp, r7
 800cc52:	bd80      	pop	{r7, pc}
 800cc54:	20003745 	.word	0x20003745
 800cc58:	20003744 	.word	0x20003744
 800cc5c:	20003700 	.word	0x20003700
 800cc60:	20003814 	.word	0x20003814

0800cc64 <USART_Iridium_IRQHandler>:

void USART_Iridium_IRQHandler(UART_HandleTypeDef *huart)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b086      	sub	sp, #24
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f003 0310 	and.w	r3, r3, #16
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	f000 8094 	beq.w	800cda4 <USART_Iridium_IRQHandler+0x140>
	{
		uint32_t temp = huart->Instance->ISR;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	69db      	ldr	r3, [r3, #28]
 800cc82:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cc8a:	b29b      	uxth	r3, r3
 800cc8c:	60fb      	str	r3, [r7, #12]
		(void)temp;
		//check for reciever timeout
		if(IR_TIM_IDLE_Timeout)
 800cc8e:	4b63      	ldr	r3, [pc, #396]	; (800ce1c <USART_Iridium_IRQHandler+0x1b8>)
 800cc90:	f993 3000 	ldrsb.w	r3, [r3]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	f000 8081 	beq.w	800cd9c <USART_Iridium_IRQHandler+0x138>
		{
			//check data counter
			HAL_UART_DMAStop(huart);
 800cc9a:	6878      	ldr	r0, [r7, #4]
 800cc9c:	f7fb fa26 	bl	80080ec <HAL_UART_DMAStop>
			IR_length = (sizeof(IR_RX_Buffer)/sizeof(IR_RX_Buffer[0])) - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	685b      	ldr	r3, [r3, #4]
 800cca8:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 800ccac:	3306      	adds	r3, #6
 800ccae:	4a5c      	ldr	r2, [pc, #368]	; (800ce20 <USART_Iridium_IRQHandler+0x1bc>)
 800ccb0:	6013      	str	r3, [r2, #0]
			if(IR_length > 0)
 800ccb2:	4b5b      	ldr	r3, [pc, #364]	; (800ce20 <USART_Iridium_IRQHandler+0x1bc>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d066      	beq.n	800cd88 <USART_Iridium_IRQHandler+0x124>
			{
				// transfer incomplete, move transfered data to message buffer
				uint8_t* ind;
				int len;
				if(Session_Flag == SBDWB)
 800ccba:	4b5a      	ldr	r3, [pc, #360]	; (800ce24 <USART_Iridium_IRQHandler+0x1c0>)
 800ccbc:	781b      	ldrb	r3, [r3, #0]
 800ccbe:	2b01      	cmp	r3, #1
 800ccc0:	d10a      	bne.n	800ccd8 <USART_Iridium_IRQHandler+0x74>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r');
 800ccc2:	210d      	movs	r1, #13
 800ccc4:	4858      	ldr	r0, [pc, #352]	; (800ce28 <USART_Iridium_IRQHandler+0x1c4>)
 800ccc6:	f003 f925 	bl	800ff14 <strchr>
 800ccca:	6178      	str	r0, [r7, #20]
					len = strlen((char*)ind);
 800cccc:	6978      	ldr	r0, [r7, #20]
 800ccce:	f7f3 fa89 	bl	80001e4 <strlen>
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	613b      	str	r3, [r7, #16]
 800ccd6:	e02d      	b.n	800cd34 <USART_Iridium_IRQHandler+0xd0>
				}else if (Session_Flag == SBDRT)
 800ccd8:	4b52      	ldr	r3, [pc, #328]	; (800ce24 <USART_Iridium_IRQHandler+0x1c0>)
 800ccda:	781b      	ldrb	r3, [r3, #0]
 800ccdc:	2b03      	cmp	r3, #3
 800ccde:	d10c      	bne.n	800ccfa <USART_Iridium_IRQHandler+0x96>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r') + 1 ;
 800cce0:	210d      	movs	r1, #13
 800cce2:	4851      	ldr	r0, [pc, #324]	; (800ce28 <USART_Iridium_IRQHandler+0x1c4>)
 800cce4:	f003 f916 	bl	800ff14 <strchr>
 800cce8:	4603      	mov	r3, r0
 800ccea:	3301      	adds	r3, #1
 800ccec:	617b      	str	r3, [r7, #20]
					len = strlen((char*)ind);
 800ccee:	6978      	ldr	r0, [r7, #20]
 800ccf0:	f7f3 fa78 	bl	80001e4 <strlen>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	613b      	str	r3, [r7, #16]
 800ccf8:	e01c      	b.n	800cd34 <USART_Iridium_IRQHandler+0xd0>
				}
				else
				{
					if(strcmp((char*)IR_RX_Buffer,"AT+SBDIX\r") != 0)
 800ccfa:	494c      	ldr	r1, [pc, #304]	; (800ce2c <USART_Iridium_IRQHandler+0x1c8>)
 800ccfc:	484a      	ldr	r0, [pc, #296]	; (800ce28 <USART_Iridium_IRQHandler+0x1c4>)
 800ccfe:	f7f3 fa67 	bl	80001d0 <strcmp>
 800cd02:	4603      	mov	r3, r0
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d013      	beq.n	800cd30 <USART_Iridium_IRQHandler+0xcc>
					{
						ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800cd08:	210d      	movs	r1, #13
 800cd0a:	4847      	ldr	r0, [pc, #284]	; (800ce28 <USART_Iridium_IRQHandler+0x1c4>)
 800cd0c:	f003 f902 	bl	800ff14 <strchr>
 800cd10:	4603      	mov	r3, r0
 800cd12:	3301      	adds	r3, #1
 800cd14:	617b      	str	r3, [r7, #20]
						len = (ind - IR_RX_Buffer) -1; // chope off the \0
 800cd16:	697a      	ldr	r2, [r7, #20]
 800cd18:	4b43      	ldr	r3, [pc, #268]	; (800ce28 <USART_Iridium_IRQHandler+0x1c4>)
 800cd1a:	43db      	mvns	r3, r3
 800cd1c:	4413      	add	r3, r2
 800cd1e:	613b      	str	r3, [r7, #16]
						msg_len = IR_length -len-1;
 800cd20:	4b3f      	ldr	r3, [pc, #252]	; (800ce20 <USART_Iridium_IRQHandler+0x1bc>)
 800cd22:	681a      	ldr	r2, [r3, #0]
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	1ad3      	subs	r3, r2, r3
 800cd28:	3b01      	subs	r3, #1
 800cd2a:	4a41      	ldr	r2, [pc, #260]	; (800ce30 <USART_Iridium_IRQHandler+0x1cc>)
 800cd2c:	6013      	str	r3, [r2, #0]
 800cd2e:	e001      	b.n	800cd34 <USART_Iridium_IRQHandler+0xd0>
					}else
					{
						len = 0;
 800cd30:	2300      	movs	r3, #0
 800cd32:	613b      	str	r3, [r7, #16]
					}

				}

			    if(len > 0)
 800cd34:	693b      	ldr	r3, [r7, #16]
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	dd22      	ble.n	800cd80 <USART_Iridium_IRQHandler+0x11c>
			    {
			    	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800cd3a:	4b3e      	ldr	r3, [pc, #248]	; (800ce34 <USART_Iridium_IRQHandler+0x1d0>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	4a3d      	ldr	r2, [pc, #244]	; (800ce34 <USART_Iridium_IRQHandler+0x1d0>)
 800cd40:	6812      	ldr	r2, [r2, #0]
 800cd42:	6812      	ldr	r2, [r2, #0]
 800cd44:	f042 0202 	orr.w	r2, r2, #2
 800cd48:	601a      	str	r2, [r3, #0]
			    	if(Session_Flag == SBDWB || Session_Flag == SBDRT)
 800cd4a:	4b36      	ldr	r3, [pc, #216]	; (800ce24 <USART_Iridium_IRQHandler+0x1c0>)
 800cd4c:	781b      	ldrb	r3, [r3, #0]
 800cd4e:	2b01      	cmp	r3, #1
 800cd50:	d003      	beq.n	800cd5a <USART_Iridium_IRQHandler+0xf6>
 800cd52:	4b34      	ldr	r3, [pc, #208]	; (800ce24 <USART_Iridium_IRQHandler+0x1c0>)
 800cd54:	781b      	ldrb	r3, [r3, #0]
 800cd56:	2b03      	cmp	r3, #3
 800cd58:	d106      	bne.n	800cd68 <USART_Iridium_IRQHandler+0x104>
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(ind),(uint32_t)RM_Buffer,len);
 800cd5a:	6979      	ldr	r1, [r7, #20]
 800cd5c:	4a36      	ldr	r2, [pc, #216]	; (800ce38 <USART_Iridium_IRQHandler+0x1d4>)
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	4834      	ldr	r0, [pc, #208]	; (800ce34 <USART_Iridium_IRQHandler+0x1d0>)
 800cd62:	f7f4 ff69 	bl	8001c38 <HAL_DMA_Start>
 800cd66:	e012      	b.n	800cd8e <USART_Iridium_IRQHandler+0x12a>
			    	}else
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len+1]),(uint32_t)RM_Buffer,msg_len);
 800cd68:	693b      	ldr	r3, [r7, #16]
 800cd6a:	3301      	adds	r3, #1
 800cd6c:	4a2e      	ldr	r2, [pc, #184]	; (800ce28 <USART_Iridium_IRQHandler+0x1c4>)
 800cd6e:	4413      	add	r3, r2
 800cd70:	4619      	mov	r1, r3
 800cd72:	4a31      	ldr	r2, [pc, #196]	; (800ce38 <USART_Iridium_IRQHandler+0x1d4>)
 800cd74:	4b2e      	ldr	r3, [pc, #184]	; (800ce30 <USART_Iridium_IRQHandler+0x1cc>)
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	482e      	ldr	r0, [pc, #184]	; (800ce34 <USART_Iridium_IRQHandler+0x1d0>)
 800cd7a:	f7f4 ff5d 	bl	8001c38 <HAL_DMA_Start>
 800cd7e:	e006      	b.n	800cd8e <USART_Iridium_IRQHandler+0x12a>
			    	}
			    }else
			    {
			    	IR_RX_Flag = -1;
 800cd80:	4b2e      	ldr	r3, [pc, #184]	; (800ce3c <USART_Iridium_IRQHandler+0x1d8>)
 800cd82:	22ff      	movs	r2, #255	; 0xff
 800cd84:	701a      	strb	r2, [r3, #0]
 800cd86:	e002      	b.n	800cd8e <USART_Iridium_IRQHandler+0x12a>
			    (void)ind;

			}else
			{
				//reciever timeout
				IR_RX_Flag = -2;
 800cd88:	4b2c      	ldr	r3, [pc, #176]	; (800ce3c <USART_Iridium_IRQHandler+0x1d8>)
 800cd8a:	22fe      	movs	r2, #254	; 0xfe
 800cd8c:	701a      	strb	r2, [r3, #0]
			}
			IR_TIM_IDLE_Timeout = 0;
 800cd8e:	4b23      	ldr	r3, [pc, #140]	; (800ce1c <USART_Iridium_IRQHandler+0x1b8>)
 800cd90:	2200      	movs	r2, #0
 800cd92:	701a      	strb	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	2210      	movs	r2, #16
 800cd9a:	621a      	str	r2, [r3, #32]

		}
		__HAL_UART_CLEAR_IDLEFLAG(huart);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	2210      	movs	r2, #16
 800cda2:	621a      	str	r2, [r3, #32]
	}
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_ERR))
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	689b      	ldr	r3, [r3, #8]
 800cdaa:	f003 0301 	and.w	r3, r3, #1
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d030      	beq.n	800ce14 <USART_Iridium_IRQHandler+0x1b0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	69db      	ldr	r3, [r3, #28]
 800cdb8:	f003 0302 	and.w	r3, r3, #2
 800cdbc:	2b02      	cmp	r3, #2
 800cdbe:	d103      	bne.n	800cdc8 <USART_Iridium_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_FEFLAG(huart);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	2202      	movs	r2, #2
 800cdc6:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	69db      	ldr	r3, [r3, #28]
 800cdce:	f003 0304 	and.w	r3, r3, #4
 800cdd2:	2b04      	cmp	r3, #4
 800cdd4:	d103      	bne.n	800cdde <USART_Iridium_IRQHandler+0x17a>
		{
			__HAL_UART_CLEAR_NEFLAG(huart);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	2204      	movs	r2, #4
 800cddc:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	69db      	ldr	r3, [r3, #28]
 800cde4:	f003 0308 	and.w	r3, r3, #8
 800cde8:	2b08      	cmp	r3, #8
 800cdea:	d108      	bne.n	800cdfe <USART_Iridium_IRQHandler+0x19a>
		{
			uint8_t temp = huart->Instance->RDR;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800cdf2:	b29b      	uxth	r3, r3
 800cdf4:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(huart);
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	2208      	movs	r2, #8
 800cdfc:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	69db      	ldr	r3, [r3, #28]
 800ce04:	f003 0301 	and.w	r3, r3, #1
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d103      	bne.n	800ce14 <USART_Iridium_IRQHandler+0x1b0>
		{
			__HAL_UART_CLEAR_PEFLAG(huart);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	2201      	movs	r2, #1
 800ce12:	621a      	str	r2, [r3, #32]
		}
	}
}
 800ce14:	bf00      	nop
 800ce16:	3718      	adds	r7, #24
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}
 800ce1c:	20003744 	.word	0x20003744
 800ce20:	20003740 	.word	0x20003740
 800ce24:	20003745 	.word	0x20003745
 800ce28:	20002d08 	.word	0x20002d08
 800ce2c:	080172a0 	.word	0x080172a0
 800ce30:	200037c8 	.word	0x200037c8
 800ce34:	200037cc 	.word	0x200037cc
 800ce38:	20003508 	.word	0x20003508
 800ce3c:	20003814 	.word	0x20003814

0800ce40 <Iridium_ControlPin_IRQHandler>:

void Iridium_ControlPin_IRQHandler(void)
{
 800ce40:	b480      	push	{r7}
 800ce42:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(IR_Ring_Pin))
 800ce44:	4b0b      	ldr	r3, [pc, #44]	; (800ce74 <Iridium_ControlPin_IRQHandler+0x34>)
 800ce46:	695b      	ldr	r3, [r3, #20]
 800ce48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d003      	beq.n	800ce58 <Iridium_ControlPin_IRQHandler+0x18>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_Ring_Pin);
 800ce50:	4b08      	ldr	r3, [pc, #32]	; (800ce74 <Iridium_ControlPin_IRQHandler+0x34>)
 800ce52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800ce56:	615a      	str	r2, [r3, #20]
		//download messages
	}

	if(__HAL_GPIO_EXTI_GET_IT(IR_NetAv_Pin))
 800ce58:	4b06      	ldr	r3, [pc, #24]	; (800ce74 <Iridium_ControlPin_IRQHandler+0x34>)
 800ce5a:	695b      	ldr	r3, [r3, #20]
 800ce5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d003      	beq.n	800ce6c <Iridium_ControlPin_IRQHandler+0x2c>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_NetAv_Pin);
 800ce64:	4b03      	ldr	r3, [pc, #12]	; (800ce74 <Iridium_ControlPin_IRQHandler+0x34>)
 800ce66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ce6a:	615a      	str	r2, [r3, #20]

	}
}
 800ce6c:	bf00      	nop
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bc80      	pop	{r7}
 800ce72:	4770      	bx	lr
 800ce74:	40010400 	.word	0x40010400

0800ce78 <Init_Debug>:


static uint8_t driftbuffer[DRIFTBUFFER_SIZE] = {0};

HAL_StatusTypeDef Init_Debug(void)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b086      	sub	sp, #24
 800ce7c:	af00      	add	r7, sp, #0
	// set up clock output on GPIO Pin A8 for testing
#ifdef DEBUG_HSE_OUTPUT_ENABLE
	//configure pin
	/*Configure GPIO pin : PA8 */
	 GPIO_InitTypeDef GPIO_InitStruct;
	 GPIO_InitStruct.Pin = GPIO_PIN_8;
 800ce7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ce82:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce84:	2302      	movs	r3, #2
 800ce86:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ce8c:	2300      	movs	r3, #0
 800ce8e:	613b      	str	r3, [r7, #16]
	 GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800ce90:	2300      	movs	r3, #0
 800ce92:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce94:	1d3b      	adds	r3, r7, #4
 800ce96:	4619      	mov	r1, r3
 800ce98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ce9c:	f7f5 f8d6 	bl	800204c <HAL_GPIO_Init>
	 //map clock output to PIN PA8
	 HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800cea0:	2200      	movs	r2, #0
 800cea2:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800cea6:	2000      	movs	r0, #0
 800cea8:	f7f7 f934 	bl	8004114 <HAL_RCC_MCOConfig>
#endif
	//initialise USART 2 for USB comms
#ifdef DEBUG_USART_ENABLE
	  huart2.Instance = USART2;
 800ceac:	4b26      	ldr	r3, [pc, #152]	; (800cf48 <Init_Debug+0xd0>)
 800ceae:	4a27      	ldr	r2, [pc, #156]	; (800cf4c <Init_Debug+0xd4>)
 800ceb0:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 800ceb2:	4b25      	ldr	r3, [pc, #148]	; (800cf48 <Init_Debug+0xd0>)
 800ceb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800ceb8:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800ceba:	4b23      	ldr	r3, [pc, #140]	; (800cf48 <Init_Debug+0xd0>)
 800cebc:	2200      	movs	r2, #0
 800cebe:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 800cec0:	4b21      	ldr	r3, [pc, #132]	; (800cf48 <Init_Debug+0xd0>)
 800cec2:	2200      	movs	r2, #0
 800cec4:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 800cec6:	4b20      	ldr	r3, [pc, #128]	; (800cf48 <Init_Debug+0xd0>)
 800cec8:	2200      	movs	r2, #0
 800ceca:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 800cecc:	4b1e      	ldr	r3, [pc, #120]	; (800cf48 <Init_Debug+0xd0>)
 800cece:	220c      	movs	r2, #12
 800ced0:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ced2:	4b1d      	ldr	r3, [pc, #116]	; (800cf48 <Init_Debug+0xd0>)
 800ced4:	2200      	movs	r2, #0
 800ced6:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800ced8:	4b1b      	ldr	r3, [pc, #108]	; (800cf48 <Init_Debug+0xd0>)
 800ceda:	2200      	movs	r2, #0
 800cedc:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800cede:	4b1a      	ldr	r3, [pc, #104]	; (800cf48 <Init_Debug+0xd0>)
 800cee0:	2200      	movs	r2, #0
 800cee2:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800cee4:	4b18      	ldr	r3, [pc, #96]	; (800cf48 <Init_Debug+0xd0>)
 800cee6:	2200      	movs	r2, #0
 800cee8:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 800ceea:	4817      	ldr	r0, [pc, #92]	; (800cf48 <Init_Debug+0xd0>)
 800ceec:	f7fa fd83 	bl	80079f6 <HAL_UART_Init>
 800cef0:	4603      	mov	r3, r0
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d001      	beq.n	800cefa <Init_Debug+0x82>
	  {
	    return HAL_ERROR;
 800cef6:	2301      	movs	r3, #1
 800cef8:	e022      	b.n	800cf40 <Init_Debug+0xc8>
	  }
	  setbuf(stdout, NULL);
 800cefa:	4b15      	ldr	r3, [pc, #84]	; (800cf50 <Init_Debug+0xd8>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	689b      	ldr	r3, [r3, #8]
 800cf00:	2100      	movs	r1, #0
 800cf02:	4618      	mov	r0, r3
 800cf04:	f002 ff0e 	bl	800fd24 <setbuf>
#endif

#ifdef DEBUG_LED1_ENABLE
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800cf08:	2200      	movs	r2, #0
 800cf0a:	2120      	movs	r1, #32
 800cf0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800cf10:	f7f5 fb36 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pin : PD2 */
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800cf14:	2304      	movs	r3, #4
 800cf16:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800cf18:	2303      	movs	r3, #3
 800cf1a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800cf20:	1d3b      	adds	r3, r7, #4
 800cf22:	4619      	mov	r1, r3
 800cf24:	480b      	ldr	r0, [pc, #44]	; (800cf54 <Init_Debug+0xdc>)
 800cf26:	f7f5 f891 	bl	800204c <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800cf2a:	2201      	movs	r2, #1
 800cf2c:	2120      	movs	r1, #32
 800cf2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800cf32:	f7f5 fb25 	bl	8002580 <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG_LP_ENABLE
	  HAL_DBGMCU_EnableDBGStandbyMode();	//enable for shutdown mode
 800cf36:	f7f4 fbb5 	bl	80016a4 <HAL_DBGMCU_EnableDBGStandbyMode>
	  HAL_DBGMCU_EnableDBGStopMode();
 800cf3a:	f7f4 fba5 	bl	8001688 <HAL_DBGMCU_EnableDBGStopMode>

#endif

	  return HAL_OK;
 800cf3e:	2300      	movs	r3, #0
}
 800cf40:	4618      	mov	r0, r3
 800cf42:	3718      	adds	r7, #24
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}
 800cf48:	2000387c 	.word	0x2000387c
 800cf4c:	40004400 	.word	0x40004400
 800cf50:	20000014 	.word	0x20000014
 800cf54:	48000c00 	.word	0x48000c00

0800cf58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
HAL_StatusTypeDef SystemClock_Config(void)
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b0b8      	sub	sp, #224	; 0xe0
 800cf5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cf5e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800cf62:	2244      	movs	r2, #68	; 0x44
 800cf64:	2100      	movs	r1, #0
 800cf66:	4618      	mov	r0, r3
 800cf68:	f002 fbdb 	bl	800f722 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cf6c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800cf70:	2200      	movs	r2, #0
 800cf72:	601a      	str	r2, [r3, #0]
 800cf74:	605a      	str	r2, [r3, #4]
 800cf76:	609a      	str	r2, [r3, #8]
 800cf78:	60da      	str	r2, [r3, #12]
 800cf7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800cf7c:	463b      	mov	r3, r7
 800cf7e:	2288      	movs	r2, #136	; 0x88
 800cf80:	2100      	movs	r1, #0
 800cf82:	4618      	mov	r0, r3
 800cf84:	f002 fbcd 	bl	800f722 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800cf88:	f7f6 f9cc 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800cf8c:	4a3c      	ldr	r2, [pc, #240]	; (800d080 <SystemClock_Config+0x128>)
 800cf8e:	4b3c      	ldr	r3, [pc, #240]	; (800d080 <SystemClock_Config+0x128>)
 800cf90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf94:	f023 0318 	bic.w	r3, r3, #24
 800cf98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 800cf9c:	2316      	movs	r3, #22
 800cf9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800cfa2:	2301      	movs	r3, #1
 800cfa4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800cfa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cfac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800cfb0:	2310      	movs	r3, #16
 800cfb2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800cfb6:	2301      	movs	r3, #1
 800cfb8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800cfc2:	2360      	movs	r3, #96	; 0x60
 800cfc4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cfc8:	2302      	movs	r3, #2
 800cfca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800cfce:	2301      	movs	r3, #1
 800cfd0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800cfd4:	2301      	movs	r3, #1
 800cfd6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 26;
 800cfda:	231a      	movs	r3, #26
 800cfdc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800cfe0:	2307      	movs	r3, #7
 800cfe2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800cfe6:	2302      	movs	r3, #2
 800cfe8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800cfec:	2302      	movs	r3, #2
 800cfee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cff2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800cff6:	4618      	mov	r0, r3
 800cff8:	f7f6 fbc4 	bl	8003784 <HAL_RCC_OscConfig>
 800cffc:	4603      	mov	r3, r0
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d001      	beq.n	800d006 <SystemClock_Config+0xae>
  {
    return HAL_ERROR;
 800d002:	2301      	movs	r3, #1
 800d004:	e037      	b.n	800d076 <SystemClock_Config+0x11e>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d006:	230f      	movs	r3, #15
 800d008:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d00c:	2303      	movs	r3, #3
 800d00e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800d012:	2380      	movs	r3, #128	; 0x80
 800d014:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800d018:	2300      	movs	r3, #0
 800d01a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800d01e:	2300      	movs	r3, #0
 800d020:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800d024:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800d028:	2101      	movs	r1, #1
 800d02a:	4618      	mov	r0, r3
 800d02c:	f7f6 ff90 	bl	8003f50 <HAL_RCC_ClockConfig>
 800d030:	4603      	mov	r3, r0
 800d032:	2b00      	cmp	r3, #0
 800d034:	d001      	beq.n	800d03a <SystemClock_Config+0xe2>
  {
    return HAL_ERROR;
 800d036:	2301      	movs	r3, #1
 800d038:	e01d      	b.n	800d076 <SystemClock_Config+0x11e>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 800d03a:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 800d03e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 800d040:	2308      	movs	r3, #8
 800d042:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800d044:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d048:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d04c:	463b      	mov	r3, r7
 800d04e:	4618      	mov	r0, r3
 800d050:	f7f7 f9b4 	bl	80043bc <HAL_RCCEx_PeriphCLKConfig>
 800d054:	4603      	mov	r3, r0
 800d056:	2b00      	cmp	r3, #0
 800d058:	d001      	beq.n	800d05e <SystemClock_Config+0x106>
  {
    return HAL_ERROR;
 800d05a:	2301      	movs	r3, #1
 800d05c:	e00b      	b.n	800d076 <SystemClock_Config+0x11e>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800d05e:	f44f 7000 	mov.w	r0, #512	; 0x200
 800d062:	f7f6 f9d5 	bl	8003410 <HAL_PWREx_ControlVoltageScaling>
 800d066:	4603      	mov	r3, r0
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d001      	beq.n	800d070 <SystemClock_Config+0x118>
  {
    return HAL_ERROR;
 800d06c:	2301      	movs	r3, #1
 800d06e:	e002      	b.n	800d076 <SystemClock_Config+0x11e>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800d070:	f7f7 fc8a 	bl	8004988 <HAL_RCCEx_EnableMSIPLLMode>
  return HAL_OK;
 800d074:	2300      	movs	r3, #0
}
 800d076:	4618      	mov	r0, r3
 800d078:	37e0      	adds	r7, #224	; 0xe0
 800d07a:	46bd      	mov	sp, r7
 800d07c:	bd80      	pop	{r7, pc}
 800d07e:	bf00      	nop
 800d080:	40021000 	.word	0x40021000

0800d084 <Go_To_Sleep>:

HAL_StatusTypeDef Go_To_Sleep(PWR_MODE_t mode, uint32_t seconds)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b084      	sub	sp, #16
 800d088:	af00      	add	r7, sp, #0
 800d08a:	4603      	mov	r3, r0
 800d08c:	6039      	str	r1, [r7, #0]
 800d08e:	71fb      	strb	r3, [r7, #7]
	//reset wake up pin interrupt
	__HAL_RCC_PWR_CLK_ENABLE();
 800d090:	4a16      	ldr	r2, [pc, #88]	; (800d0ec <Go_To_Sleep+0x68>)
 800d092:	4b16      	ldr	r3, [pc, #88]	; (800d0ec <Go_To_Sleep+0x68>)
 800d094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d09a:	6593      	str	r3, [r2, #88]	; 0x58
 800d09c:	4b13      	ldr	r3, [pc, #76]	; (800d0ec <Go_To_Sleep+0x68>)
 800d09e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d0a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d0a4:	60fb      	str	r3, [r7, #12]
 800d0a6:	68fb      	ldr	r3, [r7, #12]
	/* Enable Wake Up timer in interrupt mode */
	//set alarm
	if(seconds > 0)
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d00b      	beq.n	800d0c6 <Go_To_Sleep+0x42>
	{
	 if(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,(seconds-1),RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	3b01      	subs	r3, #1
 800d0b2:	2204      	movs	r2, #4
 800d0b4:	4619      	mov	r1, r3
 800d0b6:	480e      	ldr	r0, [pc, #56]	; (800d0f0 <Go_To_Sleep+0x6c>)
 800d0b8:	f7f8 f894 	bl	80051e4 <HAL_RTCEx_SetWakeUpTimer_IT>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d001      	beq.n	800d0c6 <Go_To_Sleep+0x42>
	  {
		 return HAL_ERROR;
 800d0c2:	2301      	movs	r3, #1
 800d0c4:	e00d      	b.n	800d0e2 <Go_To_Sleep+0x5e>
	  }
	}
	 HAL_PWREx_EnableInternalWakeUpLine();
 800d0c6:	f7f6 f9f7 	bl	80034b8 <HAL_PWREx_EnableInternalWakeUpLine>
	 //if shutdown mode enabled
	 if(mode == SHUTDOWN)
 800d0ca:	79fb      	ldrb	r3, [r7, #7]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d102      	bne.n	800d0d6 <Go_To_Sleep+0x52>
	 {
		 HAL_PWREx_EnterSHUTDOWNMode();
 800d0d0:	f7f6 fb3e 	bl	8003750 <HAL_PWREx_EnterSHUTDOWNMode>
 800d0d4:	e004      	b.n	800d0e0 <Go_To_Sleep+0x5c>
	 }
	 else if(mode == STDBY)
 800d0d6:	79fb      	ldrb	r3, [r7, #7]
 800d0d8:	2b01      	cmp	r3, #1
 800d0da:	d101      	bne.n	800d0e0 <Go_To_Sleep+0x5c>
	 {
		 HAL_PWR_EnterSTANDBYMode();
 800d0dc:	f7f6 f972 	bl	80033c4 <HAL_PWR_EnterSTANDBYMode>
	 }
	 return HAL_OK;
 800d0e0:	2300      	movs	r3, #0
}
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	3710      	adds	r7, #16
 800d0e6:	46bd      	mov	sp, r7
 800d0e8:	bd80      	pop	{r7, pc}
 800d0ea:	bf00      	nop
 800d0ec:	40021000 	.word	0x40021000
 800d0f0:	20003900 	.word	0x20003900

0800d0f4 <set_WUP_Pin>:
	HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
	return HAL_OK;
}

void set_WUP_Pin(uint32_t Pin, PinMode_typedef mode)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b090      	sub	sp, #64	; 0x40
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
 800d0fc:	460b      	mov	r3, r1
 800d0fe:	70fb      	strb	r3, [r7, #3]

	GPIO_TypeDef *Pin_Port;
	IRQn_Type WUP_IRQn;
	GPIO_InitTypeDef GPIO_InitStruct;
	switch (Pin) {
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	3b01      	subs	r3, #1
 800d104:	2b0f      	cmp	r3, #15
 800d106:	f200 808a 	bhi.w	800d21e <set_WUP_Pin+0x12a>
 800d10a:	a201      	add	r2, pc, #4	; (adr r2, 800d110 <set_WUP_Pin+0x1c>)
 800d10c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d110:	0800d151 	.word	0x0800d151
 800d114:	0800d17b 	.word	0x0800d17b
 800d118:	0800d21f 	.word	0x0800d21f
 800d11c:	0800d1a5 	.word	0x0800d1a5
 800d120:	0800d21f 	.word	0x0800d21f
 800d124:	0800d21f 	.word	0x0800d21f
 800d128:	0800d21f 	.word	0x0800d21f
 800d12c:	0800d1cd 	.word	0x0800d1cd
 800d130:	0800d21f 	.word	0x0800d21f
 800d134:	0800d21f 	.word	0x0800d21f
 800d138:	0800d21f 	.word	0x0800d21f
 800d13c:	0800d21f 	.word	0x0800d21f
 800d140:	0800d21f 	.word	0x0800d21f
 800d144:	0800d21f 	.word	0x0800d21f
 800d148:	0800d21f 	.word	0x0800d21f
 800d14c:	0800d1f7 	.word	0x0800d1f7
		case PWR_WAKEUP_PIN1:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800d150:	4a69      	ldr	r2, [pc, #420]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d152:	4b69      	ldr	r3, [pc, #420]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d156:	f043 0301 	orr.w	r3, r3, #1
 800d15a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d15c:	4b66      	ldr	r3, [pc, #408]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d15e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d160:	f003 0301 	and.w	r3, r3, #1
 800d164:	623b      	str	r3, [r7, #32]
 800d166:	6a3b      	ldr	r3, [r7, #32]
			Pin_Port = GPIOA;
 800d168:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d16c:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 800d16e:	2301      	movs	r3, #1
 800d170:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI0_IRQn;
 800d172:	2306      	movs	r3, #6
 800d174:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d178:	e052      	b.n	800d220 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN2:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800d17a:	4a5f      	ldr	r2, [pc, #380]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d17c:	4b5e      	ldr	r3, [pc, #376]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d17e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d180:	f043 0304 	orr.w	r3, r3, #4
 800d184:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d186:	4b5c      	ldr	r3, [pc, #368]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d18a:	f003 0304 	and.w	r3, r3, #4
 800d18e:	61fb      	str	r3, [r7, #28]
 800d190:	69fb      	ldr	r3, [r7, #28]
			Pin_Port = GPIOC;
 800d192:	4b5a      	ldr	r3, [pc, #360]	; (800d2fc <set_WUP_Pin+0x208>)
 800d194:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_13;
 800d196:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d19a:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI15_10_IRQn;
 800d19c:	2328      	movs	r3, #40	; 0x28
 800d19e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d1a2:	e03d      	b.n	800d220 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN3:
			__HAL_RCC_GPIOE_CLK_ENABLE();
 800d1a4:	4a54      	ldr	r2, [pc, #336]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1a6:	4b54      	ldr	r3, [pc, #336]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1aa:	f043 0310 	orr.w	r3, r3, #16
 800d1ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d1b0:	4b51      	ldr	r3, [pc, #324]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1b4:	f003 0310 	and.w	r3, r3, #16
 800d1b8:	61bb      	str	r3, [r7, #24]
 800d1ba:	69bb      	ldr	r3, [r7, #24]
			Pin_Port = GPIOE;
 800d1bc:	4b50      	ldr	r3, [pc, #320]	; (800d300 <set_WUP_Pin+0x20c>)
 800d1be:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d1c0:	2340      	movs	r3, #64	; 0x40
 800d1c2:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800d1c4:	2317      	movs	r3, #23
 800d1c6:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d1ca:	e029      	b.n	800d220 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN4:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800d1cc:	4a4a      	ldr	r2, [pc, #296]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1ce:	4b4a      	ldr	r3, [pc, #296]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1d2:	f043 0301 	orr.w	r3, r3, #1
 800d1d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d1d8:	4b47      	ldr	r3, [pc, #284]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1dc:	f003 0301 	and.w	r3, r3, #1
 800d1e0:	617b      	str	r3, [r7, #20]
 800d1e2:	697b      	ldr	r3, [r7, #20]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d1e4:	2304      	movs	r3, #4
 800d1e6:	627b      	str	r3, [r7, #36]	; 0x24
			Pin_Port = GPIOA;
 800d1e8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d1ec:	63fb      	str	r3, [r7, #60]	; 0x3c
			WUP_IRQn = EXTI2_IRQn;
 800d1ee:	2308      	movs	r3, #8
 800d1f0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d1f4:	e014      	b.n	800d220 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN5:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800d1f6:	4a40      	ldr	r2, [pc, #256]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1f8:	4b3f      	ldr	r3, [pc, #252]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d1fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1fc:	f043 0304 	orr.w	r3, r3, #4
 800d200:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d202:	4b3d      	ldr	r3, [pc, #244]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d206:	f003 0304 	and.w	r3, r3, #4
 800d20a:	613b      	str	r3, [r7, #16]
 800d20c:	693b      	ldr	r3, [r7, #16]
			Pin_Port = GPIOC;
 800d20e:	4b3b      	ldr	r3, [pc, #236]	; (800d2fc <set_WUP_Pin+0x208>)
 800d210:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_5;
 800d212:	2320      	movs	r3, #32
 800d214:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800d216:	2317      	movs	r3, #23
 800d218:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800d21c:	e000      	b.n	800d220 <set_WUP_Pin+0x12c>
		default:
			break;
 800d21e:	bf00      	nop
	}
	//configure pin for exti map


	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800d220:	4b38      	ldr	r3, [pc, #224]	; (800d304 <set_WUP_Pin+0x210>)
 800d222:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800d224:	2302      	movs	r3, #2
 800d226:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800d228:	2302      	movs	r3, #2
 800d22a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(Pin_Port,&GPIO_InitStruct);
 800d22c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d230:	4619      	mov	r1, r3
 800d232:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d234:	f7f4 ff0a 	bl	800204c <HAL_GPIO_Init>
	//set NVIC interrupt
    HAL_NVIC_SetPriority(WUP_IRQn, 0x0F, 0);
 800d238:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800d23c:	2200      	movs	r2, #0
 800d23e:	210f      	movs	r1, #15
 800d240:	4618      	mov	r0, r3
 800d242:	f7f4 fb56 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WUP_IRQn);
 800d246:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800d24a:	4618      	mov	r0, r3
 800d24c:	f7f4 fb6d 	bl	800192a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_ClearPendingIRQ(WUP_IRQn);
 800d250:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800d254:	4618      	mov	r0, r3
 800d256:	f7f4 fb96 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
    //enable wup in PWR register
    __HAL_RCC_PWR_CLK_ENABLE();
 800d25a:	4a27      	ldr	r2, [pc, #156]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d25c:	4b26      	ldr	r3, [pc, #152]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d25e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d264:	6593      	str	r3, [r2, #88]	; 0x58
 800d266:	4b24      	ldr	r3, [pc, #144]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d26a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d26e:	60fb      	str	r3, [r7, #12]
 800d270:	68fb      	ldr	r3, [r7, #12]
    if(mode == MODE_WUP)
 800d272:	78fb      	ldrb	r3, [r7, #3]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d10f      	bne.n	800d298 <set_WUP_Pin+0x1a4>
    {
    	__HAL_RCC_PWR_CLK_ENABLE();
 800d278:	4a1f      	ldr	r2, [pc, #124]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d27a:	4b1f      	ldr	r3, [pc, #124]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d27c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d27e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d282:	6593      	str	r3, [r2, #88]	; 0x58
 800d284:	4b1c      	ldr	r3, [pc, #112]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d286:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d288:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d28c:	60bb      	str	r3, [r7, #8]
 800d28e:	68bb      	ldr	r3, [r7, #8]
    	HAL_PWR_EnableWakeUpPin(Pin);
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f7f6 f863 	bl	800335c <HAL_PWR_EnableWakeUpPin>
 800d296:	e005      	b.n	800d2a4 <set_WUP_Pin+0x1b0>
    	//clear unwanted interrupts

    }else if (mode == MODE_EXTI)
 800d298:	78fb      	ldrb	r3, [r7, #3]
 800d29a:	2b01      	cmp	r3, #1
 800d29c:	d102      	bne.n	800d2a4 <set_WUP_Pin+0x1b0>
    {
    	HAL_PWR_DisableWakeUpPin(Pin);
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f7f6 f87c 	bl	800339c <HAL_PWR_DisableWakeUpPin>
    }
   	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 800d2a4:	4b18      	ldr	r3, [pc, #96]	; (800d308 <set_WUP_Pin+0x214>)
 800d2a6:	2201      	movs	r2, #1
 800d2a8:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF2);
 800d2aa:	4b17      	ldr	r3, [pc, #92]	; (800d308 <set_WUP_Pin+0x214>)
 800d2ac:	2202      	movs	r2, #2
 800d2ae:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF3);
 800d2b0:	4b15      	ldr	r3, [pc, #84]	; (800d308 <set_WUP_Pin+0x214>)
 800d2b2:	2204      	movs	r2, #4
 800d2b4:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF4);
 800d2b6:	4b14      	ldr	r3, [pc, #80]	; (800d308 <set_WUP_Pin+0x214>)
 800d2b8:	2208      	movs	r2, #8
 800d2ba:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF5);
 800d2bc:	4b12      	ldr	r3, [pc, #72]	; (800d308 <set_WUP_Pin+0x214>)
 800d2be:	2210      	movs	r2, #16
 800d2c0:	619a      	str	r2, [r3, #24]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_5);
 800d2c2:	4b12      	ldr	r3, [pc, #72]	; (800d30c <set_WUP_Pin+0x218>)
 800d2c4:	4a12      	ldr	r2, [pc, #72]	; (800d310 <set_WUP_Pin+0x21c>)
 800d2c6:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_13);
 800d2c8:	4b10      	ldr	r3, [pc, #64]	; (800d30c <set_WUP_Pin+0x218>)
 800d2ca:	4a12      	ldr	r2, [pc, #72]	; (800d314 <set_WUP_Pin+0x220>)
 800d2cc:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_0);
 800d2ce:	4b0f      	ldr	r3, [pc, #60]	; (800d30c <set_WUP_Pin+0x218>)
 800d2d0:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 800d2d4:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_2);
 800d2d6:	4b0d      	ldr	r3, [pc, #52]	; (800d30c <set_WUP_Pin+0x218>)
 800d2d8:	4a0f      	ldr	r2, [pc, #60]	; (800d318 <set_WUP_Pin+0x224>)
 800d2da:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_6);
 800d2dc:	4b0b      	ldr	r3, [pc, #44]	; (800d30c <set_WUP_Pin+0x218>)
 800d2de:	4a0f      	ldr	r2, [pc, #60]	; (800d31c <set_WUP_Pin+0x228>)
 800d2e0:	615a      	str	r2, [r3, #20]
	__HAL_RCC_PWR_CLK_DISABLE();
 800d2e2:	4a05      	ldr	r2, [pc, #20]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d2e4:	4b04      	ldr	r3, [pc, #16]	; (800d2f8 <set_WUP_Pin+0x204>)
 800d2e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d2ec:	6593      	str	r3, [r2, #88]	; 0x58
}
 800d2ee:	bf00      	nop
 800d2f0:	3740      	adds	r7, #64	; 0x40
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}
 800d2f6:	bf00      	nop
 800d2f8:	40021000 	.word	0x40021000
 800d2fc:	48000800 	.word	0x48000800
 800d300:	48001000 	.word	0x48001000
 800d304:	10110000 	.word	0x10110000
 800d308:	40007000 	.word	0x40007000
 800d30c:	40010400 	.word	0x40010400
 800d310:	16000005 	.word	0x16000005
 800d314:	1600000d 	.word	0x1600000d
 800d318:	16000002 	.word	0x16000002
 800d31c:	16000006 	.word	0x16000006

0800d320 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b082      	sub	sp, #8
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*) &ch,1,0xFFFF);
 800d328:	1d39      	adds	r1, r7, #4
 800d32a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d32e:	2201      	movs	r2, #1
 800d330:	4803      	ldr	r0, [pc, #12]	; (800d340 <__io_putchar+0x20>)
 800d332:	f7fa fbe3 	bl	8007afc <HAL_UART_Transmit>
	return ch;
 800d336:	687b      	ldr	r3, [r7, #4]
}
 800d338:	4618      	mov	r0, r3
 800d33a:	3708      	adds	r7, #8
 800d33c:	46bd      	mov	sp, r7
 800d33e:	bd80      	pop	{r7, pc}
 800d340:	2000387c 	.word	0x2000387c

0800d344 <GPIO_Set_Pin_LP>:

void GPIO_Set_Pin_LP(void)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b08a      	sub	sp, #40	; 0x28
 800d348:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d34a:	f107 0314 	add.w	r3, r7, #20
 800d34e:	2200      	movs	r2, #0
 800d350:	601a      	str	r2, [r3, #0]
 800d352:	605a      	str	r2, [r3, #4]
 800d354:	609a      	str	r2, [r3, #8]
 800d356:	60da      	str	r2, [r3, #12]
 800d358:	611a      	str	r2, [r3, #16]
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d35a:	4a3e      	ldr	r2, [pc, #248]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d35c:	4b3d      	ldr	r3, [pc, #244]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d35e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d360:	f043 0304 	orr.w	r3, r3, #4
 800d364:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d366:	4b3b      	ldr	r3, [pc, #236]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d36a:	f003 0304 	and.w	r3, r3, #4
 800d36e:	613b      	str	r3, [r7, #16]
 800d370:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d372:	4a38      	ldr	r2, [pc, #224]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d374:	4b37      	ldr	r3, [pc, #220]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d376:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d37c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d37e:	4b35      	ldr	r3, [pc, #212]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d382:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d386:	60fb      	str	r3, [r7, #12]
 800d388:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d38a:	4a32      	ldr	r2, [pc, #200]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d38c:	4b31      	ldr	r3, [pc, #196]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d38e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d390:	f043 0301 	orr.w	r3, r3, #1
 800d394:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d396:	4b2f      	ldr	r3, [pc, #188]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d39a:	f003 0301 	and.w	r3, r3, #1
 800d39e:	60bb      	str	r3, [r7, #8]
 800d3a0:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d3a2:	4a2c      	ldr	r2, [pc, #176]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d3a4:	4b2b      	ldr	r3, [pc, #172]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d3a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3a8:	f043 0302 	orr.w	r3, r3, #2
 800d3ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d3ae:	4b29      	ldr	r3, [pc, #164]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d3b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3b2:	f003 0302 	and.w	r3, r3, #2
 800d3b6:	607b      	str	r3, [r7, #4]
 800d3b8:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d3ba:	4a26      	ldr	r2, [pc, #152]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d3bc:	4b25      	ldr	r3, [pc, #148]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d3be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3c0:	f043 0308 	orr.w	r3, r3, #8
 800d3c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800d3c6:	4b23      	ldr	r3, [pc, #140]	; (800d454 <GPIO_Set_Pin_LP+0x110>)
 800d3c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d3ca:	f003 0308 	and.w	r3, r3, #8
 800d3ce:	603b      	str	r3, [r7, #0]
 800d3d0:	683b      	ldr	r3, [r7, #0]
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	2120      	movs	r1, #32
 800d3d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d3da:	f7f5 f8d1 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pins : PC13 PC0 PC1 PC2
	                           PC3 PC4 PC5 PC6
	                           PC7 PC8 PC9 PC10
	                           PC11 PC12 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800d3de:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800d3e2:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
	                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
	                          |GPIO_PIN_11|GPIO_PIN_12;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d3e4:	2303      	movs	r3, #3
 800d3e6:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d3ec:	f107 0314 	add.w	r3, r7, #20
 800d3f0:	4619      	mov	r1, r3
 800d3f2:	4819      	ldr	r0, [pc, #100]	; (800d458 <GPIO_Set_Pin_LP+0x114>)
 800d3f4:	f7f4 fe2a 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA0 PA1 PA4 PA6
	                           PA7 PA9 PA10 PA11
	                           PA12 PA15 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800d3f8:	f649 63d3 	movw	r3, #40659	; 0x9ed3
 800d3fc:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
	                          |GPIO_PIN_12|GPIO_PIN_15;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d3fe:	2303      	movs	r3, #3
 800d400:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d402:	2300      	movs	r3, #0
 800d404:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d406:	f107 0314 	add.w	r3, r7, #20
 800d40a:	4619      	mov	r1, r3
 800d40c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d410:	f7f4 fe1c 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin;
 800d414:	2320      	movs	r3, #32
 800d416:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d418:	2301      	movs	r3, #1
 800d41a:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d41c:	2300      	movs	r3, #0
 800d41e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d420:	2300      	movs	r3, #0
 800d422:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800d424:	f107 0314 	add.w	r3, r7, #20
 800d428:	4619      	mov	r1, r3
 800d42a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d42e:	f7f4 fe0d 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PB0 PB1 PB2 PB10
	                           PB11 PB12 PB13 PB14
	                           PB15 PB3 PB4 PB5
	                           PB6 PB7 PB8 PB9 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800d432:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d436:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
	                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
	                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d438:	2303      	movs	r3, #3
 800d43a:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d43c:	2300      	movs	r3, #0
 800d43e:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d440:	f107 0314 	add.w	r3, r7, #20
 800d444:	4619      	mov	r1, r3
 800d446:	4805      	ldr	r0, [pc, #20]	; (800d45c <GPIO_Set_Pin_LP+0x118>)
 800d448:	f7f4 fe00 	bl	800204c <HAL_GPIO_Init>

}
 800d44c:	bf00      	nop
 800d44e:	3728      	adds	r7, #40	; 0x28
 800d450:	46bd      	mov	sp, r7
 800d452:	bd80      	pop	{r7, pc}
 800d454:	40021000 	.word	0x40021000
 800d458:	48000800 	.word	0x48000800
 800d45c:	48000400 	.word	0x48000400

0800d460 <Get_Current_Address_Pointer>:
/*
 * @brief: Function code for returning Flash Chip address from storage
 *
 */
uint8_t Get_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800d460:	b480      	push	{r7}
 800d462:	b087      	sub	sp, #28
 800d464:	af00      	add	r7, sp, #0
 800d466:	4603      	mov	r3, r0
 800d468:	6039      	str	r1, [r7, #0]
 800d46a:	71fb      	strb	r3, [r7, #7]


	if(chip < 4 && chip > 0)
 800d46c:	79fb      	ldrb	r3, [r7, #7]
 800d46e:	2b03      	cmp	r3, #3
 800d470:	d831      	bhi.n	800d4d6 <Get_Current_Address_Pointer+0x76>
 800d472:	79fb      	ldrb	r3, [r7, #7]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d02e      	beq.n	800d4d6 <Get_Current_Address_Pointer+0x76>
	{
		__HAL_RCC_PWR_CLK_ENABLE();
 800d478:	4a1a      	ldr	r2, [pc, #104]	; (800d4e4 <Get_Current_Address_Pointer+0x84>)
 800d47a:	4b1a      	ldr	r3, [pc, #104]	; (800d4e4 <Get_Current_Address_Pointer+0x84>)
 800d47c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d47e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d482:	6593      	str	r3, [r2, #88]	; 0x58
 800d484:	4b17      	ldr	r3, [pc, #92]	; (800d4e4 <Get_Current_Address_Pointer+0x84>)
 800d486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d48c:	60bb      	str	r3, [r7, #8]
 800d48e:	68bb      	ldr	r3, [r7, #8]
		//create pointer to register
		uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800d490:	79fb      	ldrb	r3, [r7, #7]
 800d492:	009a      	lsls	r2, r3, #2
 800d494:	4b14      	ldr	r3, [pc, #80]	; (800d4e8 <Get_Current_Address_Pointer+0x88>)
 800d496:	4413      	add	r3, r2
 800d498:	613b      	str	r3, [r7, #16]
		uint32_t temp = *address;
 800d49a:	693b      	ldr	r3, [r7, #16]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	60fb      	str	r3, [r7, #12]
		//break up 24 bit number into 3 x 8 bit integer array
		for (int i = 0; i < 3; ++i)
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	617b      	str	r3, [r7, #20]
 800d4a4:	e00c      	b.n	800d4c0 <Get_Current_Address_Pointer+0x60>
		{
			address_Array[i] = (temp>>(i*8))&0xFF;
 800d4a6:	697b      	ldr	r3, [r7, #20]
 800d4a8:	683a      	ldr	r2, [r7, #0]
 800d4aa:	4413      	add	r3, r2
 800d4ac:	697a      	ldr	r2, [r7, #20]
 800d4ae:	00d2      	lsls	r2, r2, #3
 800d4b0:	68f9      	ldr	r1, [r7, #12]
 800d4b2:	fa21 f202 	lsr.w	r2, r1, r2
 800d4b6:	b2d2      	uxtb	r2, r2
 800d4b8:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 3; ++i)
 800d4ba:	697b      	ldr	r3, [r7, #20]
 800d4bc:	3301      	adds	r3, #1
 800d4be:	617b      	str	r3, [r7, #20]
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	2b02      	cmp	r3, #2
 800d4c4:	ddef      	ble.n	800d4a6 <Get_Current_Address_Pointer+0x46>
		}
		__HAL_RCC_PWR_CLK_DISABLE();
 800d4c6:	4a07      	ldr	r2, [pc, #28]	; (800d4e4 <Get_Current_Address_Pointer+0x84>)
 800d4c8:	4b06      	ldr	r3, [pc, #24]	; (800d4e4 <Get_Current_Address_Pointer+0x84>)
 800d4ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d4cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d4d0:	6593      	str	r3, [r2, #88]	; 0x58
		return 1;
 800d4d2:	2301      	movs	r3, #1
 800d4d4:	e000      	b.n	800d4d8 <Get_Current_Address_Pointer+0x78>
	}
	//chip value out of range
	return 0;
 800d4d6:	2300      	movs	r3, #0
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	371c      	adds	r7, #28
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bc80      	pop	{r7}
 800d4e0:	4770      	bx	lr
 800d4e2:	bf00      	nop
 800d4e4:	40021000 	.word	0x40021000
 800d4e8:	40002854 	.word	0x40002854

0800d4ec <Set_Current_Address_Pointer>:
/*
 * @brief: Function code for storing Flash Chip address
 *
 */
uint8_t Set_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800d4ec:	b480      	push	{r7}
 800d4ee:	b087      	sub	sp, #28
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	4603      	mov	r3, r0
 800d4f4:	6039      	str	r1, [r7, #0]
 800d4f6:	71fb      	strb	r3, [r7, #7]
	if(chip <= 4 && chip > 0)
 800d4f8:	79fb      	ldrb	r3, [r7, #7]
 800d4fa:	2b04      	cmp	r3, #4
 800d4fc:	d836      	bhi.n	800d56c <Set_Current_Address_Pointer+0x80>
 800d4fe:	79fb      	ldrb	r3, [r7, #7]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d033      	beq.n	800d56c <Set_Current_Address_Pointer+0x80>
		{
			__HAL_RCC_PWR_CLK_ENABLE();
 800d504:	4a1c      	ldr	r2, [pc, #112]	; (800d578 <Set_Current_Address_Pointer+0x8c>)
 800d506:	4b1c      	ldr	r3, [pc, #112]	; (800d578 <Set_Current_Address_Pointer+0x8c>)
 800d508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d50a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d50e:	6593      	str	r3, [r2, #88]	; 0x58
 800d510:	4b19      	ldr	r3, [pc, #100]	; (800d578 <Set_Current_Address_Pointer+0x8c>)
 800d512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d518:	60bb      	str	r3, [r7, #8]
 800d51a:	68bb      	ldr	r3, [r7, #8]
			//create pointer to register
			uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800d51c:	79fb      	ldrb	r3, [r7, #7]
 800d51e:	009a      	lsls	r2, r3, #2
 800d520:	4b16      	ldr	r3, [pc, #88]	; (800d57c <Set_Current_Address_Pointer+0x90>)
 800d522:	4413      	add	r3, r2
 800d524:	60fb      	str	r3, [r7, #12]
			uint32_t temp = 0;
 800d526:	2300      	movs	r3, #0
 800d528:	617b      	str	r3, [r7, #20]
			//break up 24 bit number into 3 x 8 bit integer array
			for (int i = 0; i < 3; ++i)
 800d52a:	2300      	movs	r3, #0
 800d52c:	613b      	str	r3, [r7, #16]
 800d52e:	e00f      	b.n	800d550 <Set_Current_Address_Pointer+0x64>
			{
				temp |= address_Array[i] <<(8*i);
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	683a      	ldr	r2, [r7, #0]
 800d534:	4413      	add	r3, r2
 800d536:	781b      	ldrb	r3, [r3, #0]
 800d538:	461a      	mov	r2, r3
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	00db      	lsls	r3, r3, #3
 800d53e:	fa02 f303 	lsl.w	r3, r2, r3
 800d542:	461a      	mov	r2, r3
 800d544:	697b      	ldr	r3, [r7, #20]
 800d546:	4313      	orrs	r3, r2
 800d548:	617b      	str	r3, [r7, #20]
			for (int i = 0; i < 3; ++i)
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	3301      	adds	r3, #1
 800d54e:	613b      	str	r3, [r7, #16]
 800d550:	693b      	ldr	r3, [r7, #16]
 800d552:	2b02      	cmp	r3, #2
 800d554:	ddec      	ble.n	800d530 <Set_Current_Address_Pointer+0x44>
			}
			*address = temp;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	697a      	ldr	r2, [r7, #20]
 800d55a:	601a      	str	r2, [r3, #0]
			__HAL_RCC_PWR_CLK_DISABLE();
 800d55c:	4a06      	ldr	r2, [pc, #24]	; (800d578 <Set_Current_Address_Pointer+0x8c>)
 800d55e:	4b06      	ldr	r3, [pc, #24]	; (800d578 <Set_Current_Address_Pointer+0x8c>)
 800d560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d566:	6593      	str	r3, [r2, #88]	; 0x58
			return 1;
 800d568:	2301      	movs	r3, #1
 800d56a:	e000      	b.n	800d56e <Set_Current_Address_Pointer+0x82>
		}
		//chip value out of range
		return 0;
 800d56c:	2300      	movs	r3, #0
}
 800d56e:	4618      	mov	r0, r3
 800d570:	371c      	adds	r7, #28
 800d572:	46bd      	mov	sp, r7
 800d574:	bc80      	pop	{r7}
 800d576:	4770      	bx	lr
 800d578:	40021000 	.word	0x40021000
 800d57c:	40002854 	.word	0x40002854

0800d580 <Get_Active_Chip>:
/*
 * @brief: Code for retrieving active chip from back up registers
 *
 */
uint8_t Get_Active_Chip(void)
{
 800d580:	b480      	push	{r7}
 800d582:	b083      	sub	sp, #12
 800d584:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800d586:	4a0e      	ldr	r2, [pc, #56]	; (800d5c0 <Get_Active_Chip+0x40>)
 800d588:	4b0d      	ldr	r3, [pc, #52]	; (800d5c0 <Get_Active_Chip+0x40>)
 800d58a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d58c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d590:	6593      	str	r3, [r2, #88]	; 0x58
 800d592:	4b0b      	ldr	r3, [pc, #44]	; (800d5c0 <Get_Active_Chip+0x40>)
 800d594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d59a:	603b      	str	r3, [r7, #0]
 800d59c:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF00)>>8;
 800d59e:	4b09      	ldr	r3, [pc, #36]	; (800d5c4 <Get_Active_Chip+0x44>)
 800d5a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d5a2:	0a1b      	lsrs	r3, r3, #8
 800d5a4:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800d5a6:	4a06      	ldr	r2, [pc, #24]	; (800d5c0 <Get_Active_Chip+0x40>)
 800d5a8:	4b05      	ldr	r3, [pc, #20]	; (800d5c0 <Get_Active_Chip+0x40>)
 800d5aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d5b0:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800d5b2:	79fb      	ldrb	r3, [r7, #7]
}
 800d5b4:	4618      	mov	r0, r3
 800d5b6:	370c      	adds	r7, #12
 800d5b8:	46bd      	mov	sp, r7
 800d5ba:	bc80      	pop	{r7}
 800d5bc:	4770      	bx	lr
 800d5be:	bf00      	nop
 800d5c0:	40021000 	.word	0x40021000
 800d5c4:	40002800 	.word	0x40002800

0800d5c8 <Set_Active_Chip>:

void Set_Active_Chip(uint8_t chipnumber)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b085      	sub	sp, #20
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800d5d2:	4a12      	ldr	r2, [pc, #72]	; (800d61c <Set_Active_Chip+0x54>)
 800d5d4:	4b11      	ldr	r3, [pc, #68]	; (800d61c <Set_Active_Chip+0x54>)
 800d5d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5dc:	6593      	str	r3, [r2, #88]	; 0x58
 800d5de:	4b0f      	ldr	r3, [pc, #60]	; (800d61c <Set_Active_Chip+0x54>)
 800d5e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d5e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d5e6:	60bb      	str	r3, [r7, #8]
 800d5e8:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0xFFFF00FF;
 800d5ea:	4b0d      	ldr	r3, [pc, #52]	; (800d620 <Set_Active_Chip+0x58>)
 800d5ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d5ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d5f2:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<8);
 800d5f4:	79fb      	ldrb	r3, [r7, #7]
 800d5f6:	021b      	lsls	r3, r3, #8
 800d5f8:	461a      	mov	r2, r3
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	4313      	orrs	r3, r2
 800d5fe:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800d600:	4a07      	ldr	r2, [pc, #28]	; (800d620 <Set_Active_Chip+0x58>)
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800d606:	4a05      	ldr	r2, [pc, #20]	; (800d61c <Set_Active_Chip+0x54>)
 800d608:	4b04      	ldr	r3, [pc, #16]	; (800d61c <Set_Active_Chip+0x54>)
 800d60a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d60c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d610:	6593      	str	r3, [r2, #88]	; 0x58
}
 800d612:	bf00      	nop
 800d614:	3714      	adds	r7, #20
 800d616:	46bd      	mov	sp, r7
 800d618:	bc80      	pop	{r7}
 800d61a:	4770      	bx	lr
 800d61c:	40021000 	.word	0x40021000
 800d620:	40002800 	.word	0x40002800

0800d624 <Get_Next_Active_Chip>:

uint8_t Get_Next_Active_Chip(void)
{
 800d624:	b480      	push	{r7}
 800d626:	b083      	sub	sp, #12
 800d628:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800d62a:	4a0e      	ldr	r2, [pc, #56]	; (800d664 <Get_Next_Active_Chip+0x40>)
 800d62c:	4b0d      	ldr	r3, [pc, #52]	; (800d664 <Get_Next_Active_Chip+0x40>)
 800d62e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d634:	6593      	str	r3, [r2, #88]	; 0x58
 800d636:	4b0b      	ldr	r3, [pc, #44]	; (800d664 <Get_Next_Active_Chip+0x40>)
 800d638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d63a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d63e:	603b      	str	r3, [r7, #0]
 800d640:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF000000)>>24;
 800d642:	4b09      	ldr	r3, [pc, #36]	; (800d668 <Get_Next_Active_Chip+0x44>)
 800d644:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d646:	0e1b      	lsrs	r3, r3, #24
 800d648:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800d64a:	4a06      	ldr	r2, [pc, #24]	; (800d664 <Get_Next_Active_Chip+0x40>)
 800d64c:	4b05      	ldr	r3, [pc, #20]	; (800d664 <Get_Next_Active_Chip+0x40>)
 800d64e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d650:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d654:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800d656:	79fb      	ldrb	r3, [r7, #7]
}
 800d658:	4618      	mov	r0, r3
 800d65a:	370c      	adds	r7, #12
 800d65c:	46bd      	mov	sp, r7
 800d65e:	bc80      	pop	{r7}
 800d660:	4770      	bx	lr
 800d662:	bf00      	nop
 800d664:	40021000 	.word	0x40021000
 800d668:	40002800 	.word	0x40002800

0800d66c <Set_Next_Active_Chip>:

void Set_Next_Active_Chip(uint8_t chipnumber)
{
 800d66c:	b480      	push	{r7}
 800d66e:	b085      	sub	sp, #20
 800d670:	af00      	add	r7, sp, #0
 800d672:	4603      	mov	r3, r0
 800d674:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800d676:	4a12      	ldr	r2, [pc, #72]	; (800d6c0 <Set_Next_Active_Chip+0x54>)
 800d678:	4b11      	ldr	r3, [pc, #68]	; (800d6c0 <Set_Next_Active_Chip+0x54>)
 800d67a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d67c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d680:	6593      	str	r3, [r2, #88]	; 0x58
 800d682:	4b0f      	ldr	r3, [pc, #60]	; (800d6c0 <Set_Next_Active_Chip+0x54>)
 800d684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d68a:	60bb      	str	r3, [r7, #8]
 800d68c:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0x00FFFFFF;
 800d68e:	4b0d      	ldr	r3, [pc, #52]	; (800d6c4 <Set_Next_Active_Chip+0x58>)
 800d690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d692:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d696:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<24);
 800d698:	79fb      	ldrb	r3, [r7, #7]
 800d69a:	061b      	lsls	r3, r3, #24
 800d69c:	461a      	mov	r2, r3
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	4313      	orrs	r3, r2
 800d6a2:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800d6a4:	4a07      	ldr	r2, [pc, #28]	; (800d6c4 <Set_Next_Active_Chip+0x58>)
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800d6aa:	4a05      	ldr	r2, [pc, #20]	; (800d6c0 <Set_Next_Active_Chip+0x54>)
 800d6ac:	4b04      	ldr	r3, [pc, #16]	; (800d6c0 <Set_Next_Active_Chip+0x54>)
 800d6ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d6b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d6b4:	6593      	str	r3, [r2, #88]	; 0x58
}
 800d6b6:	bf00      	nop
 800d6b8:	3714      	adds	r7, #20
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	bc80      	pop	{r7}
 800d6be:	4770      	bx	lr
 800d6c0:	40021000 	.word	0x40021000
 800d6c4:	40002800 	.word	0x40002800

0800d6c8 <to_binary_format>:

uint8_t* to_binary_format(GPS_Data_t gps_data ,uint8_t ID)
{
 800d6c8:	b084      	sub	sp, #16
 800d6ca:	b580      	push	{r7, lr}
 800d6cc:	b082      	sub	sp, #8
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	f107 0e10 	add.w	lr, r7, #16
 800d6d4:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		int16_t  s_halfword;
		unsigned char bytes[2];
	}halfword_converter;

	/*0. Byte 0: Packet ID*/
	*driftbuffer = ID;
 800d6d8:	4a38      	ldr	r2, [pc, #224]	; (800d7bc <to_binary_format+0xf4>)
 800d6da:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800d6de:	7013      	strb	r3, [r2, #0]
	/*1. Bytes 1 - 4:  Epoch Time*/
	byte_converter.num = gps_data.Etime;
 800d6e0:	693b      	ldr	r3, [r7, #16]
 800d6e2:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[1],(byte_converter).bytes,4);
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	4a35      	ldr	r2, [pc, #212]	; (800d7bc <to_binary_format+0xf4>)
 800d6e8:	f8c2 3001 	str.w	r3, [r2, #1]

	/* Add coordinates bytes 1 - 5 = lat, bytes 6 - 10 = long*/
	byte_converter.a = gps_data.coordinates.lat;
 800d6ec:	697b      	ldr	r3, [r7, #20]
 800d6ee:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[5],byte_converter.bytes,4);
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	4a32      	ldr	r2, [pc, #200]	; (800d7bc <to_binary_format+0xf4>)
 800d6f4:	f8c2 3005 	str.w	r3, [r2, #5]
	byte_converter.a = gps_data.coordinates.longi;
 800d6f8:	69bb      	ldr	r3, [r7, #24]
 800d6fa:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[9],byte_converter.bytes,4);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	4a2f      	ldr	r2, [pc, #188]	; (800d7bc <to_binary_format+0xf4>)
 800d700:	f8c2 3009 	str.w	r3, [r2, #9]


	//convert HDOP,VDOP, PDOP to 2 bytes big endian
	driftbuffer[13] = gps_data.diag.HDOP.digit;
 800d704:	7fba      	ldrb	r2, [r7, #30]
 800d706:	4b2d      	ldr	r3, [pc, #180]	; (800d7bc <to_binary_format+0xf4>)
 800d708:	735a      	strb	r2, [r3, #13]
	driftbuffer[14] = gps_data.diag.HDOP.precision;
 800d70a:	7ffa      	ldrb	r2, [r7, #31]
 800d70c:	4b2b      	ldr	r3, [pc, #172]	; (800d7bc <to_binary_format+0xf4>)
 800d70e:	739a      	strb	r2, [r3, #14]
	driftbuffer[15] = gps_data.diag.VDOP.digit;
 800d710:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d714:	4b29      	ldr	r3, [pc, #164]	; (800d7bc <to_binary_format+0xf4>)
 800d716:	73da      	strb	r2, [r3, #15]
	driftbuffer[16] = gps_data.diag.VDOP.precision;
 800d718:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800d71c:	4b27      	ldr	r3, [pc, #156]	; (800d7bc <to_binary_format+0xf4>)
 800d71e:	741a      	strb	r2, [r3, #16]
	driftbuffer[17] = gps_data.diag.PDOP.digit;
 800d720:	7f3a      	ldrb	r2, [r7, #28]
 800d722:	4b26      	ldr	r3, [pc, #152]	; (800d7bc <to_binary_format+0xf4>)
 800d724:	745a      	strb	r2, [r3, #17]
	driftbuffer[18] = gps_data.diag.PDOP.precision;
 800d726:	7f7a      	ldrb	r2, [r7, #29]
 800d728:	4b24      	ldr	r3, [pc, #144]	; (800d7bc <to_binary_format+0xf4>)
 800d72a:	749a      	strb	r2, [r3, #18]
	driftbuffer[19] = (gps_data.diag.num_sats);
 800d72c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800d730:	4b22      	ldr	r3, [pc, #136]	; (800d7bc <to_binary_format+0xf4>)
 800d732:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] = driftbuffer[19]<<2;
 800d734:	4b21      	ldr	r3, [pc, #132]	; (800d7bc <to_binary_format+0xf4>)
 800d736:	7cdb      	ldrb	r3, [r3, #19]
 800d738:	009b      	lsls	r3, r3, #2
 800d73a:	b2da      	uxtb	r2, r3
 800d73c:	4b1f      	ldr	r3, [pc, #124]	; (800d7bc <to_binary_format+0xf4>)
 800d73e:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] |= gps_data.diag.fix_type;
 800d740:	4b1e      	ldr	r3, [pc, #120]	; (800d7bc <to_binary_format+0xf4>)
 800d742:	7cda      	ldrb	r2, [r3, #19]
 800d744:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d748:	4313      	orrs	r3, r2
 800d74a:	b2da      	uxtb	r2, r3
 800d74c:	4b1b      	ldr	r3, [pc, #108]	; (800d7bc <to_binary_format+0xf4>)
 800d74e:	74da      	strb	r2, [r3, #19]

	//breakdown temperature into 4 unsigned bytes
	byte_converter.num = (uint32_t)gps_data.env_Temp;
 800d750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d752:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[20],byte_converter.bytes,sizeof(uint32_t));
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	4a19      	ldr	r2, [pc, #100]	; (800d7bc <to_binary_format+0xf4>)
 800d758:	6153      	str	r3, [r2, #20]

	//break down pressure into 4 unsigned bytes
	byte_converter.num = gps_data.atm_Press;
 800d75a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d75c:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[24],byte_converter.bytes,sizeof(uint32_t));
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	4a16      	ldr	r2, [pc, #88]	; (800d7bc <to_binary_format+0xf4>)
 800d762:	6193      	str	r3, [r2, #24]

	//shunt voltage
	halfword_converter.s_halfword = gps_data.shunt_v;
 800d764:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800d768:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[29],halfword_converter.bytes,sizeof(int16_t));
 800d76a:	883b      	ldrh	r3, [r7, #0]
 800d76c:	4a13      	ldr	r2, [pc, #76]	; (800d7bc <to_binary_format+0xf4>)
 800d76e:	f8a2 301d 	strh.w	r3, [r2, #29]

	//bus voltage
	halfword_converter.s_halfword = gps_data.bus_v;
 800d772:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800d776:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[31],halfword_converter.bytes,sizeof(int16_t));
 800d778:	883b      	ldrh	r3, [r7, #0]
 800d77a:	4a10      	ldr	r2, [pc, #64]	; (800d7bc <to_binary_format+0xf4>)
 800d77c:	f8a2 301f 	strh.w	r3, [r2, #31]

	//current
	halfword_converter.s_halfword = gps_data.current;
 800d780:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800d784:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[33],halfword_converter.bytes,sizeof(int16_t));
 800d786:	883b      	ldrh	r3, [r7, #0]
 800d788:	4a0c      	ldr	r2, [pc, #48]	; (800d7bc <to_binary_format+0xf4>)
 800d78a:	f8a2 3021 	strh.w	r3, [r2, #33]	; 0x21

	//power
	halfword_converter.s_halfword = gps_data.power;
 800d78e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800d792:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[35],halfword_converter.bytes,sizeof(int16_t));
 800d794:	883b      	ldrh	r3, [r7, #0]
 800d796:	4a09      	ldr	r2, [pc, #36]	; (800d7bc <to_binary_format+0xf4>)
 800d798:	f8a2 3023 	strh.w	r3, [r2, #35]	; 0x23

	driftbuffer[get_driftBuffer_Size() -1] = 0xd; //end of packet character
 800d79c:	f000 f810 	bl	800d7c0 <get_driftBuffer_Size>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	3b01      	subs	r3, #1
 800d7a4:	4a05      	ldr	r2, [pc, #20]	; (800d7bc <to_binary_format+0xf4>)
 800d7a6:	210d      	movs	r1, #13
 800d7a8:	54d1      	strb	r1, [r2, r3]

	//return a pointer the the array driftbuffer;
	return driftbuffer;
 800d7aa:	4b04      	ldr	r3, [pc, #16]	; (800d7bc <to_binary_format+0xf4>)
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3708      	adds	r7, #8
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d7b6:	b004      	add	sp, #16
 800d7b8:	4770      	bx	lr
 800d7ba:	bf00      	nop
 800d7bc:	200008fc 	.word	0x200008fc

0800d7c0 <get_driftBuffer_Size>:

uint8_t  get_driftBuffer_Size(void)
{
 800d7c0:	b480      	push	{r7}
 800d7c2:	af00      	add	r7, sp, #0
	return DRIFTBUFFER_SIZE;
 800d7c4:	2326      	movs	r3, #38	; 0x26
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	bc80      	pop	{r7}
 800d7cc:	4770      	bx	lr
	...

0800d7d0 <Routine_ASYNC_IRIDIUM_RX>:
/*
 * @brief: Routine for Ring Alert Detection on IRidium Ring Pin
 */

void Routine_ASYNC_IRIDIUM_RX(void)
{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b09a      	sub	sp, #104	; 0x68
 800d7d4:	af00      	add	r7, sp, #0
	printf("Incoming Message from Satellite: Receiving...");
 800d7d6:	480f      	ldr	r0, [pc, #60]	; (800d814 <Routine_ASYNC_IRIDIUM_RX+0x44>)
 800d7d8:	f002 fa14 	bl	800fc04 <printf>
	//intialise modem
	if(IR_Init_Module() == IR_OK)
 800d7dc:	f7fe fd52 	bl	800c284 <IR_Init_Module>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d10f      	bne.n	800d806 <Routine_ASYNC_IRIDIUM_RX+0x36>
	{
		//recieve message
		uint8_t message[100] = {0};
 800d7e6:	463b      	mov	r3, r7
 800d7e8:	2264      	movs	r2, #100	; 0x64
 800d7ea:	2100      	movs	r1, #0
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	f001 ff98 	bl	800f722 <memset>
		uint16_t num_messages = 0;
 800d7f2:	2300      	movs	r3, #0
 800d7f4:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		IR_recieve_String(message,100,&num_messages);
 800d7f8:	f107 0266 	add.w	r2, r7, #102	; 0x66
 800d7fc:	463b      	mov	r3, r7
 800d7fe:	2164      	movs	r1, #100	; 0x64
 800d800:	4618      	mov	r0, r3
 800d802:	f7ff f84d 	bl	800c8a0 <IR_recieve_String>
	}
	printf("Message Received!\r\n");
 800d806:	4804      	ldr	r0, [pc, #16]	; (800d818 <Routine_ASYNC_IRIDIUM_RX+0x48>)
 800d808:	f002 fa74 	bl	800fcf4 <puts>
}
 800d80c:	bf00      	nop
 800d80e:	3768      	adds	r7, #104	; 0x68
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}
 800d814:	080172f4 	.word	0x080172f4
 800d818:	08017324 	.word	0x08017324

0800d81c <Routine_Async_IMUevent_Sample>:

/*
 * @brief: Routine for IMU event detection
 */
void Routine_Async_IMUevent_Sample(void)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	af00      	add	r7, sp, #0

		 printf("IMU Event Detected while awake: Sampling...");
 800d820:	4803      	ldr	r0, [pc, #12]	; (800d830 <Routine_Async_IMUevent_Sample+0x14>)
 800d822:	f002 f9ef 	bl	800fc04 <printf>

		printf("Done\r\n");
 800d826:	4803      	ldr	r0, [pc, #12]	; (800d834 <Routine_Async_IMUevent_Sample+0x18>)
 800d828:	f002 fa64 	bl	800fcf4 <puts>
		//ROUTINE END
}
 800d82c:	bf00      	nop
 800d82e:	bd80      	pop	{r7, pc}
 800d830:	08017338 	.word	0x08017338
 800d834:	08017364 	.word	0x08017364

0800d838 <POR_Handler>:
/*
 * @brief: Power On Reset Handler for BUOY (CASE: NRST Line Pulled low)
 */
void POR_Handler(void)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800d83c:	4a14      	ldr	r2, [pc, #80]	; (800d890 <POR_Handler+0x58>)
 800d83e:	4b14      	ldr	r3, [pc, #80]	; (800d890 <POR_Handler+0x58>)
 800d840:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d844:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d848:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  //clear the back up registers
	  HAL_PWR_EnableBkUpAccess();
 800d84c:	f7f5 fd6a 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
	  __HAL_RCC_BACKUPRESET_FORCE();
 800d850:	4a0f      	ldr	r2, [pc, #60]	; (800d890 <POR_Handler+0x58>)
 800d852:	4b0f      	ldr	r3, [pc, #60]	; (800d890 <POR_Handler+0x58>)
 800d854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d85c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  __HAL_RCC_BACKUPRESET_RELEASE();
 800d860:	4a0b      	ldr	r2, [pc, #44]	; (800d890 <POR_Handler+0x58>)
 800d862:	4b0b      	ldr	r3, [pc, #44]	; (800d890 <POR_Handler+0x58>)
 800d864:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d868:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d86c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  HAL_PWR_DisableBkUpAccess();
 800d870:	f7f5 fd66 	bl	8003340 <HAL_PWR_DisableBkUpAccess>
	  SystemClock_Config();
 800d874:	f7ff fb70 	bl	800cf58 <SystemClock_Config>
	  //deactivate and disable wake up timers
	  HAL_PWREx_DisableInternalWakeUpLine();
 800d878:	f7f5 fe2c 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  /* Clear PWR wake up Flag */
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800d87c:	4b05      	ldr	r3, [pc, #20]	; (800d894 <POR_Handler+0x5c>)
 800d87e:	221f      	movs	r2, #31
 800d880:	619a      	str	r2, [r3, #24]
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800d882:	4b04      	ldr	r3, [pc, #16]	; (800d894 <POR_Handler+0x5c>)
 800d884:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d888:	619a      	str	r2, [r3, #24]
	  //reinitialise the clock
}
 800d88a:	bf00      	nop
 800d88c:	bd80      	pop	{r7, pc}
 800d88e:	bf00      	nop
 800d890:	40021000 	.word	0x40021000
 800d894:	40007000 	.word	0x40007000

0800d898 <BOR_Handler>:
/*
 * @brief: Brown Out Reset Handler for BUOY (case Vbat < Vbrownoutthreshold)
 */
void BOR_Handler(void)
{
 800d898:	b580      	push	{r7, lr}
 800d89a:	b082      	sub	sp, #8
 800d89c:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800d89e:	4a11      	ldr	r2, [pc, #68]	; (800d8e4 <BOR_Handler+0x4c>)
 800d8a0:	4b10      	ldr	r3, [pc, #64]	; (800d8e4 <BOR_Handler+0x4c>)
 800d8a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d8a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d8aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  // transmit log to PC

	  char* msg= "Warning! Device encountered a Brown Out. Exiting Program...\r\n";
 800d8ae:	4b0e      	ldr	r3, [pc, #56]	; (800d8e8 <BOR_Handler+0x50>)
 800d8b0:	607b      	str	r3, [r7, #4]
	  HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),100);
 800d8b2:	6878      	ldr	r0, [r7, #4]
 800d8b4:	f7f2 fc96 	bl	80001e4 <strlen>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	b29a      	uxth	r2, r3
 800d8bc:	2364      	movs	r3, #100	; 0x64
 800d8be:	6879      	ldr	r1, [r7, #4]
 800d8c0:	480a      	ldr	r0, [pc, #40]	; (800d8ec <BOR_Handler+0x54>)
 800d8c2:	f7fa f91b 	bl	8007afc <HAL_UART_Transmit>
	  //perform system reset
	  POR_Handler();
 800d8c6:	f7ff ffb7 	bl	800d838 <POR_Handler>
	  HAL_NVIC_SystemReset();
 800d8ca:	f7f4 f84a 	bl	8001962 <HAL_NVIC_SystemReset>
	  /*
	   * Failure to perform system reset causes device to enter an infinite loop
	   */
	  while(1)
	  {
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800d8ce:	2120      	movs	r1, #32
 800d8d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d8d4:	f7f4 fe6b 	bl	80025ae <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800d8d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d8dc:	f7f3 feb2 	bl	8001644 <HAL_Delay>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800d8e0:	e7f5      	b.n	800d8ce <BOR_Handler+0x36>
 800d8e2:	bf00      	nop
 800d8e4:	40021000 	.word	0x40021000
 800d8e8:	0801736c 	.word	0x0801736c
 800d8ec:	2000387c 	.word	0x2000387c

0800d8f0 <main>:
 **
 **===========================================================================
 **/

int main(void)
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b084      	sub	sp, #16
 800d8f4:	af00      	add	r7, sp, #0
//======================== 1. SYSTEM INIT & CLOCK CONFIG ========================//

	HAL_Init();				//Init Flash prefetch, systick timer, NVIC and LL functions
 800d8f6:	f7f3 fe2f 	bl	8001558 <HAL_Init>
	SystemClock_Config();	//configure clock
 800d8fa:	f7ff fb2d 	bl	800cf58 <SystemClock_Config>
	GPIO_Set_Pin_LP();		//Configure all unused GPIO pins to low Power mode
 800d8fe:	f7ff fd21 	bl	800d344 <GPIO_Set_Pin_LP>
	Init_Debug();			// initialize debug peripherals
 800d902:	f7ff fab9 	bl	800ce78 <Init_Debug>

/*
 * When system powers on, check for any asynchronous resets that
 * may have occured. Use this area to add in any reset handling
 */
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == SET)
 800d906:	4b9f      	ldr	r3, [pc, #636]	; (800db84 <main+0x294>)
 800d908:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d90c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d910:	2b00      	cmp	r3, #0
 800d912:	d001      	beq.n	800d918 <main+0x28>
	{
	  BOR_Handler();
 800d914:	f7ff ffc0 	bl	800d898 <BOR_Handler>
	}
	uint8_t flag = __HAL_RCC_GET_PORRST_FLAG();
 800d918:	4b9a      	ldr	r3, [pc, #616]	; (800db84 <main+0x294>)
 800d91a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d91e:	0e9b      	lsrs	r3, r3, #26
 800d920:	f003 0305 	and.w	r3, r3, #5
 800d924:	2b00      	cmp	r3, #0
 800d926:	d001      	beq.n	800d92c <main+0x3c>
 800d928:	2301      	movs	r3, #1
 800d92a:	e000      	b.n	800d92e <main+0x3e>
 800d92c:	2300      	movs	r3, #0
 800d92e:	73fb      	strb	r3, [r7, #15]
	if(flag  == SET)
 800d930:	7bfb      	ldrb	r3, [r7, #15]
 800d932:	2b01      	cmp	r3, #1
 800d934:	d104      	bne.n	800d940 <main+0x50>
	{
	  printf("Software Reset Detected. Initializing main program...\r\n");
 800d936:	4894      	ldr	r0, [pc, #592]	; (800db88 <main+0x298>)
 800d938:	f002 f9dc 	bl	800fcf4 <puts>
	  POR_Handler();
 800d93c:	f7ff ff7c 	bl	800d838 <POR_Handler>
	   * If an interrupt occurred while the device was sleeping, check the
	   * flags to determine if this occurred
	   */

	  //check for interrupts on wake up pins during deep sleep
	  __HAL_RCC_PWR_CLK_ENABLE();
 800d940:	4a90      	ldr	r2, [pc, #576]	; (800db84 <main+0x294>)
 800d942:	4b90      	ldr	r3, [pc, #576]	; (800db84 <main+0x294>)
 800d944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d946:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d94a:	6593      	str	r3, [r2, #88]	; 0x58
 800d94c:	4b8d      	ldr	r3, [pc, #564]	; (800db84 <main+0x294>)
 800d94e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d954:	60bb      	str	r3, [r7, #8]
 800d956:	68bb      	ldr	r3, [r7, #8]
	  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG)|| __HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))
 800d958:	4b8c      	ldr	r3, [pc, #560]	; (800db8c <main+0x29c>)
 800d95a:	691b      	ldr	r3, [r3, #16]
 800d95c:	f003 0310 	and.w	r3, r3, #16
 800d960:	2b00      	cmp	r3, #0
 800d962:	d105      	bne.n	800d970 <main+0x80>
 800d964:	4b89      	ldr	r3, [pc, #548]	; (800db8c <main+0x29c>)
 800d966:	691b      	ldr	r3, [r3, #16]
 800d968:	f003 0302 	and.w	r3, r3, #2
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d039      	beq.n	800d9e4 <main+0xf4>
	  {
		  Current_State = __GET_PREV_STATE();			//get previous state from back up reg
 800d970:	4b87      	ldr	r3, [pc, #540]	; (800db90 <main+0x2a0>)
 800d972:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d974:	b2da      	uxtb	r2, r3
 800d976:	4b87      	ldr	r3, [pc, #540]	; (800db94 <main+0x2a4>)
 800d978:	701a      	strb	r2, [r3, #0]
		  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG))
 800d97a:	4b84      	ldr	r3, [pc, #528]	; (800db8c <main+0x29c>)
 800d97c:	691b      	ldr	r3, [r3, #16]
 800d97e:	f003 0310 	and.w	r3, r3, #16
 800d982:	2b00      	cmp	r3, #0
 800d984:	d004      	beq.n	800d990 <main+0xa0>
		  {
			  __HAL_PWR_CLEAR_FLAG(IMU_EVENT_WAKE_FLAG);	//clear  flag in PWR SR
 800d986:	4b81      	ldr	r3, [pc, #516]	; (800db8c <main+0x29c>)
 800d988:	2210      	movs	r2, #16
 800d98a:	619a      	str	r2, [r3, #24]
			  Routine_ASYNC_IMU_EVENT();				//Perform IMU Event Detection Routine
 800d98c:	f000 f97e 	bl	800dc8c <Routine_ASYNC_IMU_EVENT>
		  }
		  if(__HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))	//clear  flag in PWR SR
 800d990:	4b7e      	ldr	r3, [pc, #504]	; (800db8c <main+0x29c>)
 800d992:	691b      	ldr	r3, [r3, #16]
 800d994:	f003 0302 	and.w	r3, r3, #2
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d004      	beq.n	800d9a6 <main+0xb6>
		  {
			__HAL_PWR_CLEAR_FLAG(IRIDIUM_RING_WAKE_FLAG);
 800d99c:	4b7b      	ldr	r3, [pc, #492]	; (800db8c <main+0x29c>)
 800d99e:	2202      	movs	r2, #2
 800d9a0:	619a      	str	r2, [r3, #24]
			Routine_ASYNC_IRIDIUM_RX();
 800d9a2:	f7ff ff15 	bl	800d7d0 <Routine_ASYNC_IRIDIUM_RX>

		  }
		  if(Current_State == STATE_SLEEP)				//return to sleep if Interrupt event handled before wake up
 800d9a6:	4b7b      	ldr	r3, [pc, #492]	; (800db94 <main+0x2a4>)
 800d9a8:	781b      	ldrb	r3, [r3, #0]
 800d9aa:	2b03      	cmp	r3, #3
 800d9ac:	d10f      	bne.n	800d9ce <main+0xde>
		  {

			  printf("System Going Back To Sleep\r\n"); 	//check how long device was asleep for
 800d9ae:	487a      	ldr	r0, [pc, #488]	; (800db98 <main+0x2a8>)
 800d9b0:	f002 f9a0 	bl	800fcf4 <puts>
			  set_WUP_Pin(IMU_EVENT_WAKE_PIN, MODE_WUP);	//reenable wake up pins
 800d9b4:	2100      	movs	r1, #0
 800d9b6:	2010      	movs	r0, #16
 800d9b8:	f7ff fb9c 	bl	800d0f4 <set_WUP_Pin>
			  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN, MODE_WUP);
 800d9bc:	2100      	movs	r1, #0
 800d9be:	2002      	movs	r0, #2
 800d9c0:	f7ff fb98 	bl	800d0f4 <set_WUP_Pin>
			  Go_To_Sleep(STDBY,10);						//return to sleep
 800d9c4:	210a      	movs	r1, #10
 800d9c6:	2001      	movs	r0, #1
 800d9c8:	f7ff fb5c 	bl	800d084 <Go_To_Sleep>
 800d9cc:	e00a      	b.n	800d9e4 <main+0xf4>
		  }
		  	 else
		  {

		  	  printf("Going Back to Main Loop:\r\n");		//if come from wake mode
 800d9ce:	4873      	ldr	r0, [pc, #460]	; (800db9c <main+0x2ac>)
 800d9d0:	f002 f990 	bl	800fcf4 <puts>
			  __SET_CURRENT_STATE(STATE_ASYNCINT);
 800d9d4:	4a6e      	ldr	r2, [pc, #440]	; (800db90 <main+0x2a0>)
 800d9d6:	4b6e      	ldr	r3, [pc, #440]	; (800db90 <main+0x2a0>)
 800d9d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d9da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800d9de:	f043 0307 	orr.w	r3, r3, #7
 800d9e2:	6513      	str	r3, [r2, #80]	; 0x50
	   * states are defined in the enum Buoy_State_typedef. The state check block performs the following routine
	   *
	   */

	  //enable access to back up registers
	  switch(__GET_PREV_STATE())
 800d9e4:	4b6a      	ldr	r3, [pc, #424]	; (800db90 <main+0x2a0>)
 800d9e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d9e8:	b2db      	uxtb	r3, r3
 800d9ea:	3b01      	subs	r3, #1
 800d9ec:	2b06      	cmp	r3, #6
 800d9ee:	d867      	bhi.n	800dac0 <main+0x1d0>
 800d9f0:	a201      	add	r2, pc, #4	; (adr r2, 800d9f8 <main+0x108>)
 800d9f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9f6:	bf00      	nop
 800d9f8:	0800da15 	.word	0x0800da15
 800d9fc:	0800da1d 	.word	0x0800da1d
 800da00:	0800da77 	.word	0x0800da77
 800da04:	0800dac1 	.word	0x0800dac1
 800da08:	0800dac1 	.word	0x0800dac1
 800da0c:	0800daa7 	.word	0x0800daa7
 800da10:	0800da15 	.word	0x0800da15
	  {
	  	 case STATE_ASYNCINT:
	  	 case STATE_RESET:
	  	 //system encountered a power on reset, put peripherals here
	  	 Current_State = STATE_SAMPLE;
 800da14:	4b5f      	ldr	r3, [pc, #380]	; (800db94 <main+0x2a4>)
 800da16:	2202      	movs	r2, #2
 800da18:	701a      	strb	r2, [r3, #0]
	  	 break;
 800da1a:	e054      	b.n	800dac6 <main+0x1d6>

	  	 case STATE_SAMPLE:
	  	 //check how many samples have been recorded by the Buoy
	  	 sample_count = __GET_SAMPLE_COUNT();
 800da1c:	4b5c      	ldr	r3, [pc, #368]	; (800db90 <main+0x2a0>)
 800da1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da20:	0a1b      	lsrs	r3, r3, #8
 800da22:	b2da      	uxtb	r2, r3
 800da24:	4b5e      	ldr	r3, [pc, #376]	; (800dba0 <main+0x2b0>)
 800da26:	701a      	strb	r2, [r3, #0]
	  	 if(sample_count > 3)
 800da28:	4b5d      	ldr	r3, [pc, #372]	; (800dba0 <main+0x2b0>)
 800da2a:	781b      	ldrb	r3, [r3, #0]
 800da2c:	2b03      	cmp	r3, #3
 800da2e:	d903      	bls.n	800da38 <main+0x148>
	  	 {
	  		 //set next Buoy State to Transmit
	  		 Current_State = STATE_TRANSMIT;
 800da30:	4b58      	ldr	r3, [pc, #352]	; (800db94 <main+0x2a4>)
 800da32:	2206      	movs	r2, #6
 800da34:	701a      	strb	r2, [r3, #0]
	  		 Current_State = STATE_SLEEP;
	  		 __HAL_RCC_PWR_CLK_ENABLE();
	  		 __SET_CURRENT_STATE(Current_State);
	  		 __HAL_RCC_PWR_CLK_DISABLE();
	  	 }
	  	 break;
 800da36:	e046      	b.n	800dac6 <main+0x1d6>
	  		 Current_State = STATE_SLEEP;
 800da38:	4b56      	ldr	r3, [pc, #344]	; (800db94 <main+0x2a4>)
 800da3a:	2203      	movs	r2, #3
 800da3c:	701a      	strb	r2, [r3, #0]
	  		 __HAL_RCC_PWR_CLK_ENABLE();
 800da3e:	4a51      	ldr	r2, [pc, #324]	; (800db84 <main+0x294>)
 800da40:	4b50      	ldr	r3, [pc, #320]	; (800db84 <main+0x294>)
 800da42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800da48:	6593      	str	r3, [r2, #88]	; 0x58
 800da4a:	4b4e      	ldr	r3, [pc, #312]	; (800db84 <main+0x294>)
 800da4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800da52:	607b      	str	r3, [r7, #4]
 800da54:	687b      	ldr	r3, [r7, #4]
	  		 __SET_CURRENT_STATE(Current_State);
 800da56:	4a4e      	ldr	r2, [pc, #312]	; (800db90 <main+0x2a0>)
 800da58:	4b4d      	ldr	r3, [pc, #308]	; (800db90 <main+0x2a0>)
 800da5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800da5c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800da60:	494c      	ldr	r1, [pc, #304]	; (800db94 <main+0x2a4>)
 800da62:	7809      	ldrb	r1, [r1, #0]
 800da64:	430b      	orrs	r3, r1
 800da66:	6513      	str	r3, [r2, #80]	; 0x50
	  		 __HAL_RCC_PWR_CLK_DISABLE();
 800da68:	4a46      	ldr	r2, [pc, #280]	; (800db84 <main+0x294>)
 800da6a:	4b46      	ldr	r3, [pc, #280]	; (800db84 <main+0x294>)
 800da6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800da72:	6593      	str	r3, [r2, #88]	; 0x58
	  	 break;
 800da74:	e027      	b.n	800dac6 <main+0x1d6>

	  	 case STATE_SLEEP:
	  	hrtc.Instance = RTC;					 			//attach RTC instance to handler
 800da76:	4b4b      	ldr	r3, [pc, #300]	; (800dba4 <main+0x2b4>)
 800da78:	4a45      	ldr	r2, [pc, #276]	; (800db90 <main+0x2a0>)
 800da7a:	601a      	str	r2, [r3, #0]
	  	HAL_PWREx_DisableInternalWakeUpLine();				//clear wake up pending interrupt from internal wake up
 800da7c:	f7f5 fd2a 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);					//clear pending interrupt from ext wake up pins
 800da80:	4b42      	ldr	r3, [pc, #264]	; (800db8c <main+0x29c>)
 800da82:	221f      	movs	r2, #31
 800da84:	619a      	str	r2, [r3, #24]
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800da86:	4b41      	ldr	r3, [pc, #260]	; (800db8c <main+0x29c>)
 800da88:	f44f 7280 	mov.w	r2, #256	; 0x100
 800da8c:	619a      	str	r2, [r3, #24]
		set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI); 	  		//reconfigure wake up pins
 800da8e:	2101      	movs	r1, #1
 800da90:	2010      	movs	r0, #16
 800da92:	f7ff fb2f 	bl	800d0f4 <set_WUP_Pin>
		set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);  	  	//set Current State to Sample
 800da96:	2101      	movs	r1, #1
 800da98:	2002      	movs	r0, #2
 800da9a:	f7ff fb2b 	bl	800d0f4 <set_WUP_Pin>
	  	Current_State = STATE_SAMPLE;
 800da9e:	4b3d      	ldr	r3, [pc, #244]	; (800db94 <main+0x2a4>)
 800daa0:	2202      	movs	r2, #2
 800daa2:	701a      	strb	r2, [r3, #0]
	  	 break;
 800daa4:	e00f      	b.n	800dac6 <main+0x1d6>

	  	 case STATE_TRANSMIT:
	  	 Current_State = STATE_SLEEP;
 800daa6:	4b3b      	ldr	r3, [pc, #236]	; (800db94 <main+0x2a4>)
 800daa8:	2203      	movs	r2, #3
 800daaa:	701a      	strb	r2, [r3, #0]
  		 __SET_CURRENT_STATE(Current_State);
 800daac:	4a38      	ldr	r2, [pc, #224]	; (800db90 <main+0x2a0>)
 800daae:	4b38      	ldr	r3, [pc, #224]	; (800db90 <main+0x2a0>)
 800dab0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dab2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dab6:	4937      	ldr	r1, [pc, #220]	; (800db94 <main+0x2a4>)
 800dab8:	7809      	ldrb	r1, [r1, #0]
 800daba:	430b      	orrs	r3, r1
 800dabc:	6513      	str	r3, [r2, #80]	; 0x50
	  	 break;
 800dabe:	e002      	b.n	800dac6 <main+0x1d6>

	  	 //default case: reset state
	  	 default:
	  	 Current_State = STATE_INIT;
 800dac0:	4b34      	ldr	r3, [pc, #208]	; (800db94 <main+0x2a4>)
 800dac2:	2200      	movs	r2, #0
 800dac4:	701a      	strb	r2, [r3, #0]
	  }
	  __HAL_RCC_PWR_CLK_DISABLE();
 800dac6:	4a2f      	ldr	r2, [pc, #188]	; (800db84 <main+0x294>)
 800dac8:	4b2e      	ldr	r3, [pc, #184]	; (800db84 <main+0x294>)
 800daca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dacc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dad0:	6593      	str	r3, [r2, #88]	; 0x58
//============================== 5. STATE FUNCTIONS =============================//

	  /*
	   * Place Routine code Here
	   */
	  if(Current_State == STATE_INIT)
 800dad2:	4b30      	ldr	r3, [pc, #192]	; (800db94 <main+0x2a4>)
 800dad4:	781b      	ldrb	r3, [r3, #0]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d104      	bne.n	800dae4 <main+0x1f4>
	  {
		  Routine_Init_STATE();
 800dada:	f000 fc77 	bl	800e3cc <Routine_Init_STATE>
		  Current_State = STATE_RESET;
 800dade:	4b2d      	ldr	r3, [pc, #180]	; (800db94 <main+0x2a4>)
 800dae0:	2201      	movs	r2, #1
 800dae2:	701a      	strb	r2, [r3, #0]
	  }

	  if(Current_State == STATE_RESET)
 800dae4:	4b2b      	ldr	r3, [pc, #172]	; (800db94 <main+0x2a4>)
 800dae6:	781b      	ldrb	r3, [r3, #0]
 800dae8:	2b01      	cmp	r3, #1
 800daea:	d102      	bne.n	800daf2 <main+0x202>
	  {
	  	Routine_STATE_RESET();
 800daec:	f000 f8f0 	bl	800dcd0 <Routine_STATE_RESET>
 800daf0:	e013      	b.n	800db1a <main+0x22a>
	  }
	  // SLEEP STATE
	  else if(Current_State == STATE_SLEEP)
 800daf2:	4b28      	ldr	r3, [pc, #160]	; (800db94 <main+0x2a4>)
 800daf4:	781b      	ldrb	r3, [r3, #0]
 800daf6:	2b03      	cmp	r3, #3
 800daf8:	d102      	bne.n	800db00 <main+0x210>
	  {
		  Routine_STATE_SLEEP();
 800dafa:	f000 f907 	bl	800dd0c <Routine_STATE_SLEEP>
 800dafe:	e00c      	b.n	800db1a <main+0x22a>
	  }
	  //RESET STATE

	  //SAMPLE STATE
	  else if(Current_State == STATE_SAMPLE)
 800db00:	4b24      	ldr	r3, [pc, #144]	; (800db94 <main+0x2a4>)
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	2b02      	cmp	r3, #2
 800db06:	d102      	bne.n	800db0e <main+0x21e>
	  {
		  Routine_STATE_SAMPLE();
 800db08:	f000 f91a 	bl	800dd40 <Routine_STATE_SAMPLE>
 800db0c:	e005      	b.n	800db1a <main+0x22a>
	  }
	  //TRANSMIT STATE
	  else if(Current_State == STATE_TRANSMIT)
 800db0e:	4b21      	ldr	r3, [pc, #132]	; (800db94 <main+0x2a4>)
 800db10:	781b      	ldrb	r3, [r3, #0]
 800db12:	2b06      	cmp	r3, #6
 800db14:	d101      	bne.n	800db1a <main+0x22a>
	  {
		  Routine_STATE_TRANSMIT();
 800db16:	f000 fb77 	bl	800e208 <Routine_STATE_TRANSMIT>

//========================= 6. END OF ROUTINE FUNCTION ==========================//
	  /*
	   * After each routine has run, save state to the back up registers
	   */
	  __HAL_RCC_PWR_CLK_ENABLE();
 800db1a:	4a1a      	ldr	r2, [pc, #104]	; (800db84 <main+0x294>)
 800db1c:	4b19      	ldr	r3, [pc, #100]	; (800db84 <main+0x294>)
 800db1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800db24:	6593      	str	r3, [r2, #88]	; 0x58
 800db26:	4b17      	ldr	r3, [pc, #92]	; (800db84 <main+0x294>)
 800db28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800db2e:	603b      	str	r3, [r7, #0]
 800db30:	683b      	ldr	r3, [r7, #0]
	  if(Current_State == STATE_SAMPLE)			//increment sample counter after each sampe
 800db32:	4b18      	ldr	r3, [pc, #96]	; (800db94 <main+0x2a4>)
 800db34:	781b      	ldrb	r3, [r3, #0]
 800db36:	2b02      	cmp	r3, #2
 800db38:	d114      	bne.n	800db64 <main+0x274>
	  {
		  sample_count = __GET_SAMPLE_COUNT();
 800db3a:	4b15      	ldr	r3, [pc, #84]	; (800db90 <main+0x2a0>)
 800db3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db3e:	0a1b      	lsrs	r3, r3, #8
 800db40:	b2da      	uxtb	r2, r3
 800db42:	4b17      	ldr	r3, [pc, #92]	; (800dba0 <main+0x2b0>)
 800db44:	701a      	strb	r2, [r3, #0]
		  __SET_SAMPLE_COUNT(++sample_count);
 800db46:	4912      	ldr	r1, [pc, #72]	; (800db90 <main+0x2a0>)
 800db48:	4b11      	ldr	r3, [pc, #68]	; (800db90 <main+0x2a0>)
 800db4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db4c:	b2db      	uxtb	r3, r3
 800db4e:	4a14      	ldr	r2, [pc, #80]	; (800dba0 <main+0x2b0>)
 800db50:	7812      	ldrb	r2, [r2, #0]
 800db52:	3201      	adds	r2, #1
 800db54:	b2d0      	uxtb	r0, r2
 800db56:	4a12      	ldr	r2, [pc, #72]	; (800dba0 <main+0x2b0>)
 800db58:	7010      	strb	r0, [r2, #0]
 800db5a:	4a11      	ldr	r2, [pc, #68]	; (800dba0 <main+0x2b0>)
 800db5c:	7812      	ldrb	r2, [r2, #0]
 800db5e:	0212      	lsls	r2, r2, #8
 800db60:	4313      	orrs	r3, r2
 800db62:	650b      	str	r3, [r1, #80]	; 0x50
	  }


	  __SET_CURRENT_STATE(Current_State);	    //write value to back up register
 800db64:	4a0a      	ldr	r2, [pc, #40]	; (800db90 <main+0x2a0>)
 800db66:	4b0a      	ldr	r3, [pc, #40]	; (800db90 <main+0x2a0>)
 800db68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db6a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800db6e:	4909      	ldr	r1, [pc, #36]	; (800db94 <main+0x2a4>)
 800db70:	7809      	ldrb	r1, [r1, #0]
 800db72:	430b      	orrs	r3, r1
 800db74:	6513      	str	r3, [r2, #80]	; 0x50
	  __HAL_RCC_PWR_CLK_DISABLE();
 800db76:	4a03      	ldr	r2, [pc, #12]	; (800db84 <main+0x294>)
 800db78:	4b02      	ldr	r3, [pc, #8]	; (800db84 <main+0x294>)
 800db7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800db80:	6593      	str	r3, [r2, #88]	; 0x58
	  __HAL_RCC_PWR_CLK_ENABLE();
 800db82:	e6dd      	b.n	800d940 <main+0x50>
 800db84:	40021000 	.word	0x40021000
 800db88:	080173ac 	.word	0x080173ac
 800db8c:	40007000 	.word	0x40007000
 800db90:	40002800 	.word	0x40002800
 800db94:	200038fc 	.word	0x200038fc
 800db98:	080173e4 	.word	0x080173e4
 800db9c:	08017400 	.word	0x08017400
 800dba0:	20003875 	.word	0x20003875
 800dba4:	20003900 	.word	0x20003900

0800dba8 <MX_RTC_Init>:
//==================== 7. Configuration & Initialization Functions ====================//

/* Private functions */

static void MX_RTC_Init(void)
{
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b086      	sub	sp, #24
 800dbac:	af00      	add	r7, sp, #0

  RTC_TimeTypeDef sTime = {0};
 800dbae:	1d3b      	adds	r3, r7, #4
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	601a      	str	r2, [r3, #0]
 800dbb4:	605a      	str	r2, [r3, #4]
 800dbb6:	609a      	str	r2, [r3, #8]
 800dbb8:	60da      	str	r2, [r3, #12]
 800dbba:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800dbbc:	2300      	movs	r3, #0
 800dbbe:	603b      	str	r3, [r7, #0]
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800dbc0:	4b2d      	ldr	r3, [pc, #180]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbc2:	4a2e      	ldr	r2, [pc, #184]	; (800dc7c <MX_RTC_Init+0xd4>)
 800dbc4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800dbc6:	4b2c      	ldr	r3, [pc, #176]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbc8:	2200      	movs	r2, #0
 800dbca:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800dbcc:	4b2a      	ldr	r3, [pc, #168]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbce:	227f      	movs	r2, #127	; 0x7f
 800dbd0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800dbd2:	4b29      	ldr	r3, [pc, #164]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbd4:	22ff      	movs	r2, #255	; 0xff
 800dbd6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800dbd8:	4b27      	ldr	r3, [pc, #156]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbda:	2200      	movs	r2, #0
 800dbdc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800dbde:	4b26      	ldr	r3, [pc, #152]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800dbe4:	4b24      	ldr	r3, [pc, #144]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800dbea:	4b23      	ldr	r3, [pc, #140]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbec:	2200      	movs	r2, #0
 800dbee:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800dbf0:	4821      	ldr	r0, [pc, #132]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dbf2:	f7f7 f8a1 	bl	8004d38 <HAL_RTC_Init>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d001      	beq.n	800dc00 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800dbfc:	f000 f840 	bl	800dc80 <Error_Handler>
  }

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800dc00:	230c      	movs	r3, #12
 800dc02:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 57;
 800dc04:	2339      	movs	r3, #57	; 0x39
 800dc06:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800dc08:	2300      	movs	r3, #0
 800dc0a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800dc10:	2300      	movs	r3, #0
 800dc12:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800dc14:	1d3b      	adds	r3, r7, #4
 800dc16:	2200      	movs	r2, #0
 800dc18:	4619      	mov	r1, r3
 800dc1a:	4817      	ldr	r0, [pc, #92]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dc1c:	f7f7 f907 	bl	8004e2e <HAL_RTC_SetTime>
 800dc20:	4603      	mov	r3, r0
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d001      	beq.n	800dc2a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800dc26:	f000 f82b 	bl	800dc80 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800dc2a:	2305      	movs	r3, #5
 800dc2c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800dc2e:	2305      	movs	r3, #5
 800dc30:	707b      	strb	r3, [r7, #1]
  sDate.Date = 8;
 800dc32:	2308      	movs	r3, #8
 800dc34:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800dc36:	2300      	movs	r3, #0
 800dc38:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800dc3a:	463b      	mov	r3, r7
 800dc3c:	2200      	movs	r2, #0
 800dc3e:	4619      	mov	r1, r3
 800dc40:	480d      	ldr	r0, [pc, #52]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dc42:	f7f7 f991 	bl	8004f68 <HAL_RTC_SetDate>
 800dc46:	4603      	mov	r3, r0
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d001      	beq.n	800dc50 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800dc4c:	f000 f818 	bl	800dc80 <Error_Handler>
  }
  //clear unwanted interrupts
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc,RTC_FLAG_WUTF))
 800dc50:	4b09      	ldr	r3, [pc, #36]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	68db      	ldr	r3, [r3, #12]
 800dc56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d008      	beq.n	800dc70 <MX_RTC_Init+0xc8>
  {
	  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc,RTC_FLAG_WUTF);
 800dc5e:	4b06      	ldr	r3, [pc, #24]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	4a05      	ldr	r2, [pc, #20]	; (800dc78 <MX_RTC_Init+0xd0>)
 800dc64:	6812      	ldr	r2, [r2, #0]
 800dc66:	68d2      	ldr	r2, [r2, #12]
 800dc68:	b2d2      	uxtb	r2, r2
 800dc6a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800dc6e:	60da      	str	r2, [r3, #12]
  }



}
 800dc70:	bf00      	nop
 800dc72:	3718      	adds	r7, #24
 800dc74:	46bd      	mov	sp, r7
 800dc76:	bd80      	pop	{r7, pc}
 800dc78:	20003900 	.word	0x20003900
 800dc7c:	40002800 	.word	0x40002800

0800dc80 <Error_Handler>:
//====================================== 7. END ======================================//

//==================================== 8. Handlers ===================================//

void Error_Handler(void)
{
 800dc80:	b480      	push	{r7}
 800dc82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800dc84:	bf00      	nop
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bc80      	pop	{r7}
 800dc8a:	4770      	bx	lr

0800dc8c <Routine_ASYNC_IMU_EVENT>:
//===================================== 8. END ======================================//

//=============================== 9. Routines =======================================//

static void Routine_ASYNC_IMU_EVENT(void)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b082      	sub	sp, #8
 800dc90:	af00      	add	r7, sp, #0
	 printf("IMU Event Detected: Sampling...");
 800dc92:	480d      	ldr	r0, [pc, #52]	; (800dcc8 <Routine_ASYNC_IMU_EVENT+0x3c>)
 800dc94:	f001 ffb6 	bl	800fc04 <printf>
	 for (int i = 0; i < 50; ++i)
 800dc98:	2300      	movs	r3, #0
 800dc9a:	607b      	str	r3, [r7, #4]
 800dc9c:	e00a      	b.n	800dcb4 <Routine_ASYNC_IMU_EVENT+0x28>
	 {
	 	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800dc9e:	2120      	movs	r1, #32
 800dca0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dca4:	f7f4 fc83 	bl	80025ae <HAL_GPIO_TogglePin>
	 	HAL_Delay(100);
 800dca8:	2064      	movs	r0, #100	; 0x64
 800dcaa:	f7f3 fccb 	bl	8001644 <HAL_Delay>
	 for (int i = 0; i < 50; ++i)
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	3301      	adds	r3, #1
 800dcb2:	607b      	str	r3, [r7, #4]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	2b31      	cmp	r3, #49	; 0x31
 800dcb8:	ddf1      	ble.n	800dc9e <Routine_ASYNC_IMU_EVENT+0x12>
	 }
	 printf("Done\r\n");
 800dcba:	4804      	ldr	r0, [pc, #16]	; (800dccc <Routine_ASYNC_IMU_EVENT+0x40>)
 800dcbc:	f002 f81a 	bl	800fcf4 <puts>
}
 800dcc0:	bf00      	nop
 800dcc2:	3708      	adds	r7, #8
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	bd80      	pop	{r7, pc}
 800dcc8:	0801741c 	.word	0x0801741c
 800dccc:	0801743c 	.word	0x0801743c

0800dcd0 <Routine_STATE_RESET>:



static void Routine_STATE_RESET(void)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	af00      	add	r7, sp, #0
	 //initialise RTC
	 MX_RTC_Init();
 800dcd4:	f7ff ff68 	bl	800dba8 <MX_RTC_Init>
	 //Enable Interrupt pins as EXTI Outputs
	 set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_EXTI);
 800dcd8:	2101      	movs	r1, #1
 800dcda:	2002      	movs	r0, #2
 800dcdc:	f7ff fa0a 	bl	800d0f4 <set_WUP_Pin>
	 set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI);
 800dce0:	2101      	movs	r1, #1
 800dce2:	2010      	movs	r0, #16
 800dce4:	f7ff fa06 	bl	800d0f4 <set_WUP_Pin>
	 printf("All Systems Online!\r\n");
 800dce8:	4806      	ldr	r0, [pc, #24]	; (800dd04 <Routine_STATE_RESET+0x34>)
 800dcea:	f002 f803 	bl	800fcf4 <puts>
	 printf("Current State: RESET \t Next State: SAMPLE\r\n");
 800dcee:	4806      	ldr	r0, [pc, #24]	; (800dd08 <Routine_STATE_RESET+0x38>)
 800dcf0:	f002 f800 	bl	800fcf4 <puts>
	 HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800dcf4:	2201      	movs	r2, #1
 800dcf6:	2120      	movs	r1, #32
 800dcf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dcfc:	f7f4 fc40 	bl	8002580 <HAL_GPIO_WritePin>


}
 800dd00:	bf00      	nop
 800dd02:	bd80      	pop	{r7, pc}
 800dd04:	08017444 	.word	0x08017444
 800dd08:	0801745c 	.word	0x0801745c

0800dd0c <Routine_STATE_SLEEP>:

static void Routine_STATE_SLEEP(void)
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	af00      	add	r7, sp, #0
	  printf("Current State: SLEEP \t Next State: SAMPLE\r\n");
 800dd10:	4809      	ldr	r0, [pc, #36]	; (800dd38 <Routine_STATE_SLEEP+0x2c>)
 800dd12:	f001 ffef 	bl	800fcf4 <puts>
	  printf("Good Night! \r\n");
 800dd16:	4809      	ldr	r0, [pc, #36]	; (800dd3c <Routine_STATE_SLEEP+0x30>)
 800dd18:	f001 ffec 	bl	800fcf4 <puts>
	  set_WUP_Pin(IRIDIUM_RING_WAKE_PIN,MODE_WUP);
 800dd1c:	2100      	movs	r1, #0
 800dd1e:	2002      	movs	r0, #2
 800dd20:	f7ff f9e8 	bl	800d0f4 <set_WUP_Pin>
	  set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_WUP);
 800dd24:	2100      	movs	r1, #0
 800dd26:	2010      	movs	r0, #16
 800dd28:	f7ff f9e4 	bl	800d0f4 <set_WUP_Pin>
	  Go_To_Sleep(STDBY,10);
 800dd2c:	210a      	movs	r1, #10
 800dd2e:	2001      	movs	r0, #1
 800dd30:	f7ff f9a8 	bl	800d084 <Go_To_Sleep>
}
 800dd34:	bf00      	nop
 800dd36:	bd80      	pop	{r7, pc}
 800dd38:	08017488 	.word	0x08017488
 800dd3c:	080174b4 	.word	0x080174b4

0800dd40 <Routine_STATE_SAMPLE>:

static void Routine_STATE_SAMPLE(void)
{
 800dd40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dd44:	b0a3      	sub	sp, #140	; 0x8c
 800dd46:	af06      	add	r7, sp, #24
	  //GPS  Init Routine
	  GPS_Data_t Gdata;
	  sample_count = __GET_SAMPLE_COUNT();
 800dd48:	4b60      	ldr	r3, [pc, #384]	; (800decc <Routine_STATE_SAMPLE+0x18c>)
 800dd4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd4c:	0a1b      	lsrs	r3, r3, #8
 800dd4e:	b2da      	uxtb	r2, r3
 800dd50:	4b5f      	ldr	r3, [pc, #380]	; (800ded0 <Routine_STATE_SAMPLE+0x190>)
 800dd52:	701a      	strb	r2, [r3, #0]
	  if(sample_count < 3)
 800dd54:	4b5e      	ldr	r3, [pc, #376]	; (800ded0 <Routine_STATE_SAMPLE+0x190>)
 800dd56:	781b      	ldrb	r3, [r3, #0]
 800dd58:	2b02      	cmp	r3, #2
 800dd5a:	d803      	bhi.n	800dd64 <Routine_STATE_SAMPLE+0x24>
	  {
		  printf("Current State: SAMPLE \t Next State: SLEEP\r\n");
 800dd5c:	485d      	ldr	r0, [pc, #372]	; (800ded4 <Routine_STATE_SAMPLE+0x194>)
 800dd5e:	f001 ffc9 	bl	800fcf4 <puts>
 800dd62:	e002      	b.n	800dd6a <Routine_STATE_SAMPLE+0x2a>
	  } else
	  {
		  printf("Current State: SAMPLE \t Next State: TRANS\r\n");
 800dd64:	485c      	ldr	r0, [pc, #368]	; (800ded8 <Routine_STATE_SAMPLE+0x198>)
 800dd66:	f001 ffc5 	bl	800fcf4 <puts>
	  }

	  /* Attempt to initialize sensor within a number of retries */
	  uint8_t retries = 0;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	  do
	  {
		  //initialise gps peripherals and begin comms on sensor instance
		  if(init_GPS(&hgps)== GPS_Init_OK)
 800dd70:	485a      	ldr	r0, [pc, #360]	; (800dedc <Routine_STATE_SAMPLE+0x19c>)
 800dd72:	f7fc ff77 	bl	800ac64 <init_GPS>
 800dd76:	4603      	mov	r3, r0
 800dd78:	2b01      	cmp	r3, #1
 800dd7a:	d106      	bne.n	800dd8a <Routine_STATE_SAMPLE+0x4a>
		  {
			 printf("GPS Online! Acquiring Signal...\r\n");
 800dd7c:	4858      	ldr	r0, [pc, #352]	; (800dee0 <Routine_STATE_SAMPLE+0x1a0>)
 800dd7e:	f001 ffb9 	bl	800fcf4 <puts>
			 GPS_On = 1;
 800dd82:	4b58      	ldr	r3, [pc, #352]	; (800dee4 <Routine_STATE_SAMPLE+0x1a4>)
 800dd84:	2201      	movs	r2, #1
 800dd86:	701a      	strb	r2, [r3, #0]
			 break;
 800dd88:	e00b      	b.n	800dda2 <Routine_STATE_SAMPLE+0x62>
		  }
		deinit_GPS(&hgps);
 800dd8a:	4854      	ldr	r0, [pc, #336]	; (800dedc <Routine_STATE_SAMPLE+0x19c>)
 800dd8c:	f7fc fffe 	bl	800ad8c <deinit_GPS>
		retries++;
 800dd90:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800dd94:	3301      	adds	r3, #1
 800dd96:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	  }
	  while (retries < GPS_INIT_RETRIES);
 800dd9a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800dd9e:	2b63      	cmp	r3, #99	; 0x63
 800dda0:	d9e6      	bls.n	800dd70 <Routine_STATE_SAMPLE+0x30>

	  // Sample Routine

	  if(GPS_On)
 800dda2:	4b50      	ldr	r3, [pc, #320]	; (800dee4 <Routine_STATE_SAMPLE+0x1a4>)
 800dda4:	781b      	ldrb	r3, [r3, #0]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d06e      	beq.n	800de88 <Routine_STATE_SAMPLE+0x148>
	  {
		  	  int x = HAL_GetTick();
 800ddaa:	f7f3 fc41 	bl	8001630 <HAL_GetTick>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	65fb      	str	r3, [r7, #92]	; 0x5c
			  while(packet_full != 7)
 800ddb2:	e010      	b.n	800ddd6 <Routine_STATE_SAMPLE+0x96>
			  {
				  GPS_Log_Begin();
 800ddb4:	f7fc fc28 	bl	800a608 <GPS_Log_Begin>
				  int y = HAL_GetTick()- x;
 800ddb8:	f7f3 fc3a 	bl	8001630 <HAL_GetTick>
 800ddbc:	4602      	mov	r2, r0
 800ddbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ddc0:	1ad3      	subs	r3, r2, r3
 800ddc2:	65bb      	str	r3, [r7, #88]	; 0x58
				  if(y >  30000)
 800ddc4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ddc6:	f247 5230 	movw	r2, #30000	; 0x7530
 800ddca:	4293      	cmp	r3, r2
 800ddcc:	dd03      	ble.n	800ddd6 <Routine_STATE_SAMPLE+0x96>
				  {
					  printf("Failed to Acquire Signal\r\n");
 800ddce:	4846      	ldr	r0, [pc, #280]	; (800dee8 <Routine_STATE_SAMPLE+0x1a8>)
 800ddd0:	f001 ff90 	bl	800fcf4 <puts>
					  break;
 800ddd4:	e003      	b.n	800ddde <Routine_STATE_SAMPLE+0x9e>
			  while(packet_full != 7)
 800ddd6:	4b45      	ldr	r3, [pc, #276]	; (800deec <Routine_STATE_SAMPLE+0x1ac>)
 800ddd8:	781b      	ldrb	r3, [r3, #0]
 800ddda:	2b07      	cmp	r3, #7
 800dddc:	d1ea      	bne.n	800ddb4 <Routine_STATE_SAMPLE+0x74>
				  }

			  }
			  GPS_Log_Stop();
 800ddde:	f7fc fc67 	bl	800a6b0 <GPS_Log_Stop>
			  printf("Logging Data...\r\n");
 800dde2:	4843      	ldr	r0, [pc, #268]	; (800def0 <Routine_STATE_SAMPLE+0x1b0>)
 800dde4:	f001 ff86 	bl	800fcf4 <puts>
			  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800dde8:	2201      	movs	r2, #1
 800ddea:	2120      	movs	r1, #32
 800ddec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ddf0:	f7f4 fbc6 	bl	8002580 <HAL_GPIO_WritePin>
			  Gdata.coordinates = GPS_coord;
 800ddf4:	4a3f      	ldr	r2, [pc, #252]	; (800def4 <Routine_STATE_SAMPLE+0x1b4>)
 800ddf6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ddfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ddfe:	e883 0003 	stmia.w	r3, {r0, r1}
			  Gdata.Etime = eTime;
 800de02:	4b3d      	ldr	r3, [pc, #244]	; (800def8 <Routine_STATE_SAMPLE+0x1b8>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	62fb      	str	r3, [r7, #44]	; 0x2c
			  Gdata.diag = diag;
 800de08:	4a3c      	ldr	r2, [pc, #240]	; (800defc <Routine_STATE_SAMPLE+0x1bc>)
 800de0a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800de0e:	6810      	ldr	r0, [r2, #0]
 800de10:	6851      	ldr	r1, [r2, #4]
 800de12:	c303      	stmia	r3!, {r0, r1}
			  printf("local time: %lu, position: %f Lat, %f long\r\n", Gdata.Etime, Gdata.coordinates.lat, Gdata.coordinates.longi);
 800de14:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800de16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de18:	4618      	mov	r0, r3
 800de1a:	f7f2 fba5 	bl	8000568 <__aeabi_f2d>
 800de1e:	4680      	mov	r8, r0
 800de20:	4689      	mov	r9, r1
 800de22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de24:	4618      	mov	r0, r3
 800de26:	f7f2 fb9f 	bl	8000568 <__aeabi_f2d>
 800de2a:	4603      	mov	r3, r0
 800de2c:	460c      	mov	r4, r1
 800de2e:	e88d 0018 	stmia.w	sp, {r3, r4}
 800de32:	4642      	mov	r2, r8
 800de34:	464b      	mov	r3, r9
 800de36:	4629      	mov	r1, r5
 800de38:	4831      	ldr	r0, [pc, #196]	; (800df00 <Routine_STATE_SAMPLE+0x1c0>)
 800de3a:	f001 fee3 	bl	800fc04 <printf>
			  printf("HDOP = %d.%d, \t PDOP = %d.%d, VDOP = %d.%d\r\n",  Gdata.diag.HDOP.digit, Gdata.diag.HDOP.precision,  Gdata.diag.PDOP.digit, Gdata.diag.PDOP.precision,  Gdata.diag.VDOP.digit, Gdata.diag.VDOP.precision);
 800de3e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800de42:	4618      	mov	r0, r3
 800de44:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800de48:	461c      	mov	r4, r3
 800de4a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800de4e:	461d      	mov	r5, r3
 800de50:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800de54:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 800de58:	f897 103d 	ldrb.w	r1, [r7, #61]	; 0x3d
 800de5c:	9102      	str	r1, [sp, #8]
 800de5e:	9201      	str	r2, [sp, #4]
 800de60:	9300      	str	r3, [sp, #0]
 800de62:	462b      	mov	r3, r5
 800de64:	4622      	mov	r2, r4
 800de66:	4601      	mov	r1, r0
 800de68:	4826      	ldr	r0, [pc, #152]	; (800df04 <Routine_STATE_SAMPLE+0x1c4>)
 800de6a:	f001 fecb 	bl	800fc04 <printf>
			  printf("Number of Satellites %d, Fix Type = %d\r\n", Gdata.diag.num_sats, Gdata.diag.fix_type);
 800de6e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800de72:	4619      	mov	r1, r3
 800de74:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800de78:	461a      	mov	r2, r3
 800de7a:	4823      	ldr	r0, [pc, #140]	; (800df08 <Routine_STATE_SAMPLE+0x1c8>)
 800de7c:	f001 fec2 	bl	800fc04 <printf>

		  deinit_GPS(&hgps);
 800de80:	4816      	ldr	r0, [pc, #88]	; (800dedc <Routine_STATE_SAMPLE+0x19c>)
 800de82:	f7fc ff83 	bl	800ad8c <deinit_GPS>
 800de86:	e002      	b.n	800de8e <Routine_STATE_SAMPLE+0x14e>
	  }else
	  {
		  printf("Error GPS Not Found!\r\n");
 800de88:	4820      	ldr	r0, [pc, #128]	; (800df0c <Routine_STATE_SAMPLE+0x1cc>)
 800de8a:	f001 ff33 	bl	800fcf4 <puts>
	  }
	  // Environmental Sensor Init Routine
	  BMP_Init_Typedef BMP_InitStruct = {0};
 800de8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800de92:	2200      	movs	r2, #0
 800de94:	601a      	str	r2, [r3, #0]
 800de96:	711a      	strb	r2, [r3, #4]
	  //configure device for environmental sensing
	  BMP_InitStruct.BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 800de98:	2304      	movs	r3, #4
 800de9a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	  BMP_InitStruct.BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 800de9e:	2320      	movs	r3, #32
 800dea0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	  BMP_InitStruct.BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 800dea4:	2300      	movs	r3, #0
 800dea6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	  BMP_InitStruct.BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 800deaa:	2301      	movs	r3, #1
 800deac:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	  if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800deb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800deb4:	4618      	mov	r0, r3
 800deb6:	f7fb fe01 	bl	8009abc <BMP280_Init>
 800deba:	4603      	mov	r3, r0
 800debc:	2b09      	cmp	r3, #9
 800debe:	d165      	bne.n	800df8c <Routine_STATE_SAMPLE+0x24c>
	  {
		  printf("Environmental Sensor Online!\r\n");
 800dec0:	4813      	ldr	r0, [pc, #76]	; (800df10 <Routine_STATE_SAMPLE+0x1d0>)
 800dec2:	f001 ff17 	bl	800fcf4 <puts>
		  //create variables
		  uint32_t temp,press;
		  int32_t t_fine;
		  for (int i = 0; i < 5; ++i)
 800dec6:	2300      	movs	r3, #0
 800dec8:	66bb      	str	r3, [r7, #104]	; 0x68
 800deca:	e056      	b.n	800df7a <Routine_STATE_SAMPLE+0x23a>
 800decc:	40002800 	.word	0x40002800
 800ded0:	20003875 	.word	0x20003875
 800ded4:	080174c4 	.word	0x080174c4
 800ded8:	080174f0 	.word	0x080174f0
 800dedc:	20000ac0 	.word	0x20000ac0
 800dee0:	0801751c 	.word	0x0801751c
 800dee4:	20000922 	.word	0x20000922
 800dee8:	08017540 	.word	0x08017540
 800deec:	20000aec 	.word	0x20000aec
 800def0:	0801755c 	.word	0x0801755c
 800def4:	20000af0 	.word	0x20000af0
 800def8:	20000ae8 	.word	0x20000ae8
 800defc:	20000adc 	.word	0x20000adc
 800df00:	08017570 	.word	0x08017570
 800df04:	080175a0 	.word	0x080175a0
 800df08:	080175d0 	.word	0x080175d0
 800df0c:	080175fc 	.word	0x080175fc
 800df10:	08017614 	.word	0x08017614
		  {
			BMP280_Force_Measure(&temp,&press);		//trigger conversion
 800df14:	f107 0218 	add.w	r2, r7, #24
 800df18:	f107 031c 	add.w	r3, r7, #28
 800df1c:	4611      	mov	r1, r2
 800df1e:	4618      	mov	r0, r3
 800df20:	f7fb fff7 	bl	8009f12 <BMP280_Force_Measure>
			Gdata.env_Temp = BMP280_Compensate_Temp(temp,&t_fine,bmp.Factory_Trim);			//compensate temperature
 800df24:	69fb      	ldr	r3, [r7, #28]
 800df26:	469e      	mov	lr, r3
 800df28:	4cac      	ldr	r4, [pc, #688]	; (800e1dc <Routine_STATE_SAMPLE+0x49c>)
 800df2a:	f107 0614 	add.w	r6, r7, #20
 800df2e:	466d      	mov	r5, sp
 800df30:	f104 0310 	add.w	r3, r4, #16
 800df34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800df36:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800df3a:	f104 0308 	add.w	r3, r4, #8
 800df3e:	cb0c      	ldmia	r3, {r2, r3}
 800df40:	4631      	mov	r1, r6
 800df42:	4670      	mov	r0, lr
 800df44:	f7fc f83f 	bl	8009fc6 <BMP280_Compensate_Temp>
 800df48:	4603      	mov	r3, r0
 800df4a:	643b      	str	r3, [r7, #64]	; 0x40
			Gdata.atm_Press = BMP280_Compensate_Pressure(press,t_fine,bmp.Factory_Trim)/256;	//compensate pressure
 800df4c:	69be      	ldr	r6, [r7, #24]
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	607b      	str	r3, [r7, #4]
 800df52:	4ca2      	ldr	r4, [pc, #648]	; (800e1dc <Routine_STATE_SAMPLE+0x49c>)
 800df54:	466d      	mov	r5, sp
 800df56:	f104 0310 	add.w	r3, r4, #16
 800df5a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800df5c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800df60:	f104 0308 	add.w	r3, r4, #8
 800df64:	cb0c      	ldmia	r3, {r2, r3}
 800df66:	6879      	ldr	r1, [r7, #4]
 800df68:	4630      	mov	r0, r6
 800df6a:	f7fc f868 	bl	800a03e <BMP280_Compensate_Pressure>
 800df6e:	4603      	mov	r3, r0
 800df70:	0a1b      	lsrs	r3, r3, #8
 800df72:	647b      	str	r3, [r7, #68]	; 0x44
		  for (int i = 0; i < 5; ++i)
 800df74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800df76:	3301      	adds	r3, #1
 800df78:	66bb      	str	r3, [r7, #104]	; 0x68
 800df7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800df7c:	2b04      	cmp	r3, #4
 800df7e:	ddc9      	ble.n	800df14 <Routine_STATE_SAMPLE+0x1d4>

		  }
		  printf("Temp = %ldC \t Pressure = %lu Pa \r\n",Gdata.env_Temp,Gdata.atm_Press);
 800df80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800df82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800df84:	4619      	mov	r1, r3
 800df86:	4896      	ldr	r0, [pc, #600]	; (800e1e0 <Routine_STATE_SAMPLE+0x4a0>)
 800df88:	f001 fe3c 	bl	800fc04 <printf>
	  }

	  //INA219 Sample Routine
	  if(INA219_Init_Sensor() == INA_OK)
 800df8c:	f7fd fc9a 	bl	800b8c4 <INA219_Init_Sensor>
 800df90:	4603      	mov	r3, r0
 800df92:	2b00      	cmp	r3, #0
 800df94:	d147      	bne.n	800e026 <Routine_STATE_SAMPLE+0x2e6>
	  {
		  int16_t p_temp = 0;
 800df96:	2300      	movs	r3, #0
 800df98:	827b      	strh	r3, [r7, #18]
		  printf("INA219 Ready! \r\n");
 800df9a:	4892      	ldr	r0, [pc, #584]	; (800e1e4 <Routine_STATE_SAMPLE+0x4a4>)
 800df9c:	f001 feaa 	bl	800fcf4 <puts>
		  //Trigger a conversion
		  INA219_Trigger_Conversion(2);
 800dfa0:	2002      	movs	r0, #2
 800dfa2:	f7fd fe8b 	bl	800bcbc <INA219_Trigger_Conversion>
		  //read registers
		  INA219_Get_Shunt_Voltage(&Gdata.shunt_v);
 800dfa6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dfaa:	331c      	adds	r3, #28
 800dfac:	4618      	mov	r0, r3
 800dfae:	f7fd fecf 	bl	800bd50 <INA219_Get_Shunt_Voltage>
		  INA219_Get_Bus_Voltage(&Gdata.bus_v);
 800dfb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dfb6:	331e      	adds	r3, #30
 800dfb8:	4618      	mov	r0, r3
 800dfba:	f7fd ff27 	bl	800be0c <INA219_Get_Bus_Voltage>
		  INA219_Get_Current(&Gdata.current);
 800dfbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800dfc2:	3320      	adds	r3, #32
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	f7fd ff51 	bl	800be6c <INA219_Get_Current>
		  INA219_Get_Power(&p_temp);
 800dfca:	f107 0312 	add.w	r3, r7, #18
 800dfce:	4618      	mov	r0, r3
 800dfd0:	f7fd ff74 	bl	800bebc <INA219_Get_Power>
		  Gdata.power = (ina.INA219_P_LSB*(float)p_temp)*1000;
 800dfd4:	4b84      	ldr	r3, [pc, #528]	; (800e1e8 <Routine_STATE_SAMPLE+0x4a8>)
 800dfd6:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 800dfd8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dfdc:	4618      	mov	r0, r3
 800dfde:	f7f2 ff19 	bl	8000e14 <__aeabi_i2f>
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	4619      	mov	r1, r3
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	f7f2 ff68 	bl	8000ebc <__aeabi_fmul>
 800dfec:	4603      	mov	r3, r0
 800dfee:	497f      	ldr	r1, [pc, #508]	; (800e1ec <Routine_STATE_SAMPLE+0x4ac>)
 800dff0:	4618      	mov	r0, r3
 800dff2:	f7f2 ff63 	bl	8000ebc <__aeabi_fmul>
 800dff6:	4603      	mov	r3, r0
 800dff8:	4618      	mov	r0, r3
 800dffa:	f7f3 f8af 	bl	800115c <__aeabi_f2iz>
 800dffe:	4603      	mov	r3, r0
 800e000:	b21b      	sxth	r3, r3
 800e002:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		  printf("V_Shunt %d mV V_Bus %d mV Current %d mA Power %d mW",Gdata.shunt_v,Gdata.bus_v, Gdata.current,Gdata.power);
 800e006:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	; 0x48
 800e00a:	4619      	mov	r1, r3
 800e00c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800e010:	461a      	mov	r2, r3
 800e012:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 800e016:	4618      	mov	r0, r3
 800e018:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800e01c:	9300      	str	r3, [sp, #0]
 800e01e:	4603      	mov	r3, r0
 800e020:	4873      	ldr	r0, [pc, #460]	; (800e1f0 <Routine_STATE_SAMPLE+0x4b0>)
 800e022:	f001 fdef 	bl	800fc04 <printf>
	  }
	  //Init Flash Chips
	  uint8_t statusbyte;
	  uint8_t* buffer = to_binary_format(Gdata,__GET_SAMPLE_COUNT());
 800e026:	4b73      	ldr	r3, [pc, #460]	; (800e1f4 <Routine_STATE_SAMPLE+0x4b4>)
 800e028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e02a:	0a1b      	lsrs	r3, r3, #8
 800e02c:	b2db      	uxtb	r3, r3
 800e02e:	9305      	str	r3, [sp, #20]
 800e030:	466d      	mov	r5, sp
 800e032:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800e036:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e038:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e03a:	6823      	ldr	r3, [r4, #0]
 800e03c:	602b      	str	r3, [r5, #0]
 800e03e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e042:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e044:	f7ff fb40 	bl	800d6c8 <to_binary_format>
 800e048:	6578      	str	r0, [r7, #84]	; 0x54
	  if(Init_Flash_Chips(&statusbyte)== HAL_OK)
 800e04a:	f107 0323 	add.w	r3, r7, #35	; 0x23
 800e04e:	4618      	mov	r0, r3
 800e050:	f7fb f886 	bl	8009160 <Init_Flash_Chips>
 800e054:	4603      	mov	r3, r0
 800e056:	2b00      	cmp	r3, #0
 800e058:	f040 80b8 	bne.w	800e1cc <Routine_STATE_SAMPLE+0x48c>
	  {

		  uint8_t chipnumber = Get_Active_Chip();
 800e05c:	f7ff fa90 	bl	800d580 <Get_Active_Chip>
 800e060:	4603      	mov	r3, r0
 800e062:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		  //get current pointer to free memory in chip
		  uint8_t address[3] = {0};
 800e066:	f107 030c 	add.w	r3, r7, #12
 800e06a:	2100      	movs	r1, #0
 800e06c:	460a      	mov	r2, r1
 800e06e:	801a      	strh	r2, [r3, #0]
 800e070:	460a      	mov	r2, r1
 800e072:	709a      	strb	r2, [r3, #2]
		  Get_Current_Address_Pointer(chipnumber,address);
 800e074:	f107 020c 	add.w	r2, r7, #12
 800e078:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e07c:	4611      	mov	r1, r2
 800e07e:	4618      	mov	r0, r3
 800e080:	f7ff f9ee 	bl	800d460 <Get_Current_Address_Pointer>
		  FLASH_SetAddress(address[2],address[1],address[0]);
 800e084:	7bbb      	ldrb	r3, [r7, #14]
 800e086:	7b79      	ldrb	r1, [r7, #13]
 800e088:	7b3a      	ldrb	r2, [r7, #12]
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fb f98a 	bl	80093a4 <FLASH_SetAddress>
		  //check if there is still space
		  if(!FLASH_Is_Available(chipnumber,get_driftBuffer_Size()))
 800e090:	f7ff fb96 	bl	800d7c0 <get_driftBuffer_Size>
 800e094:	4603      	mov	r3, r0
 800e096:	461a      	mov	r2, r3
 800e098:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e09c:	4611      	mov	r1, r2
 800e09e:	4618      	mov	r0, r3
 800e0a0:	f7fb f9e6 	bl	8009470 <FLASH_Is_Available>
 800e0a4:	4603      	mov	r3, r0
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d158      	bne.n	800e15c <Routine_STATE_SAMPLE+0x41c>
		  {
			  //Routine to select next available chip for memory storage
			  printf("Warning! chip %d is at maximum capacity\r\n",chipnumber);
 800e0aa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0ae:	4619      	mov	r1, r3
 800e0b0:	4851      	ldr	r0, [pc, #324]	; (800e1f8 <Routine_STATE_SAMPLE+0x4b8>)
 800e0b2:	f001 fda7 	bl	800fc04 <printf>
			  //set status to full
			  FLASH_SetAddress(0x00,0x00,0x00);
 800e0b6:	2200      	movs	r2, #0
 800e0b8:	2100      	movs	r1, #0
 800e0ba:	2000      	movs	r0, #0
 800e0bc:	f7fb f972 	bl	80093a4 <FLASH_SetAddress>
			  uint8_t chipstatus = Full;
 800e0c0:	2304      	movs	r3, #4
 800e0c2:	72fb      	strb	r3, [r7, #11]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800e0c4:	f897 0067 	ldrb.w	r0, [r7, #103]	; 0x67
 800e0c8:	f107 020b 	add.w	r2, r7, #11
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	2101      	movs	r1, #1
 800e0d0:	f7fb fa76 	bl	80095c0 <FLASH_WRITE_ReadModifyWrite>
			  //get next active chip and set as active
			  chipnumber = Get_Next_Active_Chip();
 800e0d4:	f7ff faa6 	bl	800d624 <Get_Next_Active_Chip>
 800e0d8:	4603      	mov	r3, r0
 800e0da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			  chipstatus = Active;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	72fb      	strb	r3, [r7, #11]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800e0e2:	f897 0067 	ldrb.w	r0, [r7, #103]	; 0x67
 800e0e6:	f107 020b 	add.w	r2, r7, #11
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	2101      	movs	r1, #1
 800e0ee:	f7fb fa67 	bl	80095c0 <FLASH_WRITE_ReadModifyWrite>
			  //Set Next Active Chip
			  Set_Active_Chip(chipnumber);
 800e0f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e0f6:	4618      	mov	r0, r3
 800e0f8:	f7ff fa66 	bl	800d5c8 <Set_Active_Chip>
			  //Select inactive chip to be next for storage
			  //cycle through remaining chips
			  chipnumber = 0;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800e102:	f7ff fa8f 	bl	800d624 <Get_Next_Active_Chip>
 800e106:	4603      	mov	r3, r0
 800e108:	663b      	str	r3, [r7, #96]	; 0x60
 800e10a:	e012      	b.n	800e132 <Routine_STATE_SAMPLE+0x3f2>
			  {
				  if((statusbyte& 0b1<<i)? SET: RESET)
 800e10c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e110:	461a      	mov	r2, r3
 800e112:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e114:	fa42 f303 	asr.w	r3, r2, r3
 800e118:	f003 0301 	and.w	r3, r3, #1
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d005      	beq.n	800e12c <Routine_STATE_SAMPLE+0x3ec>
				  {
					  chipnumber = i+1;
 800e120:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e122:	b2db      	uxtb	r3, r3
 800e124:	3301      	adds	r3, #1
 800e126:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					  break;
 800e12a:	e005      	b.n	800e138 <Routine_STATE_SAMPLE+0x3f8>
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800e12c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e12e:	3301      	adds	r3, #1
 800e130:	663b      	str	r3, [r7, #96]	; 0x60
 800e132:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800e134:	2b03      	cmp	r3, #3
 800e136:	dde9      	ble.n	800e10c <Routine_STATE_SAMPLE+0x3cc>
				  }

			  }
			  //set the status byte of the chip to next active
			  Set_Next_Active_Chip(chipnumber);
 800e138:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e13c:	4618      	mov	r0, r3
 800e13e:	f7ff fa95 	bl	800d66c <Set_Next_Active_Chip>
			  chipstatus = Next_Active;
 800e142:	2302      	movs	r3, #2
 800e144:	72fb      	strb	r3, [r7, #11]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800e146:	f897 0067 	ldrb.w	r0, [r7, #103]	; 0x67
 800e14a:	f107 020b 	add.w	r2, r7, #11
 800e14e:	2301      	movs	r3, #1
 800e150:	2101      	movs	r1, #1
 800e152:	f7fb fa35 	bl	80095c0 <FLASH_WRITE_ReadModifyWrite>
			  FLASH_IncAddress(1);
 800e156:	2001      	movs	r0, #1
 800e158:	f7fb f93e 	bl	80093d8 <FLASH_IncAddress>
		  }
		  if(FLASH_WRITE_ReadModifyWrite(Get_Active_Chip(),BUFFER1,buffer,get_driftBuffer_Size()) != 1)
 800e15c:	f7ff fa10 	bl	800d580 <Get_Active_Chip>
 800e160:	4603      	mov	r3, r0
 800e162:	461c      	mov	r4, r3
 800e164:	f7ff fb2c 	bl	800d7c0 <get_driftBuffer_Size>
 800e168:	4603      	mov	r3, r0
 800e16a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e16c:	2101      	movs	r1, #1
 800e16e:	4620      	mov	r0, r4
 800e170:	f7fb fa26 	bl	80095c0 <FLASH_WRITE_ReadModifyWrite>
 800e174:	4603      	mov	r3, r0
 800e176:	2b01      	cmp	r3, #1
 800e178:	d024      	beq.n	800e1c4 <Routine_STATE_SAMPLE+0x484>
		 {
		 	printf("Successfully saved data to chip %d\r\n",Get_Active_Chip());
 800e17a:	f7ff fa01 	bl	800d580 <Get_Active_Chip>
 800e17e:	4603      	mov	r3, r0
 800e180:	4619      	mov	r1, r3
 800e182:	481e      	ldr	r0, [pc, #120]	; (800e1fc <Routine_STATE_SAMPLE+0x4bc>)
 800e184:	f001 fd3e 	bl	800fc04 <printf>
		 	//increment pointer to next available memory block
		 	FLASH_IncAddress(get_driftBuffer_Size());
 800e188:	f7ff fb1a 	bl	800d7c0 <get_driftBuffer_Size>
 800e18c:	4603      	mov	r3, r0
 800e18e:	4618      	mov	r0, r3
 800e190:	f7fb f922 	bl	80093d8 <FLASH_IncAddress>
		 	//save address to chip
		 	uint32_t temp = FLASH_GetAddress();
 800e194:	f7fb f95a 	bl	800944c <FLASH_GetAddress>
 800e198:	4603      	mov	r3, r0
 800e19a:	653b      	str	r3, [r7, #80]	; 0x50
		 	address[2] = (temp & 0xFF0000)>>16;
 800e19c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e19e:	0c1b      	lsrs	r3, r3, #16
 800e1a0:	b2db      	uxtb	r3, r3
 800e1a2:	73bb      	strb	r3, [r7, #14]
		 	address[1] = (temp & 0xFF00)>>8;
 800e1a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e1a6:	0a1b      	lsrs	r3, r3, #8
 800e1a8:	b2db      	uxtb	r3, r3
 800e1aa:	737b      	strb	r3, [r7, #13]
		 	address[0] = (temp & 0xFF);
 800e1ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e1ae:	b2db      	uxtb	r3, r3
 800e1b0:	733b      	strb	r3, [r7, #12]
		 	Set_Current_Address_Pointer(chipnumber,address);
 800e1b2:	f107 020c 	add.w	r2, r7, #12
 800e1b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e1ba:	4611      	mov	r1, r2
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7ff f995 	bl	800d4ec <Set_Current_Address_Pointer>
	  }else
	  {
		  printf("Error! Memory Full");
	  }

}
 800e1c2:	e006      	b.n	800e1d2 <Routine_STATE_SAMPLE+0x492>
		   printf("Error Saving to Flash Chip\r\n");
 800e1c4:	480e      	ldr	r0, [pc, #56]	; (800e200 <Routine_STATE_SAMPLE+0x4c0>)
 800e1c6:	f001 fd95 	bl	800fcf4 <puts>
}
 800e1ca:	e002      	b.n	800e1d2 <Routine_STATE_SAMPLE+0x492>
		  printf("Error! Memory Full");
 800e1cc:	480d      	ldr	r0, [pc, #52]	; (800e204 <Routine_STATE_SAMPLE+0x4c4>)
 800e1ce:	f001 fd19 	bl	800fc04 <printf>
}
 800e1d2:	bf00      	nop
 800e1d4:	3774      	adds	r7, #116	; 0x74
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1dc:	200009ec 	.word	0x200009ec
 800e1e0:	08017634 	.word	0x08017634
 800e1e4:	08017658 	.word	0x08017658
 800e1e8:	200024a0 	.word	0x200024a0
 800e1ec:	447a0000 	.word	0x447a0000
 800e1f0:	08017668 	.word	0x08017668
 800e1f4:	40002800 	.word	0x40002800
 800e1f8:	0801769c 	.word	0x0801769c
 800e1fc:	080176c8 	.word	0x080176c8
 800e200:	080176f0 	.word	0x080176f0
 800e204:	0801770c 	.word	0x0801770c

0800e208 <Routine_STATE_TRANSMIT>:

static void Routine_STATE_TRANSMIT(void)
{
 800e208:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e20c:	b093      	sub	sp, #76	; 0x4c
 800e20e:	af00      	add	r7, sp, #0
	  printf("Current State: TRANS \t Next State: SLEEP\r\n");
 800e210:	4868      	ldr	r0, [pc, #416]	; (800e3b4 <Routine_STATE_TRANSMIT+0x1ac>)
 800e212:	f001 fd6f 	bl	800fcf4 <puts>

	  /* 1. Initialize Iridium Modem */
	  uint8_t chip = Get_Active_Chip();		 	 											//Get active chip
 800e216:	f7ff f9b3 	bl	800d580 <Get_Active_Chip>
 800e21a:	4603      	mov	r3, r0
 800e21c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	  uint8_t Address[3] = {0};					 											//get current address pointer
 800e220:	f107 031c 	add.w	r3, r7, #28
 800e224:	2100      	movs	r1, #0
 800e226:	460a      	mov	r2, r1
 800e228:	801a      	strh	r2, [r3, #0]
 800e22a:	460a      	mov	r2, r1
 800e22c:	709a      	strb	r2, [r3, #2]
	  Get_Current_Address_Pointer(chip,Address);
 800e22e:	f107 021c 	add.w	r2, r7, #28
 800e232:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e236:	4611      	mov	r1, r2
 800e238:	4618      	mov	r0, r3
 800e23a:	f7ff f911 	bl	800d460 <Get_Current_Address_Pointer>
	  if(IR_Init_Module() == IR_OK)
 800e23e:	f7fe f821 	bl	800c284 <IR_Init_Module>
 800e242:	4603      	mov	r3, r0
 800e244:	2b00      	cmp	r3, #0
 800e246:	d17b      	bne.n	800e340 <Routine_STATE_TRANSMIT+0x138>
	  {
 800e248:	466b      	mov	r3, sp
 800e24a:	461e      	mov	r6, r3
		  uint32_t size = ((Address[2] - 0x00)<<16)|((Address[1] - 0x00)<<8)|(Address[0]-0x01); //calculate length of data
 800e24c:	7fbb      	ldrb	r3, [r7, #30]
 800e24e:	041a      	lsls	r2, r3, #16
 800e250:	7f7b      	ldrb	r3, [r7, #29]
 800e252:	021b      	lsls	r3, r3, #8
 800e254:	431a      	orrs	r2, r3
 800e256:	7f3b      	ldrb	r3, [r7, #28]
 800e258:	3b01      	subs	r3, #1
 800e25a:	4313      	orrs	r3, r2
 800e25c:	63fb      	str	r3, [r7, #60]	; 0x3c
		  int num_pages = size/FLASH_GetPageSize() +1;											//calculate number of pages to be read
 800e25e:	f7fb f897 	bl	8009390 <FLASH_GetPageSize>
 800e262:	4603      	mov	r3, r0
 800e264:	461a      	mov	r2, r3
 800e266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e268:	fbb3 f3f2 	udiv	r3, r3, r2
 800e26c:	3301      	adds	r3, #1
 800e26e:	63bb      	str	r3, [r7, #56]	; 0x38
		  /* Load Data */
		  printf("Preparing To Transmit...");
 800e270:	4851      	ldr	r0, [pc, #324]	; (800e3b8 <Routine_STATE_TRANSMIT+0x1b0>)
 800e272:	f001 fcc7 	bl	800fc04 <printf>
		  /* 2. LOOP THROUGH NUMBER OF PAGES WITH DATA */
		  int payload_size = DRIFTBUFFER_SIZE*(__GET_SAMPLE_COUNT());
 800e276:	4b51      	ldr	r3, [pc, #324]	; (800e3bc <Routine_STATE_TRANSMIT+0x1b4>)
 800e278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e27a:	0a1b      	lsrs	r3, r3, #8
 800e27c:	b2db      	uxtb	r3, r3
 800e27e:	2226      	movs	r2, #38	; 0x26
 800e280:	fb02 f303 	mul.w	r3, r2, r3
 800e284:	637b      	str	r3, [r7, #52]	; 0x34
		  uint8_t packet [payload_size];
 800e286:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800e288:	1e4b      	subs	r3, r1, #1
 800e28a:	633b      	str	r3, [r7, #48]	; 0x30
 800e28c:	460b      	mov	r3, r1
 800e28e:	461a      	mov	r2, r3
 800e290:	f04f 0300 	mov.w	r3, #0
 800e294:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800e298:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800e29c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800e2a0:	460b      	mov	r3, r1
 800e2a2:	461a      	mov	r2, r3
 800e2a4:	f04f 0300 	mov.w	r3, #0
 800e2a8:	00dd      	lsls	r5, r3, #3
 800e2aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800e2ae:	00d4      	lsls	r4, r2, #3
 800e2b0:	460b      	mov	r3, r1
 800e2b2:	3307      	adds	r3, #7
 800e2b4:	08db      	lsrs	r3, r3, #3
 800e2b6:	00db      	lsls	r3, r3, #3
 800e2b8:	ebad 0d03 	sub.w	sp, sp, r3
 800e2bc:	466b      	mov	r3, sp
 800e2be:	3300      	adds	r3, #0
 800e2c0:	62fb      	str	r3, [r7, #44]	; 0x2c

		  for (int i = 0; i < num_pages; ++i)
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	647b      	str	r3, [r7, #68]	; 0x44
 800e2c6:	e036      	b.n	800e336 <Routine_STATE_TRANSMIT+0x12e>
		  {
			  FLASH_SetAddress(0x00,0x00,0x01);														//read size variables from memory
 800e2c8:	2201      	movs	r2, #1
 800e2ca:	2100      	movs	r1, #0
 800e2cc:	2000      	movs	r0, #0
 800e2ce:	f7fb f869 	bl	80093a4 <FLASH_SetAddress>
			  uint8_t* buffer = FLASH_READ_BufferHF(chip,BUFFER1);
 800e2d2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e2d6:	2101      	movs	r1, #1
 800e2d8:	4618      	mov	r0, r3
 800e2da:	f7fb f92b 	bl	8009534 <FLASH_READ_BufferHF>
 800e2de:	62b8      	str	r0, [r7, #40]	; 0x28
			  memcpy(packet,&buffer[1],payload_size);
 800e2e0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800e2e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2e4:	3301      	adds	r3, #1
 800e2e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	f001 fa0f 	bl	800f70c <memcpy>
			  IR_Status_t flag = IR_send_Bin_String(packet,payload_size);
 800e2ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e2f2:	4611      	mov	r1, r2
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	f7fe f9f1 	bl	800c6dc <IR_send_Bin_String>
 800e2fa:	4603      	mov	r3, r0
 800e2fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		  	  if(flag == IR_MSG_UPLOAD_OK)
 800e300:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e304:	2b0a      	cmp	r3, #10
 800e306:	d113      	bne.n	800e330 <Routine_STATE_TRANSMIT+0x128>
		  	  {
			  	  printf("Message Uploaded!\r\nTransmitting...");
 800e308:	482d      	ldr	r0, [pc, #180]	; (800e3c0 <Routine_STATE_TRANSMIT+0x1b8>)
 800e30a:	f001 fc7b 	bl	800fc04 <printf>
			  	  //create SBD Session
			  	  SBDX_Status_t sbd;
			  	  if(IR_start_SBD_Session(&sbd)== IR_OK)
 800e30e:	463b      	mov	r3, r7
 800e310:	4618      	mov	r0, r3
 800e312:	f7fe f8db 	bl	800c4cc <IR_start_SBD_Session>
 800e316:	4603      	mov	r3, r0
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d109      	bne.n	800e330 <Routine_STATE_TRANSMIT+0x128>
			  	  {

		 		  	  //check return status
		 		  	  if(sbd.MO_Status < 2)
 800e31c:	783b      	ldrb	r3, [r7, #0]
 800e31e:	2b01      	cmp	r3, #1
 800e320:	d803      	bhi.n	800e32a <Routine_STATE_TRANSMIT+0x122>
		 		  	  {
		 			  	  //message sent
		 			  	  printf("Success!\r\n");
 800e322:	4828      	ldr	r0, [pc, #160]	; (800e3c4 <Routine_STATE_TRANSMIT+0x1bc>)
 800e324:	f001 fce6 	bl	800fcf4 <puts>
 800e328:	e002      	b.n	800e330 <Routine_STATE_TRANSMIT+0x128>
		 		  	  }else
		 		  	  {
		 		  		  printf("Failed!\r\n");
 800e32a:	4827      	ldr	r0, [pc, #156]	; (800e3c8 <Routine_STATE_TRANSMIT+0x1c0>)
 800e32c:	f001 fce2 	bl	800fcf4 <puts>
		  for (int i = 0; i < num_pages; ++i)
 800e330:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e332:	3301      	adds	r3, #1
 800e334:	647b      	str	r3, [r7, #68]	; 0x44
 800e336:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e33a:	429a      	cmp	r2, r3
 800e33c:	dbc4      	blt.n	800e2c8 <Routine_STATE_TRANSMIT+0xc0>
 800e33e:	46b5      	mov	sp, r6

		  	  }
		  }

	  }
	  IR_DeInit_Module();
 800e340:	f7fd fff2 	bl	800c328 <IR_DeInit_Module>

/* Reset Memory pointer*/
  //reset sample count
  __SET_SAMPLE_COUNT(0);
 800e344:	4a1d      	ldr	r2, [pc, #116]	; (800e3bc <Routine_STATE_TRANSMIT+0x1b4>)
 800e346:	4b1d      	ldr	r3, [pc, #116]	; (800e3bc <Routine_STATE_TRANSMIT+0x1b4>)
 800e348:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e34a:	b2db      	uxtb	r3, r3
 800e34c:	6513      	str	r3, [r2, #80]	; 0x50
  //erase page and reset counter
  FLASH_ERASE_Page(chip);
 800e34e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e352:	4618      	mov	r0, r3
 800e354:	f7fb f9b2 	bl	80096bc <FLASH_ERASE_Page>
  FLASH_SetAddress(0x00,0x00,0x00);
 800e358:	2200      	movs	r2, #0
 800e35a:	2100      	movs	r1, #0
 800e35c:	2000      	movs	r0, #0
 800e35e:	f7fb f821 	bl	80093a4 <FLASH_SetAddress>
  uint8_t val = Active;
 800e362:	2301      	movs	r3, #1
 800e364:	76fb      	strb	r3, [r7, #27]
  FLASH_WRITE_PageOrByte_NoErase(chip,&val,1);
 800e366:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e36a:	f107 011b 	add.w	r1, r7, #27
 800e36e:	2201      	movs	r2, #1
 800e370:	4618      	mov	r0, r3
 800e372:	f7fb f969 	bl	8009648 <FLASH_WRITE_PageOrByte_NoErase>
  FLASH_IncAddress(1);
 800e376:	2001      	movs	r0, #1
 800e378:	f7fb f82e 	bl	80093d8 <FLASH_IncAddress>
  uint32_t temp = FLASH_GetAddress();
 800e37c:	f7fb f866 	bl	800944c <FLASH_GetAddress>
 800e380:	4603      	mov	r3, r0
 800e382:	623b      	str	r3, [r7, #32]
  Address[0] = temp&0xFF;
 800e384:	6a3b      	ldr	r3, [r7, #32]
 800e386:	b2db      	uxtb	r3, r3
 800e388:	773b      	strb	r3, [r7, #28]
  Address[1] = (temp&0xFF00)>>8;
 800e38a:	6a3b      	ldr	r3, [r7, #32]
 800e38c:	0a1b      	lsrs	r3, r3, #8
 800e38e:	b2db      	uxtb	r3, r3
 800e390:	777b      	strb	r3, [r7, #29]
  Address[2] = (temp&0xFF0000)>>16;
 800e392:	6a3b      	ldr	r3, [r7, #32]
 800e394:	0c1b      	lsrs	r3, r3, #16
 800e396:	b2db      	uxtb	r3, r3
 800e398:	77bb      	strb	r3, [r7, #30]
  Set_Current_Address_Pointer(chip,Address);
 800e39a:	f107 021c 	add.w	r2, r7, #28
 800e39e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e3a2:	4611      	mov	r1, r2
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f7ff f8a1 	bl	800d4ec <Set_Current_Address_Pointer>
}
 800e3aa:	bf00      	nop
 800e3ac:	374c      	adds	r7, #76	; 0x4c
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e3b4:	08017720 	.word	0x08017720
 800e3b8:	0801774c 	.word	0x0801774c
 800e3bc:	40002800 	.word	0x40002800
 800e3c0:	08017768 	.word	0x08017768
 800e3c4:	0801778c 	.word	0x0801778c
 800e3c8:	08017798 	.word	0x08017798

0800e3cc <Routine_Init_STATE>:

static void Routine_Init_STATE(void)
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b08a      	sub	sp, #40	; 0x28
 800e3d0:	af00      	add	r7, sp, #0
	//Initialize and configure the flash chips
	printf("Setting Up Flash Chips...\r\n");
 800e3d2:	4873      	ldr	r0, [pc, #460]	; (800e5a0 <Routine_Init_STATE+0x1d4>)
 800e3d4:	f001 fc8e 	bl	800fcf4 <puts>
	uint8_t status;

	uint32_t backup_val;
	Init_Flash_Chips(&status);
 800e3d8:	f107 0313 	add.w	r3, r7, #19
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f7fa febf 	bl	8009160 <Init_Flash_Chips>
	backup_val = status;
 800e3e2:	7cfb      	ldrb	r3, [r7, #19]
 800e3e4:	627b      	str	r3, [r7, #36]	; 0x24
	//set address to point to statusbyte (memory location 0x00,0x00,0x00)

	//Find the bit set in the lowest bit of the status position

	uint8_t Active_Set = 0;			//flag to keep track of chip statuses
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	printf("Allocating Chip Statuses...\r\n");
 800e3ec:	486d      	ldr	r0, [pc, #436]	; (800e5a4 <Routine_Init_STATE+0x1d8>)
 800e3ee:	f001 fc81 	bl	800fcf4 <puts>
	for (int i = 0; i < 4; ++i)
 800e3f2:	2300      	movs	r3, #0
 800e3f4:	61fb      	str	r3, [r7, #28]
 800e3f6:	e070      	b.n	800e4da <Routine_Init_STATE+0x10e>
	{
		uint8_t set = (status & 0b1<<i)>>i;
 800e3f8:	7cfb      	ldrb	r3, [r7, #19]
 800e3fa:	4619      	mov	r1, r3
 800e3fc:	2201      	movs	r2, #1
 800e3fe:	69fb      	ldr	r3, [r7, #28]
 800e400:	fa02 f303 	lsl.w	r3, r2, r3
 800e404:	ea01 0203 	and.w	r2, r1, r3
 800e408:	69fb      	ldr	r3, [r7, #28]
 800e40a:	fa42 f303 	asr.w	r3, r2, r3
 800e40e:	76bb      	strb	r3, [r7, #26]
		if(set)
 800e410:	7ebb      	ldrb	r3, [r7, #26]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d058      	beq.n	800e4c8 <Routine_Init_STATE+0xfc>
		{

			Chip_Status_t flashchips;
			if(Active_Set == 0)		// no chip set yet
 800e416:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d10e      	bne.n	800e43c <Routine_Init_STATE+0x70>
			{
				flashchips = Active;
 800e41e:	2301      	movs	r3, #1
 800e420:	72fb      	strb	r3, [r7, #11]
				backup_val |= ((i+1)<<8);
 800e422:	69fb      	ldr	r3, [r7, #28]
 800e424:	3301      	adds	r3, #1
 800e426:	021b      	lsls	r3, r3, #8
 800e428:	461a      	mov	r2, r3
 800e42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e42c:	4313      	orrs	r3, r2
 800e42e:	627b      	str	r3, [r7, #36]	; 0x24
				Active_Set++;
 800e430:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e434:	3301      	adds	r3, #1
 800e436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e43a:	e014      	b.n	800e466 <Routine_Init_STATE+0x9a>
			}else if(Active_Set == 1)//1st chip found
 800e43c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e440:	2b01      	cmp	r3, #1
 800e442:	d10e      	bne.n	800e462 <Routine_Init_STATE+0x96>
			{
				flashchips = Next_Active;
 800e444:	2302      	movs	r3, #2
 800e446:	72fb      	strb	r3, [r7, #11]
				backup_val |= (i+1)<<24;
 800e448:	69fb      	ldr	r3, [r7, #28]
 800e44a:	3301      	adds	r3, #1
 800e44c:	061b      	lsls	r3, r3, #24
 800e44e:	461a      	mov	r2, r3
 800e450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e452:	4313      	orrs	r3, r2
 800e454:	627b      	str	r3, [r7, #36]	; 0x24
				Active_Set++;
 800e456:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e45a:	3301      	adds	r3, #1
 800e45c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800e460:	e001      	b.n	800e466 <Routine_Init_STATE+0x9a>
			}else
			{
				flashchips = Inactive;
 800e462:	2303      	movs	r3, #3
 800e464:	72fb      	strb	r3, [r7, #11]
			}
			FLASH_SetAddress(0x00,0x00,0x00);
 800e466:	2200      	movs	r2, #0
 800e468:	2100      	movs	r1, #0
 800e46a:	2000      	movs	r0, #0
 800e46c:	f7fa ff9a 	bl	80093a4 <FLASH_SetAddress>
			FLASH_ERASE_Page(i+1);
 800e470:	69fb      	ldr	r3, [r7, #28]
 800e472:	3301      	adds	r3, #1
 800e474:	4618      	mov	r0, r3
 800e476:	f7fb f921 	bl	80096bc <FLASH_ERASE_Page>
			FLASH_WRITE_PageOrByte_NoErase((i+1),&flashchips,1);
 800e47a:	69fb      	ldr	r3, [r7, #28]
 800e47c:	3301      	adds	r3, #1
 800e47e:	f107 010b 	add.w	r1, r7, #11
 800e482:	2201      	movs	r2, #1
 800e484:	4618      	mov	r0, r3
 800e486:	f7fb f8df 	bl	8009648 <FLASH_WRITE_PageOrByte_NoErase>
			uint8_t* buff;
			buff = FLASH_READ_Page(i+1);
 800e48a:	69fb      	ldr	r3, [r7, #28]
 800e48c:	3301      	adds	r3, #1
 800e48e:	4618      	mov	r0, r3
 800e490:	f7fb f80e 	bl	80094b0 <FLASH_READ_Page>
 800e494:	6178      	str	r0, [r7, #20]
			printf("Chip %d Status: %d\r\n",i+1,*buff);
 800e496:	69fb      	ldr	r3, [r7, #28]
 800e498:	1c59      	adds	r1, r3, #1
 800e49a:	697b      	ldr	r3, [r7, #20]
 800e49c:	781b      	ldrb	r3, [r3, #0]
 800e49e:	461a      	mov	r2, r3
 800e4a0:	4841      	ldr	r0, [pc, #260]	; (800e5a8 <Routine_Init_STATE+0x1dc>)
 800e4a2:	f001 fbaf 	bl	800fc04 <printf>
			//increment current address for the chip and save to back up registers
			FLASH_IncAddress(1);
 800e4a6:	2001      	movs	r0, #1
 800e4a8:	f7fa ff96 	bl	80093d8 <FLASH_IncAddress>
			uint32_t address = FLASH_GetAddress();
 800e4ac:	f7fa ffce 	bl	800944c <FLASH_GetAddress>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	607b      	str	r3, [r7, #4]
			Set_Current_Address_Pointer(i+1,(uint8_t*)&address);
 800e4b4:	69fb      	ldr	r3, [r7, #28]
 800e4b6:	b2db      	uxtb	r3, r3
 800e4b8:	3301      	adds	r3, #1
 800e4ba:	b2db      	uxtb	r3, r3
 800e4bc:	1d3a      	adds	r2, r7, #4
 800e4be:	4611      	mov	r1, r2
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f7ff f813 	bl	800d4ec <Set_Current_Address_Pointer>
 800e4c6:	e005      	b.n	800e4d4 <Routine_Init_STATE+0x108>
		}else
		{
			printf("Chip %d Offline!\r\n",i+1);
 800e4c8:	69fb      	ldr	r3, [r7, #28]
 800e4ca:	3301      	adds	r3, #1
 800e4cc:	4619      	mov	r1, r3
 800e4ce:	4837      	ldr	r0, [pc, #220]	; (800e5ac <Routine_Init_STATE+0x1e0>)
 800e4d0:	f001 fb98 	bl	800fc04 <printf>
	for (int i = 0; i < 4; ++i)
 800e4d4:	69fb      	ldr	r3, [r7, #28]
 800e4d6:	3301      	adds	r3, #1
 800e4d8:	61fb      	str	r3, [r7, #28]
 800e4da:	69fb      	ldr	r3, [r7, #28]
 800e4dc:	2b03      	cmp	r3, #3
 800e4de:	dd8b      	ble.n	800e3f8 <Routine_Init_STATE+0x2c>
		}
	}
	//Store Chip status variable in RTC->BCKUP byte 0 : chip status, byte 1 : active chip, byte 2: back up chip
	 __HAL_RCC_PWR_CLK_ENABLE();
 800e4e0:	4a33      	ldr	r2, [pc, #204]	; (800e5b0 <Routine_Init_STATE+0x1e4>)
 800e4e2:	4b33      	ldr	r3, [pc, #204]	; (800e5b0 <Routine_Init_STATE+0x1e4>)
 800e4e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e4ea:	6593      	str	r3, [r2, #88]	; 0x58
 800e4ec:	4b30      	ldr	r3, [pc, #192]	; (800e5b0 <Routine_Init_STATE+0x1e4>)
 800e4ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e4f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e4f4:	603b      	str	r3, [r7, #0]
 800e4f6:	683b      	ldr	r3, [r7, #0]
	 RTC->BKP1R = backup_val;
 800e4f8:	4a2e      	ldr	r2, [pc, #184]	; (800e5b4 <Routine_Init_STATE+0x1e8>)
 800e4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4fc:	6553      	str	r3, [r2, #84]	; 0x54
	 __HAL_RCC_PWR_CLK_DISABLE();
 800e4fe:	4a2c      	ldr	r2, [pc, #176]	; (800e5b0 <Routine_Init_STATE+0x1e4>)
 800e500:	4b2b      	ldr	r3, [pc, #172]	; (800e5b0 <Routine_Init_STATE+0x1e4>)
 800e502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e504:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e508:	6593      	str	r3, [r2, #88]	; 0x58

	 /* Test Iridium Modem */
	 uint8_t retries = 0;
 800e50a:	2300      	movs	r3, #0
 800e50c:	76fb      	strb	r3, [r7, #27]
	 while(retries++ < 20)
 800e50e:	e00a      	b.n	800e526 <Routine_Init_STATE+0x15a>
	 {
		 if(IR_Init_Module() == IR_OK)
 800e510:	f7fd feb8 	bl	800c284 <IR_Init_Module>
 800e514:	4603      	mov	r3, r0
 800e516:	2b00      	cmp	r3, #0
 800e518:	d103      	bne.n	800e522 <Routine_Init_STATE+0x156>
	 	 {
			 IR_On = 1;
 800e51a:	4b27      	ldr	r3, [pc, #156]	; (800e5b8 <Routine_Init_STATE+0x1ec>)
 800e51c:	2201      	movs	r2, #1
 800e51e:	701a      	strb	r2, [r3, #0]
			 break;
 800e520:	e006      	b.n	800e530 <Routine_Init_STATE+0x164>
	 	 }
	 	 IR_DeInit_Module();
 800e522:	f7fd ff01 	bl	800c328 <IR_DeInit_Module>
	 while(retries++ < 20)
 800e526:	7efb      	ldrb	r3, [r7, #27]
 800e528:	1c5a      	adds	r2, r3, #1
 800e52a:	76fa      	strb	r2, [r7, #27]
 800e52c:	2b13      	cmp	r3, #19
 800e52e:	d9ef      	bls.n	800e510 <Routine_Init_STATE+0x144>
	 }
	 if(IR_On)
 800e530:	4b21      	ldr	r3, [pc, #132]	; (800e5b8 <Routine_Init_STATE+0x1ec>)
 800e532:	781b      	ldrb	r3, [r3, #0]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d003      	beq.n	800e540 <Routine_Init_STATE+0x174>
	 {
		 printf("Iridium Module online!\r\n");
 800e538:	4820      	ldr	r0, [pc, #128]	; (800e5bc <Routine_Init_STATE+0x1f0>)
 800e53a:	f001 fbdb 	bl	800fcf4 <puts>
 800e53e:	e002      	b.n	800e546 <Routine_Init_STATE+0x17a>
	 }else
	 {
		 printf("Error Connecting To Modem\r\n");
 800e540:	481f      	ldr	r0, [pc, #124]	; (800e5c0 <Routine_Init_STATE+0x1f4>)
 800e542:	f001 fbd7 	bl	800fcf4 <puts>
	 }
	 IR_DeInit_Module();
 800e546:	f7fd feef 	bl	800c328 <IR_DeInit_Module>

	 /* Test BMP280 Sensor*/
	 BMP_Init_Typedef BMP_InitStruct = {0};
 800e54a:	f107 030c 	add.w	r3, r7, #12
 800e54e:	2200      	movs	r2, #0
 800e550:	601a      	str	r2, [r3, #0]
 800e552:	711a      	strb	r2, [r3, #4]
	 BMP280_Init_Preset_Mode(Weather_Monitoring,&BMP_InitStruct);
 800e554:	f107 030c 	add.w	r3, r7, #12
 800e558:	4619      	mov	r1, r3
 800e55a:	2002      	movs	r0, #2
 800e55c:	f7fb fb1c 	bl	8009b98 <BMP280_Init_Preset_Mode>
	 if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800e560:	f107 030c 	add.w	r3, r7, #12
 800e564:	4618      	mov	r0, r3
 800e566:	f7fb faa9 	bl	8009abc <BMP280_Init>
 800e56a:	4603      	mov	r3, r0
 800e56c:	2b09      	cmp	r3, #9
 800e56e:	d103      	bne.n	800e578 <Routine_Init_STATE+0x1ac>
	 {
		 printf("Environmental Sensor Online!\r\n");
 800e570:	4814      	ldr	r0, [pc, #80]	; (800e5c4 <Routine_Init_STATE+0x1f8>)
 800e572:	f001 fbbf 	bl	800fcf4 <puts>
 800e576:	e002      	b.n	800e57e <Routine_Init_STATE+0x1b2>
	 }else
	 {
		 printf("Environmental Sensor Offline!\r\n");
 800e578:	4813      	ldr	r0, [pc, #76]	; (800e5c8 <Routine_Init_STATE+0x1fc>)
 800e57a:	f001 fbbb 	bl	800fcf4 <puts>
	 }

	 /* Test INA 219 Sensor */
	 if(INA219_Init_Sensor() == INA_OK)
 800e57e:	f7fd f9a1 	bl	800b8c4 <INA219_Init_Sensor>
 800e582:	4603      	mov	r3, r0
 800e584:	2b00      	cmp	r3, #0
 800e586:	d103      	bne.n	800e590 <Routine_Init_STATE+0x1c4>
	 {
		 printf("Current Monitor Online!");
 800e588:	4810      	ldr	r0, [pc, #64]	; (800e5cc <Routine_Init_STATE+0x200>)
 800e58a:	f001 fb3b 	bl	800fc04 <printf>
	 } else
	 {
		 printf("Current Monitor Offline!\r\n");
	 }
}
 800e58e:	e002      	b.n	800e596 <Routine_Init_STATE+0x1ca>
		 printf("Current Monitor Offline!\r\n");
 800e590:	480f      	ldr	r0, [pc, #60]	; (800e5d0 <Routine_Init_STATE+0x204>)
 800e592:	f001 fbaf 	bl	800fcf4 <puts>
}
 800e596:	bf00      	nop
 800e598:	3728      	adds	r7, #40	; 0x28
 800e59a:	46bd      	mov	sp, r7
 800e59c:	bd80      	pop	{r7, pc}
 800e59e:	bf00      	nop
 800e5a0:	080177a4 	.word	0x080177a4
 800e5a4:	080177c0 	.word	0x080177c0
 800e5a8:	080177e0 	.word	0x080177e0
 800e5ac:	080177f8 	.word	0x080177f8
 800e5b0:	40021000 	.word	0x40021000
 800e5b4:	40002800 	.word	0x40002800
 800e5b8:	20000923 	.word	0x20000923
 800e5bc:	0801780c 	.word	0x0801780c
 800e5c0:	08017824 	.word	0x08017824
 800e5c4:	08017614 	.word	0x08017614
 800e5c8:	08017840 	.word	0x08017840
 800e5cc:	08017860 	.word	0x08017860
 800e5d0:	08017878 	.word	0x08017878

0800e5d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800e5d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800e60c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800e5d8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800e5da:	e003      	b.n	800e5e4 <LoopCopyDataInit>

0800e5dc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800e5dc:	4b0c      	ldr	r3, [pc, #48]	; (800e610 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800e5de:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800e5e0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800e5e2:	3104      	adds	r1, #4

0800e5e4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800e5e4:	480b      	ldr	r0, [pc, #44]	; (800e614 <LoopForever+0xa>)
	ldr	r3, =_edata
 800e5e6:	4b0c      	ldr	r3, [pc, #48]	; (800e618 <LoopForever+0xe>)
	adds	r2, r0, r1
 800e5e8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800e5ea:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800e5ec:	d3f6      	bcc.n	800e5dc <CopyDataInit>
	ldr	r2, =_sbss
 800e5ee:	4a0b      	ldr	r2, [pc, #44]	; (800e61c <LoopForever+0x12>)
	b	LoopFillZerobss
 800e5f0:	e002      	b.n	800e5f8 <LoopFillZerobss>

0800e5f2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800e5f2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800e5f4:	f842 3b04 	str.w	r3, [r2], #4

0800e5f8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800e5f8:	4b09      	ldr	r3, [pc, #36]	; (800e620 <LoopForever+0x16>)
	cmp	r2, r3
 800e5fa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800e5fc:	d3f9      	bcc.n	800e5f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800e5fe:	f000 fd13 	bl	800f028 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800e602:	f000 fd4b 	bl	800f09c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800e606:	f7ff f973 	bl	800d8f0 <main>

0800e60a <LoopForever>:

LoopForever:
    b LoopForever
 800e60a:	e7fe      	b.n	800e60a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800e60c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800e610:	08017d58 	.word	0x08017d58
	ldr	r0, =_sdata
 800e614:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800e618:	200006cc 	.word	0x200006cc
	ldr	r2, =_sbss
 800e61c:	200006cc 	.word	0x200006cc
	ldr	r3, = _ebss
 800e620:	20003934 	.word	0x20003934

0800e624 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800e624:	e7fe      	b.n	800e624 <ADC1_2_IRQHandler>
	...

0800e628 <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 800e628:	b480      	push	{r7}
 800e62a:	b083      	sub	sp, #12
 800e62c:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
	  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e62e:	4a0e      	ldr	r2, [pc, #56]	; (800e668 <HAL_MspInit+0x40>)
 800e630:	4b0d      	ldr	r3, [pc, #52]	; (800e668 <HAL_MspInit+0x40>)
 800e632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e634:	f043 0301 	orr.w	r3, r3, #1
 800e638:	6613      	str	r3, [r2, #96]	; 0x60
 800e63a:	4b0b      	ldr	r3, [pc, #44]	; (800e668 <HAL_MspInit+0x40>)
 800e63c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e63e:	f003 0301 	and.w	r3, r3, #1
 800e642:	607b      	str	r3, [r7, #4]
 800e644:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_PWR_CLK_ENABLE();
 800e646:	4a08      	ldr	r2, [pc, #32]	; (800e668 <HAL_MspInit+0x40>)
 800e648:	4b07      	ldr	r3, [pc, #28]	; (800e668 <HAL_MspInit+0x40>)
 800e64a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e64c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e650:	6593      	str	r3, [r2, #88]	; 0x58
 800e652:	4b05      	ldr	r3, [pc, #20]	; (800e668 <HAL_MspInit+0x40>)
 800e654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e65a:	603b      	str	r3, [r7, #0]
 800e65c:	683b      	ldr	r3, [r7, #0]
}
 800e65e:	bf00      	nop
 800e660:	370c      	adds	r7, #12
 800e662:	46bd      	mov	sp, r7
 800e664:	bc80      	pop	{r7}
 800e666:	4770      	bx	lr
 800e668:	40021000 	.word	0x40021000

0800e66c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b082      	sub	sp, #8
 800e670:	af00      	add	r7, sp, #0
 800e672:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	4a0b      	ldr	r2, [pc, #44]	; (800e6a8 <HAL_RTC_MspInit+0x3c>)
 800e67a:	4293      	cmp	r3, r2
 800e67c:	d10f      	bne.n	800e69e <HAL_RTC_MspInit+0x32>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800e67e:	4a0b      	ldr	r2, [pc, #44]	; (800e6ac <HAL_RTC_MspInit+0x40>)
 800e680:	4b0a      	ldr	r3, [pc, #40]	; (800e6ac <HAL_RTC_MspInit+0x40>)
 800e682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e68a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800e68e:	2200      	movs	r2, #0
 800e690:	2100      	movs	r1, #0
 800e692:	2003      	movs	r0, #3
 800e694:	f7f3 f92d 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800e698:	2003      	movs	r0, #3
 800e69a:	f7f3 f946 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800e69e:	bf00      	nop
 800e6a0:	3708      	adds	r7, #8
 800e6a2:	46bd      	mov	sp, r7
 800e6a4:	bd80      	pop	{r7, pc}
 800e6a6:	bf00      	nop
 800e6a8:	40002800 	.word	0x40002800
 800e6ac:	40021000 	.word	0x40021000

0800e6b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b08e      	sub	sp, #56	; 0x38
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e6b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e6bc:	2200      	movs	r2, #0
 800e6be:	601a      	str	r2, [r3, #0]
 800e6c0:	605a      	str	r2, [r3, #4]
 800e6c2:	609a      	str	r2, [r3, #8]
 800e6c4:	60da      	str	r2, [r3, #12]
 800e6c6:	611a      	str	r2, [r3, #16]
  // Debug USART Peripheral
  if(huart->Instance==USART2)
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	4aa0      	ldr	r2, [pc, #640]	; (800e950 <HAL_UART_MspInit+0x2a0>)
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	d130      	bne.n	800e734 <HAL_UART_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800e6d2:	4aa0      	ldr	r2, [pc, #640]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e6d4:	4b9f      	ldr	r3, [pc, #636]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e6d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e6dc:	6593      	str	r3, [r2, #88]	; 0x58
 800e6de:	4b9d      	ldr	r3, [pc, #628]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e6e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e6e6:	623b      	str	r3, [r7, #32]
 800e6e8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e6ea:	4a9a      	ldr	r2, [pc, #616]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e6ec:	4b99      	ldr	r3, [pc, #612]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e6ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e6f0:	f043 0301 	orr.w	r3, r3, #1
 800e6f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e6f6:	4b97      	ldr	r3, [pc, #604]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e6f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e6fa:	f003 0301 	and.w	r3, r3, #1
 800e6fe:	61fb      	str	r3, [r7, #28]
 800e700:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800e702:	230c      	movs	r3, #12
 800e704:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e706:	2302      	movs	r3, #2
 800e708:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e70a:	2300      	movs	r3, #0
 800e70c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e70e:	2303      	movs	r3, #3
 800e710:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800e712:	2307      	movs	r3, #7
 800e714:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e716:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e71a:	4619      	mov	r1, r3
 800e71c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e720:	f7f3 fc94 	bl	800204c <HAL_GPIO_Init>
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800e724:	2200      	movs	r2, #0
 800e726:	2100      	movs	r1, #0
 800e728:	2026      	movs	r0, #38	; 0x26
 800e72a:	f7f3 f8e2 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800e72e:	2026      	movs	r0, #38	; 0x26
 800e730:	f7f3 f8fb 	bl	800192a <HAL_NVIC_EnableIRQ>
  }

  //GPS UART Init
  if(huart->Instance==UART4)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	4a87      	ldr	r2, [pc, #540]	; (800e958 <HAL_UART_MspInit+0x2a8>)
 800e73a:	4293      	cmp	r3, r2
 800e73c:	f040 808d 	bne.w	800e85a <HAL_UART_MspInit+0x1aa>
  {

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800e740:	4a84      	ldr	r2, [pc, #528]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e742:	4b84      	ldr	r3, [pc, #528]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e746:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e74a:	6593      	str	r3, [r2, #88]	; 0x58
 800e74c:	4b81      	ldr	r3, [pc, #516]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e74e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e750:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e754:	61bb      	str	r3, [r7, #24]
 800e756:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e758:	4a7e      	ldr	r2, [pc, #504]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e75a:	4b7e      	ldr	r3, [pc, #504]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e75c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e75e:	f043 0304 	orr.w	r3, r3, #4
 800e762:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e764:	4b7b      	ldr	r3, [pc, #492]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e766:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e768:	f003 0304 	and.w	r3, r3, #4
 800e76c:	617b      	str	r3, [r7, #20]
 800e76e:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 800e770:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800e774:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e776:	2302      	movs	r3, #2
 800e778:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e77a:	2300      	movs	r3, #0
 800e77c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e77e:	2303      	movs	r3, #3
 800e780:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800e782:	2308      	movs	r3, #8
 800e784:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e786:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e78a:	4619      	mov	r1, r3
 800e78c:	4873      	ldr	r0, [pc, #460]	; (800e95c <HAL_UART_MspInit+0x2ac>)
 800e78e:	f7f3 fc5d 	bl	800204c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800e792:	4b73      	ldr	r3, [pc, #460]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e794:	4a73      	ldr	r2, [pc, #460]	; (800e964 <HAL_UART_MspInit+0x2b4>)
 800e796:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800e798:	4b71      	ldr	r3, [pc, #452]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e79a:	2202      	movs	r2, #2
 800e79c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e79e:	4b70      	ldr	r3, [pc, #448]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e7a4:	4b6e      	ldr	r3, [pc, #440]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800e7aa:	4b6d      	ldr	r3, [pc, #436]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7ac:	2280      	movs	r2, #128	; 0x80
 800e7ae:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e7b0:	4b6b      	ldr	r3, [pc, #428]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7b2:	2200      	movs	r2, #0
 800e7b4:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e7b6:	4b6a      	ldr	r3, [pc, #424]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800e7bc:	4b68      	ldr	r3, [pc, #416]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7be:	2200      	movs	r2, #0
 800e7c0:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800e7c2:	4b67      	ldr	r3, [pc, #412]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800e7c8:	4865      	ldr	r0, [pc, #404]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7ca:	f7f3 f8eb 	bl	80019a4 <HAL_DMA_Init>
 800e7ce:	4603      	mov	r3, r0
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d000      	beq.n	800e7d6 <HAL_UART_MspInit+0x126>
 800e7d4:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	4a61      	ldr	r2, [pc, #388]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7da:	66da      	str	r2, [r3, #108]	; 0x6c
 800e7dc:	4a60      	ldr	r2, [pc, #384]	; (800e960 <HAL_UART_MspInit+0x2b0>)
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 800e7e2:	4b61      	ldr	r3, [pc, #388]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e7e4:	4a61      	ldr	r2, [pc, #388]	; (800e96c <HAL_UART_MspInit+0x2bc>)
 800e7e6:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 800e7e8:	4b5f      	ldr	r3, [pc, #380]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e7ea:	2202      	movs	r2, #2
 800e7ec:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800e7ee:	4b5e      	ldr	r3, [pc, #376]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e7f0:	2210      	movs	r2, #16
 800e7f2:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e7f4:	4b5c      	ldr	r3, [pc, #368]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800e7fa:	4b5b      	ldr	r3, [pc, #364]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e7fc:	2280      	movs	r2, #128	; 0x80
 800e7fe:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e800:	4b59      	ldr	r3, [pc, #356]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e802:	2200      	movs	r2, #0
 800e804:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e806:	4b58      	ldr	r3, [pc, #352]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e808:	2200      	movs	r2, #0
 800e80a:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800e80c:	4b56      	ldr	r3, [pc, #344]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e80e:	2200      	movs	r2, #0
 800e810:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800e812:	4b55      	ldr	r3, [pc, #340]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e814:	2200      	movs	r2, #0
 800e816:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800e818:	4853      	ldr	r0, [pc, #332]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e81a:	f7f3 f8c3 	bl	80019a4 <HAL_DMA_Init>
 800e81e:	4603      	mov	r3, r0
 800e820:	2b00      	cmp	r3, #0
 800e822:	d000      	beq.n	800e826 <HAL_UART_MspInit+0x176>
 800e824:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	4a4f      	ldr	r2, [pc, #316]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e82a:	669a      	str	r2, [r3, #104]	; 0x68
 800e82c:	4a4e      	ldr	r2, [pc, #312]	; (800e968 <HAL_UART_MspInit+0x2b8>)
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

	CLEAR_REG(huart->Instance->CR1);
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	2200      	movs	r2, #0
 800e838:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	2200      	movs	r2, #0
 800e840:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	2200      	movs	r2, #0
 800e848:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800e84a:	2200      	movs	r2, #0
 800e84c:	2100      	movs	r1, #0
 800e84e:	2034      	movs	r0, #52	; 0x34
 800e850:	f7f3 f84f 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800e854:	2034      	movs	r0, #52	; 0x34
 800e856:	f7f3 f868 	bl	800192a <HAL_NVIC_EnableIRQ>
  }
  //Iridium Peripheral
  if(huart->Instance==UART5)
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	4a44      	ldr	r2, [pc, #272]	; (800e970 <HAL_UART_MspInit+0x2c0>)
 800e860:	4293      	cmp	r3, r2
 800e862:	d170      	bne.n	800e946 <HAL_UART_MspInit+0x296>
   {


     /* Peripheral clock enable */
     __HAL_RCC_UART5_CLK_ENABLE();
 800e864:	4a3b      	ldr	r2, [pc, #236]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e866:	4b3b      	ldr	r3, [pc, #236]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e86a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e86e:	6593      	str	r3, [r2, #88]	; 0x58
 800e870:	4b38      	ldr	r3, [pc, #224]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e874:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e878:	613b      	str	r3, [r7, #16]
 800e87a:	693b      	ldr	r3, [r7, #16]

     __HAL_RCC_GPIOC_CLK_ENABLE();
 800e87c:	4a35      	ldr	r2, [pc, #212]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e87e:	4b35      	ldr	r3, [pc, #212]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e882:	f043 0304 	orr.w	r3, r3, #4
 800e886:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e888:	4b32      	ldr	r3, [pc, #200]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e88a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e88c:	f003 0304 	and.w	r3, r3, #4
 800e890:	60fb      	str	r3, [r7, #12]
 800e892:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOD_CLK_ENABLE();
 800e894:	4a2f      	ldr	r2, [pc, #188]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e896:	4b2f      	ldr	r3, [pc, #188]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e89a:	f043 0308 	orr.w	r3, r3, #8
 800e89e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e8a0:	4b2c      	ldr	r3, [pc, #176]	; (800e954 <HAL_UART_MspInit+0x2a4>)
 800e8a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e8a4:	f003 0308 	and.w	r3, r3, #8
 800e8a8:	60bb      	str	r3, [r7, #8]
 800e8aa:	68bb      	ldr	r3, [r7, #8]
     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     GPIO_InitStruct.Pin = IR_TX_Pin;
 800e8ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e8b0:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8b2:	2302      	movs	r3, #2
 800e8b4:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8ba:	2303      	movs	r3, #3
 800e8bc:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800e8be:	2308      	movs	r3, #8
 800e8c0:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_TX_GPIO_Port, &GPIO_InitStruct);
 800e8c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e8c6:	4619      	mov	r1, r3
 800e8c8:	4824      	ldr	r0, [pc, #144]	; (800e95c <HAL_UART_MspInit+0x2ac>)
 800e8ca:	f7f3 fbbf 	bl	800204c <HAL_GPIO_Init>

     GPIO_InitStruct.Pin = IR_RX_Pin;
 800e8ce:	2304      	movs	r3, #4
 800e8d0:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e8d2:	2302      	movs	r3, #2
 800e8d4:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e8da:	2303      	movs	r3, #3
 800e8dc:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800e8de:	2308      	movs	r3, #8
 800e8e0:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_RX_GPIO_Port, &GPIO_InitStruct);
 800e8e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e8e6:	4619      	mov	r1, r3
 800e8e8:	4822      	ldr	r0, [pc, #136]	; (800e974 <HAL_UART_MspInit+0x2c4>)
 800e8ea:	f7f3 fbaf 	bl	800204c <HAL_GPIO_Init>

     /* UART5 DMA Init */
     /* UART5_RX Init */
     hdma_uart5_rx.Instance = DMA2_Channel2;
 800e8ee:	4b22      	ldr	r3, [pc, #136]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e8f0:	4a22      	ldr	r2, [pc, #136]	; (800e97c <HAL_UART_MspInit+0x2cc>)
 800e8f2:	601a      	str	r2, [r3, #0]
     hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 800e8f4:	4b20      	ldr	r3, [pc, #128]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e8f6:	2202      	movs	r2, #2
 800e8f8:	605a      	str	r2, [r3, #4]
     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e8fa:	4b1f      	ldr	r3, [pc, #124]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e8fc:	2200      	movs	r2, #0
 800e8fe:	609a      	str	r2, [r3, #8]
     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800e900:	4b1d      	ldr	r3, [pc, #116]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e902:	2200      	movs	r2, #0
 800e904:	60da      	str	r2, [r3, #12]
     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800e906:	4b1c      	ldr	r3, [pc, #112]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e908:	2280      	movs	r2, #128	; 0x80
 800e90a:	611a      	str	r2, [r3, #16]
     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800e90c:	4b1a      	ldr	r3, [pc, #104]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e90e:	2200      	movs	r2, #0
 800e910:	615a      	str	r2, [r3, #20]
     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800e912:	4b19      	ldr	r3, [pc, #100]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e914:	2200      	movs	r2, #0
 800e916:	619a      	str	r2, [r3, #24]
     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800e918:	4b17      	ldr	r3, [pc, #92]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e91a:	2200      	movs	r2, #0
 800e91c:	61da      	str	r2, [r3, #28]
     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800e91e:	4b16      	ldr	r3, [pc, #88]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e920:	2200      	movs	r2, #0
 800e922:	621a      	str	r2, [r3, #32]
     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800e924:	4814      	ldr	r0, [pc, #80]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e926:	f7f3 f83d 	bl	80019a4 <HAL_DMA_Init>
     {

     }

     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	4a12      	ldr	r2, [pc, #72]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e92e:	66da      	str	r2, [r3, #108]	; 0x6c
 800e930:	4a11      	ldr	r2, [pc, #68]	; (800e978 <HAL_UART_MspInit+0x2c8>)
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	6293      	str	r3, [r2, #40]	; 0x28

     /* UART5 interrupt Init */
     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800e936:	2200      	movs	r2, #0
 800e938:	2100      	movs	r1, #0
 800e93a:	2035      	movs	r0, #53	; 0x35
 800e93c:	f7f2 ffd9 	bl	80018f2 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(UART5_IRQn);
 800e940:	2035      	movs	r0, #53	; 0x35
 800e942:	f7f2 fff2 	bl	800192a <HAL_NVIC_EnableIRQ>

   }
}
 800e946:	bf00      	nop
 800e948:	3738      	adds	r7, #56	; 0x38
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	40004400 	.word	0x40004400
 800e954:	40021000 	.word	0x40021000
 800e958:	40004c00 	.word	0x40004c00
 800e95c:	48000800 	.word	0x48000800
 800e960:	20000a74 	.word	0x20000a74
 800e964:	40020458 	.word	0x40020458
 800e968:	20001c08 	.word	0x20001c08
 800e96c:	40020430 	.word	0x40020430
 800e970:	40005000 	.word	0x40005000
 800e974:	48000c00 	.word	0x48000c00
 800e978:	20003818 	.word	0x20003818
 800e97c:	4002041c 	.word	0x4002041c

0800e980 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b082      	sub	sp, #8
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
  //Serial Output UART Deinit
  if(huart->Instance==USART2)
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	4a26      	ldr	r2, [pc, #152]	; (800ea28 <HAL_UART_MspDeInit+0xa8>)
 800e98e:	4293      	cmp	r3, r2
 800e990:	d10d      	bne.n	800e9ae <HAL_UART_MspDeInit+0x2e>
  {

    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800e992:	4a26      	ldr	r2, [pc, #152]	; (800ea2c <HAL_UART_MspDeInit+0xac>)
 800e994:	4b25      	ldr	r3, [pc, #148]	; (800ea2c <HAL_UART_MspDeInit+0xac>)
 800e996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e998:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800e99c:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800e99e:	210c      	movs	r1, #12
 800e9a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e9a4:	f7f3 fcfa 	bl	800239c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800e9a8:	2026      	movs	r0, #38	; 0x26
 800e9aa:	f7f2 ffcc 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }
  //GPS UART Deinit
  if(huart->Instance==UART4)
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	681b      	ldr	r3, [r3, #0]
 800e9b2:	4a1f      	ldr	r2, [pc, #124]	; (800ea30 <HAL_UART_MspDeInit+0xb0>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d117      	bne.n	800e9e8 <HAL_UART_MspDeInit+0x68>
  {

    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800e9b8:	4a1c      	ldr	r2, [pc, #112]	; (800ea2c <HAL_UART_MspDeInit+0xac>)
 800e9ba:	4b1c      	ldr	r3, [pc, #112]	; (800ea2c <HAL_UART_MspDeInit+0xac>)
 800e9bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9be:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800e9c2:	6593      	str	r3, [r2, #88]	; 0x58

    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPS_TX_Pin|GPS_RX_Pin);
 800e9c4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800e9c8:	481a      	ldr	r0, [pc, #104]	; (800ea34 <HAL_UART_MspDeInit+0xb4>)
 800e9ca:	f7f3 fce7 	bl	800239c <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e9d2:	4618      	mov	r0, r3
 800e9d4:	f7f3 f89e 	bl	8001b14 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e9dc:	4618      	mov	r0, r3
 800e9de:	f7f3 f899 	bl	8001b14 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800e9e2:	2034      	movs	r0, #52	; 0x34
 800e9e4:	f7f2 ffaf 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }

  //Iridium UART DeInit
  if(huart->Instance==UART5)
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	4a12      	ldr	r2, [pc, #72]	; (800ea38 <HAL_UART_MspDeInit+0xb8>)
 800e9ee:	4293      	cmp	r3, r2
 800e9f0:	d116      	bne.n	800ea20 <HAL_UART_MspDeInit+0xa0>
   {

     /* Peripheral clock disable */
     __HAL_RCC_UART5_CLK_DISABLE();
 800e9f2:	4a0e      	ldr	r2, [pc, #56]	; (800ea2c <HAL_UART_MspDeInit+0xac>)
 800e9f4:	4b0d      	ldr	r3, [pc, #52]	; (800ea2c <HAL_UART_MspDeInit+0xac>)
 800e9f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9f8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e9fc:	6593      	str	r3, [r2, #88]	; 0x58

     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     HAL_GPIO_DeInit(IR_TX_GPIO_Port, IR_TX_Pin);
 800e9fe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800ea02:	480c      	ldr	r0, [pc, #48]	; (800ea34 <HAL_UART_MspDeInit+0xb4>)
 800ea04:	f7f3 fcca 	bl	800239c <HAL_GPIO_DeInit>

     HAL_GPIO_DeInit(IR_RX_GPIO_Port, IR_RX_Pin);
 800ea08:	2104      	movs	r1, #4
 800ea0a:	480c      	ldr	r0, [pc, #48]	; (800ea3c <HAL_UART_MspDeInit+0xbc>)
 800ea0c:	f7f3 fcc6 	bl	800239c <HAL_GPIO_DeInit>

     /* UART5 DMA DeInit */
     HAL_DMA_DeInit(huart->hdmarx);
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ea14:	4618      	mov	r0, r3
 800ea16:	f7f3 f87d 	bl	8001b14 <HAL_DMA_DeInit>

     /* UART5 interrupt DeInit */
     HAL_NVIC_DisableIRQ(UART5_IRQn);
 800ea1a:	2035      	movs	r0, #53	; 0x35
 800ea1c:	f7f2 ff93 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }


}
 800ea20:	bf00      	nop
 800ea22:	3708      	adds	r7, #8
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}
 800ea28:	40004400 	.word	0x40004400
 800ea2c:	40021000 	.word	0x40021000
 800ea30:	40004c00 	.word	0x40004c00
 800ea34:	48000800 	.word	0x48000800
 800ea38:	40005000 	.word	0x40005000
 800ea3c:	48000c00 	.word	0x48000c00

0800ea40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b08a      	sub	sp, #40	; 0x28
 800ea44:	af00      	add	r7, sp, #0
 800ea46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ea48:	f107 0314 	add.w	r3, r7, #20
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	601a      	str	r2, [r3, #0]
 800ea50:	605a      	str	r2, [r3, #4]
 800ea52:	609a      	str	r2, [r3, #8]
 800ea54:	60da      	str	r2, [r3, #12]
 800ea56:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ea60:	d130      	bne.n	800eac4 <HAL_TIM_Base_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ea62:	4a27      	ldr	r2, [pc, #156]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ea64:	4b26      	ldr	r3, [pc, #152]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ea66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea68:	f043 0301 	orr.w	r3, r3, #1
 800ea6c:	6593      	str	r3, [r2, #88]	; 0x58
 800ea6e:	4b24      	ldr	r3, [pc, #144]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ea70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea72:	f003 0301 	and.w	r3, r3, #1
 800ea76:	613b      	str	r3, [r7, #16]
 800ea78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ea7a:	4a21      	ldr	r2, [pc, #132]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ea7c:	4b20      	ldr	r3, [pc, #128]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ea7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea80:	f043 0301 	orr.w	r3, r3, #1
 800ea84:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ea86:	4b1e      	ldr	r3, [pc, #120]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ea88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ea8a:	f003 0301 	and.w	r3, r3, #1
 800ea8e:	60fb      	str	r3, [r7, #12]
 800ea90:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800ea92:	2302      	movs	r3, #2
 800ea94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ea96:	2302      	movs	r3, #2
 800ea98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eaa6:	f107 0314 	add.w	r3, r7, #20
 800eaaa:	4619      	mov	r1, r3
 800eaac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800eab0:	f7f3 facc 	bl	800204c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800eab4:	2200      	movs	r2, #0
 800eab6:	2100      	movs	r1, #0
 800eab8:	201c      	movs	r0, #28
 800eaba:	f7f2 ff1a 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800eabe:	201c      	movs	r0, #28
 800eac0:	f7f2 ff33 	bl	800192a <HAL_NVIC_EnableIRQ>

  }
  if(htim_base->Instance==TIM3)
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	4a0e      	ldr	r2, [pc, #56]	; (800eb04 <HAL_TIM_Base_MspInit+0xc4>)
 800eaca:	4293      	cmp	r3, r2
 800eacc:	d113      	bne.n	800eaf6 <HAL_TIM_Base_MspInit+0xb6>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800eace:	4a0c      	ldr	r2, [pc, #48]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ead0:	4b0b      	ldr	r3, [pc, #44]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800ead2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ead4:	f043 0302 	orr.w	r3, r3, #2
 800ead8:	6593      	str	r3, [r2, #88]	; 0x58
 800eada:	4b09      	ldr	r3, [pc, #36]	; (800eb00 <HAL_TIM_Base_MspInit+0xc0>)
 800eadc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eade:	f003 0302 	and.w	r3, r3, #2
 800eae2:	60bb      	str	r3, [r7, #8]
 800eae4:	68bb      	ldr	r3, [r7, #8]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800eae6:	2200      	movs	r2, #0
 800eae8:	2100      	movs	r1, #0
 800eaea:	201d      	movs	r0, #29
 800eaec:	f7f2 ff01 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800eaf0:	201d      	movs	r0, #29
 800eaf2:	f7f2 ff1a 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800eaf6:	bf00      	nop
 800eaf8:	3728      	adds	r7, #40	; 0x28
 800eafa:	46bd      	mov	sp, r7
 800eafc:	bd80      	pop	{r7, pc}
 800eafe:	bf00      	nop
 800eb00:	40021000 	.word	0x40021000
 800eb04:	40000400 	.word	0x40000400

0800eb08 <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b082      	sub	sp, #8
 800eb0c:	af00      	add	r7, sp, #0
 800eb0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb18:	d110      	bne.n	800eb3c <HAL_TIM_Base_MspDeInit+0x34>
  {

	    /* TIM2 interrupt DeInit */
	    HAL_NVIC_ClearPendingIRQ(TIM2_IRQn);
 800eb1a:	201c      	movs	r0, #28
 800eb1c:	f7f2 ff33 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
	    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800eb20:	201c      	movs	r0, #28
 800eb22:	f7f2 ff10 	bl	8001946 <HAL_NVIC_DisableIRQ>

    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800eb26:	4a0e      	ldr	r2, [pc, #56]	; (800eb60 <HAL_TIM_Base_MspDeInit+0x58>)
 800eb28:	4b0d      	ldr	r3, [pc, #52]	; (800eb60 <HAL_TIM_Base_MspDeInit+0x58>)
 800eb2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb2c:	f023 0301 	bic.w	r3, r3, #1
 800eb30:	6593      	str	r3, [r2, #88]	; 0x58

    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 800eb32:	2102      	movs	r1, #2
 800eb34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800eb38:	f7f3 fc30 	bl	800239c <HAL_GPIO_DeInit>

  }
  if(htim_base->Instance==TIM3)
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	4a08      	ldr	r2, [pc, #32]	; (800eb64 <HAL_TIM_Base_MspDeInit+0x5c>)
 800eb42:	4293      	cmp	r3, r2
 800eb44:	d108      	bne.n	800eb58 <HAL_TIM_Base_MspDeInit+0x50>
   {

     /* Peripheral clock disable */
     __HAL_RCC_TIM3_CLK_DISABLE();
 800eb46:	4a06      	ldr	r2, [pc, #24]	; (800eb60 <HAL_TIM_Base_MspDeInit+0x58>)
 800eb48:	4b05      	ldr	r3, [pc, #20]	; (800eb60 <HAL_TIM_Base_MspDeInit+0x58>)
 800eb4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb4c:	f023 0302 	bic.w	r3, r3, #2
 800eb50:	6593      	str	r3, [r2, #88]	; 0x58

     /* TIM3 interrupt DeInit */
     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 800eb52:	201d      	movs	r0, #29
 800eb54:	f7f2 fef7 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }

}
 800eb58:	bf00      	nop
 800eb5a:	3708      	adds	r7, #8
 800eb5c:	46bd      	mov	sp, r7
 800eb5e:	bd80      	pop	{r7, pc}
 800eb60:	40021000 	.word	0x40021000
 800eb64:	40000400 	.word	0x40000400

0800eb68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800eb68:	b580      	push	{r7, lr}
 800eb6a:	b08c      	sub	sp, #48	; 0x30
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eb70:	f107 031c 	add.w	r3, r7, #28
 800eb74:	2200      	movs	r2, #0
 800eb76:	601a      	str	r2, [r3, #0]
 800eb78:	605a      	str	r2, [r3, #4]
 800eb7a:	609a      	str	r2, [r3, #8]
 800eb7c:	60da      	str	r2, [r3, #12]
 800eb7e:	611a      	str	r2, [r3, #16]
  //BMP280 SPI Init
  if(hspi->Instance==SPI1)
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	4a2e      	ldr	r2, [pc, #184]	; (800ec40 <HAL_SPI_MspInit+0xd8>)
 800eb86:	4293      	cmp	r3, r2
 800eb88:	d127      	bne.n	800ebda <HAL_SPI_MspInit+0x72>
   {
     /* Peripheral clock enable */
     __HAL_RCC_SPI1_CLK_ENABLE();
 800eb8a:	4a2e      	ldr	r2, [pc, #184]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800eb8c:	4b2d      	ldr	r3, [pc, #180]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800eb8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800eb94:	6613      	str	r3, [r2, #96]	; 0x60
 800eb96:	4b2b      	ldr	r3, [pc, #172]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800eb98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eb9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800eb9e:	61bb      	str	r3, [r7, #24]
 800eba0:	69bb      	ldr	r3, [r7, #24]
     __HAL_RCC_GPIOB_CLK_ENABLE();
 800eba2:	4a28      	ldr	r2, [pc, #160]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800eba4:	4b27      	ldr	r3, [pc, #156]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800eba6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eba8:	f043 0302 	orr.w	r3, r3, #2
 800ebac:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ebae:	4b25      	ldr	r3, [pc, #148]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800ebb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ebb2:	f003 0302 	and.w	r3, r3, #2
 800ebb6:	617b      	str	r3, [r7, #20]
 800ebb8:	697b      	ldr	r3, [r7, #20]
     /**SPI1 GPIO Configuration
     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
     PB4 (NJTRST)     ------> SPI1_MISO
     PB5     ------> SPI1_MOSI
     */
     GPIO_InitStruct.Pin = BMP_SPI_SCLK_PIN|BMP_SPI_MISO_PIN| BMP_SPI_MOSI_PIN;
 800ebba:	2338      	movs	r3, #56	; 0x38
 800ebbc:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ebbe:	2302      	movs	r3, #2
 800ebc0:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ebc2:	2300      	movs	r3, #0
 800ebc4:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ebc6:	2303      	movs	r3, #3
 800ebc8:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800ebca:	2305      	movs	r3, #5
 800ebcc:	62fb      	str	r3, [r7, #44]	; 0x2c
     HAL_GPIO_Init(BMP_SPI_GPIO_PORT, &GPIO_InitStruct);
 800ebce:	f107 031c 	add.w	r3, r7, #28
 800ebd2:	4619      	mov	r1, r3
 800ebd4:	481c      	ldr	r0, [pc, #112]	; (800ec48 <HAL_SPI_MspInit+0xe0>)
 800ebd6:	f7f3 fa39 	bl	800204c <HAL_GPIO_Init>
   }
  //FLASH CHIPS SPI Init
  if(hspi->Instance==SPI2)
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	4a1b      	ldr	r2, [pc, #108]	; (800ec4c <HAL_SPI_MspInit+0xe4>)
 800ebe0:	4293      	cmp	r3, r2
 800ebe2:	d128      	bne.n	800ec36 <HAL_SPI_MspInit+0xce>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800ebe4:	4a17      	ldr	r2, [pc, #92]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800ebe6:	4b17      	ldr	r3, [pc, #92]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800ebe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ebee:	6593      	str	r3, [r2, #88]	; 0x58
 800ebf0:	4b14      	ldr	r3, [pc, #80]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800ebf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ebf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ebf8:	613b      	str	r3, [r7, #16]
 800ebfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ebfc:	4a11      	ldr	r2, [pc, #68]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800ebfe:	4b11      	ldr	r3, [pc, #68]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800ec00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ec02:	f043 0302 	orr.w	r3, r3, #2
 800ec06:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ec08:	4b0e      	ldr	r3, [pc, #56]	; (800ec44 <HAL_SPI_MspInit+0xdc>)
 800ec0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ec0c:	f003 0302 	and.w	r3, r3, #2
 800ec10:	60fb      	str	r3, [r7, #12]
 800ec12:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
     PB13     ------> SPI2_SCK
     PB14     ------> SPI2_MISO
     PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800ec14:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800ec18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ec1a:	2302      	movs	r3, #2
 800ec1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ec1e:	2300      	movs	r3, #0
 800ec20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ec22:	2303      	movs	r3, #3
 800ec24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ec26:	2305      	movs	r3, #5
 800ec28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ec2a:	f107 031c 	add.w	r3, r7, #28
 800ec2e:	4619      	mov	r1, r3
 800ec30:	4805      	ldr	r0, [pc, #20]	; (800ec48 <HAL_SPI_MspInit+0xe0>)
 800ec32:	f7f3 fa0b 	bl	800204c <HAL_GPIO_Init>

  }

}
 800ec36:	bf00      	nop
 800ec38:	3730      	adds	r7, #48	; 0x30
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}
 800ec3e:	bf00      	nop
 800ec40:	40013000 	.word	0x40013000
 800ec44:	40021000 	.word	0x40021000
 800ec48:	48000400 	.word	0x48000400
 800ec4c:	40003800 	.word	0x40003800

0800ec50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b08a      	sub	sp, #40	; 0x28
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ec58:	f107 0314 	add.w	r3, r7, #20
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	601a      	str	r2, [r3, #0]
 800ec60:	605a      	str	r2, [r3, #4]
 800ec62:	609a      	str	r2, [r3, #8]
 800ec64:	60da      	str	r2, [r3, #12]
 800ec66:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	4a1c      	ldr	r2, [pc, #112]	; (800ece0 <HAL_I2C_MspInit+0x90>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d131      	bne.n	800ecd6 <HAL_I2C_MspInit+0x86>
  {

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ec72:	4a1c      	ldr	r2, [pc, #112]	; (800ece4 <HAL_I2C_MspInit+0x94>)
 800ec74:	4b1b      	ldr	r3, [pc, #108]	; (800ece4 <HAL_I2C_MspInit+0x94>)
 800ec76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ec78:	f043 0302 	orr.w	r3, r3, #2
 800ec7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ec7e:	4b19      	ldr	r3, [pc, #100]	; (800ece4 <HAL_I2C_MspInit+0x94>)
 800ec80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ec82:	f003 0302 	and.w	r3, r3, #2
 800ec86:	613b      	str	r3, [r7, #16]
 800ec88:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 800ec8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ec8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800ec90:	2312      	movs	r3, #18
 800ec92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ec94:	2301      	movs	r3, #1
 800ec96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ec98:	2303      	movs	r3, #3
 800ec9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800ec9c:	2304      	movs	r3, #4
 800ec9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 800eca0:	f107 0314 	add.w	r3, r7, #20
 800eca4:	4619      	mov	r1, r3
 800eca6:	4810      	ldr	r0, [pc, #64]	; (800ece8 <HAL_I2C_MspInit+0x98>)
 800eca8:	f7f3 f9d0 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 800ecac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ecb0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 800ecb2:	f107 0314 	add.w	r3, r7, #20
 800ecb6:	4619      	mov	r1, r3
 800ecb8:	480b      	ldr	r0, [pc, #44]	; (800ece8 <HAL_I2C_MspInit+0x98>)
 800ecba:	f7f3 f9c7 	bl	800204c <HAL_GPIO_Init>
    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800ecbe:	4a09      	ldr	r2, [pc, #36]	; (800ece4 <HAL_I2C_MspInit+0x94>)
 800ecc0:	4b08      	ldr	r3, [pc, #32]	; (800ece4 <HAL_I2C_MspInit+0x94>)
 800ecc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ecc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800ecc8:	6593      	str	r3, [r2, #88]	; 0x58
 800ecca:	4b06      	ldr	r3, [pc, #24]	; (800ece4 <HAL_I2C_MspInit+0x94>)
 800eccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ecce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ecd2:	60fb      	str	r3, [r7, #12]
 800ecd4:	68fb      	ldr	r3, [r7, #12]

  }

}
 800ecd6:	bf00      	nop
 800ecd8:	3728      	adds	r7, #40	; 0x28
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}
 800ecde:	bf00      	nop
 800ece0:	40005800 	.word	0x40005800
 800ece4:	40021000 	.word	0x40021000
 800ece8:	48000400 	.word	0x48000400

0800ecec <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b088      	sub	sp, #32
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	4a15      	ldr	r2, [pc, #84]	; (800ed50 <HAL_I2C_MspDeInit+0x64>)
 800ecfa:	4293      	cmp	r3, r2
 800ecfc:	d123      	bne.n	800ed46 <HAL_I2C_MspDeInit+0x5a>
  {

    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800ecfe:	4a15      	ldr	r2, [pc, #84]	; (800ed54 <HAL_I2C_MspDeInit+0x68>)
 800ed00:	4b14      	ldr	r3, [pc, #80]	; (800ed54 <HAL_I2C_MspDeInit+0x68>)
 800ed02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ed04:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800ed08:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ed0a:	f107 030c 	add.w	r3, r7, #12
 800ed0e:	2200      	movs	r2, #0
 800ed10:	601a      	str	r2, [r3, #0]
 800ed12:	605a      	str	r2, [r3, #4]
 800ed14:	609a      	str	r2, [r3, #8]
 800ed16:	60da      	str	r2, [r3, #12]
 800ed18:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800ed1a:	2303      	movs	r3, #3
 800ed1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ed1e:	2300      	movs	r3, #0
 800ed20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 800ed22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed26:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 800ed28:	f107 030c 	add.w	r3, r7, #12
 800ed2c:	4619      	mov	r1, r3
 800ed2e:	480a      	ldr	r0, [pc, #40]	; (800ed58 <HAL_I2C_MspDeInit+0x6c>)
 800ed30:	f7f3 f98c 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 800ed34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ed38:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 800ed3a:	f107 030c 	add.w	r3, r7, #12
 800ed3e:	4619      	mov	r1, r3
 800ed40:	4805      	ldr	r0, [pc, #20]	; (800ed58 <HAL_I2C_MspDeInit+0x6c>)
 800ed42:	f7f3 f983 	bl	800204c <HAL_GPIO_Init>

  }

}
 800ed46:	bf00      	nop
 800ed48:	3720      	adds	r7, #32
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	40005800 	.word	0x40005800
 800ed54:	40021000 	.word	0x40021000
 800ed58:	48000400 	.word	0x48000400

0800ed5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ed5c:	b480      	push	{r7}
 800ed5e:	af00      	add	r7, sp, #0
  /* USER CODE NonMaskableInt_IRQn 0 */


}
 800ed60:	bf00      	nop
 800ed62:	46bd      	mov	sp, r7
 800ed64:	bc80      	pop	{r7}
 800ed66:	4770      	bx	lr

0800ed68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ed68:	b480      	push	{r7}
 800ed6a:	af00      	add	r7, sp, #0
  /* USER CODE HardFault_IRQn 0 */


  while (1)
 800ed6c:	e7fe      	b.n	800ed6c <HardFault_Handler+0x4>

0800ed6e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ed6e:	b480      	push	{r7}
 800ed70:	af00      	add	r7, sp, #0
  /* USER CODE MemoryManagement_IRQn 0 */


  while (1)
 800ed72:	e7fe      	b.n	800ed72 <MemManage_Handler+0x4>

0800ed74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ed74:	b480      	push	{r7}
 800ed76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */


  while (1)
 800ed78:	e7fe      	b.n	800ed78 <BusFault_Handler+0x4>

0800ed7a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ed7a:	b480      	push	{r7}
 800ed7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */


  while (1)
 800ed7e:	e7fe      	b.n	800ed7e <UsageFault_Handler+0x4>

0800ed80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ed80:	b480      	push	{r7}
 800ed82:	af00      	add	r7, sp, #0
  /* USER CODE SVCall_IRQn 0 */


}
 800ed84:	bf00      	nop
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bc80      	pop	{r7}
 800ed8a:	4770      	bx	lr

0800ed8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	af00      	add	r7, sp, #0
  /* USER CODE DebugMonitor_IRQn 0 */


}
 800ed90:	bf00      	nop
 800ed92:	46bd      	mov	sp, r7
 800ed94:	bc80      	pop	{r7}
 800ed96:	4770      	bx	lr

0800ed98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ed98:	b480      	push	{r7}
 800ed9a:	af00      	add	r7, sp, #0
  /* USER CODE PendSV_IRQn 0 */


}
 800ed9c:	bf00      	nop
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bc80      	pop	{r7}
 800eda2:	4770      	bx	lr

0800eda4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_IncTick();
 800eda8:	f7f2 fc30 	bl	800160c <HAL_IncTick>

}
 800edac:	bf00      	nop
 800edae:	bd80      	pop	{r7, pc}

0800edb0 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	af00      	add	r7, sp, #0
  /* USER CODE RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800edb4:	4802      	ldr	r0, [pc, #8]	; (800edc0 <RTC_WKUP_IRQHandler+0x10>)
 800edb6:	f7f6 faa9 	bl	800530c <HAL_RTCEx_WakeUpTimerIRQHandler>

}
 800edba:	bf00      	nop
 800edbc:	bd80      	pop	{r7, pc}
 800edbe:	bf00      	nop
 800edc0:	20003900 	.word	0x20003900

0800edc4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	af00      	add	r7, sp, #0
  /* USER CODE TIM2_IRQn 0 */
  USART_TIM_RTO_Handler(hgps.gps_htim); //custom call back function
 800edc8:	4b05      	ldr	r3, [pc, #20]	; (800ede0 <TIM2_IRQHandler+0x1c>)
 800edca:	689b      	ldr	r3, [r3, #8]
 800edcc:	4618      	mov	r0, r3
 800edce:	f7fc fac5 	bl	800b35c <USART_TIM_RTO_Handler>

  HAL_TIM_IRQHandler(hgps.gps_htim);	 //HAL default handler
 800edd2:	4b03      	ldr	r3, [pc, #12]	; (800ede0 <TIM2_IRQHandler+0x1c>)
 800edd4:	689b      	ldr	r3, [r3, #8]
 800edd6:	4618      	mov	r0, r3
 800edd8:	f7f7 fbec 	bl	80065b4 <HAL_TIM_IRQHandler>

}
 800eddc:	bf00      	nop
 800edde:	bd80      	pop	{r7, pc}
 800ede0:	20000ac0 	.word	0x20000ac0

0800ede4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800ede4:	b580      	push	{r7, lr}
 800ede6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	USART_RTO_IRQHandler(&htim3);
 800ede8:	4803      	ldr	r0, [pc, #12]	; (800edf8 <TIM3_IRQHandler+0x14>)
 800edea:	f7fd fee3 	bl	800cbb4 <USART_RTO_IRQHandler>
	HAL_TIM_IRQHandler(&htim3);
 800edee:	4802      	ldr	r0, [pc, #8]	; (800edf8 <TIM3_IRQHandler+0x14>)
 800edf0:	f7f7 fbe0 	bl	80065b4 <HAL_TIM_IRQHandler>
}
 800edf4:	bf00      	nop
 800edf6:	bd80      	pop	{r7, pc}
 800edf8:	20003700 	.word	0x20003700

0800edfc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800edfc:	b580      	push	{r7, lr}
 800edfe:	af00      	add	r7, sp, #0
  /* USER CODE USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800ee00:	4802      	ldr	r0, [pc, #8]	; (800ee0c <USART2_IRQHandler+0x10>)
 800ee02:	f7f9 fa35 	bl	8008270 <HAL_UART_IRQHandler>

}
 800ee06:	bf00      	nop
 800ee08:	bd80      	pop	{r7, pc}
 800ee0a:	bf00      	nop
 800ee0c:	2000387c 	.word	0x2000387c

0800ee10 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800ee10:	b580      	push	{r7, lr}
 800ee12:	af00      	add	r7, sp, #0
  /* USER CODE UART4_IRQn 0 */
	USART_GPS_IRQHandler(&hgps); //custom user Call Back function
 800ee14:	4802      	ldr	r0, [pc, #8]	; (800ee20 <UART4_IRQHandler+0x10>)
 800ee16:	f7fc fc35 	bl	800b684 <USART_GPS_IRQHandler>

}
 800ee1a:	bf00      	nop
 800ee1c:	bd80      	pop	{r7, pc}
 800ee1e:	bf00      	nop
 800ee20:	20000ac0 	.word	0x20000ac0

0800ee24 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  USART_Iridium_IRQHandler(&huart5);
 800ee28:	4802      	ldr	r0, [pc, #8]	; (800ee34 <UART5_IRQHandler+0x10>)
 800ee2a:	f7fd ff1b 	bl	800cc64 <USART_Iridium_IRQHandler>
}
 800ee2e:	bf00      	nop
 800ee30:	bd80      	pop	{r7, pc}
 800ee32:	bf00      	nop
 800ee34:	20003748 	.word	0x20003748

0800ee38 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 800ee38:	b580      	push	{r7, lr}
 800ee3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800ee3c:	4803      	ldr	r0, [pc, #12]	; (800ee4c <DMA2_Channel2_IRQHandler+0x14>)
 800ee3e:	f7f3 f81c 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_Periph_IRQHandler(&huart5);
 800ee42:	4803      	ldr	r0, [pc, #12]	; (800ee50 <DMA2_Channel2_IRQHandler+0x18>)
 800ee44:	f7fd fdcc 	bl	800c9e0 <DMA_Iridium_Periph_IRQHandler>
}
 800ee48:	bf00      	nop
 800ee4a:	bd80      	pop	{r7, pc}
 800ee4c:	20003818 	.word	0x20003818
 800ee50:	20003748 	.word	0x20003748

0800ee54 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800ee54:	b580      	push	{r7, lr}
 800ee56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800ee58:	4802      	ldr	r0, [pc, #8]	; (800ee64 <DMA2_Channel3_IRQHandler+0x10>)
 800ee5a:	f7f3 f80e 	bl	8001e7a <HAL_DMA_IRQHandler>

}
 800ee5e:	bf00      	nop
 800ee60:	bd80      	pop	{r7, pc}
 800ee62:	bf00      	nop
 800ee64:	20001c08 	.word	0x20001c08

0800ee68 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	af00      	add	r7, sp, #0
  /* USER CODE DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hgps);
 800ee6c:	4802      	ldr	r0, [pc, #8]	; (800ee78 <DMA2_Channel5_IRQHandler+0x10>)
 800ee6e:	f7fc fb69 	bl	800b544 <DMA_GNSS_Periph_IRQHandler>
}
 800ee72:	bf00      	nop
 800ee74:	bd80      	pop	{r7, pc}
 800ee76:	bf00      	nop
 800ee78:	20000ac0 	.word	0x20000ac0

0800ee7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800ee7c:	b580      	push	{r7, lr}
 800ee7e:	af00      	add	r7, sp, #0
  /* USER CODE DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 800ee80:	4803      	ldr	r0, [pc, #12]	; (800ee90 <DMA1_Channel1_IRQHandler+0x14>)
 800ee82:	f7f2 fffa 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_GNSS_MEM_IRQHandler(&hgps);
 800ee86:	4803      	ldr	r0, [pc, #12]	; (800ee94 <DMA1_Channel1_IRQHandler+0x18>)
 800ee88:	f7fc fa84 	bl	800b394 <DMA_GNSS_MEM_IRQHandler>

}
 800ee8c:	bf00      	nop
 800ee8e:	bd80      	pop	{r7, pc}
 800ee90:	20000af8 	.word	0x20000af8
 800ee94:	20000ac0 	.word	0x20000ac0

0800ee98 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 800ee9c:	4803      	ldr	r0, [pc, #12]	; (800eeac <DMA1_Channel2_IRQHandler+0x14>)
 800ee9e:	f7f2 ffec 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_MEM_IRQHandler(&hdma_memtomem_dma1_channel2);
 800eea2:	4802      	ldr	r0, [pc, #8]	; (800eeac <DMA1_Channel2_IRQHandler+0x14>)
 800eea4:	f7fd fe12 	bl	800cacc <DMA_Iridium_MEM_IRQHandler>

}
 800eea8:	bf00      	nop
 800eeaa:	bd80      	pop	{r7, pc}
 800eeac:	200037cc 	.word	0x200037cc

0800eeb0 <EXTI15_10_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 2 (PC13)
 */
void EXTI15_10_IRQHandler(void)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN))
 800eeb4:	4b07      	ldr	r3, [pc, #28]	; (800eed4 <EXTI15_10_IRQHandler+0x24>)
 800eeb6:	695b      	ldr	r3, [r3, #20]
 800eeb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d005      	beq.n	800eecc <EXTI15_10_IRQHandler+0x1c>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN);
 800eec0:	4b04      	ldr	r3, [pc, #16]	; (800eed4 <EXTI15_10_IRQHandler+0x24>)
 800eec2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800eec6:	615a      	str	r2, [r3, #20]
		//interrupt source from PWR WAKE PIN 2 == IRIDIUM Recieve Event
		Routine_ASYNC_IRIDIUM_RX();
 800eec8:	f7fe fc82 	bl	800d7d0 <Routine_ASYNC_IRIDIUM_RX>
	}

	/* Iridium Control Pin Handlers */

	Iridium_ControlPin_IRQHandler();
 800eecc:	f7fd ffb8 	bl	800ce40 <Iridium_ControlPin_IRQHandler>
}
 800eed0:	bf00      	nop
 800eed2:	bd80      	pop	{r7, pc}
 800eed4:	40010400 	.word	0x40010400

0800eed8 <EXTI9_5_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 5 (PC5)
 */
void EXTI9_5_IRQHandler(void)
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IMU_EVENT_WAKE_PIN))
 800eedc:	4b06      	ldr	r3, [pc, #24]	; (800eef8 <EXTI9_5_IRQHandler+0x20>)
 800eede:	695b      	ldr	r3, [r3, #20]
 800eee0:	f003 0320 	and.w	r3, r3, #32
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d004      	beq.n	800eef2 <EXTI9_5_IRQHandler+0x1a>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IMU_EVENT_WAKE_PIN);
 800eee8:	4b03      	ldr	r3, [pc, #12]	; (800eef8 <EXTI9_5_IRQHandler+0x20>)
 800eeea:	2220      	movs	r2, #32
 800eeec:	615a      	str	r2, [r3, #20]

		//ROUTINE START
		Routine_Async_IMUevent_Sample();
 800eeee:	f7fe fc95 	bl	800d81c <Routine_Async_IMUevent_Sample>
	}

}
 800eef2:	bf00      	nop
 800eef4:	bd80      	pop	{r7, pc}
 800eef6:	bf00      	nop
 800eef8:	40010400 	.word	0x40010400

0800eefc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800eefc:	b590      	push	{r4, r7, lr}
 800eefe:	b087      	sub	sp, #28
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	60f8      	str	r0, [r7, #12]
 800ef04:	60b9      	str	r1, [r7, #8]
 800ef06:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ef08:	2300      	movs	r3, #0
 800ef0a:	617b      	str	r3, [r7, #20]
 800ef0c:	e00a      	b.n	800ef24 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800ef0e:	68bc      	ldr	r4, [r7, #8]
 800ef10:	1c63      	adds	r3, r4, #1
 800ef12:	60bb      	str	r3, [r7, #8]
 800ef14:	f3af 8000 	nop.w
 800ef18:	4603      	mov	r3, r0
 800ef1a:	b2db      	uxtb	r3, r3
 800ef1c:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ef1e:	697b      	ldr	r3, [r7, #20]
 800ef20:	3301      	adds	r3, #1
 800ef22:	617b      	str	r3, [r7, #20]
 800ef24:	697a      	ldr	r2, [r7, #20]
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	429a      	cmp	r2, r3
 800ef2a:	dbf0      	blt.n	800ef0e <_read+0x12>
	}

return len;
 800ef2c:	687b      	ldr	r3, [r7, #4]
}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	371c      	adds	r7, #28
 800ef32:	46bd      	mov	sp, r7
 800ef34:	bd90      	pop	{r4, r7, pc}

0800ef36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800ef36:	b580      	push	{r7, lr}
 800ef38:	b086      	sub	sp, #24
 800ef3a:	af00      	add	r7, sp, #0
 800ef3c:	60f8      	str	r0, [r7, #12]
 800ef3e:	60b9      	str	r1, [r7, #8]
 800ef40:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ef42:	2300      	movs	r3, #0
 800ef44:	617b      	str	r3, [r7, #20]
 800ef46:	e009      	b.n	800ef5c <_write+0x26>
	{
		__io_putchar(*ptr++);
 800ef48:	68bb      	ldr	r3, [r7, #8]
 800ef4a:	1c5a      	adds	r2, r3, #1
 800ef4c:	60ba      	str	r2, [r7, #8]
 800ef4e:	781b      	ldrb	r3, [r3, #0]
 800ef50:	4618      	mov	r0, r3
 800ef52:	f7fe f9e5 	bl	800d320 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	3301      	adds	r3, #1
 800ef5a:	617b      	str	r3, [r7, #20]
 800ef5c:	697a      	ldr	r2, [r7, #20]
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	429a      	cmp	r2, r3
 800ef62:	dbf1      	blt.n	800ef48 <_write+0x12>
	}
	return len;
 800ef64:	687b      	ldr	r3, [r7, #4]
}
 800ef66:	4618      	mov	r0, r3
 800ef68:	3718      	adds	r7, #24
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	bd80      	pop	{r7, pc}
	...

0800ef70 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b084      	sub	sp, #16
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800ef78:	4b11      	ldr	r3, [pc, #68]	; (800efc0 <_sbrk+0x50>)
 800ef7a:	681b      	ldr	r3, [r3, #0]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	d102      	bne.n	800ef86 <_sbrk+0x16>
		heap_end = &end;
 800ef80:	4b0f      	ldr	r3, [pc, #60]	; (800efc0 <_sbrk+0x50>)
 800ef82:	4a10      	ldr	r2, [pc, #64]	; (800efc4 <_sbrk+0x54>)
 800ef84:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800ef86:	4b0e      	ldr	r3, [pc, #56]	; (800efc0 <_sbrk+0x50>)
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800ef8c:	4b0c      	ldr	r3, [pc, #48]	; (800efc0 <_sbrk+0x50>)
 800ef8e:	681a      	ldr	r2, [r3, #0]
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	4413      	add	r3, r2
 800ef94:	466a      	mov	r2, sp
 800ef96:	4293      	cmp	r3, r2
 800ef98:	d907      	bls.n	800efaa <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800ef9a:	f000 f879 	bl	800f090 <__errno>
 800ef9e:	4602      	mov	r2, r0
 800efa0:	230c      	movs	r3, #12
 800efa2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800efa4:	f04f 33ff 	mov.w	r3, #4294967295
 800efa8:	e006      	b.n	800efb8 <_sbrk+0x48>
	}

	heap_end += incr;
 800efaa:	4b05      	ldr	r3, [pc, #20]	; (800efc0 <_sbrk+0x50>)
 800efac:	681a      	ldr	r2, [r3, #0]
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	4413      	add	r3, r2
 800efb2:	4a03      	ldr	r2, [pc, #12]	; (800efc0 <_sbrk+0x50>)
 800efb4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800efb6:	68fb      	ldr	r3, [r7, #12]
}
 800efb8:	4618      	mov	r0, r3
 800efba:	3710      	adds	r7, #16
 800efbc:	46bd      	mov	sp, r7
 800efbe:	bd80      	pop	{r7, pc}
 800efc0:	20000928 	.word	0x20000928
 800efc4:	20003934 	.word	0x20003934

0800efc8 <_close>:

int _close(int file)
{
 800efc8:	b480      	push	{r7}
 800efca:	b083      	sub	sp, #12
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
	return -1;
 800efd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 800efd4:	4618      	mov	r0, r3
 800efd6:	370c      	adds	r7, #12
 800efd8:	46bd      	mov	sp, r7
 800efda:	bc80      	pop	{r7}
 800efdc:	4770      	bx	lr

0800efde <_fstat>:


int _fstat(int file, struct stat *st)
{
 800efde:	b480      	push	{r7}
 800efe0:	b083      	sub	sp, #12
 800efe2:	af00      	add	r7, sp, #0
 800efe4:	6078      	str	r0, [r7, #4]
 800efe6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800efee:	605a      	str	r2, [r3, #4]
	return 0;
 800eff0:	2300      	movs	r3, #0
}
 800eff2:	4618      	mov	r0, r3
 800eff4:	370c      	adds	r7, #12
 800eff6:	46bd      	mov	sp, r7
 800eff8:	bc80      	pop	{r7}
 800effa:	4770      	bx	lr

0800effc <_isatty>:

int _isatty(int file)
{
 800effc:	b480      	push	{r7}
 800effe:	b083      	sub	sp, #12
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
	return 1;
 800f004:	2301      	movs	r3, #1
}
 800f006:	4618      	mov	r0, r3
 800f008:	370c      	adds	r7, #12
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bc80      	pop	{r7}
 800f00e:	4770      	bx	lr

0800f010 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800f010:	b480      	push	{r7}
 800f012:	b085      	sub	sp, #20
 800f014:	af00      	add	r7, sp, #0
 800f016:	60f8      	str	r0, [r7, #12]
 800f018:	60b9      	str	r1, [r7, #8]
 800f01a:	607a      	str	r2, [r7, #4]
	return 0;
 800f01c:	2300      	movs	r3, #0
}
 800f01e:	4618      	mov	r0, r3
 800f020:	3714      	adds	r7, #20
 800f022:	46bd      	mov	sp, r7
 800f024:	bc80      	pop	{r7}
 800f026:	4770      	bx	lr

0800f028 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800f028:	b480      	push	{r7}
 800f02a:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800f02c:	4a12      	ldr	r2, [pc, #72]	; (800f078 <SystemInit+0x50>)
 800f02e:	4b12      	ldr	r3, [pc, #72]	; (800f078 <SystemInit+0x50>)
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	f043 0301 	orr.w	r3, r3, #1
 800f036:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800f038:	4b0f      	ldr	r3, [pc, #60]	; (800f078 <SystemInit+0x50>)
 800f03a:	2200      	movs	r2, #0
 800f03c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800f03e:	4a0e      	ldr	r2, [pc, #56]	; (800f078 <SystemInit+0x50>)
 800f040:	4b0d      	ldr	r3, [pc, #52]	; (800f078 <SystemInit+0x50>)
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800f048:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800f04c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800f04e:	4b0a      	ldr	r3, [pc, #40]	; (800f078 <SystemInit+0x50>)
 800f050:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f054:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800f056:	4a08      	ldr	r2, [pc, #32]	; (800f078 <SystemInit+0x50>)
 800f058:	4b07      	ldr	r3, [pc, #28]	; (800f078 <SystemInit+0x50>)
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f060:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800f062:	4b05      	ldr	r3, [pc, #20]	; (800f078 <SystemInit+0x50>)
 800f064:	2200      	movs	r2, #0
 800f066:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f068:	4b04      	ldr	r3, [pc, #16]	; (800f07c <SystemInit+0x54>)
 800f06a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800f06e:	609a      	str	r2, [r3, #8]
#endif
}
 800f070:	bf00      	nop
 800f072:	46bd      	mov	sp, r7
 800f074:	bc80      	pop	{r7}
 800f076:	4770      	bx	lr
 800f078:	40021000 	.word	0x40021000
 800f07c:	e000ed00 	.word	0xe000ed00

0800f080 <atof>:
 800f080:	2100      	movs	r1, #0
 800f082:	f001 bd6d 	b.w	8010b60 <strtod>

0800f086 <atoi>:
 800f086:	220a      	movs	r2, #10
 800f088:	2100      	movs	r1, #0
 800f08a:	f001 be63 	b.w	8010d54 <strtol>
	...

0800f090 <__errno>:
 800f090:	4b01      	ldr	r3, [pc, #4]	; (800f098 <__errno+0x8>)
 800f092:	6818      	ldr	r0, [r3, #0]
 800f094:	4770      	bx	lr
 800f096:	bf00      	nop
 800f098:	20000014 	.word	0x20000014

0800f09c <__libc_init_array>:
 800f09c:	b570      	push	{r4, r5, r6, lr}
 800f09e:	4e0d      	ldr	r6, [pc, #52]	; (800f0d4 <__libc_init_array+0x38>)
 800f0a0:	4c0d      	ldr	r4, [pc, #52]	; (800f0d8 <__libc_init_array+0x3c>)
 800f0a2:	1ba4      	subs	r4, r4, r6
 800f0a4:	10a4      	asrs	r4, r4, #2
 800f0a6:	2500      	movs	r5, #0
 800f0a8:	42a5      	cmp	r5, r4
 800f0aa:	d109      	bne.n	800f0c0 <__libc_init_array+0x24>
 800f0ac:	4e0b      	ldr	r6, [pc, #44]	; (800f0dc <__libc_init_array+0x40>)
 800f0ae:	4c0c      	ldr	r4, [pc, #48]	; (800f0e0 <__libc_init_array+0x44>)
 800f0b0:	f008 f86e 	bl	8017190 <_init>
 800f0b4:	1ba4      	subs	r4, r4, r6
 800f0b6:	10a4      	asrs	r4, r4, #2
 800f0b8:	2500      	movs	r5, #0
 800f0ba:	42a5      	cmp	r5, r4
 800f0bc:	d105      	bne.n	800f0ca <__libc_init_array+0x2e>
 800f0be:	bd70      	pop	{r4, r5, r6, pc}
 800f0c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f0c4:	4798      	blx	r3
 800f0c6:	3501      	adds	r5, #1
 800f0c8:	e7ee      	b.n	800f0a8 <__libc_init_array+0xc>
 800f0ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f0ce:	4798      	blx	r3
 800f0d0:	3501      	adds	r5, #1
 800f0d2:	e7f2      	b.n	800f0ba <__libc_init_array+0x1e>
 800f0d4:	08017d50 	.word	0x08017d50
 800f0d8:	08017d50 	.word	0x08017d50
 800f0dc:	08017d50 	.word	0x08017d50
 800f0e0:	08017d54 	.word	0x08017d54

0800f0e4 <localtime>:
 800f0e4:	b538      	push	{r3, r4, r5, lr}
 800f0e6:	4b07      	ldr	r3, [pc, #28]	; (800f104 <localtime+0x20>)
 800f0e8:	681c      	ldr	r4, [r3, #0]
 800f0ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f0ec:	4605      	mov	r5, r0
 800f0ee:	b91b      	cbnz	r3, 800f0f8 <localtime+0x14>
 800f0f0:	2024      	movs	r0, #36	; 0x24
 800f0f2:	f000 f8ed 	bl	800f2d0 <malloc>
 800f0f6:	63e0      	str	r0, [r4, #60]	; 0x3c
 800f0f8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800f0fa:	4628      	mov	r0, r5
 800f0fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f100:	f000 b802 	b.w	800f108 <localtime_r>
 800f104:	20000014 	.word	0x20000014

0800f108 <localtime_r>:
 800f108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f10c:	460c      	mov	r4, r1
 800f10e:	4680      	mov	r8, r0
 800f110:	f005 ff4c 	bl	8014fac <__gettzinfo>
 800f114:	4621      	mov	r1, r4
 800f116:	4607      	mov	r7, r0
 800f118:	4640      	mov	r0, r8
 800f11a:	f005 ff4b 	bl	8014fb4 <gmtime_r>
 800f11e:	6946      	ldr	r6, [r0, #20]
 800f120:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 800f124:	07b3      	lsls	r3, r6, #30
 800f126:	4604      	mov	r4, r0
 800f128:	d105      	bne.n	800f136 <localtime_r+0x2e>
 800f12a:	2264      	movs	r2, #100	; 0x64
 800f12c:	fb96 f3f2 	sdiv	r3, r6, r2
 800f130:	fb02 6313 	mls	r3, r2, r3, r6
 800f134:	b9fb      	cbnz	r3, 800f176 <localtime_r+0x6e>
 800f136:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800f13a:	fb96 f5f3 	sdiv	r5, r6, r3
 800f13e:	fb03 6515 	mls	r5, r3, r5, r6
 800f142:	fab5 f585 	clz	r5, r5
 800f146:	096d      	lsrs	r5, r5, #5
 800f148:	4b5f      	ldr	r3, [pc, #380]	; (800f2c8 <localtime_r+0x1c0>)
 800f14a:	2230      	movs	r2, #48	; 0x30
 800f14c:	fb02 3505 	mla	r5, r2, r5, r3
 800f150:	f002 fea2 	bl	8011e98 <__tz_lock>
 800f154:	f002 feac 	bl	8011eb0 <_tzset_unlocked>
 800f158:	4b5c      	ldr	r3, [pc, #368]	; (800f2cc <localtime_r+0x1c4>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	b1e3      	cbz	r3, 800f198 <localtime_r+0x90>
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	429e      	cmp	r6, r3
 800f162:	d10a      	bne.n	800f17a <localtime_r+0x72>
 800f164:	6839      	ldr	r1, [r7, #0]
 800f166:	f8d8 3000 	ldr.w	r3, [r8]
 800f16a:	69fa      	ldr	r2, [r7, #28]
 800f16c:	b969      	cbnz	r1, 800f18a <localtime_r+0x82>
 800f16e:	4293      	cmp	r3, r2
 800f170:	db0d      	blt.n	800f18e <localtime_r+0x86>
 800f172:	2301      	movs	r3, #1
 800f174:	e010      	b.n	800f198 <localtime_r+0x90>
 800f176:	2501      	movs	r5, #1
 800f178:	e7e6      	b.n	800f148 <localtime_r+0x40>
 800f17a:	4630      	mov	r0, r6
 800f17c:	f002 fde4 	bl	8011d48 <__tzcalc_limits>
 800f180:	2800      	cmp	r0, #0
 800f182:	d1ef      	bne.n	800f164 <localtime_r+0x5c>
 800f184:	f04f 33ff 	mov.w	r3, #4294967295
 800f188:	e006      	b.n	800f198 <localtime_r+0x90>
 800f18a:	4293      	cmp	r3, r2
 800f18c:	db55      	blt.n	800f23a <localtime_r+0x132>
 800f18e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f190:	4293      	cmp	r3, r2
 800f192:	bfac      	ite	ge
 800f194:	2300      	movge	r3, #0
 800f196:	2301      	movlt	r3, #1
 800f198:	6223      	str	r3, [r4, #32]
 800f19a:	6a23      	ldr	r3, [r4, #32]
 800f19c:	2b01      	cmp	r3, #1
 800f19e:	bf0c      	ite	eq
 800f1a0:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 800f1a2:	6a39      	ldrne	r1, [r7, #32]
 800f1a4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800f1a8:	203c      	movs	r0, #60	; 0x3c
 800f1aa:	fb91 f6f3 	sdiv	r6, r1, r3
 800f1ae:	fb03 1316 	mls	r3, r3, r6, r1
 800f1b2:	6861      	ldr	r1, [r4, #4]
 800f1b4:	fb93 f2f0 	sdiv	r2, r3, r0
 800f1b8:	fb00 3012 	mls	r0, r0, r2, r3
 800f1bc:	6823      	ldr	r3, [r4, #0]
 800f1be:	1a89      	subs	r1, r1, r2
 800f1c0:	68a2      	ldr	r2, [r4, #8]
 800f1c2:	6061      	str	r1, [r4, #4]
 800f1c4:	1a1b      	subs	r3, r3, r0
 800f1c6:	1b92      	subs	r2, r2, r6
 800f1c8:	2b3b      	cmp	r3, #59	; 0x3b
 800f1ca:	6023      	str	r3, [r4, #0]
 800f1cc:	60a2      	str	r2, [r4, #8]
 800f1ce:	dd36      	ble.n	800f23e <localtime_r+0x136>
 800f1d0:	3101      	adds	r1, #1
 800f1d2:	6061      	str	r1, [r4, #4]
 800f1d4:	3b3c      	subs	r3, #60	; 0x3c
 800f1d6:	6023      	str	r3, [r4, #0]
 800f1d8:	6863      	ldr	r3, [r4, #4]
 800f1da:	2b3b      	cmp	r3, #59	; 0x3b
 800f1dc:	dd35      	ble.n	800f24a <localtime_r+0x142>
 800f1de:	3201      	adds	r2, #1
 800f1e0:	60a2      	str	r2, [r4, #8]
 800f1e2:	3b3c      	subs	r3, #60	; 0x3c
 800f1e4:	6063      	str	r3, [r4, #4]
 800f1e6:	68a3      	ldr	r3, [r4, #8]
 800f1e8:	2b17      	cmp	r3, #23
 800f1ea:	dd34      	ble.n	800f256 <localtime_r+0x14e>
 800f1ec:	69e2      	ldr	r2, [r4, #28]
 800f1ee:	3201      	adds	r2, #1
 800f1f0:	61e2      	str	r2, [r4, #28]
 800f1f2:	69a2      	ldr	r2, [r4, #24]
 800f1f4:	3201      	adds	r2, #1
 800f1f6:	2a06      	cmp	r2, #6
 800f1f8:	bfc8      	it	gt
 800f1fa:	2200      	movgt	r2, #0
 800f1fc:	61a2      	str	r2, [r4, #24]
 800f1fe:	68e2      	ldr	r2, [r4, #12]
 800f200:	3b18      	subs	r3, #24
 800f202:	3201      	adds	r2, #1
 800f204:	60a3      	str	r3, [r4, #8]
 800f206:	6923      	ldr	r3, [r4, #16]
 800f208:	60e2      	str	r2, [r4, #12]
 800f20a:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 800f20e:	428a      	cmp	r2, r1
 800f210:	dd0e      	ble.n	800f230 <localtime_r+0x128>
 800f212:	3301      	adds	r3, #1
 800f214:	2b0c      	cmp	r3, #12
 800f216:	bf0c      	ite	eq
 800f218:	6963      	ldreq	r3, [r4, #20]
 800f21a:	6123      	strne	r3, [r4, #16]
 800f21c:	eba2 0201 	sub.w	r2, r2, r1
 800f220:	60e2      	str	r2, [r4, #12]
 800f222:	bf01      	itttt	eq
 800f224:	3301      	addeq	r3, #1
 800f226:	2200      	moveq	r2, #0
 800f228:	6122      	streq	r2, [r4, #16]
 800f22a:	6163      	streq	r3, [r4, #20]
 800f22c:	bf08      	it	eq
 800f22e:	61e2      	streq	r2, [r4, #28]
 800f230:	f002 fe38 	bl	8011ea4 <__tz_unlock>
 800f234:	4620      	mov	r0, r4
 800f236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f23a:	2300      	movs	r3, #0
 800f23c:	e7ac      	b.n	800f198 <localtime_r+0x90>
 800f23e:	2b00      	cmp	r3, #0
 800f240:	daca      	bge.n	800f1d8 <localtime_r+0xd0>
 800f242:	3901      	subs	r1, #1
 800f244:	6061      	str	r1, [r4, #4]
 800f246:	333c      	adds	r3, #60	; 0x3c
 800f248:	e7c5      	b.n	800f1d6 <localtime_r+0xce>
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	dacb      	bge.n	800f1e6 <localtime_r+0xde>
 800f24e:	3a01      	subs	r2, #1
 800f250:	60a2      	str	r2, [r4, #8]
 800f252:	333c      	adds	r3, #60	; 0x3c
 800f254:	e7c6      	b.n	800f1e4 <localtime_r+0xdc>
 800f256:	2b00      	cmp	r3, #0
 800f258:	daea      	bge.n	800f230 <localtime_r+0x128>
 800f25a:	69e2      	ldr	r2, [r4, #28]
 800f25c:	3a01      	subs	r2, #1
 800f25e:	61e2      	str	r2, [r4, #28]
 800f260:	69a2      	ldr	r2, [r4, #24]
 800f262:	3a01      	subs	r2, #1
 800f264:	bf48      	it	mi
 800f266:	2206      	movmi	r2, #6
 800f268:	61a2      	str	r2, [r4, #24]
 800f26a:	68e2      	ldr	r2, [r4, #12]
 800f26c:	3318      	adds	r3, #24
 800f26e:	3a01      	subs	r2, #1
 800f270:	60e2      	str	r2, [r4, #12]
 800f272:	60a3      	str	r3, [r4, #8]
 800f274:	2a00      	cmp	r2, #0
 800f276:	d1db      	bne.n	800f230 <localtime_r+0x128>
 800f278:	6923      	ldr	r3, [r4, #16]
 800f27a:	3b01      	subs	r3, #1
 800f27c:	d405      	bmi.n	800f28a <localtime_r+0x182>
 800f27e:	6123      	str	r3, [r4, #16]
 800f280:	6923      	ldr	r3, [r4, #16]
 800f282:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800f286:	60e3      	str	r3, [r4, #12]
 800f288:	e7d2      	b.n	800f230 <localtime_r+0x128>
 800f28a:	230b      	movs	r3, #11
 800f28c:	6123      	str	r3, [r4, #16]
 800f28e:	6963      	ldr	r3, [r4, #20]
 800f290:	1e5a      	subs	r2, r3, #1
 800f292:	f012 0f03 	tst.w	r2, #3
 800f296:	6162      	str	r2, [r4, #20]
 800f298:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 800f29c:	d105      	bne.n	800f2aa <localtime_r+0x1a2>
 800f29e:	2164      	movs	r1, #100	; 0x64
 800f2a0:	fb92 f3f1 	sdiv	r3, r2, r1
 800f2a4:	fb01 2313 	mls	r3, r1, r3, r2
 800f2a8:	b963      	cbnz	r3, 800f2c4 <localtime_r+0x1bc>
 800f2aa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800f2ae:	fb92 f3f1 	sdiv	r3, r2, r1
 800f2b2:	fb01 2313 	mls	r3, r1, r3, r2
 800f2b6:	fab3 f383 	clz	r3, r3
 800f2ba:	095b      	lsrs	r3, r3, #5
 800f2bc:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800f2c0:	61e3      	str	r3, [r4, #28]
 800f2c2:	e7dd      	b.n	800f280 <localtime_r+0x178>
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	e7f9      	b.n	800f2bc <localtime_r+0x1b4>
 800f2c8:	08017940 	.word	0x08017940
 800f2cc:	2000097c 	.word	0x2000097c

0800f2d0 <malloc>:
 800f2d0:	4b02      	ldr	r3, [pc, #8]	; (800f2dc <malloc+0xc>)
 800f2d2:	4601      	mov	r1, r0
 800f2d4:	6818      	ldr	r0, [r3, #0]
 800f2d6:	f000 b80b 	b.w	800f2f0 <_malloc_r>
 800f2da:	bf00      	nop
 800f2dc:	20000014 	.word	0x20000014

0800f2e0 <free>:
 800f2e0:	4b02      	ldr	r3, [pc, #8]	; (800f2ec <free+0xc>)
 800f2e2:	4601      	mov	r1, r0
 800f2e4:	6818      	ldr	r0, [r3, #0]
 800f2e6:	f005 b8c1 	b.w	801446c <_free_r>
 800f2ea:	bf00      	nop
 800f2ec:	20000014 	.word	0x20000014

0800f2f0 <_malloc_r>:
 800f2f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2f4:	f101 040b 	add.w	r4, r1, #11
 800f2f8:	2c16      	cmp	r4, #22
 800f2fa:	4681      	mov	r9, r0
 800f2fc:	d907      	bls.n	800f30e <_malloc_r+0x1e>
 800f2fe:	f034 0407 	bics.w	r4, r4, #7
 800f302:	d505      	bpl.n	800f310 <_malloc_r+0x20>
 800f304:	230c      	movs	r3, #12
 800f306:	f8c9 3000 	str.w	r3, [r9]
 800f30a:	2600      	movs	r6, #0
 800f30c:	e131      	b.n	800f572 <_malloc_r+0x282>
 800f30e:	2410      	movs	r4, #16
 800f310:	428c      	cmp	r4, r1
 800f312:	d3f7      	bcc.n	800f304 <_malloc_r+0x14>
 800f314:	4648      	mov	r0, r9
 800f316:	f000 fc69 	bl	800fbec <__malloc_lock>
 800f31a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800f31e:	4d9c      	ldr	r5, [pc, #624]	; (800f590 <_malloc_r+0x2a0>)
 800f320:	d236      	bcs.n	800f390 <_malloc_r+0xa0>
 800f322:	f104 0208 	add.w	r2, r4, #8
 800f326:	442a      	add	r2, r5
 800f328:	f1a2 0108 	sub.w	r1, r2, #8
 800f32c:	6856      	ldr	r6, [r2, #4]
 800f32e:	428e      	cmp	r6, r1
 800f330:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800f334:	d102      	bne.n	800f33c <_malloc_r+0x4c>
 800f336:	68d6      	ldr	r6, [r2, #12]
 800f338:	42b2      	cmp	r2, r6
 800f33a:	d010      	beq.n	800f35e <_malloc_r+0x6e>
 800f33c:	6873      	ldr	r3, [r6, #4]
 800f33e:	68f2      	ldr	r2, [r6, #12]
 800f340:	68b1      	ldr	r1, [r6, #8]
 800f342:	f023 0303 	bic.w	r3, r3, #3
 800f346:	60ca      	str	r2, [r1, #12]
 800f348:	4433      	add	r3, r6
 800f34a:	6091      	str	r1, [r2, #8]
 800f34c:	685a      	ldr	r2, [r3, #4]
 800f34e:	f042 0201 	orr.w	r2, r2, #1
 800f352:	605a      	str	r2, [r3, #4]
 800f354:	4648      	mov	r0, r9
 800f356:	f000 fc4f 	bl	800fbf8 <__malloc_unlock>
 800f35a:	3608      	adds	r6, #8
 800f35c:	e109      	b.n	800f572 <_malloc_r+0x282>
 800f35e:	3302      	adds	r3, #2
 800f360:	4a8c      	ldr	r2, [pc, #560]	; (800f594 <_malloc_r+0x2a4>)
 800f362:	692e      	ldr	r6, [r5, #16]
 800f364:	4296      	cmp	r6, r2
 800f366:	4611      	mov	r1, r2
 800f368:	d06d      	beq.n	800f446 <_malloc_r+0x156>
 800f36a:	6870      	ldr	r0, [r6, #4]
 800f36c:	f020 0003 	bic.w	r0, r0, #3
 800f370:	1b07      	subs	r7, r0, r4
 800f372:	2f0f      	cmp	r7, #15
 800f374:	dd47      	ble.n	800f406 <_malloc_r+0x116>
 800f376:	1933      	adds	r3, r6, r4
 800f378:	f044 0401 	orr.w	r4, r4, #1
 800f37c:	6074      	str	r4, [r6, #4]
 800f37e:	616b      	str	r3, [r5, #20]
 800f380:	612b      	str	r3, [r5, #16]
 800f382:	60da      	str	r2, [r3, #12]
 800f384:	609a      	str	r2, [r3, #8]
 800f386:	f047 0201 	orr.w	r2, r7, #1
 800f38a:	605a      	str	r2, [r3, #4]
 800f38c:	5037      	str	r7, [r6, r0]
 800f38e:	e7e1      	b.n	800f354 <_malloc_r+0x64>
 800f390:	0a63      	lsrs	r3, r4, #9
 800f392:	d02a      	beq.n	800f3ea <_malloc_r+0xfa>
 800f394:	2b04      	cmp	r3, #4
 800f396:	d812      	bhi.n	800f3be <_malloc_r+0xce>
 800f398:	09a3      	lsrs	r3, r4, #6
 800f39a:	3338      	adds	r3, #56	; 0x38
 800f39c:	1c5a      	adds	r2, r3, #1
 800f39e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800f3a2:	f1a2 0008 	sub.w	r0, r2, #8
 800f3a6:	6856      	ldr	r6, [r2, #4]
 800f3a8:	4286      	cmp	r6, r0
 800f3aa:	d006      	beq.n	800f3ba <_malloc_r+0xca>
 800f3ac:	6872      	ldr	r2, [r6, #4]
 800f3ae:	f022 0203 	bic.w	r2, r2, #3
 800f3b2:	1b11      	subs	r1, r2, r4
 800f3b4:	290f      	cmp	r1, #15
 800f3b6:	dd1c      	ble.n	800f3f2 <_malloc_r+0x102>
 800f3b8:	3b01      	subs	r3, #1
 800f3ba:	3301      	adds	r3, #1
 800f3bc:	e7d0      	b.n	800f360 <_malloc_r+0x70>
 800f3be:	2b14      	cmp	r3, #20
 800f3c0:	d801      	bhi.n	800f3c6 <_malloc_r+0xd6>
 800f3c2:	335b      	adds	r3, #91	; 0x5b
 800f3c4:	e7ea      	b.n	800f39c <_malloc_r+0xac>
 800f3c6:	2b54      	cmp	r3, #84	; 0x54
 800f3c8:	d802      	bhi.n	800f3d0 <_malloc_r+0xe0>
 800f3ca:	0b23      	lsrs	r3, r4, #12
 800f3cc:	336e      	adds	r3, #110	; 0x6e
 800f3ce:	e7e5      	b.n	800f39c <_malloc_r+0xac>
 800f3d0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800f3d4:	d802      	bhi.n	800f3dc <_malloc_r+0xec>
 800f3d6:	0be3      	lsrs	r3, r4, #15
 800f3d8:	3377      	adds	r3, #119	; 0x77
 800f3da:	e7df      	b.n	800f39c <_malloc_r+0xac>
 800f3dc:	f240 5254 	movw	r2, #1364	; 0x554
 800f3e0:	4293      	cmp	r3, r2
 800f3e2:	d804      	bhi.n	800f3ee <_malloc_r+0xfe>
 800f3e4:	0ca3      	lsrs	r3, r4, #18
 800f3e6:	337c      	adds	r3, #124	; 0x7c
 800f3e8:	e7d8      	b.n	800f39c <_malloc_r+0xac>
 800f3ea:	233f      	movs	r3, #63	; 0x3f
 800f3ec:	e7d6      	b.n	800f39c <_malloc_r+0xac>
 800f3ee:	237e      	movs	r3, #126	; 0x7e
 800f3f0:	e7d4      	b.n	800f39c <_malloc_r+0xac>
 800f3f2:	2900      	cmp	r1, #0
 800f3f4:	68f1      	ldr	r1, [r6, #12]
 800f3f6:	db04      	blt.n	800f402 <_malloc_r+0x112>
 800f3f8:	68b3      	ldr	r3, [r6, #8]
 800f3fa:	60d9      	str	r1, [r3, #12]
 800f3fc:	608b      	str	r3, [r1, #8]
 800f3fe:	18b3      	adds	r3, r6, r2
 800f400:	e7a4      	b.n	800f34c <_malloc_r+0x5c>
 800f402:	460e      	mov	r6, r1
 800f404:	e7d0      	b.n	800f3a8 <_malloc_r+0xb8>
 800f406:	2f00      	cmp	r7, #0
 800f408:	616a      	str	r2, [r5, #20]
 800f40a:	612a      	str	r2, [r5, #16]
 800f40c:	db05      	blt.n	800f41a <_malloc_r+0x12a>
 800f40e:	4430      	add	r0, r6
 800f410:	6843      	ldr	r3, [r0, #4]
 800f412:	f043 0301 	orr.w	r3, r3, #1
 800f416:	6043      	str	r3, [r0, #4]
 800f418:	e79c      	b.n	800f354 <_malloc_r+0x64>
 800f41a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800f41e:	d244      	bcs.n	800f4aa <_malloc_r+0x1ba>
 800f420:	08c0      	lsrs	r0, r0, #3
 800f422:	1087      	asrs	r7, r0, #2
 800f424:	2201      	movs	r2, #1
 800f426:	fa02 f707 	lsl.w	r7, r2, r7
 800f42a:	686a      	ldr	r2, [r5, #4]
 800f42c:	3001      	adds	r0, #1
 800f42e:	433a      	orrs	r2, r7
 800f430:	606a      	str	r2, [r5, #4]
 800f432:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800f436:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800f43a:	60b7      	str	r7, [r6, #8]
 800f43c:	3a08      	subs	r2, #8
 800f43e:	60f2      	str	r2, [r6, #12]
 800f440:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 800f444:	60fe      	str	r6, [r7, #12]
 800f446:	2001      	movs	r0, #1
 800f448:	109a      	asrs	r2, r3, #2
 800f44a:	fa00 f202 	lsl.w	r2, r0, r2
 800f44e:	6868      	ldr	r0, [r5, #4]
 800f450:	4282      	cmp	r2, r0
 800f452:	f200 80a1 	bhi.w	800f598 <_malloc_r+0x2a8>
 800f456:	4202      	tst	r2, r0
 800f458:	d106      	bne.n	800f468 <_malloc_r+0x178>
 800f45a:	f023 0303 	bic.w	r3, r3, #3
 800f45e:	0052      	lsls	r2, r2, #1
 800f460:	4202      	tst	r2, r0
 800f462:	f103 0304 	add.w	r3, r3, #4
 800f466:	d0fa      	beq.n	800f45e <_malloc_r+0x16e>
 800f468:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800f46c:	46e0      	mov	r8, ip
 800f46e:	469e      	mov	lr, r3
 800f470:	f8d8 600c 	ldr.w	r6, [r8, #12]
 800f474:	4546      	cmp	r6, r8
 800f476:	d153      	bne.n	800f520 <_malloc_r+0x230>
 800f478:	f10e 0e01 	add.w	lr, lr, #1
 800f47c:	f01e 0f03 	tst.w	lr, #3
 800f480:	f108 0808 	add.w	r8, r8, #8
 800f484:	d1f4      	bne.n	800f470 <_malloc_r+0x180>
 800f486:	0798      	lsls	r0, r3, #30
 800f488:	d179      	bne.n	800f57e <_malloc_r+0x28e>
 800f48a:	686b      	ldr	r3, [r5, #4]
 800f48c:	ea23 0302 	bic.w	r3, r3, r2
 800f490:	606b      	str	r3, [r5, #4]
 800f492:	6868      	ldr	r0, [r5, #4]
 800f494:	0052      	lsls	r2, r2, #1
 800f496:	4282      	cmp	r2, r0
 800f498:	d87e      	bhi.n	800f598 <_malloc_r+0x2a8>
 800f49a:	2a00      	cmp	r2, #0
 800f49c:	d07c      	beq.n	800f598 <_malloc_r+0x2a8>
 800f49e:	4673      	mov	r3, lr
 800f4a0:	4202      	tst	r2, r0
 800f4a2:	d1e1      	bne.n	800f468 <_malloc_r+0x178>
 800f4a4:	3304      	adds	r3, #4
 800f4a6:	0052      	lsls	r2, r2, #1
 800f4a8:	e7fa      	b.n	800f4a0 <_malloc_r+0x1b0>
 800f4aa:	0a42      	lsrs	r2, r0, #9
 800f4ac:	2a04      	cmp	r2, #4
 800f4ae:	d815      	bhi.n	800f4dc <_malloc_r+0x1ec>
 800f4b0:	0982      	lsrs	r2, r0, #6
 800f4b2:	3238      	adds	r2, #56	; 0x38
 800f4b4:	1c57      	adds	r7, r2, #1
 800f4b6:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800f4ba:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 800f4be:	45be      	cmp	lr, r7
 800f4c0:	d126      	bne.n	800f510 <_malloc_r+0x220>
 800f4c2:	2001      	movs	r0, #1
 800f4c4:	1092      	asrs	r2, r2, #2
 800f4c6:	fa00 f202 	lsl.w	r2, r0, r2
 800f4ca:	6868      	ldr	r0, [r5, #4]
 800f4cc:	4310      	orrs	r0, r2
 800f4ce:	6068      	str	r0, [r5, #4]
 800f4d0:	f8c6 e00c 	str.w	lr, [r6, #12]
 800f4d4:	60b7      	str	r7, [r6, #8]
 800f4d6:	f8ce 6008 	str.w	r6, [lr, #8]
 800f4da:	e7b3      	b.n	800f444 <_malloc_r+0x154>
 800f4dc:	2a14      	cmp	r2, #20
 800f4de:	d801      	bhi.n	800f4e4 <_malloc_r+0x1f4>
 800f4e0:	325b      	adds	r2, #91	; 0x5b
 800f4e2:	e7e7      	b.n	800f4b4 <_malloc_r+0x1c4>
 800f4e4:	2a54      	cmp	r2, #84	; 0x54
 800f4e6:	d802      	bhi.n	800f4ee <_malloc_r+0x1fe>
 800f4e8:	0b02      	lsrs	r2, r0, #12
 800f4ea:	326e      	adds	r2, #110	; 0x6e
 800f4ec:	e7e2      	b.n	800f4b4 <_malloc_r+0x1c4>
 800f4ee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800f4f2:	d802      	bhi.n	800f4fa <_malloc_r+0x20a>
 800f4f4:	0bc2      	lsrs	r2, r0, #15
 800f4f6:	3277      	adds	r2, #119	; 0x77
 800f4f8:	e7dc      	b.n	800f4b4 <_malloc_r+0x1c4>
 800f4fa:	f240 5754 	movw	r7, #1364	; 0x554
 800f4fe:	42ba      	cmp	r2, r7
 800f500:	bf9a      	itte	ls
 800f502:	0c82      	lsrls	r2, r0, #18
 800f504:	327c      	addls	r2, #124	; 0x7c
 800f506:	227e      	movhi	r2, #126	; 0x7e
 800f508:	e7d4      	b.n	800f4b4 <_malloc_r+0x1c4>
 800f50a:	68bf      	ldr	r7, [r7, #8]
 800f50c:	45be      	cmp	lr, r7
 800f50e:	d004      	beq.n	800f51a <_malloc_r+0x22a>
 800f510:	687a      	ldr	r2, [r7, #4]
 800f512:	f022 0203 	bic.w	r2, r2, #3
 800f516:	4290      	cmp	r0, r2
 800f518:	d3f7      	bcc.n	800f50a <_malloc_r+0x21a>
 800f51a:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800f51e:	e7d7      	b.n	800f4d0 <_malloc_r+0x1e0>
 800f520:	6870      	ldr	r0, [r6, #4]
 800f522:	68f7      	ldr	r7, [r6, #12]
 800f524:	f020 0003 	bic.w	r0, r0, #3
 800f528:	eba0 0a04 	sub.w	sl, r0, r4
 800f52c:	f1ba 0f0f 	cmp.w	sl, #15
 800f530:	dd10      	ble.n	800f554 <_malloc_r+0x264>
 800f532:	68b2      	ldr	r2, [r6, #8]
 800f534:	1933      	adds	r3, r6, r4
 800f536:	f044 0401 	orr.w	r4, r4, #1
 800f53a:	6074      	str	r4, [r6, #4]
 800f53c:	60d7      	str	r7, [r2, #12]
 800f53e:	60ba      	str	r2, [r7, #8]
 800f540:	f04a 0201 	orr.w	r2, sl, #1
 800f544:	616b      	str	r3, [r5, #20]
 800f546:	612b      	str	r3, [r5, #16]
 800f548:	60d9      	str	r1, [r3, #12]
 800f54a:	6099      	str	r1, [r3, #8]
 800f54c:	605a      	str	r2, [r3, #4]
 800f54e:	f846 a000 	str.w	sl, [r6, r0]
 800f552:	e6ff      	b.n	800f354 <_malloc_r+0x64>
 800f554:	f1ba 0f00 	cmp.w	sl, #0
 800f558:	db0f      	blt.n	800f57a <_malloc_r+0x28a>
 800f55a:	4430      	add	r0, r6
 800f55c:	6843      	ldr	r3, [r0, #4]
 800f55e:	f043 0301 	orr.w	r3, r3, #1
 800f562:	6043      	str	r3, [r0, #4]
 800f564:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800f568:	4648      	mov	r0, r9
 800f56a:	60df      	str	r7, [r3, #12]
 800f56c:	60bb      	str	r3, [r7, #8]
 800f56e:	f000 fb43 	bl	800fbf8 <__malloc_unlock>
 800f572:	4630      	mov	r0, r6
 800f574:	b003      	add	sp, #12
 800f576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f57a:	463e      	mov	r6, r7
 800f57c:	e77a      	b.n	800f474 <_malloc_r+0x184>
 800f57e:	f85c 0908 	ldr.w	r0, [ip], #-8
 800f582:	4584      	cmp	ip, r0
 800f584:	f103 33ff 	add.w	r3, r3, #4294967295
 800f588:	f43f af7d 	beq.w	800f486 <_malloc_r+0x196>
 800f58c:	e781      	b.n	800f492 <_malloc_r+0x1a2>
 800f58e:	bf00      	nop
 800f590:	20000108 	.word	0x20000108
 800f594:	20000110 	.word	0x20000110
 800f598:	f8d5 b008 	ldr.w	fp, [r5, #8]
 800f59c:	f8db 6004 	ldr.w	r6, [fp, #4]
 800f5a0:	f026 0603 	bic.w	r6, r6, #3
 800f5a4:	42b4      	cmp	r4, r6
 800f5a6:	d803      	bhi.n	800f5b0 <_malloc_r+0x2c0>
 800f5a8:	1b33      	subs	r3, r6, r4
 800f5aa:	2b0f      	cmp	r3, #15
 800f5ac:	f300 8096 	bgt.w	800f6dc <_malloc_r+0x3ec>
 800f5b0:	4a4f      	ldr	r2, [pc, #316]	; (800f6f0 <_malloc_r+0x400>)
 800f5b2:	6817      	ldr	r7, [r2, #0]
 800f5b4:	4a4f      	ldr	r2, [pc, #316]	; (800f6f4 <_malloc_r+0x404>)
 800f5b6:	6811      	ldr	r1, [r2, #0]
 800f5b8:	3710      	adds	r7, #16
 800f5ba:	3101      	adds	r1, #1
 800f5bc:	eb0b 0306 	add.w	r3, fp, r6
 800f5c0:	4427      	add	r7, r4
 800f5c2:	d005      	beq.n	800f5d0 <_malloc_r+0x2e0>
 800f5c4:	494c      	ldr	r1, [pc, #304]	; (800f6f8 <_malloc_r+0x408>)
 800f5c6:	3901      	subs	r1, #1
 800f5c8:	440f      	add	r7, r1
 800f5ca:	3101      	adds	r1, #1
 800f5cc:	4249      	negs	r1, r1
 800f5ce:	400f      	ands	r7, r1
 800f5d0:	4639      	mov	r1, r7
 800f5d2:	4648      	mov	r0, r9
 800f5d4:	9201      	str	r2, [sp, #4]
 800f5d6:	9300      	str	r3, [sp, #0]
 800f5d8:	f000 fb94 	bl	800fd04 <_sbrk_r>
 800f5dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f5e0:	4680      	mov	r8, r0
 800f5e2:	d056      	beq.n	800f692 <_malloc_r+0x3a2>
 800f5e4:	9b00      	ldr	r3, [sp, #0]
 800f5e6:	9a01      	ldr	r2, [sp, #4]
 800f5e8:	4283      	cmp	r3, r0
 800f5ea:	d901      	bls.n	800f5f0 <_malloc_r+0x300>
 800f5ec:	45ab      	cmp	fp, r5
 800f5ee:	d150      	bne.n	800f692 <_malloc_r+0x3a2>
 800f5f0:	4842      	ldr	r0, [pc, #264]	; (800f6fc <_malloc_r+0x40c>)
 800f5f2:	6801      	ldr	r1, [r0, #0]
 800f5f4:	4543      	cmp	r3, r8
 800f5f6:	eb07 0e01 	add.w	lr, r7, r1
 800f5fa:	f8c0 e000 	str.w	lr, [r0]
 800f5fe:	4940      	ldr	r1, [pc, #256]	; (800f700 <_malloc_r+0x410>)
 800f600:	4682      	mov	sl, r0
 800f602:	d113      	bne.n	800f62c <_malloc_r+0x33c>
 800f604:	420b      	tst	r3, r1
 800f606:	d111      	bne.n	800f62c <_malloc_r+0x33c>
 800f608:	68ab      	ldr	r3, [r5, #8]
 800f60a:	443e      	add	r6, r7
 800f60c:	f046 0601 	orr.w	r6, r6, #1
 800f610:	605e      	str	r6, [r3, #4]
 800f612:	4a3c      	ldr	r2, [pc, #240]	; (800f704 <_malloc_r+0x414>)
 800f614:	f8da 3000 	ldr.w	r3, [sl]
 800f618:	6811      	ldr	r1, [r2, #0]
 800f61a:	428b      	cmp	r3, r1
 800f61c:	bf88      	it	hi
 800f61e:	6013      	strhi	r3, [r2, #0]
 800f620:	4a39      	ldr	r2, [pc, #228]	; (800f708 <_malloc_r+0x418>)
 800f622:	6811      	ldr	r1, [r2, #0]
 800f624:	428b      	cmp	r3, r1
 800f626:	bf88      	it	hi
 800f628:	6013      	strhi	r3, [r2, #0]
 800f62a:	e032      	b.n	800f692 <_malloc_r+0x3a2>
 800f62c:	6810      	ldr	r0, [r2, #0]
 800f62e:	3001      	adds	r0, #1
 800f630:	bf1b      	ittet	ne
 800f632:	eba8 0303 	subne.w	r3, r8, r3
 800f636:	4473      	addne	r3, lr
 800f638:	f8c2 8000 	streq.w	r8, [r2]
 800f63c:	f8ca 3000 	strne.w	r3, [sl]
 800f640:	f018 0007 	ands.w	r0, r8, #7
 800f644:	bf1c      	itt	ne
 800f646:	f1c0 0008 	rsbne	r0, r0, #8
 800f64a:	4480      	addne	r8, r0
 800f64c:	4b2a      	ldr	r3, [pc, #168]	; (800f6f8 <_malloc_r+0x408>)
 800f64e:	4447      	add	r7, r8
 800f650:	4418      	add	r0, r3
 800f652:	400f      	ands	r7, r1
 800f654:	1bc7      	subs	r7, r0, r7
 800f656:	4639      	mov	r1, r7
 800f658:	4648      	mov	r0, r9
 800f65a:	f000 fb53 	bl	800fd04 <_sbrk_r>
 800f65e:	1c43      	adds	r3, r0, #1
 800f660:	bf08      	it	eq
 800f662:	4640      	moveq	r0, r8
 800f664:	f8da 3000 	ldr.w	r3, [sl]
 800f668:	f8c5 8008 	str.w	r8, [r5, #8]
 800f66c:	bf08      	it	eq
 800f66e:	2700      	moveq	r7, #0
 800f670:	eba0 0008 	sub.w	r0, r0, r8
 800f674:	443b      	add	r3, r7
 800f676:	4407      	add	r7, r0
 800f678:	f047 0701 	orr.w	r7, r7, #1
 800f67c:	45ab      	cmp	fp, r5
 800f67e:	f8ca 3000 	str.w	r3, [sl]
 800f682:	f8c8 7004 	str.w	r7, [r8, #4]
 800f686:	d0c4      	beq.n	800f612 <_malloc_r+0x322>
 800f688:	2e0f      	cmp	r6, #15
 800f68a:	d810      	bhi.n	800f6ae <_malloc_r+0x3be>
 800f68c:	2301      	movs	r3, #1
 800f68e:	f8c8 3004 	str.w	r3, [r8, #4]
 800f692:	68ab      	ldr	r3, [r5, #8]
 800f694:	685a      	ldr	r2, [r3, #4]
 800f696:	f022 0203 	bic.w	r2, r2, #3
 800f69a:	4294      	cmp	r4, r2
 800f69c:	eba2 0304 	sub.w	r3, r2, r4
 800f6a0:	d801      	bhi.n	800f6a6 <_malloc_r+0x3b6>
 800f6a2:	2b0f      	cmp	r3, #15
 800f6a4:	dc1a      	bgt.n	800f6dc <_malloc_r+0x3ec>
 800f6a6:	4648      	mov	r0, r9
 800f6a8:	f000 faa6 	bl	800fbf8 <__malloc_unlock>
 800f6ac:	e62d      	b.n	800f30a <_malloc_r+0x1a>
 800f6ae:	f8db 3004 	ldr.w	r3, [fp, #4]
 800f6b2:	3e0c      	subs	r6, #12
 800f6b4:	f026 0607 	bic.w	r6, r6, #7
 800f6b8:	f003 0301 	and.w	r3, r3, #1
 800f6bc:	4333      	orrs	r3, r6
 800f6be:	f8cb 3004 	str.w	r3, [fp, #4]
 800f6c2:	eb0b 0306 	add.w	r3, fp, r6
 800f6c6:	2205      	movs	r2, #5
 800f6c8:	2e0f      	cmp	r6, #15
 800f6ca:	605a      	str	r2, [r3, #4]
 800f6cc:	609a      	str	r2, [r3, #8]
 800f6ce:	d9a0      	bls.n	800f612 <_malloc_r+0x322>
 800f6d0:	f10b 0108 	add.w	r1, fp, #8
 800f6d4:	4648      	mov	r0, r9
 800f6d6:	f004 fec9 	bl	801446c <_free_r>
 800f6da:	e79a      	b.n	800f612 <_malloc_r+0x322>
 800f6dc:	68ae      	ldr	r6, [r5, #8]
 800f6de:	f044 0201 	orr.w	r2, r4, #1
 800f6e2:	4434      	add	r4, r6
 800f6e4:	f043 0301 	orr.w	r3, r3, #1
 800f6e8:	6072      	str	r2, [r6, #4]
 800f6ea:	60ac      	str	r4, [r5, #8]
 800f6ec:	6063      	str	r3, [r4, #4]
 800f6ee:	e631      	b.n	800f354 <_malloc_r+0x64>
 800f6f0:	2000095c 	.word	0x2000095c
 800f6f4:	20000510 	.word	0x20000510
 800f6f8:	00000080 	.word	0x00000080
 800f6fc:	2000092c 	.word	0x2000092c
 800f700:	0000007f 	.word	0x0000007f
 800f704:	20000954 	.word	0x20000954
 800f708:	20000958 	.word	0x20000958

0800f70c <memcpy>:
 800f70c:	b510      	push	{r4, lr}
 800f70e:	1e43      	subs	r3, r0, #1
 800f710:	440a      	add	r2, r1
 800f712:	4291      	cmp	r1, r2
 800f714:	d100      	bne.n	800f718 <memcpy+0xc>
 800f716:	bd10      	pop	{r4, pc}
 800f718:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f71c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f720:	e7f7      	b.n	800f712 <memcpy+0x6>

0800f722 <memset>:
 800f722:	4402      	add	r2, r0
 800f724:	4603      	mov	r3, r0
 800f726:	4293      	cmp	r3, r2
 800f728:	d100      	bne.n	800f72c <memset+0xa>
 800f72a:	4770      	bx	lr
 800f72c:	f803 1b01 	strb.w	r1, [r3], #1
 800f730:	e7f9      	b.n	800f726 <memset+0x4>
	...

0800f734 <validate_structure>:
 800f734:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f736:	6801      	ldr	r1, [r0, #0]
 800f738:	293b      	cmp	r1, #59	; 0x3b
 800f73a:	4604      	mov	r4, r0
 800f73c:	d911      	bls.n	800f762 <validate_structure+0x2e>
 800f73e:	223c      	movs	r2, #60	; 0x3c
 800f740:	4668      	mov	r0, sp
 800f742:	f003 fe23 	bl	801338c <div>
 800f746:	9a01      	ldr	r2, [sp, #4]
 800f748:	6863      	ldr	r3, [r4, #4]
 800f74a:	9900      	ldr	r1, [sp, #0]
 800f74c:	2a00      	cmp	r2, #0
 800f74e:	440b      	add	r3, r1
 800f750:	6063      	str	r3, [r4, #4]
 800f752:	bfbb      	ittet	lt
 800f754:	323c      	addlt	r2, #60	; 0x3c
 800f756:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f75a:	6022      	strge	r2, [r4, #0]
 800f75c:	6022      	strlt	r2, [r4, #0]
 800f75e:	bfb8      	it	lt
 800f760:	6063      	strlt	r3, [r4, #4]
 800f762:	6861      	ldr	r1, [r4, #4]
 800f764:	293b      	cmp	r1, #59	; 0x3b
 800f766:	d911      	bls.n	800f78c <validate_structure+0x58>
 800f768:	223c      	movs	r2, #60	; 0x3c
 800f76a:	4668      	mov	r0, sp
 800f76c:	f003 fe0e 	bl	801338c <div>
 800f770:	9a01      	ldr	r2, [sp, #4]
 800f772:	68a3      	ldr	r3, [r4, #8]
 800f774:	9900      	ldr	r1, [sp, #0]
 800f776:	2a00      	cmp	r2, #0
 800f778:	440b      	add	r3, r1
 800f77a:	60a3      	str	r3, [r4, #8]
 800f77c:	bfbb      	ittet	lt
 800f77e:	323c      	addlt	r2, #60	; 0x3c
 800f780:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f784:	6062      	strge	r2, [r4, #4]
 800f786:	6062      	strlt	r2, [r4, #4]
 800f788:	bfb8      	it	lt
 800f78a:	60a3      	strlt	r3, [r4, #8]
 800f78c:	68a1      	ldr	r1, [r4, #8]
 800f78e:	2917      	cmp	r1, #23
 800f790:	d911      	bls.n	800f7b6 <validate_structure+0x82>
 800f792:	2218      	movs	r2, #24
 800f794:	4668      	mov	r0, sp
 800f796:	f003 fdf9 	bl	801338c <div>
 800f79a:	9a01      	ldr	r2, [sp, #4]
 800f79c:	68e3      	ldr	r3, [r4, #12]
 800f79e:	9900      	ldr	r1, [sp, #0]
 800f7a0:	2a00      	cmp	r2, #0
 800f7a2:	440b      	add	r3, r1
 800f7a4:	60e3      	str	r3, [r4, #12]
 800f7a6:	bfbb      	ittet	lt
 800f7a8:	3218      	addlt	r2, #24
 800f7aa:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f7ae:	60a2      	strge	r2, [r4, #8]
 800f7b0:	60a2      	strlt	r2, [r4, #8]
 800f7b2:	bfb8      	it	lt
 800f7b4:	60e3      	strlt	r3, [r4, #12]
 800f7b6:	6921      	ldr	r1, [r4, #16]
 800f7b8:	290b      	cmp	r1, #11
 800f7ba:	d911      	bls.n	800f7e0 <validate_structure+0xac>
 800f7bc:	220c      	movs	r2, #12
 800f7be:	4668      	mov	r0, sp
 800f7c0:	f003 fde4 	bl	801338c <div>
 800f7c4:	9a01      	ldr	r2, [sp, #4]
 800f7c6:	6963      	ldr	r3, [r4, #20]
 800f7c8:	9900      	ldr	r1, [sp, #0]
 800f7ca:	2a00      	cmp	r2, #0
 800f7cc:	440b      	add	r3, r1
 800f7ce:	6163      	str	r3, [r4, #20]
 800f7d0:	bfbb      	ittet	lt
 800f7d2:	320c      	addlt	r2, #12
 800f7d4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800f7d8:	6122      	strge	r2, [r4, #16]
 800f7da:	6122      	strlt	r2, [r4, #16]
 800f7dc:	bfb8      	it	lt
 800f7de:	6163      	strlt	r3, [r4, #20]
 800f7e0:	6963      	ldr	r3, [r4, #20]
 800f7e2:	0799      	lsls	r1, r3, #30
 800f7e4:	d143      	bne.n	800f86e <validate_structure+0x13a>
 800f7e6:	2164      	movs	r1, #100	; 0x64
 800f7e8:	fb93 f2f1 	sdiv	r2, r3, r1
 800f7ec:	fb01 3212 	mls	r2, r1, r2, r3
 800f7f0:	2a00      	cmp	r2, #0
 800f7f2:	d13e      	bne.n	800f872 <validate_structure+0x13e>
 800f7f4:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800f7f8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800f7fc:	fb93 f2f1 	sdiv	r2, r3, r1
 800f800:	fb01 3312 	mls	r3, r1, r2, r3
 800f804:	2b00      	cmp	r3, #0
 800f806:	bf14      	ite	ne
 800f808:	231c      	movne	r3, #28
 800f80a:	231d      	moveq	r3, #29
 800f80c:	68e2      	ldr	r2, [r4, #12]
 800f80e:	2a00      	cmp	r2, #0
 800f810:	dd31      	ble.n	800f876 <validate_structure+0x142>
 800f812:	4f37      	ldr	r7, [pc, #220]	; (800f8f0 <validate_structure+0x1bc>)
 800f814:	2602      	movs	r6, #2
 800f816:	f04f 0e00 	mov.w	lr, #0
 800f81a:	2064      	movs	r0, #100	; 0x64
 800f81c:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800f820:	6921      	ldr	r1, [r4, #16]
 800f822:	68e2      	ldr	r2, [r4, #12]
 800f824:	2901      	cmp	r1, #1
 800f826:	d05d      	beq.n	800f8e4 <validate_structure+0x1b0>
 800f828:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 800f82c:	4562      	cmp	r2, ip
 800f82e:	dd2c      	ble.n	800f88a <validate_structure+0x156>
 800f830:	3101      	adds	r1, #1
 800f832:	eba2 020c 	sub.w	r2, r2, ip
 800f836:	290c      	cmp	r1, #12
 800f838:	60e2      	str	r2, [r4, #12]
 800f83a:	6121      	str	r1, [r4, #16]
 800f83c:	d1f0      	bne.n	800f820 <validate_structure+0xec>
 800f83e:	6963      	ldr	r3, [r4, #20]
 800f840:	f8c4 e010 	str.w	lr, [r4, #16]
 800f844:	1c5a      	adds	r2, r3, #1
 800f846:	0791      	lsls	r1, r2, #30
 800f848:	6162      	str	r2, [r4, #20]
 800f84a:	d147      	bne.n	800f8dc <validate_structure+0x1a8>
 800f84c:	fb92 f1f0 	sdiv	r1, r2, r0
 800f850:	fb00 2211 	mls	r2, r0, r1, r2
 800f854:	2a00      	cmp	r2, #0
 800f856:	d143      	bne.n	800f8e0 <validate_structure+0x1ac>
 800f858:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 800f85c:	fb93 f2f5 	sdiv	r2, r3, r5
 800f860:	fb05 3312 	mls	r3, r5, r2, r3
 800f864:	2b00      	cmp	r3, #0
 800f866:	bf14      	ite	ne
 800f868:	231c      	movne	r3, #28
 800f86a:	231d      	moveq	r3, #29
 800f86c:	e7d8      	b.n	800f820 <validate_structure+0xec>
 800f86e:	231c      	movs	r3, #28
 800f870:	e7cc      	b.n	800f80c <validate_structure+0xd8>
 800f872:	231d      	movs	r3, #29
 800f874:	e7ca      	b.n	800f80c <validate_structure+0xd8>
 800f876:	4f1e      	ldr	r7, [pc, #120]	; (800f8f0 <validate_structure+0x1bc>)
 800f878:	260b      	movs	r6, #11
 800f87a:	2064      	movs	r0, #100	; 0x64
 800f87c:	f44f 75c8 	mov.w	r5, #400	; 0x190
 800f880:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800f884:	f1be 0f00 	cmp.w	lr, #0
 800f888:	dd01      	ble.n	800f88e <validate_structure+0x15a>
 800f88a:	b003      	add	sp, #12
 800f88c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f88e:	6921      	ldr	r1, [r4, #16]
 800f890:	3901      	subs	r1, #1
 800f892:	6121      	str	r1, [r4, #16]
 800f894:	3101      	adds	r1, #1
 800f896:	d114      	bne.n	800f8c2 <validate_structure+0x18e>
 800f898:	6963      	ldr	r3, [r4, #20]
 800f89a:	6126      	str	r6, [r4, #16]
 800f89c:	1e59      	subs	r1, r3, #1
 800f89e:	078a      	lsls	r2, r1, #30
 800f8a0:	6161      	str	r1, [r4, #20]
 800f8a2:	d117      	bne.n	800f8d4 <validate_structure+0x1a0>
 800f8a4:	fb91 f2f0 	sdiv	r2, r1, r0
 800f8a8:	fb00 1112 	mls	r1, r0, r2, r1
 800f8ac:	b9a1      	cbnz	r1, 800f8d8 <validate_structure+0x1a4>
 800f8ae:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800f8b2:	fb93 f2f5 	sdiv	r2, r3, r5
 800f8b6:	fb05 3312 	mls	r3, r5, r2, r3
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	bf14      	ite	ne
 800f8be:	231c      	movne	r3, #28
 800f8c0:	231d      	moveq	r3, #29
 800f8c2:	6922      	ldr	r2, [r4, #16]
 800f8c4:	2a01      	cmp	r2, #1
 800f8c6:	bf14      	ite	ne
 800f8c8:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 800f8cc:	461a      	moveq	r2, r3
 800f8ce:	4472      	add	r2, lr
 800f8d0:	60e2      	str	r2, [r4, #12]
 800f8d2:	e7d5      	b.n	800f880 <validate_structure+0x14c>
 800f8d4:	231c      	movs	r3, #28
 800f8d6:	e7f4      	b.n	800f8c2 <validate_structure+0x18e>
 800f8d8:	231d      	movs	r3, #29
 800f8da:	e7f2      	b.n	800f8c2 <validate_structure+0x18e>
 800f8dc:	231c      	movs	r3, #28
 800f8de:	e79f      	b.n	800f820 <validate_structure+0xec>
 800f8e0:	231d      	movs	r3, #29
 800f8e2:	e79d      	b.n	800f820 <validate_structure+0xec>
 800f8e4:	4293      	cmp	r3, r2
 800f8e6:	dad0      	bge.n	800f88a <validate_structure+0x156>
 800f8e8:	1ad2      	subs	r2, r2, r3
 800f8ea:	60e2      	str	r2, [r4, #12]
 800f8ec:	6126      	str	r6, [r4, #16]
 800f8ee:	e797      	b.n	800f820 <validate_structure+0xec>
 800f8f0:	080178e0 	.word	0x080178e0

0800f8f4 <mktime>:
 800f8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8f8:	4681      	mov	r9, r0
 800f8fa:	f005 fb57 	bl	8014fac <__gettzinfo>
 800f8fe:	4680      	mov	r8, r0
 800f900:	4648      	mov	r0, r9
 800f902:	f7ff ff17 	bl	800f734 <validate_structure>
 800f906:	e899 0081 	ldmia.w	r9, {r0, r7}
 800f90a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f90e:	4ab4      	ldr	r2, [pc, #720]	; (800fbe0 <mktime+0x2ec>)
 800f910:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800f914:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f918:	253c      	movs	r5, #60	; 0x3c
 800f91a:	fb05 0707 	mla	r7, r5, r7, r0
 800f91e:	f8d9 0008 	ldr.w	r0, [r9, #8]
 800f922:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 800f926:	3c01      	subs	r4, #1
 800f928:	2b01      	cmp	r3, #1
 800f92a:	fb05 7000 	mla	r0, r5, r0, r7
 800f92e:	4414      	add	r4, r2
 800f930:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f934:	dd11      	ble.n	800f95a <mktime+0x66>
 800f936:	0799      	lsls	r1, r3, #30
 800f938:	d10f      	bne.n	800f95a <mktime+0x66>
 800f93a:	2164      	movs	r1, #100	; 0x64
 800f93c:	fb93 f2f1 	sdiv	r2, r3, r1
 800f940:	fb01 3212 	mls	r2, r1, r2, r3
 800f944:	b942      	cbnz	r2, 800f958 <mktime+0x64>
 800f946:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800f94a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800f94e:	fb95 f2f1 	sdiv	r2, r5, r1
 800f952:	fb01 5212 	mls	r2, r1, r2, r5
 800f956:	b902      	cbnz	r2, 800f95a <mktime+0x66>
 800f958:	3401      	adds	r4, #1
 800f95a:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 800f95e:	3210      	adds	r2, #16
 800f960:	f644 6120 	movw	r1, #20000	; 0x4e20
 800f964:	428a      	cmp	r2, r1
 800f966:	f8c9 401c 	str.w	r4, [r9, #28]
 800f96a:	f200 812d 	bhi.w	800fbc8 <mktime+0x2d4>
 800f96e:	2b46      	cmp	r3, #70	; 0x46
 800f970:	dd70      	ble.n	800fa54 <mktime+0x160>
 800f972:	2546      	movs	r5, #70	; 0x46
 800f974:	f240 176d 	movw	r7, #365	; 0x16d
 800f978:	2164      	movs	r1, #100	; 0x64
 800f97a:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800f97e:	07aa      	lsls	r2, r5, #30
 800f980:	d162      	bne.n	800fa48 <mktime+0x154>
 800f982:	fb95 f2f1 	sdiv	r2, r5, r1
 800f986:	fb01 5212 	mls	r2, r1, r2, r5
 800f98a:	2a00      	cmp	r2, #0
 800f98c:	d15f      	bne.n	800fa4e <mktime+0x15a>
 800f98e:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 800f992:	fb9e f2f6 	sdiv	r2, lr, r6
 800f996:	fb06 e212 	mls	r2, r6, r2, lr
 800f99a:	2a00      	cmp	r2, #0
 800f99c:	bf14      	ite	ne
 800f99e:	463a      	movne	r2, r7
 800f9a0:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800f9a4:	3501      	adds	r5, #1
 800f9a6:	42ab      	cmp	r3, r5
 800f9a8:	4414      	add	r4, r2
 800f9aa:	d1e8      	bne.n	800f97e <mktime+0x8a>
 800f9ac:	4f8d      	ldr	r7, [pc, #564]	; (800fbe4 <mktime+0x2f0>)
 800f9ae:	fb07 0704 	mla	r7, r7, r4, r0
 800f9b2:	f002 fa71 	bl	8011e98 <__tz_lock>
 800f9b6:	f002 fa7b 	bl	8011eb0 <_tzset_unlocked>
 800f9ba:	4b8b      	ldr	r3, [pc, #556]	; (800fbe8 <mktime+0x2f4>)
 800f9bc:	681e      	ldr	r6, [r3, #0]
 800f9be:	2e00      	cmp	r6, #0
 800f9c0:	f000 810a 	beq.w	800fbd8 <mktime+0x2e4>
 800f9c4:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800f9c8:	f8d9 0014 	ldr.w	r0, [r9, #20]
 800f9cc:	2b01      	cmp	r3, #1
 800f9ce:	bfa8      	it	ge
 800f9d0:	2301      	movge	r3, #1
 800f9d2:	469a      	mov	sl, r3
 800f9d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f9d8:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 800f9dc:	4298      	cmp	r0, r3
 800f9de:	d17c      	bne.n	800fada <mktime+0x1e6>
 800f9e0:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 800f9e4:	f8d8 3020 	ldr.w	r3, [r8, #32]
 800f9e8:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 800f9ec:	f8d8 101c 	ldr.w	r1, [r8, #28]
 800f9f0:	1ad6      	subs	r6, r2, r3
 800f9f2:	42b7      	cmp	r7, r6
 800f9f4:	eba1 0100 	sub.w	r1, r1, r0
 800f9f8:	da76      	bge.n	800fae8 <mktime+0x1f4>
 800f9fa:	f8d8 2000 	ldr.w	r2, [r8]
 800f9fe:	2a00      	cmp	r2, #0
 800fa00:	d076      	beq.n	800faf0 <mktime+0x1fc>
 800fa02:	428f      	cmp	r7, r1
 800fa04:	f2c0 80e3 	blt.w	800fbce <mktime+0x2da>
 800fa08:	42b7      	cmp	r7, r6
 800fa0a:	bfac      	ite	ge
 800fa0c:	2600      	movge	r6, #0
 800fa0e:	2601      	movlt	r6, #1
 800fa10:	f1ba 0f00 	cmp.w	sl, #0
 800fa14:	da72      	bge.n	800fafc <mktime+0x208>
 800fa16:	2e01      	cmp	r6, #1
 800fa18:	f040 80de 	bne.w	800fbd8 <mktime+0x2e4>
 800fa1c:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 800fa20:	2601      	movs	r6, #1
 800fa22:	443d      	add	r5, r7
 800fa24:	f002 fa3e 	bl	8011ea4 <__tz_unlock>
 800fa28:	3404      	adds	r4, #4
 800fa2a:	2307      	movs	r3, #7
 800fa2c:	fb94 f3f3 	sdiv	r3, r4, r3
 800fa30:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800fa34:	1ae4      	subs	r4, r4, r3
 800fa36:	bf48      	it	mi
 800fa38:	3407      	addmi	r4, #7
 800fa3a:	f8c9 6020 	str.w	r6, [r9, #32]
 800fa3e:	f8c9 4018 	str.w	r4, [r9, #24]
 800fa42:	4628      	mov	r0, r5
 800fa44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa48:	f240 126d 	movw	r2, #365	; 0x16d
 800fa4c:	e7aa      	b.n	800f9a4 <mktime+0xb0>
 800fa4e:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800fa52:	e7a7      	b.n	800f9a4 <mktime+0xb0>
 800fa54:	d01e      	beq.n	800fa94 <mktime+0x1a0>
 800fa56:	2245      	movs	r2, #69	; 0x45
 800fa58:	f240 176d 	movw	r7, #365	; 0x16d
 800fa5c:	2564      	movs	r5, #100	; 0x64
 800fa5e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 800fa62:	429a      	cmp	r2, r3
 800fa64:	dc18      	bgt.n	800fa98 <mktime+0x1a4>
 800fa66:	079d      	lsls	r5, r3, #30
 800fa68:	d131      	bne.n	800face <mktime+0x1da>
 800fa6a:	2164      	movs	r1, #100	; 0x64
 800fa6c:	fb93 f2f1 	sdiv	r2, r3, r1
 800fa70:	fb01 3212 	mls	r2, r1, r2, r3
 800fa74:	bb72      	cbnz	r2, 800fad4 <mktime+0x1e0>
 800fa76:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 800fa7a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800fa7e:	fb95 f2f1 	sdiv	r2, r5, r1
 800fa82:	fb01 5212 	mls	r2, r1, r2, r5
 800fa86:	2a00      	cmp	r2, #0
 800fa88:	f240 126d 	movw	r2, #365	; 0x16d
 800fa8c:	bf08      	it	eq
 800fa8e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800fa92:	1aa4      	subs	r4, r4, r2
 800fa94:	461d      	mov	r5, r3
 800fa96:	e789      	b.n	800f9ac <mktime+0xb8>
 800fa98:	0791      	lsls	r1, r2, #30
 800fa9a:	d112      	bne.n	800fac2 <mktime+0x1ce>
 800fa9c:	fb92 f1f5 	sdiv	r1, r2, r5
 800faa0:	fb05 2111 	mls	r1, r5, r1, r2
 800faa4:	b981      	cbnz	r1, 800fac8 <mktime+0x1d4>
 800faa6:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 800faaa:	fb9e f1f6 	sdiv	r1, lr, r6
 800faae:	fb06 e111 	mls	r1, r6, r1, lr
 800fab2:	2900      	cmp	r1, #0
 800fab4:	bf14      	ite	ne
 800fab6:	4639      	movne	r1, r7
 800fab8:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 800fabc:	1a64      	subs	r4, r4, r1
 800fabe:	3a01      	subs	r2, #1
 800fac0:	e7cf      	b.n	800fa62 <mktime+0x16e>
 800fac2:	f240 116d 	movw	r1, #365	; 0x16d
 800fac6:	e7f9      	b.n	800fabc <mktime+0x1c8>
 800fac8:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 800facc:	e7f6      	b.n	800fabc <mktime+0x1c8>
 800face:	f240 126d 	movw	r2, #365	; 0x16d
 800fad2:	e7de      	b.n	800fa92 <mktime+0x19e>
 800fad4:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800fad8:	e7db      	b.n	800fa92 <mktime+0x19e>
 800fada:	f002 f935 	bl	8011d48 <__tzcalc_limits>
 800fade:	2800      	cmp	r0, #0
 800fae0:	f47f af7e 	bne.w	800f9e0 <mktime+0xec>
 800fae4:	4656      	mov	r6, sl
 800fae6:	e796      	b.n	800fa16 <mktime+0x122>
 800fae8:	1a12      	subs	r2, r2, r0
 800faea:	4297      	cmp	r7, r2
 800faec:	dbfa      	blt.n	800fae4 <mktime+0x1f0>
 800faee:	e784      	b.n	800f9fa <mktime+0x106>
 800faf0:	428f      	cmp	r7, r1
 800faf2:	db89      	blt.n	800fa08 <mktime+0x114>
 800faf4:	f1ba 0f00 	cmp.w	sl, #0
 800faf8:	db90      	blt.n	800fa1c <mktime+0x128>
 800fafa:	2601      	movs	r6, #1
 800fafc:	ea8a 0a06 	eor.w	sl, sl, r6
 800fb00:	f1ba 0f01 	cmp.w	sl, #1
 800fb04:	d187      	bne.n	800fa16 <mktime+0x122>
 800fb06:	1a1b      	subs	r3, r3, r0
 800fb08:	b906      	cbnz	r6, 800fb0c <mktime+0x218>
 800fb0a:	425b      	negs	r3, r3
 800fb0c:	f8d9 2000 	ldr.w	r2, [r9]
 800fb10:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 800fb14:	441a      	add	r2, r3
 800fb16:	f8c9 2000 	str.w	r2, [r9]
 800fb1a:	4648      	mov	r0, r9
 800fb1c:	441f      	add	r7, r3
 800fb1e:	f7ff fe09 	bl	800f734 <validate_structure>
 800fb22:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800fb26:	ebb3 030a 	subs.w	r3, r3, sl
 800fb2a:	f43f af74 	beq.w	800fa16 <mktime+0x122>
 800fb2e:	2b01      	cmp	r3, #1
 800fb30:	dc21      	bgt.n	800fb76 <mktime+0x282>
 800fb32:	1c98      	adds	r0, r3, #2
 800fb34:	bfd8      	it	le
 800fb36:	2301      	movle	r3, #1
 800fb38:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800fb3c:	441c      	add	r4, r3
 800fb3e:	189b      	adds	r3, r3, r2
 800fb40:	d522      	bpl.n	800fb88 <mktime+0x294>
 800fb42:	1e6a      	subs	r2, r5, #1
 800fb44:	0791      	lsls	r1, r2, #30
 800fb46:	d119      	bne.n	800fb7c <mktime+0x288>
 800fb48:	2164      	movs	r1, #100	; 0x64
 800fb4a:	fb92 f3f1 	sdiv	r3, r2, r1
 800fb4e:	fb01 2313 	mls	r3, r1, r3, r2
 800fb52:	b9b3      	cbnz	r3, 800fb82 <mktime+0x28e>
 800fb54:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 800fb58:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800fb5c:	fb95 f3f2 	sdiv	r3, r5, r2
 800fb60:	fb02 5513 	mls	r5, r2, r3, r5
 800fb64:	2d00      	cmp	r5, #0
 800fb66:	f240 136d 	movw	r3, #365	; 0x16d
 800fb6a:	bf18      	it	ne
 800fb6c:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 800fb70:	f8c9 301c 	str.w	r3, [r9, #28]
 800fb74:	e74f      	b.n	800fa16 <mktime+0x122>
 800fb76:	f04f 33ff 	mov.w	r3, #4294967295
 800fb7a:	e7dd      	b.n	800fb38 <mktime+0x244>
 800fb7c:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 800fb80:	e7f6      	b.n	800fb70 <mktime+0x27c>
 800fb82:	f240 136d 	movw	r3, #365	; 0x16d
 800fb86:	e7f3      	b.n	800fb70 <mktime+0x27c>
 800fb88:	07aa      	lsls	r2, r5, #30
 800fb8a:	d117      	bne.n	800fbbc <mktime+0x2c8>
 800fb8c:	2164      	movs	r1, #100	; 0x64
 800fb8e:	fb95 f2f1 	sdiv	r2, r5, r1
 800fb92:	fb01 5212 	mls	r2, r1, r2, r5
 800fb96:	b9a2      	cbnz	r2, 800fbc2 <mktime+0x2ce>
 800fb98:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 800fb9c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800fba0:	fb95 f2f1 	sdiv	r2, r5, r1
 800fba4:	fb01 5512 	mls	r5, r1, r2, r5
 800fba8:	2d00      	cmp	r5, #0
 800fbaa:	f240 126d 	movw	r2, #365	; 0x16d
 800fbae:	bf08      	it	eq
 800fbb0:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 800fbb4:	429a      	cmp	r2, r3
 800fbb6:	bfd8      	it	le
 800fbb8:	1a9b      	suble	r3, r3, r2
 800fbba:	e7d9      	b.n	800fb70 <mktime+0x27c>
 800fbbc:	f240 126d 	movw	r2, #365	; 0x16d
 800fbc0:	e7f8      	b.n	800fbb4 <mktime+0x2c0>
 800fbc2:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 800fbc6:	e7f5      	b.n	800fbb4 <mktime+0x2c0>
 800fbc8:	f04f 35ff 	mov.w	r5, #4294967295
 800fbcc:	e739      	b.n	800fa42 <mktime+0x14e>
 800fbce:	f1ba 0f00 	cmp.w	sl, #0
 800fbd2:	f04f 0600 	mov.w	r6, #0
 800fbd6:	da91      	bge.n	800fafc <mktime+0x208>
 800fbd8:	f8d8 5020 	ldr.w	r5, [r8, #32]
 800fbdc:	443d      	add	r5, r7
 800fbde:	e721      	b.n	800fa24 <mktime+0x130>
 800fbe0:	08017910 	.word	0x08017910
 800fbe4:	00015180 	.word	0x00015180
 800fbe8:	2000097c 	.word	0x2000097c

0800fbec <__malloc_lock>:
 800fbec:	4801      	ldr	r0, [pc, #4]	; (800fbf4 <__malloc_lock+0x8>)
 800fbee:	f005 baae 	b.w	801514e <__retarget_lock_acquire_recursive>
 800fbf2:	bf00      	nop
 800fbf4:	20003928 	.word	0x20003928

0800fbf8 <__malloc_unlock>:
 800fbf8:	4801      	ldr	r0, [pc, #4]	; (800fc00 <__malloc_unlock+0x8>)
 800fbfa:	f005 baaa 	b.w	8015152 <__retarget_lock_release_recursive>
 800fbfe:	bf00      	nop
 800fc00:	20003928 	.word	0x20003928

0800fc04 <printf>:
 800fc04:	b40f      	push	{r0, r1, r2, r3}
 800fc06:	4b0a      	ldr	r3, [pc, #40]	; (800fc30 <printf+0x2c>)
 800fc08:	b513      	push	{r0, r1, r4, lr}
 800fc0a:	681c      	ldr	r4, [r3, #0]
 800fc0c:	b124      	cbz	r4, 800fc18 <printf+0x14>
 800fc0e:	69a3      	ldr	r3, [r4, #24]
 800fc10:	b913      	cbnz	r3, 800fc18 <printf+0x14>
 800fc12:	4620      	mov	r0, r4
 800fc14:	f004 fb54 	bl	80142c0 <__sinit>
 800fc18:	ab05      	add	r3, sp, #20
 800fc1a:	9a04      	ldr	r2, [sp, #16]
 800fc1c:	68a1      	ldr	r1, [r4, #8]
 800fc1e:	9301      	str	r3, [sp, #4]
 800fc20:	4620      	mov	r0, r4
 800fc22:	f002 facd 	bl	80121c0 <_vfprintf_r>
 800fc26:	b002      	add	sp, #8
 800fc28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc2c:	b004      	add	sp, #16
 800fc2e:	4770      	bx	lr
 800fc30:	20000014 	.word	0x20000014

0800fc34 <_puts_r>:
 800fc34:	b530      	push	{r4, r5, lr}
 800fc36:	4605      	mov	r5, r0
 800fc38:	b089      	sub	sp, #36	; 0x24
 800fc3a:	4608      	mov	r0, r1
 800fc3c:	460c      	mov	r4, r1
 800fc3e:	f7f0 fad1 	bl	80001e4 <strlen>
 800fc42:	4b28      	ldr	r3, [pc, #160]	; (800fce4 <_puts_r+0xb0>)
 800fc44:	9306      	str	r3, [sp, #24]
 800fc46:	2301      	movs	r3, #1
 800fc48:	9005      	str	r0, [sp, #20]
 800fc4a:	9307      	str	r3, [sp, #28]
 800fc4c:	4418      	add	r0, r3
 800fc4e:	ab04      	add	r3, sp, #16
 800fc50:	9301      	str	r3, [sp, #4]
 800fc52:	2302      	movs	r3, #2
 800fc54:	9404      	str	r4, [sp, #16]
 800fc56:	9003      	str	r0, [sp, #12]
 800fc58:	9302      	str	r3, [sp, #8]
 800fc5a:	b125      	cbz	r5, 800fc66 <_puts_r+0x32>
 800fc5c:	69ab      	ldr	r3, [r5, #24]
 800fc5e:	b913      	cbnz	r3, 800fc66 <_puts_r+0x32>
 800fc60:	4628      	mov	r0, r5
 800fc62:	f004 fb2d 	bl	80142c0 <__sinit>
 800fc66:	69ab      	ldr	r3, [r5, #24]
 800fc68:	68ac      	ldr	r4, [r5, #8]
 800fc6a:	b913      	cbnz	r3, 800fc72 <_puts_r+0x3e>
 800fc6c:	4628      	mov	r0, r5
 800fc6e:	f004 fb27 	bl	80142c0 <__sinit>
 800fc72:	4b1d      	ldr	r3, [pc, #116]	; (800fce8 <_puts_r+0xb4>)
 800fc74:	429c      	cmp	r4, r3
 800fc76:	d12a      	bne.n	800fcce <_puts_r+0x9a>
 800fc78:	686c      	ldr	r4, [r5, #4]
 800fc7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fc7c:	07db      	lsls	r3, r3, #31
 800fc7e:	d405      	bmi.n	800fc8c <_puts_r+0x58>
 800fc80:	89a3      	ldrh	r3, [r4, #12]
 800fc82:	0598      	lsls	r0, r3, #22
 800fc84:	d402      	bmi.n	800fc8c <_puts_r+0x58>
 800fc86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fc88:	f005 fa61 	bl	801514e <__retarget_lock_acquire_recursive>
 800fc8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc90:	0499      	lsls	r1, r3, #18
 800fc92:	d406      	bmi.n	800fca2 <_puts_r+0x6e>
 800fc94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fc98:	81a3      	strh	r3, [r4, #12]
 800fc9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fc9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fca0:	6663      	str	r3, [r4, #100]	; 0x64
 800fca2:	4628      	mov	r0, r5
 800fca4:	aa01      	add	r2, sp, #4
 800fca6:	4621      	mov	r1, r4
 800fca8:	f004 fc9c 	bl	80145e4 <__sfvwrite_r>
 800fcac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fcae:	2800      	cmp	r0, #0
 800fcb0:	bf14      	ite	ne
 800fcb2:	f04f 35ff 	movne.w	r5, #4294967295
 800fcb6:	250a      	moveq	r5, #10
 800fcb8:	07da      	lsls	r2, r3, #31
 800fcba:	d405      	bmi.n	800fcc8 <_puts_r+0x94>
 800fcbc:	89a3      	ldrh	r3, [r4, #12]
 800fcbe:	059b      	lsls	r3, r3, #22
 800fcc0:	d402      	bmi.n	800fcc8 <_puts_r+0x94>
 800fcc2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcc4:	f005 fa45 	bl	8015152 <__retarget_lock_release_recursive>
 800fcc8:	4628      	mov	r0, r5
 800fcca:	b009      	add	sp, #36	; 0x24
 800fccc:	bd30      	pop	{r4, r5, pc}
 800fcce:	4b07      	ldr	r3, [pc, #28]	; (800fcec <_puts_r+0xb8>)
 800fcd0:	429c      	cmp	r4, r3
 800fcd2:	d101      	bne.n	800fcd8 <_puts_r+0xa4>
 800fcd4:	68ac      	ldr	r4, [r5, #8]
 800fcd6:	e7d0      	b.n	800fc7a <_puts_r+0x46>
 800fcd8:	4b05      	ldr	r3, [pc, #20]	; (800fcf0 <_puts_r+0xbc>)
 800fcda:	429c      	cmp	r4, r3
 800fcdc:	bf08      	it	eq
 800fcde:	68ec      	ldreq	r4, [r5, #12]
 800fce0:	e7cb      	b.n	800fc7a <_puts_r+0x46>
 800fce2:	bf00      	nop
 800fce4:	080179a0 	.word	0x080179a0
 800fce8:	08017ad8 	.word	0x08017ad8
 800fcec:	08017af8 	.word	0x08017af8
 800fcf0:	08017ab8 	.word	0x08017ab8

0800fcf4 <puts>:
 800fcf4:	4b02      	ldr	r3, [pc, #8]	; (800fd00 <puts+0xc>)
 800fcf6:	4601      	mov	r1, r0
 800fcf8:	6818      	ldr	r0, [r3, #0]
 800fcfa:	f7ff bf9b 	b.w	800fc34 <_puts_r>
 800fcfe:	bf00      	nop
 800fd00:	20000014 	.word	0x20000014

0800fd04 <_sbrk_r>:
 800fd04:	b538      	push	{r3, r4, r5, lr}
 800fd06:	4c06      	ldr	r4, [pc, #24]	; (800fd20 <_sbrk_r+0x1c>)
 800fd08:	2300      	movs	r3, #0
 800fd0a:	4605      	mov	r5, r0
 800fd0c:	4608      	mov	r0, r1
 800fd0e:	6023      	str	r3, [r4, #0]
 800fd10:	f7ff f92e 	bl	800ef70 <_sbrk>
 800fd14:	1c43      	adds	r3, r0, #1
 800fd16:	d102      	bne.n	800fd1e <_sbrk_r+0x1a>
 800fd18:	6823      	ldr	r3, [r4, #0]
 800fd1a:	b103      	cbz	r3, 800fd1e <_sbrk_r+0x1a>
 800fd1c:	602b      	str	r3, [r5, #0]
 800fd1e:	bd38      	pop	{r3, r4, r5, pc}
 800fd20:	20003930 	.word	0x20003930

0800fd24 <setbuf>:
 800fd24:	2900      	cmp	r1, #0
 800fd26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fd2a:	bf0c      	ite	eq
 800fd2c:	2202      	moveq	r2, #2
 800fd2e:	2200      	movne	r2, #0
 800fd30:	f000 b800 	b.w	800fd34 <setvbuf>

0800fd34 <setvbuf>:
 800fd34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd38:	461d      	mov	r5, r3
 800fd3a:	4b60      	ldr	r3, [pc, #384]	; (800febc <setvbuf+0x188>)
 800fd3c:	681e      	ldr	r6, [r3, #0]
 800fd3e:	4604      	mov	r4, r0
 800fd40:	460f      	mov	r7, r1
 800fd42:	4690      	mov	r8, r2
 800fd44:	b126      	cbz	r6, 800fd50 <setvbuf+0x1c>
 800fd46:	69b3      	ldr	r3, [r6, #24]
 800fd48:	b913      	cbnz	r3, 800fd50 <setvbuf+0x1c>
 800fd4a:	4630      	mov	r0, r6
 800fd4c:	f004 fab8 	bl	80142c0 <__sinit>
 800fd50:	4b5b      	ldr	r3, [pc, #364]	; (800fec0 <setvbuf+0x18c>)
 800fd52:	429c      	cmp	r4, r3
 800fd54:	d166      	bne.n	800fe24 <setvbuf+0xf0>
 800fd56:	6874      	ldr	r4, [r6, #4]
 800fd58:	f1b8 0f02 	cmp.w	r8, #2
 800fd5c:	d006      	beq.n	800fd6c <setvbuf+0x38>
 800fd5e:	f1b8 0f01 	cmp.w	r8, #1
 800fd62:	f200 80a7 	bhi.w	800feb4 <setvbuf+0x180>
 800fd66:	2d00      	cmp	r5, #0
 800fd68:	f2c0 80a4 	blt.w	800feb4 <setvbuf+0x180>
 800fd6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fd6e:	07da      	lsls	r2, r3, #31
 800fd70:	d405      	bmi.n	800fd7e <setvbuf+0x4a>
 800fd72:	89a3      	ldrh	r3, [r4, #12]
 800fd74:	059b      	lsls	r3, r3, #22
 800fd76:	d402      	bmi.n	800fd7e <setvbuf+0x4a>
 800fd78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fd7a:	f005 f9e8 	bl	801514e <__retarget_lock_acquire_recursive>
 800fd7e:	4621      	mov	r1, r4
 800fd80:	4630      	mov	r0, r6
 800fd82:	f004 fa09 	bl	8014198 <_fflush_r>
 800fd86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fd88:	b141      	cbz	r1, 800fd9c <setvbuf+0x68>
 800fd8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd8e:	4299      	cmp	r1, r3
 800fd90:	d002      	beq.n	800fd98 <setvbuf+0x64>
 800fd92:	4630      	mov	r0, r6
 800fd94:	f004 fb6a 	bl	801446c <_free_r>
 800fd98:	2300      	movs	r3, #0
 800fd9a:	6363      	str	r3, [r4, #52]	; 0x34
 800fd9c:	2300      	movs	r3, #0
 800fd9e:	61a3      	str	r3, [r4, #24]
 800fda0:	6063      	str	r3, [r4, #4]
 800fda2:	89a3      	ldrh	r3, [r4, #12]
 800fda4:	0618      	lsls	r0, r3, #24
 800fda6:	d503      	bpl.n	800fdb0 <setvbuf+0x7c>
 800fda8:	6921      	ldr	r1, [r4, #16]
 800fdaa:	4630      	mov	r0, r6
 800fdac:	f004 fb5e 	bl	801446c <_free_r>
 800fdb0:	89a3      	ldrh	r3, [r4, #12]
 800fdb2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800fdb6:	f023 0303 	bic.w	r3, r3, #3
 800fdba:	f1b8 0f02 	cmp.w	r8, #2
 800fdbe:	81a3      	strh	r3, [r4, #12]
 800fdc0:	d072      	beq.n	800fea8 <setvbuf+0x174>
 800fdc2:	ab01      	add	r3, sp, #4
 800fdc4:	466a      	mov	r2, sp
 800fdc6:	4621      	mov	r1, r4
 800fdc8:	4630      	mov	r0, r6
 800fdca:	f005 f9c3 	bl	8015154 <__swhatbuf_r>
 800fdce:	89a3      	ldrh	r3, [r4, #12]
 800fdd0:	4318      	orrs	r0, r3
 800fdd2:	81a0      	strh	r0, [r4, #12]
 800fdd4:	2d00      	cmp	r5, #0
 800fdd6:	d12f      	bne.n	800fe38 <setvbuf+0x104>
 800fdd8:	9d00      	ldr	r5, [sp, #0]
 800fdda:	4628      	mov	r0, r5
 800fddc:	f7ff fa78 	bl	800f2d0 <malloc>
 800fde0:	4607      	mov	r7, r0
 800fde2:	2800      	cmp	r0, #0
 800fde4:	d162      	bne.n	800feac <setvbuf+0x178>
 800fde6:	f8dd 9000 	ldr.w	r9, [sp]
 800fdea:	45a9      	cmp	r9, r5
 800fdec:	d150      	bne.n	800fe90 <setvbuf+0x15c>
 800fdee:	f04f 35ff 	mov.w	r5, #4294967295
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	60a2      	str	r2, [r4, #8]
 800fdf6:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800fdfa:	6022      	str	r2, [r4, #0]
 800fdfc:	6122      	str	r2, [r4, #16]
 800fdfe:	2201      	movs	r2, #1
 800fe00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe04:	6162      	str	r2, [r4, #20]
 800fe06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fe08:	f043 0302 	orr.w	r3, r3, #2
 800fe0c:	07d1      	lsls	r1, r2, #31
 800fe0e:	81a3      	strh	r3, [r4, #12]
 800fe10:	d404      	bmi.n	800fe1c <setvbuf+0xe8>
 800fe12:	059b      	lsls	r3, r3, #22
 800fe14:	d402      	bmi.n	800fe1c <setvbuf+0xe8>
 800fe16:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe18:	f005 f99b 	bl	8015152 <__retarget_lock_release_recursive>
 800fe1c:	4628      	mov	r0, r5
 800fe1e:	b003      	add	sp, #12
 800fe20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fe24:	4b27      	ldr	r3, [pc, #156]	; (800fec4 <setvbuf+0x190>)
 800fe26:	429c      	cmp	r4, r3
 800fe28:	d101      	bne.n	800fe2e <setvbuf+0xfa>
 800fe2a:	68b4      	ldr	r4, [r6, #8]
 800fe2c:	e794      	b.n	800fd58 <setvbuf+0x24>
 800fe2e:	4b26      	ldr	r3, [pc, #152]	; (800fec8 <setvbuf+0x194>)
 800fe30:	429c      	cmp	r4, r3
 800fe32:	bf08      	it	eq
 800fe34:	68f4      	ldreq	r4, [r6, #12]
 800fe36:	e78f      	b.n	800fd58 <setvbuf+0x24>
 800fe38:	2f00      	cmp	r7, #0
 800fe3a:	d0ce      	beq.n	800fdda <setvbuf+0xa6>
 800fe3c:	69b3      	ldr	r3, [r6, #24]
 800fe3e:	b913      	cbnz	r3, 800fe46 <setvbuf+0x112>
 800fe40:	4630      	mov	r0, r6
 800fe42:	f004 fa3d 	bl	80142c0 <__sinit>
 800fe46:	9b00      	ldr	r3, [sp, #0]
 800fe48:	6127      	str	r7, [r4, #16]
 800fe4a:	429d      	cmp	r5, r3
 800fe4c:	bf18      	it	ne
 800fe4e:	89a3      	ldrhne	r3, [r4, #12]
 800fe50:	6027      	str	r7, [r4, #0]
 800fe52:	bf1c      	itt	ne
 800fe54:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800fe58:	81a3      	strhne	r3, [r4, #12]
 800fe5a:	f1b8 0f01 	cmp.w	r8, #1
 800fe5e:	bf08      	it	eq
 800fe60:	89a3      	ldrheq	r3, [r4, #12]
 800fe62:	6165      	str	r5, [r4, #20]
 800fe64:	bf04      	itt	eq
 800fe66:	f043 0301 	orreq.w	r3, r3, #1
 800fe6a:	81a3      	strheq	r3, [r4, #12]
 800fe6c:	89a3      	ldrh	r3, [r4, #12]
 800fe6e:	f013 0208 	ands.w	r2, r3, #8
 800fe72:	d01d      	beq.n	800feb0 <setvbuf+0x17c>
 800fe74:	07da      	lsls	r2, r3, #31
 800fe76:	bf41      	itttt	mi
 800fe78:	2200      	movmi	r2, #0
 800fe7a:	426d      	negmi	r5, r5
 800fe7c:	60a2      	strmi	r2, [r4, #8]
 800fe7e:	61a5      	strmi	r5, [r4, #24]
 800fe80:	bf58      	it	pl
 800fe82:	60a5      	strpl	r5, [r4, #8]
 800fe84:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800fe86:	f015 0501 	ands.w	r5, r5, #1
 800fe8a:	d0c2      	beq.n	800fe12 <setvbuf+0xde>
 800fe8c:	2500      	movs	r5, #0
 800fe8e:	e7c5      	b.n	800fe1c <setvbuf+0xe8>
 800fe90:	4648      	mov	r0, r9
 800fe92:	f7ff fa1d 	bl	800f2d0 <malloc>
 800fe96:	4607      	mov	r7, r0
 800fe98:	2800      	cmp	r0, #0
 800fe9a:	d0a8      	beq.n	800fdee <setvbuf+0xba>
 800fe9c:	89a3      	ldrh	r3, [r4, #12]
 800fe9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fea2:	81a3      	strh	r3, [r4, #12]
 800fea4:	464d      	mov	r5, r9
 800fea6:	e7c9      	b.n	800fe3c <setvbuf+0x108>
 800fea8:	2500      	movs	r5, #0
 800feaa:	e7a2      	b.n	800fdf2 <setvbuf+0xbe>
 800feac:	46a9      	mov	r9, r5
 800feae:	e7f5      	b.n	800fe9c <setvbuf+0x168>
 800feb0:	60a2      	str	r2, [r4, #8]
 800feb2:	e7e7      	b.n	800fe84 <setvbuf+0x150>
 800feb4:	f04f 35ff 	mov.w	r5, #4294967295
 800feb8:	e7b0      	b.n	800fe1c <setvbuf+0xe8>
 800feba:	bf00      	nop
 800febc:	20000014 	.word	0x20000014
 800fec0:	08017ad8 	.word	0x08017ad8
 800fec4:	08017af8 	.word	0x08017af8
 800fec8:	08017ab8 	.word	0x08017ab8

0800fecc <sprintf>:
 800fecc:	b40e      	push	{r1, r2, r3}
 800fece:	b500      	push	{lr}
 800fed0:	b09c      	sub	sp, #112	; 0x70
 800fed2:	f44f 7102 	mov.w	r1, #520	; 0x208
 800fed6:	ab1d      	add	r3, sp, #116	; 0x74
 800fed8:	f8ad 1014 	strh.w	r1, [sp, #20]
 800fedc:	9002      	str	r0, [sp, #8]
 800fede:	9006      	str	r0, [sp, #24]
 800fee0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fee4:	480a      	ldr	r0, [pc, #40]	; (800ff10 <sprintf+0x44>)
 800fee6:	9104      	str	r1, [sp, #16]
 800fee8:	9107      	str	r1, [sp, #28]
 800feea:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800feee:	f853 2b04 	ldr.w	r2, [r3], #4
 800fef2:	f8ad 1016 	strh.w	r1, [sp, #22]
 800fef6:	6800      	ldr	r0, [r0, #0]
 800fef8:	9301      	str	r3, [sp, #4]
 800fefa:	a902      	add	r1, sp, #8
 800fefc:	f000 ff40 	bl	8010d80 <_svfprintf_r>
 800ff00:	9b02      	ldr	r3, [sp, #8]
 800ff02:	2200      	movs	r2, #0
 800ff04:	701a      	strb	r2, [r3, #0]
 800ff06:	b01c      	add	sp, #112	; 0x70
 800ff08:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff0c:	b003      	add	sp, #12
 800ff0e:	4770      	bx	lr
 800ff10:	20000014 	.word	0x20000014

0800ff14 <strchr>:
 800ff14:	b2c9      	uxtb	r1, r1
 800ff16:	4603      	mov	r3, r0
 800ff18:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ff1c:	b11a      	cbz	r2, 800ff26 <strchr+0x12>
 800ff1e:	4291      	cmp	r1, r2
 800ff20:	d1f9      	bne.n	800ff16 <strchr+0x2>
 800ff22:	4618      	mov	r0, r3
 800ff24:	4770      	bx	lr
 800ff26:	2900      	cmp	r1, #0
 800ff28:	bf0c      	ite	eq
 800ff2a:	4618      	moveq	r0, r3
 800ff2c:	2000      	movne	r0, #0
 800ff2e:	4770      	bx	lr

0800ff30 <sulp>:
 800ff30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff34:	460f      	mov	r7, r1
 800ff36:	4690      	mov	r8, r2
 800ff38:	f005 fc64 	bl	8015804 <__ulp>
 800ff3c:	4604      	mov	r4, r0
 800ff3e:	460d      	mov	r5, r1
 800ff40:	f1b8 0f00 	cmp.w	r8, #0
 800ff44:	d011      	beq.n	800ff6a <sulp+0x3a>
 800ff46:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800ff4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	dd0b      	ble.n	800ff6a <sulp+0x3a>
 800ff52:	051b      	lsls	r3, r3, #20
 800ff54:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ff58:	2400      	movs	r4, #0
 800ff5a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ff5e:	4622      	mov	r2, r4
 800ff60:	462b      	mov	r3, r5
 800ff62:	f7f0 fb55 	bl	8000610 <__aeabi_dmul>
 800ff66:	4604      	mov	r4, r0
 800ff68:	460d      	mov	r5, r1
 800ff6a:	4620      	mov	r0, r4
 800ff6c:	4629      	mov	r1, r5
 800ff6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff72:	0000      	movs	r0, r0
 800ff74:	0000      	movs	r0, r0
	...

0800ff78 <_strtod_l>:
 800ff78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff7c:	4699      	mov	r9, r3
 800ff7e:	b09f      	sub	sp, #124	; 0x7c
 800ff80:	2300      	movs	r3, #0
 800ff82:	4680      	mov	r8, r0
 800ff84:	4648      	mov	r0, r9
 800ff86:	460c      	mov	r4, r1
 800ff88:	9215      	str	r2, [sp, #84]	; 0x54
 800ff8a:	931a      	str	r3, [sp, #104]	; 0x68
 800ff8c:	f005 f8cc 	bl	8015128 <__localeconv_l>
 800ff90:	4607      	mov	r7, r0
 800ff92:	6800      	ldr	r0, [r0, #0]
 800ff94:	f7f0 f926 	bl	80001e4 <strlen>
 800ff98:	f04f 0a00 	mov.w	sl, #0
 800ff9c:	4605      	mov	r5, r0
 800ff9e:	f04f 0b00 	mov.w	fp, #0
 800ffa2:	9419      	str	r4, [sp, #100]	; 0x64
 800ffa4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ffa6:	781a      	ldrb	r2, [r3, #0]
 800ffa8:	2a0d      	cmp	r2, #13
 800ffaa:	d833      	bhi.n	8010014 <_strtod_l+0x9c>
 800ffac:	2a09      	cmp	r2, #9
 800ffae:	d237      	bcs.n	8010020 <_strtod_l+0xa8>
 800ffb0:	2a00      	cmp	r2, #0
 800ffb2:	d03f      	beq.n	8010034 <_strtod_l+0xbc>
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	9309      	str	r3, [sp, #36]	; 0x24
 800ffb8:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800ffba:	7833      	ldrb	r3, [r6, #0]
 800ffbc:	2b30      	cmp	r3, #48	; 0x30
 800ffbe:	f040 8101 	bne.w	80101c4 <_strtod_l+0x24c>
 800ffc2:	7873      	ldrb	r3, [r6, #1]
 800ffc4:	2b58      	cmp	r3, #88	; 0x58
 800ffc6:	d001      	beq.n	800ffcc <_strtod_l+0x54>
 800ffc8:	2b78      	cmp	r3, #120	; 0x78
 800ffca:	d16b      	bne.n	80100a4 <_strtod_l+0x12c>
 800ffcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffce:	9301      	str	r3, [sp, #4]
 800ffd0:	ab1a      	add	r3, sp, #104	; 0x68
 800ffd2:	9300      	str	r3, [sp, #0]
 800ffd4:	f8cd 9008 	str.w	r9, [sp, #8]
 800ffd8:	ab1b      	add	r3, sp, #108	; 0x6c
 800ffda:	4aaa      	ldr	r2, [pc, #680]	; (8010284 <_strtod_l+0x30c>)
 800ffdc:	a919      	add	r1, sp, #100	; 0x64
 800ffde:	4640      	mov	r0, r8
 800ffe0:	f004 fcb6 	bl	8014950 <__gethex>
 800ffe4:	f010 0407 	ands.w	r4, r0, #7
 800ffe8:	4605      	mov	r5, r0
 800ffea:	d005      	beq.n	800fff8 <_strtod_l+0x80>
 800ffec:	2c06      	cmp	r4, #6
 800ffee:	d12b      	bne.n	8010048 <_strtod_l+0xd0>
 800fff0:	3601      	adds	r6, #1
 800fff2:	2300      	movs	r3, #0
 800fff4:	9619      	str	r6, [sp, #100]	; 0x64
 800fff6:	9309      	str	r3, [sp, #36]	; 0x24
 800fff8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	f040 8599 	bne.w	8010b32 <_strtod_l+0xbba>
 8010000:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010002:	b1e3      	cbz	r3, 801003e <_strtod_l+0xc6>
 8010004:	4652      	mov	r2, sl
 8010006:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801000a:	4610      	mov	r0, r2
 801000c:	4619      	mov	r1, r3
 801000e:	b01f      	add	sp, #124	; 0x7c
 8010010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010014:	2a2b      	cmp	r2, #43	; 0x2b
 8010016:	d006      	beq.n	8010026 <_strtod_l+0xae>
 8010018:	2a2d      	cmp	r2, #45	; 0x2d
 801001a:	d013      	beq.n	8010044 <_strtod_l+0xcc>
 801001c:	2a20      	cmp	r2, #32
 801001e:	d1c9      	bne.n	800ffb4 <_strtod_l+0x3c>
 8010020:	3301      	adds	r3, #1
 8010022:	9319      	str	r3, [sp, #100]	; 0x64
 8010024:	e7be      	b.n	800ffa4 <_strtod_l+0x2c>
 8010026:	2200      	movs	r2, #0
 8010028:	9209      	str	r2, [sp, #36]	; 0x24
 801002a:	1c5a      	adds	r2, r3, #1
 801002c:	9219      	str	r2, [sp, #100]	; 0x64
 801002e:	785b      	ldrb	r3, [r3, #1]
 8010030:	2b00      	cmp	r3, #0
 8010032:	d1c1      	bne.n	800ffb8 <_strtod_l+0x40>
 8010034:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010036:	9419      	str	r4, [sp, #100]	; 0x64
 8010038:	2b00      	cmp	r3, #0
 801003a:	f040 8578 	bne.w	8010b2e <_strtod_l+0xbb6>
 801003e:	4652      	mov	r2, sl
 8010040:	465b      	mov	r3, fp
 8010042:	e7e2      	b.n	801000a <_strtod_l+0x92>
 8010044:	2201      	movs	r2, #1
 8010046:	e7ef      	b.n	8010028 <_strtod_l+0xb0>
 8010048:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801004a:	b13a      	cbz	r2, 801005c <_strtod_l+0xe4>
 801004c:	2135      	movs	r1, #53	; 0x35
 801004e:	a81c      	add	r0, sp, #112	; 0x70
 8010050:	f005 fcc5 	bl	80159de <__copybits>
 8010054:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010056:	4640      	mov	r0, r8
 8010058:	f005 f948 	bl	80152ec <_Bfree>
 801005c:	3c01      	subs	r4, #1
 801005e:	2c04      	cmp	r4, #4
 8010060:	d808      	bhi.n	8010074 <_strtod_l+0xfc>
 8010062:	e8df f004 	tbb	[pc, r4]
 8010066:	030c      	.short	0x030c
 8010068:	1a17      	.short	0x1a17
 801006a:	0c          	.byte	0x0c
 801006b:	00          	.byte	0x00
 801006c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8010070:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8010074:	0729      	lsls	r1, r5, #28
 8010076:	d5bf      	bpl.n	800fff8 <_strtod_l+0x80>
 8010078:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801007c:	e7bc      	b.n	800fff8 <_strtod_l+0x80>
 801007e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010080:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010082:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8010086:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801008a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801008e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010092:	e7ef      	b.n	8010074 <_strtod_l+0xfc>
 8010094:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8010290 <_strtod_l+0x318>
 8010098:	e7ec      	b.n	8010074 <_strtod_l+0xfc>
 801009a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801009e:	f04f 3aff 	mov.w	sl, #4294967295
 80100a2:	e7e7      	b.n	8010074 <_strtod_l+0xfc>
 80100a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80100a6:	1c5a      	adds	r2, r3, #1
 80100a8:	9219      	str	r2, [sp, #100]	; 0x64
 80100aa:	785b      	ldrb	r3, [r3, #1]
 80100ac:	2b30      	cmp	r3, #48	; 0x30
 80100ae:	d0f9      	beq.n	80100a4 <_strtod_l+0x12c>
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d0a1      	beq.n	800fff8 <_strtod_l+0x80>
 80100b4:	2301      	movs	r3, #1
 80100b6:	9308      	str	r3, [sp, #32]
 80100b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80100ba:	930a      	str	r3, [sp, #40]	; 0x28
 80100bc:	2300      	movs	r3, #0
 80100be:	9305      	str	r3, [sp, #20]
 80100c0:	9306      	str	r3, [sp, #24]
 80100c2:	9304      	str	r3, [sp, #16]
 80100c4:	220a      	movs	r2, #10
 80100c6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80100c8:	7806      	ldrb	r6, [r0, #0]
 80100ca:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80100ce:	b2d9      	uxtb	r1, r3
 80100d0:	2909      	cmp	r1, #9
 80100d2:	d979      	bls.n	80101c8 <_strtod_l+0x250>
 80100d4:	462a      	mov	r2, r5
 80100d6:	6839      	ldr	r1, [r7, #0]
 80100d8:	f005 feb3 	bl	8015e42 <strncmp>
 80100dc:	2800      	cmp	r0, #0
 80100de:	f000 8085 	beq.w	80101ec <_strtod_l+0x274>
 80100e2:	2000      	movs	r0, #0
 80100e4:	9d04      	ldr	r5, [sp, #16]
 80100e6:	4633      	mov	r3, r6
 80100e8:	4602      	mov	r2, r0
 80100ea:	4601      	mov	r1, r0
 80100ec:	2b65      	cmp	r3, #101	; 0x65
 80100ee:	d002      	beq.n	80100f6 <_strtod_l+0x17e>
 80100f0:	2b45      	cmp	r3, #69	; 0x45
 80100f2:	f040 80ef 	bne.w	80102d4 <_strtod_l+0x35c>
 80100f6:	b925      	cbnz	r5, 8010102 <_strtod_l+0x18a>
 80100f8:	b910      	cbnz	r0, 8010100 <_strtod_l+0x188>
 80100fa:	9b08      	ldr	r3, [sp, #32]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d099      	beq.n	8010034 <_strtod_l+0xbc>
 8010100:	2500      	movs	r5, #0
 8010102:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8010104:	1c63      	adds	r3, r4, #1
 8010106:	9319      	str	r3, [sp, #100]	; 0x64
 8010108:	7863      	ldrb	r3, [r4, #1]
 801010a:	2b2b      	cmp	r3, #43	; 0x2b
 801010c:	f000 80cf 	beq.w	80102ae <_strtod_l+0x336>
 8010110:	2b2d      	cmp	r3, #45	; 0x2d
 8010112:	f000 80d2 	beq.w	80102ba <_strtod_l+0x342>
 8010116:	2600      	movs	r6, #0
 8010118:	9607      	str	r6, [sp, #28]
 801011a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801011e:	2e09      	cmp	r6, #9
 8010120:	f200 80d7 	bhi.w	80102d2 <_strtod_l+0x35a>
 8010124:	2b30      	cmp	r3, #48	; 0x30
 8010126:	f000 80ca 	beq.w	80102be <_strtod_l+0x346>
 801012a:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 801012e:	2e08      	cmp	r6, #8
 8010130:	f200 80d0 	bhi.w	80102d4 <_strtod_l+0x35c>
 8010134:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8010138:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801013a:	f04f 0c0a 	mov.w	ip, #10
 801013e:	461f      	mov	r7, r3
 8010140:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010142:	1c5e      	adds	r6, r3, #1
 8010144:	9619      	str	r6, [sp, #100]	; 0x64
 8010146:	785b      	ldrb	r3, [r3, #1]
 8010148:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 801014c:	f1b9 0f09 	cmp.w	r9, #9
 8010150:	f240 80ba 	bls.w	80102c8 <_strtod_l+0x350>
 8010154:	1bf6      	subs	r6, r6, r7
 8010156:	2e08      	cmp	r6, #8
 8010158:	f644 691f 	movw	r9, #19999	; 0x4e1f
 801015c:	dc02      	bgt.n	8010164 <_strtod_l+0x1ec>
 801015e:	45f1      	cmp	r9, lr
 8010160:	bfa8      	it	ge
 8010162:	46f1      	movge	r9, lr
 8010164:	9e07      	ldr	r6, [sp, #28]
 8010166:	b10e      	cbz	r6, 801016c <_strtod_l+0x1f4>
 8010168:	f1c9 0900 	rsb	r9, r9, #0
 801016c:	2d00      	cmp	r5, #0
 801016e:	f040 80d7 	bne.w	8010320 <_strtod_l+0x3a8>
 8010172:	2800      	cmp	r0, #0
 8010174:	f47f af40 	bne.w	800fff8 <_strtod_l+0x80>
 8010178:	9a08      	ldr	r2, [sp, #32]
 801017a:	2a00      	cmp	r2, #0
 801017c:	f47f af3c 	bne.w	800fff8 <_strtod_l+0x80>
 8010180:	2900      	cmp	r1, #0
 8010182:	f47f af57 	bne.w	8010034 <_strtod_l+0xbc>
 8010186:	2b4e      	cmp	r3, #78	; 0x4e
 8010188:	f000 80ad 	beq.w	80102e6 <_strtod_l+0x36e>
 801018c:	f300 80a5 	bgt.w	80102da <_strtod_l+0x362>
 8010190:	2b49      	cmp	r3, #73	; 0x49
 8010192:	f47f af4f 	bne.w	8010034 <_strtod_l+0xbc>
 8010196:	493c      	ldr	r1, [pc, #240]	; (8010288 <_strtod_l+0x310>)
 8010198:	a819      	add	r0, sp, #100	; 0x64
 801019a:	f004 fe09 	bl	8014db0 <__match>
 801019e:	2800      	cmp	r0, #0
 80101a0:	f43f af48 	beq.w	8010034 <_strtod_l+0xbc>
 80101a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80101a6:	4939      	ldr	r1, [pc, #228]	; (801028c <_strtod_l+0x314>)
 80101a8:	3b01      	subs	r3, #1
 80101aa:	a819      	add	r0, sp, #100	; 0x64
 80101ac:	9319      	str	r3, [sp, #100]	; 0x64
 80101ae:	f004 fdff 	bl	8014db0 <__match>
 80101b2:	b910      	cbnz	r0, 80101ba <_strtod_l+0x242>
 80101b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80101b6:	3301      	adds	r3, #1
 80101b8:	9319      	str	r3, [sp, #100]	; 0x64
 80101ba:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 8010290 <_strtod_l+0x318>
 80101be:	f04f 0a00 	mov.w	sl, #0
 80101c2:	e719      	b.n	800fff8 <_strtod_l+0x80>
 80101c4:	2300      	movs	r3, #0
 80101c6:	e776      	b.n	80100b6 <_strtod_l+0x13e>
 80101c8:	9904      	ldr	r1, [sp, #16]
 80101ca:	2908      	cmp	r1, #8
 80101cc:	bfd5      	itete	le
 80101ce:	9906      	ldrle	r1, [sp, #24]
 80101d0:	9905      	ldrgt	r1, [sp, #20]
 80101d2:	fb02 3301 	mlale	r3, r2, r1, r3
 80101d6:	fb02 3301 	mlagt	r3, r2, r1, r3
 80101da:	bfd4      	ite	le
 80101dc:	9306      	strle	r3, [sp, #24]
 80101de:	9305      	strgt	r3, [sp, #20]
 80101e0:	9b04      	ldr	r3, [sp, #16]
 80101e2:	3001      	adds	r0, #1
 80101e4:	3301      	adds	r3, #1
 80101e6:	9304      	str	r3, [sp, #16]
 80101e8:	9019      	str	r0, [sp, #100]	; 0x64
 80101ea:	e76c      	b.n	80100c6 <_strtod_l+0x14e>
 80101ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80101ee:	195a      	adds	r2, r3, r5
 80101f0:	9219      	str	r2, [sp, #100]	; 0x64
 80101f2:	9a04      	ldr	r2, [sp, #16]
 80101f4:	5d5b      	ldrb	r3, [r3, r5]
 80101f6:	2a00      	cmp	r2, #0
 80101f8:	d154      	bne.n	80102a4 <_strtod_l+0x32c>
 80101fa:	4610      	mov	r0, r2
 80101fc:	2b30      	cmp	r3, #48	; 0x30
 80101fe:	d02a      	beq.n	8010256 <_strtod_l+0x2de>
 8010200:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8010204:	2a08      	cmp	r2, #8
 8010206:	f200 8499 	bhi.w	8010b3c <_strtod_l+0xbc4>
 801020a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801020c:	920a      	str	r2, [sp, #40]	; 0x28
 801020e:	4602      	mov	r2, r0
 8010210:	2000      	movs	r0, #0
 8010212:	4605      	mov	r5, r0
 8010214:	3b30      	subs	r3, #48	; 0x30
 8010216:	f100 0101 	add.w	r1, r0, #1
 801021a:	d011      	beq.n	8010240 <_strtod_l+0x2c8>
 801021c:	440a      	add	r2, r1
 801021e:	eb00 0c05 	add.w	ip, r0, r5
 8010222:	4629      	mov	r1, r5
 8010224:	260a      	movs	r6, #10
 8010226:	4561      	cmp	r1, ip
 8010228:	d11b      	bne.n	8010262 <_strtod_l+0x2ea>
 801022a:	4428      	add	r0, r5
 801022c:	2808      	cmp	r0, #8
 801022e:	f100 0501 	add.w	r5, r0, #1
 8010232:	dc2f      	bgt.n	8010294 <_strtod_l+0x31c>
 8010234:	9806      	ldr	r0, [sp, #24]
 8010236:	210a      	movs	r1, #10
 8010238:	fb01 3300 	mla	r3, r1, r0, r3
 801023c:	9306      	str	r3, [sp, #24]
 801023e:	2100      	movs	r1, #0
 8010240:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010242:	1c58      	adds	r0, r3, #1
 8010244:	9019      	str	r0, [sp, #100]	; 0x64
 8010246:	785b      	ldrb	r3, [r3, #1]
 8010248:	4608      	mov	r0, r1
 801024a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801024e:	2909      	cmp	r1, #9
 8010250:	d9e0      	bls.n	8010214 <_strtod_l+0x29c>
 8010252:	2101      	movs	r1, #1
 8010254:	e74a      	b.n	80100ec <_strtod_l+0x174>
 8010256:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010258:	1c5a      	adds	r2, r3, #1
 801025a:	9219      	str	r2, [sp, #100]	; 0x64
 801025c:	3001      	adds	r0, #1
 801025e:	785b      	ldrb	r3, [r3, #1]
 8010260:	e7cc      	b.n	80101fc <_strtod_l+0x284>
 8010262:	3101      	adds	r1, #1
 8010264:	f101 3eff 	add.w	lr, r1, #4294967295
 8010268:	f1be 0f08 	cmp.w	lr, #8
 801026c:	dc03      	bgt.n	8010276 <_strtod_l+0x2fe>
 801026e:	9f06      	ldr	r7, [sp, #24]
 8010270:	4377      	muls	r7, r6
 8010272:	9706      	str	r7, [sp, #24]
 8010274:	e7d7      	b.n	8010226 <_strtod_l+0x2ae>
 8010276:	2910      	cmp	r1, #16
 8010278:	bfde      	ittt	le
 801027a:	9f05      	ldrle	r7, [sp, #20]
 801027c:	4377      	mulle	r7, r6
 801027e:	9705      	strle	r7, [sp, #20]
 8010280:	e7d1      	b.n	8010226 <_strtod_l+0x2ae>
 8010282:	bf00      	nop
 8010284:	080179a4 	.word	0x080179a4
 8010288:	080179fd 	.word	0x080179fd
 801028c:	08017aab 	.word	0x08017aab
 8010290:	7ff00000 	.word	0x7ff00000
 8010294:	2d10      	cmp	r5, #16
 8010296:	bfdf      	itttt	le
 8010298:	9805      	ldrle	r0, [sp, #20]
 801029a:	210a      	movle	r1, #10
 801029c:	fb01 3300 	mlale	r3, r1, r0, r3
 80102a0:	9305      	strle	r3, [sp, #20]
 80102a2:	e7cc      	b.n	801023e <_strtod_l+0x2c6>
 80102a4:	4602      	mov	r2, r0
 80102a6:	9d04      	ldr	r5, [sp, #16]
 80102a8:	e7cf      	b.n	801024a <_strtod_l+0x2d2>
 80102aa:	2101      	movs	r1, #1
 80102ac:	e724      	b.n	80100f8 <_strtod_l+0x180>
 80102ae:	2300      	movs	r3, #0
 80102b0:	9307      	str	r3, [sp, #28]
 80102b2:	1ca3      	adds	r3, r4, #2
 80102b4:	9319      	str	r3, [sp, #100]	; 0x64
 80102b6:	78a3      	ldrb	r3, [r4, #2]
 80102b8:	e72f      	b.n	801011a <_strtod_l+0x1a2>
 80102ba:	2301      	movs	r3, #1
 80102bc:	e7f8      	b.n	80102b0 <_strtod_l+0x338>
 80102be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80102c0:	1c5e      	adds	r6, r3, #1
 80102c2:	9619      	str	r6, [sp, #100]	; 0x64
 80102c4:	785b      	ldrb	r3, [r3, #1]
 80102c6:	e72d      	b.n	8010124 <_strtod_l+0x1ac>
 80102c8:	fb0c 3e0e 	mla	lr, ip, lr, r3
 80102cc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80102d0:	e736      	b.n	8010140 <_strtod_l+0x1c8>
 80102d2:	9419      	str	r4, [sp, #100]	; 0x64
 80102d4:	f04f 0900 	mov.w	r9, #0
 80102d8:	e748      	b.n	801016c <_strtod_l+0x1f4>
 80102da:	2b69      	cmp	r3, #105	; 0x69
 80102dc:	f43f af5b 	beq.w	8010196 <_strtod_l+0x21e>
 80102e0:	2b6e      	cmp	r3, #110	; 0x6e
 80102e2:	f47f aea7 	bne.w	8010034 <_strtod_l+0xbc>
 80102e6:	498c      	ldr	r1, [pc, #560]	; (8010518 <_strtod_l+0x5a0>)
 80102e8:	a819      	add	r0, sp, #100	; 0x64
 80102ea:	f004 fd61 	bl	8014db0 <__match>
 80102ee:	2800      	cmp	r0, #0
 80102f0:	f43f aea0 	beq.w	8010034 <_strtod_l+0xbc>
 80102f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80102f6:	781b      	ldrb	r3, [r3, #0]
 80102f8:	2b28      	cmp	r3, #40	; 0x28
 80102fa:	d10e      	bne.n	801031a <_strtod_l+0x3a2>
 80102fc:	aa1c      	add	r2, sp, #112	; 0x70
 80102fe:	4987      	ldr	r1, [pc, #540]	; (801051c <_strtod_l+0x5a4>)
 8010300:	a819      	add	r0, sp, #100	; 0x64
 8010302:	f004 fd68 	bl	8014dd6 <__hexnan>
 8010306:	2805      	cmp	r0, #5
 8010308:	d107      	bne.n	801031a <_strtod_l+0x3a2>
 801030a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801030c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8010310:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010314:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010318:	e66e      	b.n	800fff8 <_strtod_l+0x80>
 801031a:	f8df b210 	ldr.w	fp, [pc, #528]	; 801052c <_strtod_l+0x5b4>
 801031e:	e74e      	b.n	80101be <_strtod_l+0x246>
 8010320:	9b04      	ldr	r3, [sp, #16]
 8010322:	9806      	ldr	r0, [sp, #24]
 8010324:	2b00      	cmp	r3, #0
 8010326:	bf08      	it	eq
 8010328:	462b      	moveq	r3, r5
 801032a:	2d10      	cmp	r5, #16
 801032c:	462c      	mov	r4, r5
 801032e:	eba9 0902 	sub.w	r9, r9, r2
 8010332:	bfa8      	it	ge
 8010334:	2410      	movge	r4, #16
 8010336:	9304      	str	r3, [sp, #16]
 8010338:	f7f0 f8f4 	bl	8000524 <__aeabi_ui2d>
 801033c:	2c09      	cmp	r4, #9
 801033e:	4682      	mov	sl, r0
 8010340:	468b      	mov	fp, r1
 8010342:	dd13      	ble.n	801036c <_strtod_l+0x3f4>
 8010344:	4b76      	ldr	r3, [pc, #472]	; (8010520 <_strtod_l+0x5a8>)
 8010346:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801034a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801034e:	f7f0 f95f 	bl	8000610 <__aeabi_dmul>
 8010352:	4606      	mov	r6, r0
 8010354:	9805      	ldr	r0, [sp, #20]
 8010356:	460f      	mov	r7, r1
 8010358:	f7f0 f8e4 	bl	8000524 <__aeabi_ui2d>
 801035c:	4602      	mov	r2, r0
 801035e:	460b      	mov	r3, r1
 8010360:	4630      	mov	r0, r6
 8010362:	4639      	mov	r1, r7
 8010364:	f7ef ffa2 	bl	80002ac <__adddf3>
 8010368:	4682      	mov	sl, r0
 801036a:	468b      	mov	fp, r1
 801036c:	2d0f      	cmp	r5, #15
 801036e:	dc36      	bgt.n	80103de <_strtod_l+0x466>
 8010370:	f1b9 0f00 	cmp.w	r9, #0
 8010374:	f43f ae40 	beq.w	800fff8 <_strtod_l+0x80>
 8010378:	dd24      	ble.n	80103c4 <_strtod_l+0x44c>
 801037a:	f1b9 0f16 	cmp.w	r9, #22
 801037e:	dc0b      	bgt.n	8010398 <_strtod_l+0x420>
 8010380:	4d67      	ldr	r5, [pc, #412]	; (8010520 <_strtod_l+0x5a8>)
 8010382:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 8010386:	e9d9 0100 	ldrd	r0, r1, [r9]
 801038a:	4652      	mov	r2, sl
 801038c:	465b      	mov	r3, fp
 801038e:	f7f0 f93f 	bl	8000610 <__aeabi_dmul>
 8010392:	4682      	mov	sl, r0
 8010394:	468b      	mov	fp, r1
 8010396:	e62f      	b.n	800fff8 <_strtod_l+0x80>
 8010398:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801039c:	4599      	cmp	r9, r3
 801039e:	dc1e      	bgt.n	80103de <_strtod_l+0x466>
 80103a0:	4c5f      	ldr	r4, [pc, #380]	; (8010520 <_strtod_l+0x5a8>)
 80103a2:	f1c5 050f 	rsb	r5, r5, #15
 80103a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80103aa:	eba9 0505 	sub.w	r5, r9, r5
 80103ae:	4652      	mov	r2, sl
 80103b0:	465b      	mov	r3, fp
 80103b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80103b6:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80103ba:	f7f0 f929 	bl	8000610 <__aeabi_dmul>
 80103be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80103c2:	e7e4      	b.n	801038e <_strtod_l+0x416>
 80103c4:	f119 0f16 	cmn.w	r9, #22
 80103c8:	db09      	blt.n	80103de <_strtod_l+0x466>
 80103ca:	4d55      	ldr	r5, [pc, #340]	; (8010520 <_strtod_l+0x5a8>)
 80103cc:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 80103d0:	e9d9 2300 	ldrd	r2, r3, [r9]
 80103d4:	4650      	mov	r0, sl
 80103d6:	4659      	mov	r1, fp
 80103d8:	f7f0 fa44 	bl	8000864 <__aeabi_ddiv>
 80103dc:	e7d9      	b.n	8010392 <_strtod_l+0x41a>
 80103de:	1b2c      	subs	r4, r5, r4
 80103e0:	444c      	add	r4, r9
 80103e2:	2c00      	cmp	r4, #0
 80103e4:	dd73      	ble.n	80104ce <_strtod_l+0x556>
 80103e6:	f014 030f 	ands.w	r3, r4, #15
 80103ea:	d00a      	beq.n	8010402 <_strtod_l+0x48a>
 80103ec:	494c      	ldr	r1, [pc, #304]	; (8010520 <_strtod_l+0x5a8>)
 80103ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80103f2:	4652      	mov	r2, sl
 80103f4:	465b      	mov	r3, fp
 80103f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80103fa:	f7f0 f909 	bl	8000610 <__aeabi_dmul>
 80103fe:	4682      	mov	sl, r0
 8010400:	468b      	mov	fp, r1
 8010402:	f034 040f 	bics.w	r4, r4, #15
 8010406:	d054      	beq.n	80104b2 <_strtod_l+0x53a>
 8010408:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 801040c:	dd27      	ble.n	801045e <_strtod_l+0x4e6>
 801040e:	f04f 0900 	mov.w	r9, #0
 8010412:	f8cd 9010 	str.w	r9, [sp, #16]
 8010416:	f8cd 901c 	str.w	r9, [sp, #28]
 801041a:	f8cd 9018 	str.w	r9, [sp, #24]
 801041e:	2322      	movs	r3, #34	; 0x22
 8010420:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8010530 <_strtod_l+0x5b8>
 8010424:	f8c8 3000 	str.w	r3, [r8]
 8010428:	f04f 0a00 	mov.w	sl, #0
 801042c:	9b07      	ldr	r3, [sp, #28]
 801042e:	2b00      	cmp	r3, #0
 8010430:	f43f ade2 	beq.w	800fff8 <_strtod_l+0x80>
 8010434:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010436:	4640      	mov	r0, r8
 8010438:	f004 ff58 	bl	80152ec <_Bfree>
 801043c:	9906      	ldr	r1, [sp, #24]
 801043e:	4640      	mov	r0, r8
 8010440:	f004 ff54 	bl	80152ec <_Bfree>
 8010444:	9904      	ldr	r1, [sp, #16]
 8010446:	4640      	mov	r0, r8
 8010448:	f004 ff50 	bl	80152ec <_Bfree>
 801044c:	9907      	ldr	r1, [sp, #28]
 801044e:	4640      	mov	r0, r8
 8010450:	f004 ff4c 	bl	80152ec <_Bfree>
 8010454:	4649      	mov	r1, r9
 8010456:	4640      	mov	r0, r8
 8010458:	f004 ff48 	bl	80152ec <_Bfree>
 801045c:	e5cc      	b.n	800fff8 <_strtod_l+0x80>
 801045e:	2300      	movs	r3, #0
 8010460:	4e30      	ldr	r6, [pc, #192]	; (8010524 <_strtod_l+0x5ac>)
 8010462:	1124      	asrs	r4, r4, #4
 8010464:	4650      	mov	r0, sl
 8010466:	4659      	mov	r1, fp
 8010468:	461f      	mov	r7, r3
 801046a:	2c01      	cmp	r4, #1
 801046c:	dc24      	bgt.n	80104b8 <_strtod_l+0x540>
 801046e:	b10b      	cbz	r3, 8010474 <_strtod_l+0x4fc>
 8010470:	4682      	mov	sl, r0
 8010472:	468b      	mov	fp, r1
 8010474:	4b2b      	ldr	r3, [pc, #172]	; (8010524 <_strtod_l+0x5ac>)
 8010476:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801047a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 801047e:	4652      	mov	r2, sl
 8010480:	465b      	mov	r3, fp
 8010482:	e9d7 0100 	ldrd	r0, r1, [r7]
 8010486:	f7f0 f8c3 	bl	8000610 <__aeabi_dmul>
 801048a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801048e:	468b      	mov	fp, r1
 8010490:	460a      	mov	r2, r1
 8010492:	0d1b      	lsrs	r3, r3, #20
 8010494:	4924      	ldr	r1, [pc, #144]	; (8010528 <_strtod_l+0x5b0>)
 8010496:	051b      	lsls	r3, r3, #20
 8010498:	428b      	cmp	r3, r1
 801049a:	4682      	mov	sl, r0
 801049c:	d8b7      	bhi.n	801040e <_strtod_l+0x496>
 801049e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80104a2:	428b      	cmp	r3, r1
 80104a4:	bf86      	itte	hi
 80104a6:	f8df b08c 	ldrhi.w	fp, [pc, #140]	; 8010534 <_strtod_l+0x5bc>
 80104aa:	f04f 3aff 	movhi.w	sl, #4294967295
 80104ae:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80104b2:	2300      	movs	r3, #0
 80104b4:	9305      	str	r3, [sp, #20]
 80104b6:	e070      	b.n	801059a <_strtod_l+0x622>
 80104b8:	07e2      	lsls	r2, r4, #31
 80104ba:	d504      	bpl.n	80104c6 <_strtod_l+0x54e>
 80104bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80104c0:	f7f0 f8a6 	bl	8000610 <__aeabi_dmul>
 80104c4:	2301      	movs	r3, #1
 80104c6:	3701      	adds	r7, #1
 80104c8:	1064      	asrs	r4, r4, #1
 80104ca:	3608      	adds	r6, #8
 80104cc:	e7cd      	b.n	801046a <_strtod_l+0x4f2>
 80104ce:	d0f0      	beq.n	80104b2 <_strtod_l+0x53a>
 80104d0:	4264      	negs	r4, r4
 80104d2:	f014 020f 	ands.w	r2, r4, #15
 80104d6:	d00a      	beq.n	80104ee <_strtod_l+0x576>
 80104d8:	4b11      	ldr	r3, [pc, #68]	; (8010520 <_strtod_l+0x5a8>)
 80104da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80104de:	4650      	mov	r0, sl
 80104e0:	4659      	mov	r1, fp
 80104e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104e6:	f7f0 f9bd 	bl	8000864 <__aeabi_ddiv>
 80104ea:	4682      	mov	sl, r0
 80104ec:	468b      	mov	fp, r1
 80104ee:	1124      	asrs	r4, r4, #4
 80104f0:	d0df      	beq.n	80104b2 <_strtod_l+0x53a>
 80104f2:	2c1f      	cmp	r4, #31
 80104f4:	dd20      	ble.n	8010538 <_strtod_l+0x5c0>
 80104f6:	f04f 0900 	mov.w	r9, #0
 80104fa:	f8cd 9010 	str.w	r9, [sp, #16]
 80104fe:	f8cd 901c 	str.w	r9, [sp, #28]
 8010502:	f8cd 9018 	str.w	r9, [sp, #24]
 8010506:	2322      	movs	r3, #34	; 0x22
 8010508:	f04f 0a00 	mov.w	sl, #0
 801050c:	f04f 0b00 	mov.w	fp, #0
 8010510:	f8c8 3000 	str.w	r3, [r8]
 8010514:	e78a      	b.n	801042c <_strtod_l+0x4b4>
 8010516:	bf00      	nop
 8010518:	08017a05 	.word	0x08017a05
 801051c:	080179b8 	.word	0x080179b8
 8010520:	08017b50 	.word	0x08017b50
 8010524:	08017b28 	.word	0x08017b28
 8010528:	7ca00000 	.word	0x7ca00000
 801052c:	fff80000 	.word	0xfff80000
 8010530:	7ff00000 	.word	0x7ff00000
 8010534:	7fefffff 	.word	0x7fefffff
 8010538:	f014 0310 	ands.w	r3, r4, #16
 801053c:	bf18      	it	ne
 801053e:	236a      	movne	r3, #106	; 0x6a
 8010540:	4e9f      	ldr	r6, [pc, #636]	; (80107c0 <_strtod_l+0x848>)
 8010542:	9305      	str	r3, [sp, #20]
 8010544:	4650      	mov	r0, sl
 8010546:	4659      	mov	r1, fp
 8010548:	2300      	movs	r3, #0
 801054a:	2c00      	cmp	r4, #0
 801054c:	f300 8106 	bgt.w	801075c <_strtod_l+0x7e4>
 8010550:	b10b      	cbz	r3, 8010556 <_strtod_l+0x5de>
 8010552:	4682      	mov	sl, r0
 8010554:	468b      	mov	fp, r1
 8010556:	9b05      	ldr	r3, [sp, #20]
 8010558:	b1bb      	cbz	r3, 801058a <_strtod_l+0x612>
 801055a:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801055e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010562:	2b00      	cmp	r3, #0
 8010564:	4659      	mov	r1, fp
 8010566:	dd10      	ble.n	801058a <_strtod_l+0x612>
 8010568:	2b1f      	cmp	r3, #31
 801056a:	f340 8101 	ble.w	8010770 <_strtod_l+0x7f8>
 801056e:	2b34      	cmp	r3, #52	; 0x34
 8010570:	bfde      	ittt	le
 8010572:	3b20      	suble	r3, #32
 8010574:	f04f 32ff 	movle.w	r2, #4294967295
 8010578:	fa02 f303 	lslle.w	r3, r2, r3
 801057c:	f04f 0a00 	mov.w	sl, #0
 8010580:	bfcc      	ite	gt
 8010582:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010586:	ea03 0b01 	andle.w	fp, r3, r1
 801058a:	2200      	movs	r2, #0
 801058c:	2300      	movs	r3, #0
 801058e:	4650      	mov	r0, sl
 8010590:	4659      	mov	r1, fp
 8010592:	f7f0 faa5 	bl	8000ae0 <__aeabi_dcmpeq>
 8010596:	2800      	cmp	r0, #0
 8010598:	d1ad      	bne.n	80104f6 <_strtod_l+0x57e>
 801059a:	9b06      	ldr	r3, [sp, #24]
 801059c:	9300      	str	r3, [sp, #0]
 801059e:	9a04      	ldr	r2, [sp, #16]
 80105a0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80105a2:	462b      	mov	r3, r5
 80105a4:	4640      	mov	r0, r8
 80105a6:	f004 fef3 	bl	8015390 <__s2b>
 80105aa:	9007      	str	r0, [sp, #28]
 80105ac:	2800      	cmp	r0, #0
 80105ae:	f43f af2e 	beq.w	801040e <_strtod_l+0x496>
 80105b2:	f1b9 0f00 	cmp.w	r9, #0
 80105b6:	f1c9 0300 	rsb	r3, r9, #0
 80105ba:	bfa8      	it	ge
 80105bc:	2300      	movge	r3, #0
 80105be:	930e      	str	r3, [sp, #56]	; 0x38
 80105c0:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 80105c4:	f04f 0900 	mov.w	r9, #0
 80105c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80105ca:	f8cd 9010 	str.w	r9, [sp, #16]
 80105ce:	9b07      	ldr	r3, [sp, #28]
 80105d0:	4640      	mov	r0, r8
 80105d2:	6859      	ldr	r1, [r3, #4]
 80105d4:	f004 fe56 	bl	8015284 <_Balloc>
 80105d8:	9006      	str	r0, [sp, #24]
 80105da:	2800      	cmp	r0, #0
 80105dc:	f43f af1f 	beq.w	801041e <_strtod_l+0x4a6>
 80105e0:	9b07      	ldr	r3, [sp, #28]
 80105e2:	691a      	ldr	r2, [r3, #16]
 80105e4:	3202      	adds	r2, #2
 80105e6:	f103 010c 	add.w	r1, r3, #12
 80105ea:	0092      	lsls	r2, r2, #2
 80105ec:	300c      	adds	r0, #12
 80105ee:	f7ff f88d 	bl	800f70c <memcpy>
 80105f2:	ab1c      	add	r3, sp, #112	; 0x70
 80105f4:	9301      	str	r3, [sp, #4]
 80105f6:	ab1b      	add	r3, sp, #108	; 0x6c
 80105f8:	9300      	str	r3, [sp, #0]
 80105fa:	4652      	mov	r2, sl
 80105fc:	465b      	mov	r3, fp
 80105fe:	4640      	mov	r0, r8
 8010600:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8010604:	f005 f974 	bl	80158f0 <__d2b>
 8010608:	901a      	str	r0, [sp, #104]	; 0x68
 801060a:	2800      	cmp	r0, #0
 801060c:	f43f af07 	beq.w	801041e <_strtod_l+0x4a6>
 8010610:	2101      	movs	r1, #1
 8010612:	4640      	mov	r0, r8
 8010614:	f004 ff48 	bl	80154a8 <__i2b>
 8010618:	9004      	str	r0, [sp, #16]
 801061a:	4603      	mov	r3, r0
 801061c:	2800      	cmp	r0, #0
 801061e:	f43f aefe 	beq.w	801041e <_strtod_l+0x4a6>
 8010622:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8010624:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8010626:	2d00      	cmp	r5, #0
 8010628:	bfab      	itete	ge
 801062a:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801062c:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 801062e:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 8010630:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8010632:	bfac      	ite	ge
 8010634:	195e      	addge	r6, r3, r5
 8010636:	1b5c      	sublt	r4, r3, r5
 8010638:	9b05      	ldr	r3, [sp, #20]
 801063a:	1aed      	subs	r5, r5, r3
 801063c:	4415      	add	r5, r2
 801063e:	4b61      	ldr	r3, [pc, #388]	; (80107c4 <_strtod_l+0x84c>)
 8010640:	3d01      	subs	r5, #1
 8010642:	429d      	cmp	r5, r3
 8010644:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010648:	f280 80a4 	bge.w	8010794 <_strtod_l+0x81c>
 801064c:	1b5b      	subs	r3, r3, r5
 801064e:	2b1f      	cmp	r3, #31
 8010650:	eba2 0203 	sub.w	r2, r2, r3
 8010654:	f04f 0701 	mov.w	r7, #1
 8010658:	f300 8091 	bgt.w	801077e <_strtod_l+0x806>
 801065c:	fa07 f303 	lsl.w	r3, r7, r3
 8010660:	9314      	str	r3, [sp, #80]	; 0x50
 8010662:	2500      	movs	r5, #0
 8010664:	18b7      	adds	r7, r6, r2
 8010666:	9b05      	ldr	r3, [sp, #20]
 8010668:	42be      	cmp	r6, r7
 801066a:	4414      	add	r4, r2
 801066c:	441c      	add	r4, r3
 801066e:	4633      	mov	r3, r6
 8010670:	bfa8      	it	ge
 8010672:	463b      	movge	r3, r7
 8010674:	42a3      	cmp	r3, r4
 8010676:	bfa8      	it	ge
 8010678:	4623      	movge	r3, r4
 801067a:	2b00      	cmp	r3, #0
 801067c:	bfc2      	ittt	gt
 801067e:	1aff      	subgt	r7, r7, r3
 8010680:	1ae4      	subgt	r4, r4, r3
 8010682:	1af6      	subgt	r6, r6, r3
 8010684:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010686:	b1bb      	cbz	r3, 80106b8 <_strtod_l+0x740>
 8010688:	461a      	mov	r2, r3
 801068a:	9904      	ldr	r1, [sp, #16]
 801068c:	4640      	mov	r0, r8
 801068e:	f004 ffa1 	bl	80155d4 <__pow5mult>
 8010692:	9004      	str	r0, [sp, #16]
 8010694:	2800      	cmp	r0, #0
 8010696:	f43f aec2 	beq.w	801041e <_strtod_l+0x4a6>
 801069a:	4601      	mov	r1, r0
 801069c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801069e:	4640      	mov	r0, r8
 80106a0:	f004 ff0b 	bl	80154ba <__multiply>
 80106a4:	9008      	str	r0, [sp, #32]
 80106a6:	2800      	cmp	r0, #0
 80106a8:	f43f aeb9 	beq.w	801041e <_strtod_l+0x4a6>
 80106ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 80106ae:	4640      	mov	r0, r8
 80106b0:	f004 fe1c 	bl	80152ec <_Bfree>
 80106b4:	9b08      	ldr	r3, [sp, #32]
 80106b6:	931a      	str	r3, [sp, #104]	; 0x68
 80106b8:	2f00      	cmp	r7, #0
 80106ba:	dc6f      	bgt.n	801079c <_strtod_l+0x824>
 80106bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80106be:	2b00      	cmp	r3, #0
 80106c0:	d175      	bne.n	80107ae <_strtod_l+0x836>
 80106c2:	2c00      	cmp	r4, #0
 80106c4:	dd08      	ble.n	80106d8 <_strtod_l+0x760>
 80106c6:	4622      	mov	r2, r4
 80106c8:	9906      	ldr	r1, [sp, #24]
 80106ca:	4640      	mov	r0, r8
 80106cc:	f004 ffd0 	bl	8015670 <__lshift>
 80106d0:	9006      	str	r0, [sp, #24]
 80106d2:	2800      	cmp	r0, #0
 80106d4:	f43f aea3 	beq.w	801041e <_strtod_l+0x4a6>
 80106d8:	2e00      	cmp	r6, #0
 80106da:	dd08      	ble.n	80106ee <_strtod_l+0x776>
 80106dc:	4632      	mov	r2, r6
 80106de:	9904      	ldr	r1, [sp, #16]
 80106e0:	4640      	mov	r0, r8
 80106e2:	f004 ffc5 	bl	8015670 <__lshift>
 80106e6:	9004      	str	r0, [sp, #16]
 80106e8:	2800      	cmp	r0, #0
 80106ea:	f43f ae98 	beq.w	801041e <_strtod_l+0x4a6>
 80106ee:	9a06      	ldr	r2, [sp, #24]
 80106f0:	991a      	ldr	r1, [sp, #104]	; 0x68
 80106f2:	4640      	mov	r0, r8
 80106f4:	f005 f827 	bl	8015746 <__mdiff>
 80106f8:	4681      	mov	r9, r0
 80106fa:	2800      	cmp	r0, #0
 80106fc:	f43f ae8f 	beq.w	801041e <_strtod_l+0x4a6>
 8010700:	2400      	movs	r4, #0
 8010702:	68c3      	ldr	r3, [r0, #12]
 8010704:	9904      	ldr	r1, [sp, #16]
 8010706:	60c4      	str	r4, [r0, #12]
 8010708:	9308      	str	r3, [sp, #32]
 801070a:	f005 f802 	bl	8015712 <__mcmp>
 801070e:	42a0      	cmp	r0, r4
 8010710:	da5a      	bge.n	80107c8 <_strtod_l+0x850>
 8010712:	9b08      	ldr	r3, [sp, #32]
 8010714:	b9f3      	cbnz	r3, 8010754 <_strtod_l+0x7dc>
 8010716:	f1ba 0f00 	cmp.w	sl, #0
 801071a:	d11b      	bne.n	8010754 <_strtod_l+0x7dc>
 801071c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010720:	b9c3      	cbnz	r3, 8010754 <_strtod_l+0x7dc>
 8010722:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010726:	0d1b      	lsrs	r3, r3, #20
 8010728:	051b      	lsls	r3, r3, #20
 801072a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801072e:	d911      	bls.n	8010754 <_strtod_l+0x7dc>
 8010730:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010734:	b91b      	cbnz	r3, 801073e <_strtod_l+0x7c6>
 8010736:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801073a:	2b01      	cmp	r3, #1
 801073c:	dd0a      	ble.n	8010754 <_strtod_l+0x7dc>
 801073e:	4649      	mov	r1, r9
 8010740:	2201      	movs	r2, #1
 8010742:	4640      	mov	r0, r8
 8010744:	f004 ff94 	bl	8015670 <__lshift>
 8010748:	9904      	ldr	r1, [sp, #16]
 801074a:	4681      	mov	r9, r0
 801074c:	f004 ffe1 	bl	8015712 <__mcmp>
 8010750:	2800      	cmp	r0, #0
 8010752:	dc6a      	bgt.n	801082a <_strtod_l+0x8b2>
 8010754:	9b05      	ldr	r3, [sp, #20]
 8010756:	2b00      	cmp	r3, #0
 8010758:	d174      	bne.n	8010844 <_strtod_l+0x8cc>
 801075a:	e66b      	b.n	8010434 <_strtod_l+0x4bc>
 801075c:	07e2      	lsls	r2, r4, #31
 801075e:	d504      	bpl.n	801076a <_strtod_l+0x7f2>
 8010760:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010764:	f7ef ff54 	bl	8000610 <__aeabi_dmul>
 8010768:	2301      	movs	r3, #1
 801076a:	1064      	asrs	r4, r4, #1
 801076c:	3608      	adds	r6, #8
 801076e:	e6ec      	b.n	801054a <_strtod_l+0x5d2>
 8010770:	f04f 32ff 	mov.w	r2, #4294967295
 8010774:	fa02 f303 	lsl.w	r3, r2, r3
 8010778:	ea03 0a0a 	and.w	sl, r3, sl
 801077c:	e705      	b.n	801058a <_strtod_l+0x612>
 801077e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8010782:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8010786:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 801078a:	35e2      	adds	r5, #226	; 0xe2
 801078c:	fa07 f505 	lsl.w	r5, r7, r5
 8010790:	9714      	str	r7, [sp, #80]	; 0x50
 8010792:	e767      	b.n	8010664 <_strtod_l+0x6ec>
 8010794:	2301      	movs	r3, #1
 8010796:	2500      	movs	r5, #0
 8010798:	9314      	str	r3, [sp, #80]	; 0x50
 801079a:	e763      	b.n	8010664 <_strtod_l+0x6ec>
 801079c:	463a      	mov	r2, r7
 801079e:	991a      	ldr	r1, [sp, #104]	; 0x68
 80107a0:	4640      	mov	r0, r8
 80107a2:	f004 ff65 	bl	8015670 <__lshift>
 80107a6:	901a      	str	r0, [sp, #104]	; 0x68
 80107a8:	2800      	cmp	r0, #0
 80107aa:	d187      	bne.n	80106bc <_strtod_l+0x744>
 80107ac:	e637      	b.n	801041e <_strtod_l+0x4a6>
 80107ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80107b0:	9906      	ldr	r1, [sp, #24]
 80107b2:	4640      	mov	r0, r8
 80107b4:	f004 ff0e 	bl	80155d4 <__pow5mult>
 80107b8:	9006      	str	r0, [sp, #24]
 80107ba:	2800      	cmp	r0, #0
 80107bc:	d181      	bne.n	80106c2 <_strtod_l+0x74a>
 80107be:	e62e      	b.n	801041e <_strtod_l+0x4a6>
 80107c0:	080179d0 	.word	0x080179d0
 80107c4:	fffffc02 	.word	0xfffffc02
 80107c8:	f040 8086 	bne.w	80108d8 <_strtod_l+0x960>
 80107cc:	9a08      	ldr	r2, [sp, #32]
 80107ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80107d2:	b332      	cbz	r2, 8010822 <_strtod_l+0x8aa>
 80107d4:	4aac      	ldr	r2, [pc, #688]	; (8010a88 <_strtod_l+0xb10>)
 80107d6:	4293      	cmp	r3, r2
 80107d8:	4659      	mov	r1, fp
 80107da:	d152      	bne.n	8010882 <_strtod_l+0x90a>
 80107dc:	9b05      	ldr	r3, [sp, #20]
 80107de:	4650      	mov	r0, sl
 80107e0:	b1d3      	cbz	r3, 8010818 <_strtod_l+0x8a0>
 80107e2:	4aaa      	ldr	r2, [pc, #680]	; (8010a8c <_strtod_l+0xb14>)
 80107e4:	400a      	ands	r2, r1
 80107e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80107ea:	f04f 34ff 	mov.w	r4, #4294967295
 80107ee:	d816      	bhi.n	801081e <_strtod_l+0x8a6>
 80107f0:	0d12      	lsrs	r2, r2, #20
 80107f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80107f6:	fa04 f303 	lsl.w	r3, r4, r3
 80107fa:	4283      	cmp	r3, r0
 80107fc:	d141      	bne.n	8010882 <_strtod_l+0x90a>
 80107fe:	4aa4      	ldr	r2, [pc, #656]	; (8010a90 <_strtod_l+0xb18>)
 8010800:	4291      	cmp	r1, r2
 8010802:	d102      	bne.n	801080a <_strtod_l+0x892>
 8010804:	3301      	adds	r3, #1
 8010806:	f43f ae0a 	beq.w	801041e <_strtod_l+0x4a6>
 801080a:	4ba0      	ldr	r3, [pc, #640]	; (8010a8c <_strtod_l+0xb14>)
 801080c:	400b      	ands	r3, r1
 801080e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010812:	f04f 0a00 	mov.w	sl, #0
 8010816:	e79d      	b.n	8010754 <_strtod_l+0x7dc>
 8010818:	f04f 33ff 	mov.w	r3, #4294967295
 801081c:	e7ed      	b.n	80107fa <_strtod_l+0x882>
 801081e:	4623      	mov	r3, r4
 8010820:	e7eb      	b.n	80107fa <_strtod_l+0x882>
 8010822:	bb73      	cbnz	r3, 8010882 <_strtod_l+0x90a>
 8010824:	f1ba 0f00 	cmp.w	sl, #0
 8010828:	d12b      	bne.n	8010882 <_strtod_l+0x90a>
 801082a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801082e:	9a05      	ldr	r2, [sp, #20]
 8010830:	0d1b      	lsrs	r3, r3, #20
 8010832:	051b      	lsls	r3, r3, #20
 8010834:	b1e2      	cbz	r2, 8010870 <_strtod_l+0x8f8>
 8010836:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801083a:	dc19      	bgt.n	8010870 <_strtod_l+0x8f8>
 801083c:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8010840:	f77f ae61 	ble.w	8010506 <_strtod_l+0x58e>
 8010844:	4b93      	ldr	r3, [pc, #588]	; (8010a94 <_strtod_l+0xb1c>)
 8010846:	930d      	str	r3, [sp, #52]	; 0x34
 8010848:	2300      	movs	r3, #0
 801084a:	930c      	str	r3, [sp, #48]	; 0x30
 801084c:	4650      	mov	r0, sl
 801084e:	4659      	mov	r1, fp
 8010850:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010854:	f7ef fedc 	bl	8000610 <__aeabi_dmul>
 8010858:	4682      	mov	sl, r0
 801085a:	468b      	mov	fp, r1
 801085c:	2900      	cmp	r1, #0
 801085e:	f47f ade9 	bne.w	8010434 <_strtod_l+0x4bc>
 8010862:	2800      	cmp	r0, #0
 8010864:	f47f ade6 	bne.w	8010434 <_strtod_l+0x4bc>
 8010868:	2322      	movs	r3, #34	; 0x22
 801086a:	f8c8 3000 	str.w	r3, [r8]
 801086e:	e5e1      	b.n	8010434 <_strtod_l+0x4bc>
 8010870:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010874:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010878:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801087c:	f04f 3aff 	mov.w	sl, #4294967295
 8010880:	e768      	b.n	8010754 <_strtod_l+0x7dc>
 8010882:	b19d      	cbz	r5, 80108ac <_strtod_l+0x934>
 8010884:	ea15 0f0b 	tst.w	r5, fp
 8010888:	f43f af64 	beq.w	8010754 <_strtod_l+0x7dc>
 801088c:	9b08      	ldr	r3, [sp, #32]
 801088e:	9a05      	ldr	r2, [sp, #20]
 8010890:	4650      	mov	r0, sl
 8010892:	4659      	mov	r1, fp
 8010894:	b173      	cbz	r3, 80108b4 <_strtod_l+0x93c>
 8010896:	f7ff fb4b 	bl	800ff30 <sulp>
 801089a:	4602      	mov	r2, r0
 801089c:	460b      	mov	r3, r1
 801089e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80108a2:	f7ef fd03 	bl	80002ac <__adddf3>
 80108a6:	4682      	mov	sl, r0
 80108a8:	468b      	mov	fp, r1
 80108aa:	e753      	b.n	8010754 <_strtod_l+0x7dc>
 80108ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80108ae:	ea13 0f0a 	tst.w	r3, sl
 80108b2:	e7e9      	b.n	8010888 <_strtod_l+0x910>
 80108b4:	f7ff fb3c 	bl	800ff30 <sulp>
 80108b8:	4602      	mov	r2, r0
 80108ba:	460b      	mov	r3, r1
 80108bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80108c0:	f7ef fcf2 	bl	80002a8 <__aeabi_dsub>
 80108c4:	2200      	movs	r2, #0
 80108c6:	2300      	movs	r3, #0
 80108c8:	4682      	mov	sl, r0
 80108ca:	468b      	mov	fp, r1
 80108cc:	f7f0 f908 	bl	8000ae0 <__aeabi_dcmpeq>
 80108d0:	2800      	cmp	r0, #0
 80108d2:	f47f ae18 	bne.w	8010506 <_strtod_l+0x58e>
 80108d6:	e73d      	b.n	8010754 <_strtod_l+0x7dc>
 80108d8:	9904      	ldr	r1, [sp, #16]
 80108da:	4648      	mov	r0, r9
 80108dc:	f005 f857 	bl	801598e <__ratio>
 80108e0:	2200      	movs	r2, #0
 80108e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80108e6:	4606      	mov	r6, r0
 80108e8:	460f      	mov	r7, r1
 80108ea:	f7f0 f90d 	bl	8000b08 <__aeabi_dcmple>
 80108ee:	2800      	cmp	r0, #0
 80108f0:	d070      	beq.n	80109d4 <_strtod_l+0xa5c>
 80108f2:	9b08      	ldr	r3, [sp, #32]
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d043      	beq.n	8010980 <_strtod_l+0xa08>
 80108f8:	4f67      	ldr	r7, [pc, #412]	; (8010a98 <_strtod_l+0xb20>)
 80108fa:	2600      	movs	r6, #0
 80108fc:	4d66      	ldr	r5, [pc, #408]	; (8010a98 <_strtod_l+0xb20>)
 80108fe:	4b63      	ldr	r3, [pc, #396]	; (8010a8c <_strtod_l+0xb14>)
 8010900:	ea0b 0303 	and.w	r3, fp, r3
 8010904:	9314      	str	r3, [sp, #80]	; 0x50
 8010906:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010908:	4b64      	ldr	r3, [pc, #400]	; (8010a9c <_strtod_l+0xb24>)
 801090a:	429a      	cmp	r2, r3
 801090c:	f040 80ce 	bne.w	8010aac <_strtod_l+0xb34>
 8010910:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010914:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010918:	4650      	mov	r0, sl
 801091a:	4659      	mov	r1, fp
 801091c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8010920:	f004 ff70 	bl	8015804 <__ulp>
 8010924:	4602      	mov	r2, r0
 8010926:	460b      	mov	r3, r1
 8010928:	4630      	mov	r0, r6
 801092a:	4639      	mov	r1, r7
 801092c:	f7ef fe70 	bl	8000610 <__aeabi_dmul>
 8010930:	4652      	mov	r2, sl
 8010932:	465b      	mov	r3, fp
 8010934:	f7ef fcba 	bl	80002ac <__adddf3>
 8010938:	4a54      	ldr	r2, [pc, #336]	; (8010a8c <_strtod_l+0xb14>)
 801093a:	4b59      	ldr	r3, [pc, #356]	; (8010aa0 <_strtod_l+0xb28>)
 801093c:	400a      	ands	r2, r1
 801093e:	429a      	cmp	r2, r3
 8010940:	4682      	mov	sl, r0
 8010942:	d95d      	bls.n	8010a00 <_strtod_l+0xa88>
 8010944:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010946:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 801094a:	429a      	cmp	r2, r3
 801094c:	d103      	bne.n	8010956 <_strtod_l+0x9de>
 801094e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010950:	3301      	adds	r3, #1
 8010952:	f43f ad64 	beq.w	801041e <_strtod_l+0x4a6>
 8010956:	f8df b138 	ldr.w	fp, [pc, #312]	; 8010a90 <_strtod_l+0xb18>
 801095a:	f04f 3aff 	mov.w	sl, #4294967295
 801095e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010960:	4640      	mov	r0, r8
 8010962:	f004 fcc3 	bl	80152ec <_Bfree>
 8010966:	9906      	ldr	r1, [sp, #24]
 8010968:	4640      	mov	r0, r8
 801096a:	f004 fcbf 	bl	80152ec <_Bfree>
 801096e:	9904      	ldr	r1, [sp, #16]
 8010970:	4640      	mov	r0, r8
 8010972:	f004 fcbb 	bl	80152ec <_Bfree>
 8010976:	4649      	mov	r1, r9
 8010978:	4640      	mov	r0, r8
 801097a:	f004 fcb7 	bl	80152ec <_Bfree>
 801097e:	e626      	b.n	80105ce <_strtod_l+0x656>
 8010980:	f1ba 0f00 	cmp.w	sl, #0
 8010984:	d118      	bne.n	80109b8 <_strtod_l+0xa40>
 8010986:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801098a:	b9e3      	cbnz	r3, 80109c6 <_strtod_l+0xa4e>
 801098c:	2200      	movs	r2, #0
 801098e:	4b42      	ldr	r3, [pc, #264]	; (8010a98 <_strtod_l+0xb20>)
 8010990:	4630      	mov	r0, r6
 8010992:	4639      	mov	r1, r7
 8010994:	f7f0 f8ae 	bl	8000af4 <__aeabi_dcmplt>
 8010998:	b9c8      	cbnz	r0, 80109ce <_strtod_l+0xa56>
 801099a:	2200      	movs	r2, #0
 801099c:	4b41      	ldr	r3, [pc, #260]	; (8010aa4 <_strtod_l+0xb2c>)
 801099e:	4630      	mov	r0, r6
 80109a0:	4639      	mov	r1, r7
 80109a2:	f7ef fe35 	bl	8000610 <__aeabi_dmul>
 80109a6:	4604      	mov	r4, r0
 80109a8:	460d      	mov	r5, r1
 80109aa:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80109ae:	9416      	str	r4, [sp, #88]	; 0x58
 80109b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80109b2:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80109b6:	e7a2      	b.n	80108fe <_strtod_l+0x986>
 80109b8:	f1ba 0f01 	cmp.w	sl, #1
 80109bc:	d103      	bne.n	80109c6 <_strtod_l+0xa4e>
 80109be:	f1bb 0f00 	cmp.w	fp, #0
 80109c2:	f43f ada0 	beq.w	8010506 <_strtod_l+0x58e>
 80109c6:	2600      	movs	r6, #0
 80109c8:	4f37      	ldr	r7, [pc, #220]	; (8010aa8 <_strtod_l+0xb30>)
 80109ca:	2400      	movs	r4, #0
 80109cc:	e796      	b.n	80108fc <_strtod_l+0x984>
 80109ce:	9c08      	ldr	r4, [sp, #32]
 80109d0:	4d34      	ldr	r5, [pc, #208]	; (8010aa4 <_strtod_l+0xb2c>)
 80109d2:	e7ea      	b.n	80109aa <_strtod_l+0xa32>
 80109d4:	4b33      	ldr	r3, [pc, #204]	; (8010aa4 <_strtod_l+0xb2c>)
 80109d6:	2200      	movs	r2, #0
 80109d8:	4630      	mov	r0, r6
 80109da:	4639      	mov	r1, r7
 80109dc:	f7ef fe18 	bl	8000610 <__aeabi_dmul>
 80109e0:	9b08      	ldr	r3, [sp, #32]
 80109e2:	4604      	mov	r4, r0
 80109e4:	460d      	mov	r5, r1
 80109e6:	b933      	cbnz	r3, 80109f6 <_strtod_l+0xa7e>
 80109e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80109ec:	9010      	str	r0, [sp, #64]	; 0x40
 80109ee:	9311      	str	r3, [sp, #68]	; 0x44
 80109f0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80109f4:	e783      	b.n	80108fe <_strtod_l+0x986>
 80109f6:	4602      	mov	r2, r0
 80109f8:	460b      	mov	r3, r1
 80109fa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80109fe:	e7f7      	b.n	80109f0 <_strtod_l+0xa78>
 8010a00:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 8010a04:	9b05      	ldr	r3, [sp, #20]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d1a9      	bne.n	801095e <_strtod_l+0x9e6>
 8010a0a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010a0e:	0d1b      	lsrs	r3, r3, #20
 8010a10:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010a12:	051b      	lsls	r3, r3, #20
 8010a14:	429a      	cmp	r2, r3
 8010a16:	465e      	mov	r6, fp
 8010a18:	d1a1      	bne.n	801095e <_strtod_l+0x9e6>
 8010a1a:	4629      	mov	r1, r5
 8010a1c:	4620      	mov	r0, r4
 8010a1e:	f7f0 f8a7 	bl	8000b70 <__aeabi_d2iz>
 8010a22:	f7ef fd8f 	bl	8000544 <__aeabi_i2d>
 8010a26:	460b      	mov	r3, r1
 8010a28:	4602      	mov	r2, r0
 8010a2a:	4629      	mov	r1, r5
 8010a2c:	4620      	mov	r0, r4
 8010a2e:	f7ef fc3b 	bl	80002a8 <__aeabi_dsub>
 8010a32:	9b08      	ldr	r3, [sp, #32]
 8010a34:	4604      	mov	r4, r0
 8010a36:	460d      	mov	r5, r1
 8010a38:	b933      	cbnz	r3, 8010a48 <_strtod_l+0xad0>
 8010a3a:	f1ba 0f00 	cmp.w	sl, #0
 8010a3e:	d103      	bne.n	8010a48 <_strtod_l+0xad0>
 8010a40:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010a44:	2e00      	cmp	r6, #0
 8010a46:	d06c      	beq.n	8010b22 <_strtod_l+0xbaa>
 8010a48:	a30b      	add	r3, pc, #44	; (adr r3, 8010a78 <_strtod_l+0xb00>)
 8010a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a4e:	4620      	mov	r0, r4
 8010a50:	4629      	mov	r1, r5
 8010a52:	f7f0 f84f 	bl	8000af4 <__aeabi_dcmplt>
 8010a56:	2800      	cmp	r0, #0
 8010a58:	f47f acec 	bne.w	8010434 <_strtod_l+0x4bc>
 8010a5c:	a308      	add	r3, pc, #32	; (adr r3, 8010a80 <_strtod_l+0xb08>)
 8010a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a62:	4620      	mov	r0, r4
 8010a64:	4629      	mov	r1, r5
 8010a66:	f7f0 f863 	bl	8000b30 <__aeabi_dcmpgt>
 8010a6a:	2800      	cmp	r0, #0
 8010a6c:	f43f af77 	beq.w	801095e <_strtod_l+0x9e6>
 8010a70:	e4e0      	b.n	8010434 <_strtod_l+0x4bc>
 8010a72:	bf00      	nop
 8010a74:	f3af 8000 	nop.w
 8010a78:	94a03595 	.word	0x94a03595
 8010a7c:	3fdfffff 	.word	0x3fdfffff
 8010a80:	35afe535 	.word	0x35afe535
 8010a84:	3fe00000 	.word	0x3fe00000
 8010a88:	000fffff 	.word	0x000fffff
 8010a8c:	7ff00000 	.word	0x7ff00000
 8010a90:	7fefffff 	.word	0x7fefffff
 8010a94:	39500000 	.word	0x39500000
 8010a98:	3ff00000 	.word	0x3ff00000
 8010a9c:	7fe00000 	.word	0x7fe00000
 8010aa0:	7c9fffff 	.word	0x7c9fffff
 8010aa4:	3fe00000 	.word	0x3fe00000
 8010aa8:	bff00000 	.word	0xbff00000
 8010aac:	9b05      	ldr	r3, [sp, #20]
 8010aae:	b313      	cbz	r3, 8010af6 <_strtod_l+0xb7e>
 8010ab0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010ab2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010ab6:	d81e      	bhi.n	8010af6 <_strtod_l+0xb7e>
 8010ab8:	a325      	add	r3, pc, #148	; (adr r3, 8010b50 <_strtod_l+0xbd8>)
 8010aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010abe:	4620      	mov	r0, r4
 8010ac0:	4629      	mov	r1, r5
 8010ac2:	f7f0 f821 	bl	8000b08 <__aeabi_dcmple>
 8010ac6:	b190      	cbz	r0, 8010aee <_strtod_l+0xb76>
 8010ac8:	4629      	mov	r1, r5
 8010aca:	4620      	mov	r0, r4
 8010acc:	f7f0 f878 	bl	8000bc0 <__aeabi_d2uiz>
 8010ad0:	2800      	cmp	r0, #0
 8010ad2:	bf08      	it	eq
 8010ad4:	2001      	moveq	r0, #1
 8010ad6:	f7ef fd25 	bl	8000524 <__aeabi_ui2d>
 8010ada:	9b08      	ldr	r3, [sp, #32]
 8010adc:	4604      	mov	r4, r0
 8010ade:	460d      	mov	r5, r1
 8010ae0:	b9d3      	cbnz	r3, 8010b18 <_strtod_l+0xba0>
 8010ae2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ae6:	9012      	str	r0, [sp, #72]	; 0x48
 8010ae8:	9313      	str	r3, [sp, #76]	; 0x4c
 8010aea:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8010aee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010af0:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8010af4:	1a9f      	subs	r7, r3, r2
 8010af6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8010afa:	f004 fe83 	bl	8015804 <__ulp>
 8010afe:	4602      	mov	r2, r0
 8010b00:	460b      	mov	r3, r1
 8010b02:	4630      	mov	r0, r6
 8010b04:	4639      	mov	r1, r7
 8010b06:	f7ef fd83 	bl	8000610 <__aeabi_dmul>
 8010b0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8010b0e:	f7ef fbcd 	bl	80002ac <__adddf3>
 8010b12:	4682      	mov	sl, r0
 8010b14:	468b      	mov	fp, r1
 8010b16:	e775      	b.n	8010a04 <_strtod_l+0xa8c>
 8010b18:	4602      	mov	r2, r0
 8010b1a:	460b      	mov	r3, r1
 8010b1c:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8010b20:	e7e3      	b.n	8010aea <_strtod_l+0xb72>
 8010b22:	a30d      	add	r3, pc, #52	; (adr r3, 8010b58 <_strtod_l+0xbe0>)
 8010b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b28:	f7ef ffe4 	bl	8000af4 <__aeabi_dcmplt>
 8010b2c:	e79d      	b.n	8010a6a <_strtod_l+0xaf2>
 8010b2e:	2300      	movs	r3, #0
 8010b30:	9309      	str	r3, [sp, #36]	; 0x24
 8010b32:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8010b34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010b36:	6013      	str	r3, [r2, #0]
 8010b38:	f7ff ba62 	b.w	8010000 <_strtod_l+0x88>
 8010b3c:	2b65      	cmp	r3, #101	; 0x65
 8010b3e:	f04f 0200 	mov.w	r2, #0
 8010b42:	f43f abb2 	beq.w	80102aa <_strtod_l+0x332>
 8010b46:	4615      	mov	r5, r2
 8010b48:	2101      	movs	r1, #1
 8010b4a:	f7ff bad1 	b.w	80100f0 <_strtod_l+0x178>
 8010b4e:	bf00      	nop
 8010b50:	ffc00000 	.word	0xffc00000
 8010b54:	41dfffff 	.word	0x41dfffff
 8010b58:	94a03595 	.word	0x94a03595
 8010b5c:	3fcfffff 	.word	0x3fcfffff

08010b60 <strtod>:
 8010b60:	4b06      	ldr	r3, [pc, #24]	; (8010b7c <strtod+0x1c>)
 8010b62:	4a07      	ldr	r2, [pc, #28]	; (8010b80 <strtod+0x20>)
 8010b64:	b410      	push	{r4}
 8010b66:	681c      	ldr	r4, [r3, #0]
 8010b68:	6a23      	ldr	r3, [r4, #32]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	bf08      	it	eq
 8010b6e:	4613      	moveq	r3, r2
 8010b70:	460a      	mov	r2, r1
 8010b72:	4601      	mov	r1, r0
 8010b74:	4620      	mov	r0, r4
 8010b76:	bc10      	pop	{r4}
 8010b78:	f7ff b9fe 	b.w	800ff78 <_strtod_l>
 8010b7c:	20000014 	.word	0x20000014
 8010b80:	20000560 	.word	0x20000560

08010b84 <strtok>:
 8010b84:	4b14      	ldr	r3, [pc, #80]	; (8010bd8 <strtok+0x54>)
 8010b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b8a:	681d      	ldr	r5, [r3, #0]
 8010b8c:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 8010b90:	4606      	mov	r6, r0
 8010b92:	460f      	mov	r7, r1
 8010b94:	b9bc      	cbnz	r4, 8010bc6 <strtok+0x42>
 8010b96:	2050      	movs	r0, #80	; 0x50
 8010b98:	f7fe fb9a 	bl	800f2d0 <malloc>
 8010b9c:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 8010ba0:	6004      	str	r4, [r0, #0]
 8010ba2:	6044      	str	r4, [r0, #4]
 8010ba4:	6084      	str	r4, [r0, #8]
 8010ba6:	60c4      	str	r4, [r0, #12]
 8010ba8:	6104      	str	r4, [r0, #16]
 8010baa:	6144      	str	r4, [r0, #20]
 8010bac:	6184      	str	r4, [r0, #24]
 8010bae:	6284      	str	r4, [r0, #40]	; 0x28
 8010bb0:	62c4      	str	r4, [r0, #44]	; 0x2c
 8010bb2:	6304      	str	r4, [r0, #48]	; 0x30
 8010bb4:	6344      	str	r4, [r0, #52]	; 0x34
 8010bb6:	6384      	str	r4, [r0, #56]	; 0x38
 8010bb8:	63c4      	str	r4, [r0, #60]	; 0x3c
 8010bba:	6404      	str	r4, [r0, #64]	; 0x40
 8010bbc:	6444      	str	r4, [r0, #68]	; 0x44
 8010bbe:	6484      	str	r4, [r0, #72]	; 0x48
 8010bc0:	64c4      	str	r4, [r0, #76]	; 0x4c
 8010bc2:	7704      	strb	r4, [r0, #28]
 8010bc4:	6244      	str	r4, [r0, #36]	; 0x24
 8010bc6:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8010bca:	4639      	mov	r1, r7
 8010bcc:	4630      	mov	r0, r6
 8010bce:	2301      	movs	r3, #1
 8010bd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bd4:	f000 b802 	b.w	8010bdc <__strtok_r>
 8010bd8:	20000014 	.word	0x20000014

08010bdc <__strtok_r>:
 8010bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bde:	b918      	cbnz	r0, 8010be8 <__strtok_r+0xc>
 8010be0:	6810      	ldr	r0, [r2, #0]
 8010be2:	b908      	cbnz	r0, 8010be8 <__strtok_r+0xc>
 8010be4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010be6:	4620      	mov	r0, r4
 8010be8:	4604      	mov	r4, r0
 8010bea:	460f      	mov	r7, r1
 8010bec:	f814 5b01 	ldrb.w	r5, [r4], #1
 8010bf0:	f817 6b01 	ldrb.w	r6, [r7], #1
 8010bf4:	b91e      	cbnz	r6, 8010bfe <__strtok_r+0x22>
 8010bf6:	b965      	cbnz	r5, 8010c12 <__strtok_r+0x36>
 8010bf8:	6015      	str	r5, [r2, #0]
 8010bfa:	4628      	mov	r0, r5
 8010bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bfe:	42b5      	cmp	r5, r6
 8010c00:	d1f6      	bne.n	8010bf0 <__strtok_r+0x14>
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d1ef      	bne.n	8010be6 <__strtok_r+0xa>
 8010c06:	6014      	str	r4, [r2, #0]
 8010c08:	7003      	strb	r3, [r0, #0]
 8010c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c0c:	461c      	mov	r4, r3
 8010c0e:	e00c      	b.n	8010c2a <__strtok_r+0x4e>
 8010c10:	b915      	cbnz	r5, 8010c18 <__strtok_r+0x3c>
 8010c12:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010c16:	460e      	mov	r6, r1
 8010c18:	f816 5b01 	ldrb.w	r5, [r6], #1
 8010c1c:	42ab      	cmp	r3, r5
 8010c1e:	d1f7      	bne.n	8010c10 <__strtok_r+0x34>
 8010c20:	2b00      	cmp	r3, #0
 8010c22:	d0f3      	beq.n	8010c0c <__strtok_r+0x30>
 8010c24:	2300      	movs	r3, #0
 8010c26:	f804 3c01 	strb.w	r3, [r4, #-1]
 8010c2a:	6014      	str	r4, [r2, #0]
 8010c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010c2e <_strtol_l.isra.0>:
 8010c2e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c32:	4680      	mov	r8, r0
 8010c34:	4689      	mov	r9, r1
 8010c36:	4692      	mov	sl, r2
 8010c38:	461f      	mov	r7, r3
 8010c3a:	468b      	mov	fp, r1
 8010c3c:	465d      	mov	r5, fp
 8010c3e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8010c40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010c44:	f004 fa5e 	bl	8015104 <__locale_ctype_ptr_l>
 8010c48:	4420      	add	r0, r4
 8010c4a:	7846      	ldrb	r6, [r0, #1]
 8010c4c:	f016 0608 	ands.w	r6, r6, #8
 8010c50:	d10b      	bne.n	8010c6a <_strtol_l.isra.0+0x3c>
 8010c52:	2c2d      	cmp	r4, #45	; 0x2d
 8010c54:	d10b      	bne.n	8010c6e <_strtol_l.isra.0+0x40>
 8010c56:	782c      	ldrb	r4, [r5, #0]
 8010c58:	2601      	movs	r6, #1
 8010c5a:	f10b 0502 	add.w	r5, fp, #2
 8010c5e:	b167      	cbz	r7, 8010c7a <_strtol_l.isra.0+0x4c>
 8010c60:	2f10      	cmp	r7, #16
 8010c62:	d114      	bne.n	8010c8e <_strtol_l.isra.0+0x60>
 8010c64:	2c30      	cmp	r4, #48	; 0x30
 8010c66:	d00a      	beq.n	8010c7e <_strtol_l.isra.0+0x50>
 8010c68:	e011      	b.n	8010c8e <_strtol_l.isra.0+0x60>
 8010c6a:	46ab      	mov	fp, r5
 8010c6c:	e7e6      	b.n	8010c3c <_strtol_l.isra.0+0xe>
 8010c6e:	2c2b      	cmp	r4, #43	; 0x2b
 8010c70:	bf04      	itt	eq
 8010c72:	782c      	ldrbeq	r4, [r5, #0]
 8010c74:	f10b 0502 	addeq.w	r5, fp, #2
 8010c78:	e7f1      	b.n	8010c5e <_strtol_l.isra.0+0x30>
 8010c7a:	2c30      	cmp	r4, #48	; 0x30
 8010c7c:	d127      	bne.n	8010cce <_strtol_l.isra.0+0xa0>
 8010c7e:	782b      	ldrb	r3, [r5, #0]
 8010c80:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010c84:	2b58      	cmp	r3, #88	; 0x58
 8010c86:	d14b      	bne.n	8010d20 <_strtol_l.isra.0+0xf2>
 8010c88:	786c      	ldrb	r4, [r5, #1]
 8010c8a:	2710      	movs	r7, #16
 8010c8c:	3502      	adds	r5, #2
 8010c8e:	2e00      	cmp	r6, #0
 8010c90:	bf0c      	ite	eq
 8010c92:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8010c96:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	fbb1 fef7 	udiv	lr, r1, r7
 8010ca0:	4610      	mov	r0, r2
 8010ca2:	fb07 1c1e 	mls	ip, r7, lr, r1
 8010ca6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8010caa:	2b09      	cmp	r3, #9
 8010cac:	d811      	bhi.n	8010cd2 <_strtol_l.isra.0+0xa4>
 8010cae:	461c      	mov	r4, r3
 8010cb0:	42a7      	cmp	r7, r4
 8010cb2:	dd1d      	ble.n	8010cf0 <_strtol_l.isra.0+0xc2>
 8010cb4:	1c53      	adds	r3, r2, #1
 8010cb6:	d007      	beq.n	8010cc8 <_strtol_l.isra.0+0x9a>
 8010cb8:	4586      	cmp	lr, r0
 8010cba:	d316      	bcc.n	8010cea <_strtol_l.isra.0+0xbc>
 8010cbc:	d101      	bne.n	8010cc2 <_strtol_l.isra.0+0x94>
 8010cbe:	45a4      	cmp	ip, r4
 8010cc0:	db13      	blt.n	8010cea <_strtol_l.isra.0+0xbc>
 8010cc2:	fb00 4007 	mla	r0, r0, r7, r4
 8010cc6:	2201      	movs	r2, #1
 8010cc8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010ccc:	e7eb      	b.n	8010ca6 <_strtol_l.isra.0+0x78>
 8010cce:	270a      	movs	r7, #10
 8010cd0:	e7dd      	b.n	8010c8e <_strtol_l.isra.0+0x60>
 8010cd2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8010cd6:	2b19      	cmp	r3, #25
 8010cd8:	d801      	bhi.n	8010cde <_strtol_l.isra.0+0xb0>
 8010cda:	3c37      	subs	r4, #55	; 0x37
 8010cdc:	e7e8      	b.n	8010cb0 <_strtol_l.isra.0+0x82>
 8010cde:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8010ce2:	2b19      	cmp	r3, #25
 8010ce4:	d804      	bhi.n	8010cf0 <_strtol_l.isra.0+0xc2>
 8010ce6:	3c57      	subs	r4, #87	; 0x57
 8010ce8:	e7e2      	b.n	8010cb0 <_strtol_l.isra.0+0x82>
 8010cea:	f04f 32ff 	mov.w	r2, #4294967295
 8010cee:	e7eb      	b.n	8010cc8 <_strtol_l.isra.0+0x9a>
 8010cf0:	1c53      	adds	r3, r2, #1
 8010cf2:	d108      	bne.n	8010d06 <_strtol_l.isra.0+0xd8>
 8010cf4:	2322      	movs	r3, #34	; 0x22
 8010cf6:	f8c8 3000 	str.w	r3, [r8]
 8010cfa:	4608      	mov	r0, r1
 8010cfc:	f1ba 0f00 	cmp.w	sl, #0
 8010d00:	d107      	bne.n	8010d12 <_strtol_l.isra.0+0xe4>
 8010d02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d06:	b106      	cbz	r6, 8010d0a <_strtol_l.isra.0+0xdc>
 8010d08:	4240      	negs	r0, r0
 8010d0a:	f1ba 0f00 	cmp.w	sl, #0
 8010d0e:	d00c      	beq.n	8010d2a <_strtol_l.isra.0+0xfc>
 8010d10:	b122      	cbz	r2, 8010d1c <_strtol_l.isra.0+0xee>
 8010d12:	3d01      	subs	r5, #1
 8010d14:	f8ca 5000 	str.w	r5, [sl]
 8010d18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d1c:	464d      	mov	r5, r9
 8010d1e:	e7f9      	b.n	8010d14 <_strtol_l.isra.0+0xe6>
 8010d20:	2430      	movs	r4, #48	; 0x30
 8010d22:	2f00      	cmp	r7, #0
 8010d24:	d1b3      	bne.n	8010c8e <_strtol_l.isra.0+0x60>
 8010d26:	2708      	movs	r7, #8
 8010d28:	e7b1      	b.n	8010c8e <_strtol_l.isra.0+0x60>
 8010d2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08010d30 <_strtol_r>:
 8010d30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010d32:	4c06      	ldr	r4, [pc, #24]	; (8010d4c <_strtol_r+0x1c>)
 8010d34:	4d06      	ldr	r5, [pc, #24]	; (8010d50 <_strtol_r+0x20>)
 8010d36:	6824      	ldr	r4, [r4, #0]
 8010d38:	6a24      	ldr	r4, [r4, #32]
 8010d3a:	2c00      	cmp	r4, #0
 8010d3c:	bf08      	it	eq
 8010d3e:	462c      	moveq	r4, r5
 8010d40:	9400      	str	r4, [sp, #0]
 8010d42:	f7ff ff74 	bl	8010c2e <_strtol_l.isra.0>
 8010d46:	b003      	add	sp, #12
 8010d48:	bd30      	pop	{r4, r5, pc}
 8010d4a:	bf00      	nop
 8010d4c:	20000014 	.word	0x20000014
 8010d50:	20000560 	.word	0x20000560

08010d54 <strtol>:
 8010d54:	4b08      	ldr	r3, [pc, #32]	; (8010d78 <strtol+0x24>)
 8010d56:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010d58:	681c      	ldr	r4, [r3, #0]
 8010d5a:	4d08      	ldr	r5, [pc, #32]	; (8010d7c <strtol+0x28>)
 8010d5c:	6a23      	ldr	r3, [r4, #32]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	bf08      	it	eq
 8010d62:	462b      	moveq	r3, r5
 8010d64:	9300      	str	r3, [sp, #0]
 8010d66:	4613      	mov	r3, r2
 8010d68:	460a      	mov	r2, r1
 8010d6a:	4601      	mov	r1, r0
 8010d6c:	4620      	mov	r0, r4
 8010d6e:	f7ff ff5e 	bl	8010c2e <_strtol_l.isra.0>
 8010d72:	b003      	add	sp, #12
 8010d74:	bd30      	pop	{r4, r5, pc}
 8010d76:	bf00      	nop
 8010d78:	20000014 	.word	0x20000014
 8010d7c:	20000560 	.word	0x20000560

08010d80 <_svfprintf_r>:
 8010d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d84:	b0bf      	sub	sp, #252	; 0xfc
 8010d86:	4689      	mov	r9, r1
 8010d88:	4615      	mov	r5, r2
 8010d8a:	461f      	mov	r7, r3
 8010d8c:	4682      	mov	sl, r0
 8010d8e:	f004 f9cd 	bl	801512c <_localeconv_r>
 8010d92:	6803      	ldr	r3, [r0, #0]
 8010d94:	9311      	str	r3, [sp, #68]	; 0x44
 8010d96:	4618      	mov	r0, r3
 8010d98:	f7ef fa24 	bl	80001e4 <strlen>
 8010d9c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8010da0:	900a      	str	r0, [sp, #40]	; 0x28
 8010da2:	061b      	lsls	r3, r3, #24
 8010da4:	d518      	bpl.n	8010dd8 <_svfprintf_r+0x58>
 8010da6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010daa:	b9ab      	cbnz	r3, 8010dd8 <_svfprintf_r+0x58>
 8010dac:	2140      	movs	r1, #64	; 0x40
 8010dae:	4650      	mov	r0, sl
 8010db0:	f7fe fa9e 	bl	800f2f0 <_malloc_r>
 8010db4:	f8c9 0000 	str.w	r0, [r9]
 8010db8:	f8c9 0010 	str.w	r0, [r9, #16]
 8010dbc:	b948      	cbnz	r0, 8010dd2 <_svfprintf_r+0x52>
 8010dbe:	230c      	movs	r3, #12
 8010dc0:	f8ca 3000 	str.w	r3, [sl]
 8010dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8010dc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8010dca:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010dcc:	b03f      	add	sp, #252	; 0xfc
 8010dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dd2:	2340      	movs	r3, #64	; 0x40
 8010dd4:	f8c9 3014 	str.w	r3, [r9, #20]
 8010dd8:	2300      	movs	r3, #0
 8010dda:	ac2e      	add	r4, sp, #184	; 0xb8
 8010ddc:	9421      	str	r4, [sp, #132]	; 0x84
 8010dde:	9323      	str	r3, [sp, #140]	; 0x8c
 8010de0:	9322      	str	r3, [sp, #136]	; 0x88
 8010de2:	9509      	str	r5, [sp, #36]	; 0x24
 8010de4:	9307      	str	r3, [sp, #28]
 8010de6:	930d      	str	r3, [sp, #52]	; 0x34
 8010de8:	930e      	str	r3, [sp, #56]	; 0x38
 8010dea:	9315      	str	r3, [sp, #84]	; 0x54
 8010dec:	9314      	str	r3, [sp, #80]	; 0x50
 8010dee:	930b      	str	r3, [sp, #44]	; 0x2c
 8010df0:	9312      	str	r3, [sp, #72]	; 0x48
 8010df2:	9313      	str	r3, [sp, #76]	; 0x4c
 8010df4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010df6:	462b      	mov	r3, r5
 8010df8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010dfc:	b112      	cbz	r2, 8010e04 <_svfprintf_r+0x84>
 8010dfe:	2a25      	cmp	r2, #37	; 0x25
 8010e00:	f040 8083 	bne.w	8010f0a <_svfprintf_r+0x18a>
 8010e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e06:	1aee      	subs	r6, r5, r3
 8010e08:	d00d      	beq.n	8010e26 <_svfprintf_r+0xa6>
 8010e0a:	e884 0048 	stmia.w	r4, {r3, r6}
 8010e0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010e10:	4433      	add	r3, r6
 8010e12:	9323      	str	r3, [sp, #140]	; 0x8c
 8010e14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e16:	3301      	adds	r3, #1
 8010e18:	2b07      	cmp	r3, #7
 8010e1a:	9322      	str	r3, [sp, #136]	; 0x88
 8010e1c:	dc77      	bgt.n	8010f0e <_svfprintf_r+0x18e>
 8010e1e:	3408      	adds	r4, #8
 8010e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e22:	4433      	add	r3, r6
 8010e24:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e26:	782b      	ldrb	r3, [r5, #0]
 8010e28:	2b00      	cmp	r3, #0
 8010e2a:	f000 8725 	beq.w	8011c78 <_svfprintf_r+0xef8>
 8010e2e:	2300      	movs	r3, #0
 8010e30:	1c69      	adds	r1, r5, #1
 8010e32:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8010e36:	461a      	mov	r2, r3
 8010e38:	f04f 3bff 	mov.w	fp, #4294967295
 8010e3c:	930c      	str	r3, [sp, #48]	; 0x30
 8010e3e:	461d      	mov	r5, r3
 8010e40:	200a      	movs	r0, #10
 8010e42:	1c4e      	adds	r6, r1, #1
 8010e44:	7809      	ldrb	r1, [r1, #0]
 8010e46:	9609      	str	r6, [sp, #36]	; 0x24
 8010e48:	9106      	str	r1, [sp, #24]
 8010e4a:	9906      	ldr	r1, [sp, #24]
 8010e4c:	3920      	subs	r1, #32
 8010e4e:	2958      	cmp	r1, #88	; 0x58
 8010e50:	f200 8414 	bhi.w	801167c <_svfprintf_r+0x8fc>
 8010e54:	e8df f011 	tbh	[pc, r1, lsl #1]
 8010e58:	041200a6 	.word	0x041200a6
 8010e5c:	00ab0412 	.word	0x00ab0412
 8010e60:	04120412 	.word	0x04120412
 8010e64:	04120412 	.word	0x04120412
 8010e68:	04120412 	.word	0x04120412
 8010e6c:	006500ae 	.word	0x006500ae
 8010e70:	00b70412 	.word	0x00b70412
 8010e74:	041200ba 	.word	0x041200ba
 8010e78:	00da00d7 	.word	0x00da00d7
 8010e7c:	00da00da 	.word	0x00da00da
 8010e80:	00da00da 	.word	0x00da00da
 8010e84:	00da00da 	.word	0x00da00da
 8010e88:	00da00da 	.word	0x00da00da
 8010e8c:	04120412 	.word	0x04120412
 8010e90:	04120412 	.word	0x04120412
 8010e94:	04120412 	.word	0x04120412
 8010e98:	04120412 	.word	0x04120412
 8010e9c:	04120412 	.word	0x04120412
 8010ea0:	0124010e 	.word	0x0124010e
 8010ea4:	01240412 	.word	0x01240412
 8010ea8:	04120412 	.word	0x04120412
 8010eac:	04120412 	.word	0x04120412
 8010eb0:	041200ed 	.word	0x041200ed
 8010eb4:	033c0412 	.word	0x033c0412
 8010eb8:	04120412 	.word	0x04120412
 8010ebc:	04120412 	.word	0x04120412
 8010ec0:	03a40412 	.word	0x03a40412
 8010ec4:	04120412 	.word	0x04120412
 8010ec8:	04120086 	.word	0x04120086
 8010ecc:	04120412 	.word	0x04120412
 8010ed0:	04120412 	.word	0x04120412
 8010ed4:	04120412 	.word	0x04120412
 8010ed8:	04120412 	.word	0x04120412
 8010edc:	01000412 	.word	0x01000412
 8010ee0:	0124006b 	.word	0x0124006b
 8010ee4:	01240124 	.word	0x01240124
 8010ee8:	006b00f0 	.word	0x006b00f0
 8010eec:	04120412 	.word	0x04120412
 8010ef0:	041200f3 	.word	0x041200f3
 8010ef4:	033e031e 	.word	0x033e031e
 8010ef8:	00fa0372 	.word	0x00fa0372
 8010efc:	03830412 	.word	0x03830412
 8010f00:	03a60412 	.word	0x03a60412
 8010f04:	04120412 	.word	0x04120412
 8010f08:	03be      	.short	0x03be
 8010f0a:	461d      	mov	r5, r3
 8010f0c:	e773      	b.n	8010df6 <_svfprintf_r+0x76>
 8010f0e:	aa21      	add	r2, sp, #132	; 0x84
 8010f10:	4649      	mov	r1, r9
 8010f12:	4650      	mov	r0, sl
 8010f14:	f005 f84c 	bl	8015fb0 <__ssprint_r>
 8010f18:	2800      	cmp	r0, #0
 8010f1a:	f040 868e 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8010f1e:	ac2e      	add	r4, sp, #184	; 0xb8
 8010f20:	e77e      	b.n	8010e20 <_svfprintf_r+0xa0>
 8010f22:	2301      	movs	r3, #1
 8010f24:	222b      	movs	r2, #43	; 0x2b
 8010f26:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010f28:	e78b      	b.n	8010e42 <_svfprintf_r+0xc2>
 8010f2a:	460f      	mov	r7, r1
 8010f2c:	e7fb      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8010f2e:	b10b      	cbz	r3, 8010f34 <_svfprintf_r+0x1b4>
 8010f30:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8010f34:	06ae      	lsls	r6, r5, #26
 8010f36:	f140 80a3 	bpl.w	8011080 <_svfprintf_r+0x300>
 8010f3a:	3707      	adds	r7, #7
 8010f3c:	f027 0707 	bic.w	r7, r7, #7
 8010f40:	f107 0308 	add.w	r3, r7, #8
 8010f44:	e9d7 6700 	ldrd	r6, r7, [r7]
 8010f48:	9308      	str	r3, [sp, #32]
 8010f4a:	2e00      	cmp	r6, #0
 8010f4c:	f177 0300 	sbcs.w	r3, r7, #0
 8010f50:	da06      	bge.n	8010f60 <_svfprintf_r+0x1e0>
 8010f52:	4276      	negs	r6, r6
 8010f54:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8010f58:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8010f5c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8010f60:	2301      	movs	r3, #1
 8010f62:	e2c6      	b.n	80114f2 <_svfprintf_r+0x772>
 8010f64:	b10b      	cbz	r3, 8010f6a <_svfprintf_r+0x1ea>
 8010f66:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8010f6a:	4ba1      	ldr	r3, [pc, #644]	; (80111f0 <_svfprintf_r+0x470>)
 8010f6c:	9315      	str	r3, [sp, #84]	; 0x54
 8010f6e:	06ab      	lsls	r3, r5, #26
 8010f70:	f140 8335 	bpl.w	80115de <_svfprintf_r+0x85e>
 8010f74:	3707      	adds	r7, #7
 8010f76:	f027 0707 	bic.w	r7, r7, #7
 8010f7a:	f107 0308 	add.w	r3, r7, #8
 8010f7e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8010f82:	9308      	str	r3, [sp, #32]
 8010f84:	07e8      	lsls	r0, r5, #31
 8010f86:	d50b      	bpl.n	8010fa0 <_svfprintf_r+0x220>
 8010f88:	ea56 0307 	orrs.w	r3, r6, r7
 8010f8c:	d008      	beq.n	8010fa0 <_svfprintf_r+0x220>
 8010f8e:	2330      	movs	r3, #48	; 0x30
 8010f90:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8010f94:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8010f98:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8010f9c:	f045 0502 	orr.w	r5, r5, #2
 8010fa0:	2302      	movs	r3, #2
 8010fa2:	e2a3      	b.n	80114ec <_svfprintf_r+0x76c>
 8010fa4:	2a00      	cmp	r2, #0
 8010fa6:	d1be      	bne.n	8010f26 <_svfprintf_r+0x1a6>
 8010fa8:	2301      	movs	r3, #1
 8010faa:	2220      	movs	r2, #32
 8010fac:	e7bb      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8010fae:	f045 0501 	orr.w	r5, r5, #1
 8010fb2:	e7b8      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8010fb4:	683e      	ldr	r6, [r7, #0]
 8010fb6:	960c      	str	r6, [sp, #48]	; 0x30
 8010fb8:	2e00      	cmp	r6, #0
 8010fba:	f107 0104 	add.w	r1, r7, #4
 8010fbe:	dab4      	bge.n	8010f2a <_svfprintf_r+0x1aa>
 8010fc0:	4276      	negs	r6, r6
 8010fc2:	960c      	str	r6, [sp, #48]	; 0x30
 8010fc4:	460f      	mov	r7, r1
 8010fc6:	f045 0504 	orr.w	r5, r5, #4
 8010fca:	e7ac      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8010fcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010fce:	1c4e      	adds	r6, r1, #1
 8010fd0:	7809      	ldrb	r1, [r1, #0]
 8010fd2:	9106      	str	r1, [sp, #24]
 8010fd4:	292a      	cmp	r1, #42	; 0x2a
 8010fd6:	d010      	beq.n	8010ffa <_svfprintf_r+0x27a>
 8010fd8:	f04f 0b00 	mov.w	fp, #0
 8010fdc:	9609      	str	r6, [sp, #36]	; 0x24
 8010fde:	9906      	ldr	r1, [sp, #24]
 8010fe0:	3930      	subs	r1, #48	; 0x30
 8010fe2:	2909      	cmp	r1, #9
 8010fe4:	f63f af31 	bhi.w	8010e4a <_svfprintf_r+0xca>
 8010fe8:	fb00 1b0b 	mla	fp, r0, fp, r1
 8010fec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010fee:	460e      	mov	r6, r1
 8010ff0:	f816 1b01 	ldrb.w	r1, [r6], #1
 8010ff4:	9106      	str	r1, [sp, #24]
 8010ff6:	9609      	str	r6, [sp, #36]	; 0x24
 8010ff8:	e7f1      	b.n	8010fde <_svfprintf_r+0x25e>
 8010ffa:	6839      	ldr	r1, [r7, #0]
 8010ffc:	9609      	str	r6, [sp, #36]	; 0x24
 8010ffe:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8011002:	3704      	adds	r7, #4
 8011004:	e78f      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8011006:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 801100a:	e78c      	b.n	8010f26 <_svfprintf_r+0x1a6>
 801100c:	2100      	movs	r1, #0
 801100e:	910c      	str	r1, [sp, #48]	; 0x30
 8011010:	9906      	ldr	r1, [sp, #24]
 8011012:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011014:	3930      	subs	r1, #48	; 0x30
 8011016:	fb00 1106 	mla	r1, r0, r6, r1
 801101a:	910c      	str	r1, [sp, #48]	; 0x30
 801101c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801101e:	460e      	mov	r6, r1
 8011020:	f816 1b01 	ldrb.w	r1, [r6], #1
 8011024:	9106      	str	r1, [sp, #24]
 8011026:	9906      	ldr	r1, [sp, #24]
 8011028:	9609      	str	r6, [sp, #36]	; 0x24
 801102a:	3930      	subs	r1, #48	; 0x30
 801102c:	2909      	cmp	r1, #9
 801102e:	d9ef      	bls.n	8011010 <_svfprintf_r+0x290>
 8011030:	e70b      	b.n	8010e4a <_svfprintf_r+0xca>
 8011032:	f045 0508 	orr.w	r5, r5, #8
 8011036:	e776      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8011038:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 801103c:	e773      	b.n	8010f26 <_svfprintf_r+0x1a6>
 801103e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011040:	7809      	ldrb	r1, [r1, #0]
 8011042:	296c      	cmp	r1, #108	; 0x6c
 8011044:	d105      	bne.n	8011052 <_svfprintf_r+0x2d2>
 8011046:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011048:	3101      	adds	r1, #1
 801104a:	9109      	str	r1, [sp, #36]	; 0x24
 801104c:	f045 0520 	orr.w	r5, r5, #32
 8011050:	e769      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8011052:	f045 0510 	orr.w	r5, r5, #16
 8011056:	e766      	b.n	8010f26 <_svfprintf_r+0x1a6>
 8011058:	1d3b      	adds	r3, r7, #4
 801105a:	9308      	str	r3, [sp, #32]
 801105c:	2600      	movs	r6, #0
 801105e:	683b      	ldr	r3, [r7, #0]
 8011060:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8011064:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011068:	f04f 0b01 	mov.w	fp, #1
 801106c:	4637      	mov	r7, r6
 801106e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8011072:	e11a      	b.n	80112aa <_svfprintf_r+0x52a>
 8011074:	b10b      	cbz	r3, 801107a <_svfprintf_r+0x2fa>
 8011076:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801107a:	f045 0510 	orr.w	r5, r5, #16
 801107e:	e759      	b.n	8010f34 <_svfprintf_r+0x1b4>
 8011080:	f015 0f10 	tst.w	r5, #16
 8011084:	f107 0304 	add.w	r3, r7, #4
 8011088:	d003      	beq.n	8011092 <_svfprintf_r+0x312>
 801108a:	683e      	ldr	r6, [r7, #0]
 801108c:	9308      	str	r3, [sp, #32]
 801108e:	17f7      	asrs	r7, r6, #31
 8011090:	e75b      	b.n	8010f4a <_svfprintf_r+0x1ca>
 8011092:	683e      	ldr	r6, [r7, #0]
 8011094:	9308      	str	r3, [sp, #32]
 8011096:	f015 0f40 	tst.w	r5, #64	; 0x40
 801109a:	bf18      	it	ne
 801109c:	b236      	sxthne	r6, r6
 801109e:	e7f6      	b.n	801108e <_svfprintf_r+0x30e>
 80110a0:	b10b      	cbz	r3, 80110a6 <_svfprintf_r+0x326>
 80110a2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80110a6:	3707      	adds	r7, #7
 80110a8:	f027 0707 	bic.w	r7, r7, #7
 80110ac:	f107 0308 	add.w	r3, r7, #8
 80110b0:	9308      	str	r3, [sp, #32]
 80110b2:	683b      	ldr	r3, [r7, #0]
 80110b4:	930d      	str	r3, [sp, #52]	; 0x34
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	930e      	str	r3, [sp, #56]	; 0x38
 80110ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80110bc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80110be:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 80110c2:	f04f 32ff 	mov.w	r2, #4294967295
 80110c6:	4b4b      	ldr	r3, [pc, #300]	; (80111f4 <_svfprintf_r+0x474>)
 80110c8:	4638      	mov	r0, r7
 80110ca:	4631      	mov	r1, r6
 80110cc:	f7ef fd3a 	bl	8000b44 <__aeabi_dcmpun>
 80110d0:	2800      	cmp	r0, #0
 80110d2:	f040 85da 	bne.w	8011c8a <_svfprintf_r+0xf0a>
 80110d6:	f04f 32ff 	mov.w	r2, #4294967295
 80110da:	4b46      	ldr	r3, [pc, #280]	; (80111f4 <_svfprintf_r+0x474>)
 80110dc:	4638      	mov	r0, r7
 80110de:	4631      	mov	r1, r6
 80110e0:	f7ef fd12 	bl	8000b08 <__aeabi_dcmple>
 80110e4:	2800      	cmp	r0, #0
 80110e6:	f040 85d0 	bne.w	8011c8a <_svfprintf_r+0xf0a>
 80110ea:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80110ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80110ee:	980d      	ldr	r0, [sp, #52]	; 0x34
 80110f0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80110f2:	f7ef fcff 	bl	8000af4 <__aeabi_dcmplt>
 80110f6:	b110      	cbz	r0, 80110fe <_svfprintf_r+0x37e>
 80110f8:	232d      	movs	r3, #45	; 0x2d
 80110fa:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80110fe:	4b3e      	ldr	r3, [pc, #248]	; (80111f8 <_svfprintf_r+0x478>)
 8011100:	4a3e      	ldr	r2, [pc, #248]	; (80111fc <_svfprintf_r+0x47c>)
 8011102:	9906      	ldr	r1, [sp, #24]
 8011104:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8011108:	2947      	cmp	r1, #71	; 0x47
 801110a:	bfcc      	ite	gt
 801110c:	4690      	movgt	r8, r2
 801110e:	4698      	movle	r8, r3
 8011110:	f04f 0b03 	mov.w	fp, #3
 8011114:	2600      	movs	r6, #0
 8011116:	4637      	mov	r7, r6
 8011118:	e0c7      	b.n	80112aa <_svfprintf_r+0x52a>
 801111a:	f1bb 3fff 	cmp.w	fp, #4294967295
 801111e:	d026      	beq.n	801116e <_svfprintf_r+0x3ee>
 8011120:	9b06      	ldr	r3, [sp, #24]
 8011122:	f023 0320 	bic.w	r3, r3, #32
 8011126:	2b47      	cmp	r3, #71	; 0x47
 8011128:	d104      	bne.n	8011134 <_svfprintf_r+0x3b4>
 801112a:	f1bb 0f00 	cmp.w	fp, #0
 801112e:	bf08      	it	eq
 8011130:	f04f 0b01 	moveq.w	fp, #1
 8011134:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8011138:	9317      	str	r3, [sp, #92]	; 0x5c
 801113a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801113c:	1e1f      	subs	r7, r3, #0
 801113e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011140:	930f      	str	r3, [sp, #60]	; 0x3c
 8011142:	bfbd      	ittte	lt
 8011144:	463b      	movlt	r3, r7
 8011146:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801114a:	9310      	strlt	r3, [sp, #64]	; 0x40
 801114c:	2300      	movge	r3, #0
 801114e:	bfb8      	it	lt
 8011150:	232d      	movlt	r3, #45	; 0x2d
 8011152:	9316      	str	r3, [sp, #88]	; 0x58
 8011154:	9b06      	ldr	r3, [sp, #24]
 8011156:	bfa8      	it	ge
 8011158:	9710      	strge	r7, [sp, #64]	; 0x40
 801115a:	f023 0720 	bic.w	r7, r3, #32
 801115e:	2f46      	cmp	r7, #70	; 0x46
 8011160:	d008      	beq.n	8011174 <_svfprintf_r+0x3f4>
 8011162:	2f45      	cmp	r7, #69	; 0x45
 8011164:	d142      	bne.n	80111ec <_svfprintf_r+0x46c>
 8011166:	f10b 0601 	add.w	r6, fp, #1
 801116a:	2302      	movs	r3, #2
 801116c:	e004      	b.n	8011178 <_svfprintf_r+0x3f8>
 801116e:	f04f 0b06 	mov.w	fp, #6
 8011172:	e7df      	b.n	8011134 <_svfprintf_r+0x3b4>
 8011174:	465e      	mov	r6, fp
 8011176:	2303      	movs	r3, #3
 8011178:	aa1f      	add	r2, sp, #124	; 0x7c
 801117a:	9204      	str	r2, [sp, #16]
 801117c:	aa1c      	add	r2, sp, #112	; 0x70
 801117e:	9203      	str	r2, [sp, #12]
 8011180:	aa1b      	add	r2, sp, #108	; 0x6c
 8011182:	9202      	str	r2, [sp, #8]
 8011184:	e88d 0048 	stmia.w	sp, {r3, r6}
 8011188:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801118a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801118c:	4650      	mov	r0, sl
 801118e:	f002 f99f 	bl	80134d0 <_dtoa_r>
 8011192:	2f47      	cmp	r7, #71	; 0x47
 8011194:	4680      	mov	r8, r0
 8011196:	d102      	bne.n	801119e <_svfprintf_r+0x41e>
 8011198:	07e8      	lsls	r0, r5, #31
 801119a:	f140 8583 	bpl.w	8011ca4 <_svfprintf_r+0xf24>
 801119e:	eb08 0306 	add.w	r3, r8, r6
 80111a2:	2f46      	cmp	r7, #70	; 0x46
 80111a4:	9307      	str	r3, [sp, #28]
 80111a6:	d111      	bne.n	80111cc <_svfprintf_r+0x44c>
 80111a8:	f898 3000 	ldrb.w	r3, [r8]
 80111ac:	2b30      	cmp	r3, #48	; 0x30
 80111ae:	d109      	bne.n	80111c4 <_svfprintf_r+0x444>
 80111b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80111b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80111b4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80111b6:	9910      	ldr	r1, [sp, #64]	; 0x40
 80111b8:	f7ef fc92 	bl	8000ae0 <__aeabi_dcmpeq>
 80111bc:	b910      	cbnz	r0, 80111c4 <_svfprintf_r+0x444>
 80111be:	f1c6 0601 	rsb	r6, r6, #1
 80111c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80111c4:	9a07      	ldr	r2, [sp, #28]
 80111c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80111c8:	441a      	add	r2, r3
 80111ca:	9207      	str	r2, [sp, #28]
 80111cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80111ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80111d0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80111d2:	9910      	ldr	r1, [sp, #64]	; 0x40
 80111d4:	f7ef fc84 	bl	8000ae0 <__aeabi_dcmpeq>
 80111d8:	b990      	cbnz	r0, 8011200 <_svfprintf_r+0x480>
 80111da:	2230      	movs	r2, #48	; 0x30
 80111dc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80111de:	9907      	ldr	r1, [sp, #28]
 80111e0:	4299      	cmp	r1, r3
 80111e2:	d90f      	bls.n	8011204 <_svfprintf_r+0x484>
 80111e4:	1c59      	adds	r1, r3, #1
 80111e6:	911f      	str	r1, [sp, #124]	; 0x7c
 80111e8:	701a      	strb	r2, [r3, #0]
 80111ea:	e7f7      	b.n	80111dc <_svfprintf_r+0x45c>
 80111ec:	465e      	mov	r6, fp
 80111ee:	e7bc      	b.n	801116a <_svfprintf_r+0x3ea>
 80111f0:	08017a08 	.word	0x08017a08
 80111f4:	7fefffff 	.word	0x7fefffff
 80111f8:	080179f8 	.word	0x080179f8
 80111fc:	080179fc 	.word	0x080179fc
 8011200:	9b07      	ldr	r3, [sp, #28]
 8011202:	931f      	str	r3, [sp, #124]	; 0x7c
 8011204:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011206:	2f47      	cmp	r7, #71	; 0x47
 8011208:	eba3 0308 	sub.w	r3, r3, r8
 801120c:	9307      	str	r3, [sp, #28]
 801120e:	f040 80fe 	bne.w	801140e <_svfprintf_r+0x68e>
 8011212:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011214:	1cd9      	adds	r1, r3, #3
 8011216:	db02      	blt.n	801121e <_svfprintf_r+0x49e>
 8011218:	459b      	cmp	fp, r3
 801121a:	f280 8124 	bge.w	8011466 <_svfprintf_r+0x6e6>
 801121e:	9b06      	ldr	r3, [sp, #24]
 8011220:	3b02      	subs	r3, #2
 8011222:	9306      	str	r3, [sp, #24]
 8011224:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011226:	f89d 1018 	ldrb.w	r1, [sp, #24]
 801122a:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 801122e:	1e53      	subs	r3, r2, #1
 8011230:	2b00      	cmp	r3, #0
 8011232:	931b      	str	r3, [sp, #108]	; 0x6c
 8011234:	bfb6      	itet	lt
 8011236:	f1c2 0301 	rsblt	r3, r2, #1
 801123a:	222b      	movge	r2, #43	; 0x2b
 801123c:	222d      	movlt	r2, #45	; 0x2d
 801123e:	2b09      	cmp	r3, #9
 8011240:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8011244:	f340 80ff 	ble.w	8011446 <_svfprintf_r+0x6c6>
 8011248:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 801124c:	260a      	movs	r6, #10
 801124e:	fb93 f0f6 	sdiv	r0, r3, r6
 8011252:	fb06 3310 	mls	r3, r6, r0, r3
 8011256:	3330      	adds	r3, #48	; 0x30
 8011258:	2809      	cmp	r0, #9
 801125a:	f802 3c01 	strb.w	r3, [r2, #-1]
 801125e:	f102 31ff 	add.w	r1, r2, #4294967295
 8011262:	4603      	mov	r3, r0
 8011264:	f300 80e8 	bgt.w	8011438 <_svfprintf_r+0x6b8>
 8011268:	3330      	adds	r3, #48	; 0x30
 801126a:	f801 3c01 	strb.w	r3, [r1, #-1]
 801126e:	3a02      	subs	r2, #2
 8011270:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8011274:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8011278:	4282      	cmp	r2, r0
 801127a:	4619      	mov	r1, r3
 801127c:	f0c0 80de 	bcc.w	801143c <_svfprintf_r+0x6bc>
 8011280:	9a07      	ldr	r2, [sp, #28]
 8011282:	ab1d      	add	r3, sp, #116	; 0x74
 8011284:	1acb      	subs	r3, r1, r3
 8011286:	2a01      	cmp	r2, #1
 8011288:	9314      	str	r3, [sp, #80]	; 0x50
 801128a:	eb03 0b02 	add.w	fp, r3, r2
 801128e:	dc02      	bgt.n	8011296 <_svfprintf_r+0x516>
 8011290:	f015 0701 	ands.w	r7, r5, #1
 8011294:	d002      	beq.n	801129c <_svfprintf_r+0x51c>
 8011296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011298:	2700      	movs	r7, #0
 801129a:	449b      	add	fp, r3
 801129c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801129e:	b113      	cbz	r3, 80112a6 <_svfprintf_r+0x526>
 80112a0:	232d      	movs	r3, #45	; 0x2d
 80112a2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80112a6:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80112a8:	2600      	movs	r6, #0
 80112aa:	455e      	cmp	r6, fp
 80112ac:	4633      	mov	r3, r6
 80112ae:	bfb8      	it	lt
 80112b0:	465b      	movlt	r3, fp
 80112b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80112b4:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80112b8:	b113      	cbz	r3, 80112c0 <_svfprintf_r+0x540>
 80112ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80112bc:	3301      	adds	r3, #1
 80112be:	930f      	str	r3, [sp, #60]	; 0x3c
 80112c0:	f015 0302 	ands.w	r3, r5, #2
 80112c4:	9316      	str	r3, [sp, #88]	; 0x58
 80112c6:	bf1e      	ittt	ne
 80112c8:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 80112ca:	3302      	addne	r3, #2
 80112cc:	930f      	strne	r3, [sp, #60]	; 0x3c
 80112ce:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80112d2:	9317      	str	r3, [sp, #92]	; 0x5c
 80112d4:	d118      	bne.n	8011308 <_svfprintf_r+0x588>
 80112d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80112d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80112da:	1a9b      	subs	r3, r3, r2
 80112dc:	2b00      	cmp	r3, #0
 80112de:	9310      	str	r3, [sp, #64]	; 0x40
 80112e0:	dd12      	ble.n	8011308 <_svfprintf_r+0x588>
 80112e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80112e4:	2b10      	cmp	r3, #16
 80112e6:	4bab      	ldr	r3, [pc, #684]	; (8011594 <_svfprintf_r+0x814>)
 80112e8:	6023      	str	r3, [r4, #0]
 80112ea:	f300 81d9 	bgt.w	80116a0 <_svfprintf_r+0x920>
 80112ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80112f0:	6063      	str	r3, [r4, #4]
 80112f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80112f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80112f6:	4413      	add	r3, r2
 80112f8:	9323      	str	r3, [sp, #140]	; 0x8c
 80112fa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80112fc:	3301      	adds	r3, #1
 80112fe:	2b07      	cmp	r3, #7
 8011300:	9322      	str	r3, [sp, #136]	; 0x88
 8011302:	f300 81e6 	bgt.w	80116d2 <_svfprintf_r+0x952>
 8011306:	3408      	adds	r4, #8
 8011308:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 801130c:	b173      	cbz	r3, 801132c <_svfprintf_r+0x5ac>
 801130e:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8011312:	6023      	str	r3, [r4, #0]
 8011314:	2301      	movs	r3, #1
 8011316:	6063      	str	r3, [r4, #4]
 8011318:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801131a:	3301      	adds	r3, #1
 801131c:	9323      	str	r3, [sp, #140]	; 0x8c
 801131e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011320:	3301      	adds	r3, #1
 8011322:	2b07      	cmp	r3, #7
 8011324:	9322      	str	r3, [sp, #136]	; 0x88
 8011326:	f300 81de 	bgt.w	80116e6 <_svfprintf_r+0x966>
 801132a:	3408      	adds	r4, #8
 801132c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801132e:	b16b      	cbz	r3, 801134c <_svfprintf_r+0x5cc>
 8011330:	ab1a      	add	r3, sp, #104	; 0x68
 8011332:	6023      	str	r3, [r4, #0]
 8011334:	2302      	movs	r3, #2
 8011336:	6063      	str	r3, [r4, #4]
 8011338:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801133a:	3302      	adds	r3, #2
 801133c:	9323      	str	r3, [sp, #140]	; 0x8c
 801133e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011340:	3301      	adds	r3, #1
 8011342:	2b07      	cmp	r3, #7
 8011344:	9322      	str	r3, [sp, #136]	; 0x88
 8011346:	f300 81d8 	bgt.w	80116fa <_svfprintf_r+0x97a>
 801134a:	3408      	adds	r4, #8
 801134c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801134e:	2b80      	cmp	r3, #128	; 0x80
 8011350:	d118      	bne.n	8011384 <_svfprintf_r+0x604>
 8011352:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011354:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011356:	1a9b      	subs	r3, r3, r2
 8011358:	2b00      	cmp	r3, #0
 801135a:	9310      	str	r3, [sp, #64]	; 0x40
 801135c:	dd12      	ble.n	8011384 <_svfprintf_r+0x604>
 801135e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011360:	2b10      	cmp	r3, #16
 8011362:	4b8d      	ldr	r3, [pc, #564]	; (8011598 <_svfprintf_r+0x818>)
 8011364:	6023      	str	r3, [r4, #0]
 8011366:	f300 81d2 	bgt.w	801170e <_svfprintf_r+0x98e>
 801136a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801136c:	6063      	str	r3, [r4, #4]
 801136e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011370:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011372:	4413      	add	r3, r2
 8011374:	9323      	str	r3, [sp, #140]	; 0x8c
 8011376:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011378:	3301      	adds	r3, #1
 801137a:	2b07      	cmp	r3, #7
 801137c:	9322      	str	r3, [sp, #136]	; 0x88
 801137e:	f300 81df 	bgt.w	8011740 <_svfprintf_r+0x9c0>
 8011382:	3408      	adds	r4, #8
 8011384:	eba6 060b 	sub.w	r6, r6, fp
 8011388:	2e00      	cmp	r6, #0
 801138a:	dd0f      	ble.n	80113ac <_svfprintf_r+0x62c>
 801138c:	4b82      	ldr	r3, [pc, #520]	; (8011598 <_svfprintf_r+0x818>)
 801138e:	6023      	str	r3, [r4, #0]
 8011390:	2e10      	cmp	r6, #16
 8011392:	f300 81df 	bgt.w	8011754 <_svfprintf_r+0x9d4>
 8011396:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011398:	9823      	ldr	r0, [sp, #140]	; 0x8c
 801139a:	6066      	str	r6, [r4, #4]
 801139c:	3301      	adds	r3, #1
 801139e:	4406      	add	r6, r0
 80113a0:	2b07      	cmp	r3, #7
 80113a2:	9623      	str	r6, [sp, #140]	; 0x8c
 80113a4:	9322      	str	r3, [sp, #136]	; 0x88
 80113a6:	f300 81ec 	bgt.w	8011782 <_svfprintf_r+0xa02>
 80113aa:	3408      	adds	r4, #8
 80113ac:	05eb      	lsls	r3, r5, #23
 80113ae:	f100 81f2 	bmi.w	8011796 <_svfprintf_r+0xa16>
 80113b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80113b4:	e884 0900 	stmia.w	r4, {r8, fp}
 80113b8:	445b      	add	r3, fp
 80113ba:	9323      	str	r3, [sp, #140]	; 0x8c
 80113bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80113be:	3301      	adds	r3, #1
 80113c0:	2b07      	cmp	r3, #7
 80113c2:	9322      	str	r3, [sp, #136]	; 0x88
 80113c4:	f340 8419 	ble.w	8011bfa <_svfprintf_r+0xe7a>
 80113c8:	aa21      	add	r2, sp, #132	; 0x84
 80113ca:	4649      	mov	r1, r9
 80113cc:	4650      	mov	r0, sl
 80113ce:	f004 fdef 	bl	8015fb0 <__ssprint_r>
 80113d2:	2800      	cmp	r0, #0
 80113d4:	f040 8431 	bne.w	8011c3a <_svfprintf_r+0xeba>
 80113d8:	ac2e      	add	r4, sp, #184	; 0xb8
 80113da:	076b      	lsls	r3, r5, #29
 80113dc:	f100 8410 	bmi.w	8011c00 <_svfprintf_r+0xe80>
 80113e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80113e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80113e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80113e6:	428a      	cmp	r2, r1
 80113e8:	bfac      	ite	ge
 80113ea:	189b      	addge	r3, r3, r2
 80113ec:	185b      	addlt	r3, r3, r1
 80113ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80113f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80113f2:	b13b      	cbz	r3, 8011404 <_svfprintf_r+0x684>
 80113f4:	aa21      	add	r2, sp, #132	; 0x84
 80113f6:	4649      	mov	r1, r9
 80113f8:	4650      	mov	r0, sl
 80113fa:	f004 fdd9 	bl	8015fb0 <__ssprint_r>
 80113fe:	2800      	cmp	r0, #0
 8011400:	f040 841b 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011404:	2300      	movs	r3, #0
 8011406:	9322      	str	r3, [sp, #136]	; 0x88
 8011408:	9f08      	ldr	r7, [sp, #32]
 801140a:	ac2e      	add	r4, sp, #184	; 0xb8
 801140c:	e4f2      	b.n	8010df4 <_svfprintf_r+0x74>
 801140e:	9b06      	ldr	r3, [sp, #24]
 8011410:	2b65      	cmp	r3, #101	; 0x65
 8011412:	f77f af07 	ble.w	8011224 <_svfprintf_r+0x4a4>
 8011416:	9b06      	ldr	r3, [sp, #24]
 8011418:	2b66      	cmp	r3, #102	; 0x66
 801141a:	d124      	bne.n	8011466 <_svfprintf_r+0x6e6>
 801141c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801141e:	2b00      	cmp	r3, #0
 8011420:	dd19      	ble.n	8011456 <_svfprintf_r+0x6d6>
 8011422:	f1bb 0f00 	cmp.w	fp, #0
 8011426:	d101      	bne.n	801142c <_svfprintf_r+0x6ac>
 8011428:	07ea      	lsls	r2, r5, #31
 801142a:	d502      	bpl.n	8011432 <_svfprintf_r+0x6b2>
 801142c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801142e:	4413      	add	r3, r2
 8011430:	445b      	add	r3, fp
 8011432:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8011434:	469b      	mov	fp, r3
 8011436:	e731      	b.n	801129c <_svfprintf_r+0x51c>
 8011438:	460a      	mov	r2, r1
 801143a:	e708      	b.n	801124e <_svfprintf_r+0x4ce>
 801143c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8011440:	f803 1b01 	strb.w	r1, [r3], #1
 8011444:	e718      	b.n	8011278 <_svfprintf_r+0x4f8>
 8011446:	2230      	movs	r2, #48	; 0x30
 8011448:	4413      	add	r3, r2
 801144a:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 801144e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8011452:	a91e      	add	r1, sp, #120	; 0x78
 8011454:	e714      	b.n	8011280 <_svfprintf_r+0x500>
 8011456:	f1bb 0f00 	cmp.w	fp, #0
 801145a:	d101      	bne.n	8011460 <_svfprintf_r+0x6e0>
 801145c:	07eb      	lsls	r3, r5, #31
 801145e:	d515      	bpl.n	801148c <_svfprintf_r+0x70c>
 8011460:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011462:	3301      	adds	r3, #1
 8011464:	e7e4      	b.n	8011430 <_svfprintf_r+0x6b0>
 8011466:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011468:	9b07      	ldr	r3, [sp, #28]
 801146a:	429a      	cmp	r2, r3
 801146c:	db06      	blt.n	801147c <_svfprintf_r+0x6fc>
 801146e:	07ef      	lsls	r7, r5, #31
 8011470:	d50e      	bpl.n	8011490 <_svfprintf_r+0x710>
 8011472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011474:	4413      	add	r3, r2
 8011476:	2267      	movs	r2, #103	; 0x67
 8011478:	9206      	str	r2, [sp, #24]
 801147a:	e7da      	b.n	8011432 <_svfprintf_r+0x6b2>
 801147c:	9b07      	ldr	r3, [sp, #28]
 801147e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011480:	2a00      	cmp	r2, #0
 8011482:	440b      	add	r3, r1
 8011484:	dcf7      	bgt.n	8011476 <_svfprintf_r+0x6f6>
 8011486:	f1c2 0201 	rsb	r2, r2, #1
 801148a:	e7f3      	b.n	8011474 <_svfprintf_r+0x6f4>
 801148c:	2301      	movs	r3, #1
 801148e:	e7d0      	b.n	8011432 <_svfprintf_r+0x6b2>
 8011490:	4613      	mov	r3, r2
 8011492:	e7f0      	b.n	8011476 <_svfprintf_r+0x6f6>
 8011494:	b10b      	cbz	r3, 801149a <_svfprintf_r+0x71a>
 8011496:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801149a:	f015 0f20 	tst.w	r5, #32
 801149e:	f107 0304 	add.w	r3, r7, #4
 80114a2:	d008      	beq.n	80114b6 <_svfprintf_r+0x736>
 80114a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80114a6:	683a      	ldr	r2, [r7, #0]
 80114a8:	17ce      	asrs	r6, r1, #31
 80114aa:	4608      	mov	r0, r1
 80114ac:	4631      	mov	r1, r6
 80114ae:	e9c2 0100 	strd	r0, r1, [r2]
 80114b2:	461f      	mov	r7, r3
 80114b4:	e49e      	b.n	8010df4 <_svfprintf_r+0x74>
 80114b6:	06ee      	lsls	r6, r5, #27
 80114b8:	d503      	bpl.n	80114c2 <_svfprintf_r+0x742>
 80114ba:	683a      	ldr	r2, [r7, #0]
 80114bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80114be:	6011      	str	r1, [r2, #0]
 80114c0:	e7f7      	b.n	80114b2 <_svfprintf_r+0x732>
 80114c2:	0668      	lsls	r0, r5, #25
 80114c4:	d5f9      	bpl.n	80114ba <_svfprintf_r+0x73a>
 80114c6:	683a      	ldr	r2, [r7, #0]
 80114c8:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 80114cc:	8011      	strh	r1, [r2, #0]
 80114ce:	e7f0      	b.n	80114b2 <_svfprintf_r+0x732>
 80114d0:	f045 0510 	orr.w	r5, r5, #16
 80114d4:	f015 0320 	ands.w	r3, r5, #32
 80114d8:	d022      	beq.n	8011520 <_svfprintf_r+0x7a0>
 80114da:	3707      	adds	r7, #7
 80114dc:	f027 0707 	bic.w	r7, r7, #7
 80114e0:	f107 0308 	add.w	r3, r7, #8
 80114e4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80114e8:	9308      	str	r3, [sp, #32]
 80114ea:	2300      	movs	r3, #0
 80114ec:	2200      	movs	r2, #0
 80114ee:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80114f2:	f1bb 3fff 	cmp.w	fp, #4294967295
 80114f6:	f000 83db 	beq.w	8011cb0 <_svfprintf_r+0xf30>
 80114fa:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 80114fe:	920f      	str	r2, [sp, #60]	; 0x3c
 8011500:	ea56 0207 	orrs.w	r2, r6, r7
 8011504:	f040 83d9 	bne.w	8011cba <_svfprintf_r+0xf3a>
 8011508:	f1bb 0f00 	cmp.w	fp, #0
 801150c:	f000 80aa 	beq.w	8011664 <_svfprintf_r+0x8e4>
 8011510:	2b01      	cmp	r3, #1
 8011512:	d076      	beq.n	8011602 <_svfprintf_r+0x882>
 8011514:	2b02      	cmp	r3, #2
 8011516:	f000 8091 	beq.w	801163c <_svfprintf_r+0x8bc>
 801151a:	2600      	movs	r6, #0
 801151c:	2700      	movs	r7, #0
 801151e:	e3d2      	b.n	8011cc6 <_svfprintf_r+0xf46>
 8011520:	1d3a      	adds	r2, r7, #4
 8011522:	f015 0110 	ands.w	r1, r5, #16
 8011526:	9208      	str	r2, [sp, #32]
 8011528:	d002      	beq.n	8011530 <_svfprintf_r+0x7b0>
 801152a:	683e      	ldr	r6, [r7, #0]
 801152c:	2700      	movs	r7, #0
 801152e:	e7dd      	b.n	80114ec <_svfprintf_r+0x76c>
 8011530:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8011534:	d0f9      	beq.n	801152a <_svfprintf_r+0x7aa>
 8011536:	883e      	ldrh	r6, [r7, #0]
 8011538:	2700      	movs	r7, #0
 801153a:	e7d6      	b.n	80114ea <_svfprintf_r+0x76a>
 801153c:	1d3b      	adds	r3, r7, #4
 801153e:	9308      	str	r3, [sp, #32]
 8011540:	2330      	movs	r3, #48	; 0x30
 8011542:	2278      	movs	r2, #120	; 0x78
 8011544:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8011548:	4b14      	ldr	r3, [pc, #80]	; (801159c <_svfprintf_r+0x81c>)
 801154a:	683e      	ldr	r6, [r7, #0]
 801154c:	9315      	str	r3, [sp, #84]	; 0x54
 801154e:	2700      	movs	r7, #0
 8011550:	f045 0502 	orr.w	r5, r5, #2
 8011554:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8011558:	2302      	movs	r3, #2
 801155a:	9206      	str	r2, [sp, #24]
 801155c:	e7c6      	b.n	80114ec <_svfprintf_r+0x76c>
 801155e:	1d3b      	adds	r3, r7, #4
 8011560:	2600      	movs	r6, #0
 8011562:	f1bb 3fff 	cmp.w	fp, #4294967295
 8011566:	9308      	str	r3, [sp, #32]
 8011568:	f8d7 8000 	ldr.w	r8, [r7]
 801156c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011570:	d00a      	beq.n	8011588 <_svfprintf_r+0x808>
 8011572:	465a      	mov	r2, fp
 8011574:	4631      	mov	r1, r6
 8011576:	4640      	mov	r0, r8
 8011578:	f7ee fe42 	bl	8000200 <memchr>
 801157c:	2800      	cmp	r0, #0
 801157e:	f000 808d 	beq.w	801169c <_svfprintf_r+0x91c>
 8011582:	eba0 0b08 	sub.w	fp, r0, r8
 8011586:	e5c6      	b.n	8011116 <_svfprintf_r+0x396>
 8011588:	4640      	mov	r0, r8
 801158a:	f7ee fe2b 	bl	80001e4 <strlen>
 801158e:	4683      	mov	fp, r0
 8011590:	e5c1      	b.n	8011116 <_svfprintf_r+0x396>
 8011592:	bf00      	nop
 8011594:	08017a2c 	.word	0x08017a2c
 8011598:	08017a3c 	.word	0x08017a3c
 801159c:	08017a19 	.word	0x08017a19
 80115a0:	f045 0510 	orr.w	r5, r5, #16
 80115a4:	06a9      	lsls	r1, r5, #26
 80115a6:	d509      	bpl.n	80115bc <_svfprintf_r+0x83c>
 80115a8:	3707      	adds	r7, #7
 80115aa:	f027 0707 	bic.w	r7, r7, #7
 80115ae:	f107 0308 	add.w	r3, r7, #8
 80115b2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80115b6:	9308      	str	r3, [sp, #32]
 80115b8:	2301      	movs	r3, #1
 80115ba:	e797      	b.n	80114ec <_svfprintf_r+0x76c>
 80115bc:	1d3b      	adds	r3, r7, #4
 80115be:	f015 0f10 	tst.w	r5, #16
 80115c2:	9308      	str	r3, [sp, #32]
 80115c4:	d001      	beq.n	80115ca <_svfprintf_r+0x84a>
 80115c6:	683e      	ldr	r6, [r7, #0]
 80115c8:	e002      	b.n	80115d0 <_svfprintf_r+0x850>
 80115ca:	066a      	lsls	r2, r5, #25
 80115cc:	d5fb      	bpl.n	80115c6 <_svfprintf_r+0x846>
 80115ce:	883e      	ldrh	r6, [r7, #0]
 80115d0:	2700      	movs	r7, #0
 80115d2:	e7f1      	b.n	80115b8 <_svfprintf_r+0x838>
 80115d4:	b10b      	cbz	r3, 80115da <_svfprintf_r+0x85a>
 80115d6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80115da:	4ba3      	ldr	r3, [pc, #652]	; (8011868 <_svfprintf_r+0xae8>)
 80115dc:	e4c6      	b.n	8010f6c <_svfprintf_r+0x1ec>
 80115de:	1d3b      	adds	r3, r7, #4
 80115e0:	f015 0f10 	tst.w	r5, #16
 80115e4:	9308      	str	r3, [sp, #32]
 80115e6:	d001      	beq.n	80115ec <_svfprintf_r+0x86c>
 80115e8:	683e      	ldr	r6, [r7, #0]
 80115ea:	e002      	b.n	80115f2 <_svfprintf_r+0x872>
 80115ec:	066e      	lsls	r6, r5, #25
 80115ee:	d5fb      	bpl.n	80115e8 <_svfprintf_r+0x868>
 80115f0:	883e      	ldrh	r6, [r7, #0]
 80115f2:	2700      	movs	r7, #0
 80115f4:	e4c6      	b.n	8010f84 <_svfprintf_r+0x204>
 80115f6:	4643      	mov	r3, r8
 80115f8:	e366      	b.n	8011cc8 <_svfprintf_r+0xf48>
 80115fa:	2f00      	cmp	r7, #0
 80115fc:	bf08      	it	eq
 80115fe:	2e0a      	cmpeq	r6, #10
 8011600:	d205      	bcs.n	801160e <_svfprintf_r+0x88e>
 8011602:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8011606:	3630      	adds	r6, #48	; 0x30
 8011608:	f808 6d41 	strb.w	r6, [r8, #-65]!
 801160c:	e377      	b.n	8011cfe <_svfprintf_r+0xf7e>
 801160e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8011612:	4630      	mov	r0, r6
 8011614:	4639      	mov	r1, r7
 8011616:	220a      	movs	r2, #10
 8011618:	2300      	movs	r3, #0
 801161a:	f7ef fe15 	bl	8001248 <__aeabi_uldivmod>
 801161e:	3230      	adds	r2, #48	; 0x30
 8011620:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8011624:	2300      	movs	r3, #0
 8011626:	4630      	mov	r0, r6
 8011628:	4639      	mov	r1, r7
 801162a:	220a      	movs	r2, #10
 801162c:	f7ef fe0c 	bl	8001248 <__aeabi_uldivmod>
 8011630:	4606      	mov	r6, r0
 8011632:	460f      	mov	r7, r1
 8011634:	ea56 0307 	orrs.w	r3, r6, r7
 8011638:	d1eb      	bne.n	8011612 <_svfprintf_r+0x892>
 801163a:	e360      	b.n	8011cfe <_svfprintf_r+0xf7e>
 801163c:	2600      	movs	r6, #0
 801163e:	2700      	movs	r7, #0
 8011640:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8011644:	f006 030f 	and.w	r3, r6, #15
 8011648:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801164a:	5cd3      	ldrb	r3, [r2, r3]
 801164c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8011650:	0933      	lsrs	r3, r6, #4
 8011652:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8011656:	093a      	lsrs	r2, r7, #4
 8011658:	461e      	mov	r6, r3
 801165a:	4617      	mov	r7, r2
 801165c:	ea56 0307 	orrs.w	r3, r6, r7
 8011660:	d1f0      	bne.n	8011644 <_svfprintf_r+0x8c4>
 8011662:	e34c      	b.n	8011cfe <_svfprintf_r+0xf7e>
 8011664:	b93b      	cbnz	r3, 8011676 <_svfprintf_r+0x8f6>
 8011666:	07ea      	lsls	r2, r5, #31
 8011668:	d505      	bpl.n	8011676 <_svfprintf_r+0x8f6>
 801166a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 801166e:	2330      	movs	r3, #48	; 0x30
 8011670:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8011674:	e343      	b.n	8011cfe <_svfprintf_r+0xf7e>
 8011676:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 801167a:	e340      	b.n	8011cfe <_svfprintf_r+0xf7e>
 801167c:	b10b      	cbz	r3, 8011682 <_svfprintf_r+0x902>
 801167e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011682:	9b06      	ldr	r3, [sp, #24]
 8011684:	2b00      	cmp	r3, #0
 8011686:	f000 82f7 	beq.w	8011c78 <_svfprintf_r+0xef8>
 801168a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 801168e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8011692:	2600      	movs	r6, #0
 8011694:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011698:	9708      	str	r7, [sp, #32]
 801169a:	e4e5      	b.n	8011068 <_svfprintf_r+0x2e8>
 801169c:	4606      	mov	r6, r0
 801169e:	e53a      	b.n	8011116 <_svfprintf_r+0x396>
 80116a0:	2310      	movs	r3, #16
 80116a2:	6063      	str	r3, [r4, #4]
 80116a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80116a6:	3310      	adds	r3, #16
 80116a8:	9323      	str	r3, [sp, #140]	; 0x8c
 80116aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80116ac:	3301      	adds	r3, #1
 80116ae:	2b07      	cmp	r3, #7
 80116b0:	9322      	str	r3, [sp, #136]	; 0x88
 80116b2:	dc04      	bgt.n	80116be <_svfprintf_r+0x93e>
 80116b4:	3408      	adds	r4, #8
 80116b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80116b8:	3b10      	subs	r3, #16
 80116ba:	9310      	str	r3, [sp, #64]	; 0x40
 80116bc:	e611      	b.n	80112e2 <_svfprintf_r+0x562>
 80116be:	aa21      	add	r2, sp, #132	; 0x84
 80116c0:	4649      	mov	r1, r9
 80116c2:	4650      	mov	r0, sl
 80116c4:	f004 fc74 	bl	8015fb0 <__ssprint_r>
 80116c8:	2800      	cmp	r0, #0
 80116ca:	f040 82b6 	bne.w	8011c3a <_svfprintf_r+0xeba>
 80116ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80116d0:	e7f1      	b.n	80116b6 <_svfprintf_r+0x936>
 80116d2:	aa21      	add	r2, sp, #132	; 0x84
 80116d4:	4649      	mov	r1, r9
 80116d6:	4650      	mov	r0, sl
 80116d8:	f004 fc6a 	bl	8015fb0 <__ssprint_r>
 80116dc:	2800      	cmp	r0, #0
 80116de:	f040 82ac 	bne.w	8011c3a <_svfprintf_r+0xeba>
 80116e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80116e4:	e610      	b.n	8011308 <_svfprintf_r+0x588>
 80116e6:	aa21      	add	r2, sp, #132	; 0x84
 80116e8:	4649      	mov	r1, r9
 80116ea:	4650      	mov	r0, sl
 80116ec:	f004 fc60 	bl	8015fb0 <__ssprint_r>
 80116f0:	2800      	cmp	r0, #0
 80116f2:	f040 82a2 	bne.w	8011c3a <_svfprintf_r+0xeba>
 80116f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80116f8:	e618      	b.n	801132c <_svfprintf_r+0x5ac>
 80116fa:	aa21      	add	r2, sp, #132	; 0x84
 80116fc:	4649      	mov	r1, r9
 80116fe:	4650      	mov	r0, sl
 8011700:	f004 fc56 	bl	8015fb0 <__ssprint_r>
 8011704:	2800      	cmp	r0, #0
 8011706:	f040 8298 	bne.w	8011c3a <_svfprintf_r+0xeba>
 801170a:	ac2e      	add	r4, sp, #184	; 0xb8
 801170c:	e61e      	b.n	801134c <_svfprintf_r+0x5cc>
 801170e:	2310      	movs	r3, #16
 8011710:	6063      	str	r3, [r4, #4]
 8011712:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011714:	3310      	adds	r3, #16
 8011716:	9323      	str	r3, [sp, #140]	; 0x8c
 8011718:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801171a:	3301      	adds	r3, #1
 801171c:	2b07      	cmp	r3, #7
 801171e:	9322      	str	r3, [sp, #136]	; 0x88
 8011720:	dc04      	bgt.n	801172c <_svfprintf_r+0x9ac>
 8011722:	3408      	adds	r4, #8
 8011724:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011726:	3b10      	subs	r3, #16
 8011728:	9310      	str	r3, [sp, #64]	; 0x40
 801172a:	e618      	b.n	801135e <_svfprintf_r+0x5de>
 801172c:	aa21      	add	r2, sp, #132	; 0x84
 801172e:	4649      	mov	r1, r9
 8011730:	4650      	mov	r0, sl
 8011732:	f004 fc3d 	bl	8015fb0 <__ssprint_r>
 8011736:	2800      	cmp	r0, #0
 8011738:	f040 827f 	bne.w	8011c3a <_svfprintf_r+0xeba>
 801173c:	ac2e      	add	r4, sp, #184	; 0xb8
 801173e:	e7f1      	b.n	8011724 <_svfprintf_r+0x9a4>
 8011740:	aa21      	add	r2, sp, #132	; 0x84
 8011742:	4649      	mov	r1, r9
 8011744:	4650      	mov	r0, sl
 8011746:	f004 fc33 	bl	8015fb0 <__ssprint_r>
 801174a:	2800      	cmp	r0, #0
 801174c:	f040 8275 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011750:	ac2e      	add	r4, sp, #184	; 0xb8
 8011752:	e617      	b.n	8011384 <_svfprintf_r+0x604>
 8011754:	2310      	movs	r3, #16
 8011756:	6063      	str	r3, [r4, #4]
 8011758:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801175a:	3310      	adds	r3, #16
 801175c:	9323      	str	r3, [sp, #140]	; 0x8c
 801175e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011760:	3301      	adds	r3, #1
 8011762:	2b07      	cmp	r3, #7
 8011764:	9322      	str	r3, [sp, #136]	; 0x88
 8011766:	dc02      	bgt.n	801176e <_svfprintf_r+0x9ee>
 8011768:	3408      	adds	r4, #8
 801176a:	3e10      	subs	r6, #16
 801176c:	e60e      	b.n	801138c <_svfprintf_r+0x60c>
 801176e:	aa21      	add	r2, sp, #132	; 0x84
 8011770:	4649      	mov	r1, r9
 8011772:	4650      	mov	r0, sl
 8011774:	f004 fc1c 	bl	8015fb0 <__ssprint_r>
 8011778:	2800      	cmp	r0, #0
 801177a:	f040 825e 	bne.w	8011c3a <_svfprintf_r+0xeba>
 801177e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011780:	e7f3      	b.n	801176a <_svfprintf_r+0x9ea>
 8011782:	aa21      	add	r2, sp, #132	; 0x84
 8011784:	4649      	mov	r1, r9
 8011786:	4650      	mov	r0, sl
 8011788:	f004 fc12 	bl	8015fb0 <__ssprint_r>
 801178c:	2800      	cmp	r0, #0
 801178e:	f040 8254 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011792:	ac2e      	add	r4, sp, #184	; 0xb8
 8011794:	e60a      	b.n	80113ac <_svfprintf_r+0x62c>
 8011796:	9b06      	ldr	r3, [sp, #24]
 8011798:	2b65      	cmp	r3, #101	; 0x65
 801179a:	f340 81a9 	ble.w	8011af0 <_svfprintf_r+0xd70>
 801179e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80117a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80117a2:	980d      	ldr	r0, [sp, #52]	; 0x34
 80117a4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80117a6:	f7ef f99b 	bl	8000ae0 <__aeabi_dcmpeq>
 80117aa:	2800      	cmp	r0, #0
 80117ac:	d062      	beq.n	8011874 <_svfprintf_r+0xaf4>
 80117ae:	4b2f      	ldr	r3, [pc, #188]	; (801186c <_svfprintf_r+0xaec>)
 80117b0:	6023      	str	r3, [r4, #0]
 80117b2:	2301      	movs	r3, #1
 80117b4:	6063      	str	r3, [r4, #4]
 80117b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80117b8:	3301      	adds	r3, #1
 80117ba:	9323      	str	r3, [sp, #140]	; 0x8c
 80117bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80117be:	3301      	adds	r3, #1
 80117c0:	2b07      	cmp	r3, #7
 80117c2:	9322      	str	r3, [sp, #136]	; 0x88
 80117c4:	dc25      	bgt.n	8011812 <_svfprintf_r+0xa92>
 80117c6:	3408      	adds	r4, #8
 80117c8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80117ca:	9a07      	ldr	r2, [sp, #28]
 80117cc:	4293      	cmp	r3, r2
 80117ce:	db02      	blt.n	80117d6 <_svfprintf_r+0xa56>
 80117d0:	07ee      	lsls	r6, r5, #31
 80117d2:	f57f ae02 	bpl.w	80113da <_svfprintf_r+0x65a>
 80117d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80117d8:	6023      	str	r3, [r4, #0]
 80117da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117dc:	6063      	str	r3, [r4, #4]
 80117de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80117e2:	4413      	add	r3, r2
 80117e4:	9323      	str	r3, [sp, #140]	; 0x8c
 80117e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80117e8:	3301      	adds	r3, #1
 80117ea:	2b07      	cmp	r3, #7
 80117ec:	9322      	str	r3, [sp, #136]	; 0x88
 80117ee:	dc1a      	bgt.n	8011826 <_svfprintf_r+0xaa6>
 80117f0:	3408      	adds	r4, #8
 80117f2:	9b07      	ldr	r3, [sp, #28]
 80117f4:	1e5e      	subs	r6, r3, #1
 80117f6:	2e00      	cmp	r6, #0
 80117f8:	f77f adef 	ble.w	80113da <_svfprintf_r+0x65a>
 80117fc:	4f1c      	ldr	r7, [pc, #112]	; (8011870 <_svfprintf_r+0xaf0>)
 80117fe:	f04f 0810 	mov.w	r8, #16
 8011802:	2e10      	cmp	r6, #16
 8011804:	6027      	str	r7, [r4, #0]
 8011806:	dc18      	bgt.n	801183a <_svfprintf_r+0xaba>
 8011808:	6066      	str	r6, [r4, #4]
 801180a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801180c:	441e      	add	r6, r3
 801180e:	9623      	str	r6, [sp, #140]	; 0x8c
 8011810:	e5d4      	b.n	80113bc <_svfprintf_r+0x63c>
 8011812:	aa21      	add	r2, sp, #132	; 0x84
 8011814:	4649      	mov	r1, r9
 8011816:	4650      	mov	r0, sl
 8011818:	f004 fbca 	bl	8015fb0 <__ssprint_r>
 801181c:	2800      	cmp	r0, #0
 801181e:	f040 820c 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011822:	ac2e      	add	r4, sp, #184	; 0xb8
 8011824:	e7d0      	b.n	80117c8 <_svfprintf_r+0xa48>
 8011826:	aa21      	add	r2, sp, #132	; 0x84
 8011828:	4649      	mov	r1, r9
 801182a:	4650      	mov	r0, sl
 801182c:	f004 fbc0 	bl	8015fb0 <__ssprint_r>
 8011830:	2800      	cmp	r0, #0
 8011832:	f040 8202 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011836:	ac2e      	add	r4, sp, #184	; 0xb8
 8011838:	e7db      	b.n	80117f2 <_svfprintf_r+0xa72>
 801183a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801183c:	f8c4 8004 	str.w	r8, [r4, #4]
 8011840:	3310      	adds	r3, #16
 8011842:	9323      	str	r3, [sp, #140]	; 0x8c
 8011844:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011846:	3301      	adds	r3, #1
 8011848:	2b07      	cmp	r3, #7
 801184a:	9322      	str	r3, [sp, #136]	; 0x88
 801184c:	dc02      	bgt.n	8011854 <_svfprintf_r+0xad4>
 801184e:	3408      	adds	r4, #8
 8011850:	3e10      	subs	r6, #16
 8011852:	e7d6      	b.n	8011802 <_svfprintf_r+0xa82>
 8011854:	aa21      	add	r2, sp, #132	; 0x84
 8011856:	4649      	mov	r1, r9
 8011858:	4650      	mov	r0, sl
 801185a:	f004 fba9 	bl	8015fb0 <__ssprint_r>
 801185e:	2800      	cmp	r0, #0
 8011860:	f040 81eb 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011864:	ac2e      	add	r4, sp, #184	; 0xb8
 8011866:	e7f3      	b.n	8011850 <_svfprintf_r+0xad0>
 8011868:	08017a19 	.word	0x08017a19
 801186c:	08017a2a 	.word	0x08017a2a
 8011870:	08017a3c 	.word	0x08017a3c
 8011874:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011876:	2b00      	cmp	r3, #0
 8011878:	dc7a      	bgt.n	8011970 <_svfprintf_r+0xbf0>
 801187a:	4b9b      	ldr	r3, [pc, #620]	; (8011ae8 <_svfprintf_r+0xd68>)
 801187c:	6023      	str	r3, [r4, #0]
 801187e:	2301      	movs	r3, #1
 8011880:	6063      	str	r3, [r4, #4]
 8011882:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011884:	3301      	adds	r3, #1
 8011886:	9323      	str	r3, [sp, #140]	; 0x8c
 8011888:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801188a:	3301      	adds	r3, #1
 801188c:	2b07      	cmp	r3, #7
 801188e:	9322      	str	r3, [sp, #136]	; 0x88
 8011890:	dc44      	bgt.n	801191c <_svfprintf_r+0xb9c>
 8011892:	3408      	adds	r4, #8
 8011894:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011896:	b923      	cbnz	r3, 80118a2 <_svfprintf_r+0xb22>
 8011898:	9b07      	ldr	r3, [sp, #28]
 801189a:	b913      	cbnz	r3, 80118a2 <_svfprintf_r+0xb22>
 801189c:	07e8      	lsls	r0, r5, #31
 801189e:	f57f ad9c 	bpl.w	80113da <_svfprintf_r+0x65a>
 80118a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80118a4:	6023      	str	r3, [r4, #0]
 80118a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118a8:	6063      	str	r3, [r4, #4]
 80118aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80118ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80118ae:	4413      	add	r3, r2
 80118b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80118b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80118b4:	3301      	adds	r3, #1
 80118b6:	2b07      	cmp	r3, #7
 80118b8:	9322      	str	r3, [sp, #136]	; 0x88
 80118ba:	dc39      	bgt.n	8011930 <_svfprintf_r+0xbb0>
 80118bc:	f104 0308 	add.w	r3, r4, #8
 80118c0:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80118c2:	2e00      	cmp	r6, #0
 80118c4:	da19      	bge.n	80118fa <_svfprintf_r+0xb7a>
 80118c6:	4f89      	ldr	r7, [pc, #548]	; (8011aec <_svfprintf_r+0xd6c>)
 80118c8:	4276      	negs	r6, r6
 80118ca:	2410      	movs	r4, #16
 80118cc:	2e10      	cmp	r6, #16
 80118ce:	601f      	str	r7, [r3, #0]
 80118d0:	dc38      	bgt.n	8011944 <_svfprintf_r+0xbc4>
 80118d2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80118d4:	605e      	str	r6, [r3, #4]
 80118d6:	4416      	add	r6, r2
 80118d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80118da:	9623      	str	r6, [sp, #140]	; 0x8c
 80118dc:	3201      	adds	r2, #1
 80118de:	2a07      	cmp	r2, #7
 80118e0:	f103 0308 	add.w	r3, r3, #8
 80118e4:	9222      	str	r2, [sp, #136]	; 0x88
 80118e6:	dd08      	ble.n	80118fa <_svfprintf_r+0xb7a>
 80118e8:	aa21      	add	r2, sp, #132	; 0x84
 80118ea:	4649      	mov	r1, r9
 80118ec:	4650      	mov	r0, sl
 80118ee:	f004 fb5f 	bl	8015fb0 <__ssprint_r>
 80118f2:	2800      	cmp	r0, #0
 80118f4:	f040 81a1 	bne.w	8011c3a <_svfprintf_r+0xeba>
 80118f8:	ab2e      	add	r3, sp, #184	; 0xb8
 80118fa:	9a07      	ldr	r2, [sp, #28]
 80118fc:	605a      	str	r2, [r3, #4]
 80118fe:	9907      	ldr	r1, [sp, #28]
 8011900:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011902:	f8c3 8000 	str.w	r8, [r3]
 8011906:	440a      	add	r2, r1
 8011908:	9223      	str	r2, [sp, #140]	; 0x8c
 801190a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801190c:	3201      	adds	r2, #1
 801190e:	2a07      	cmp	r2, #7
 8011910:	9222      	str	r2, [sp, #136]	; 0x88
 8011912:	f73f ad59 	bgt.w	80113c8 <_svfprintf_r+0x648>
 8011916:	f103 0408 	add.w	r4, r3, #8
 801191a:	e55e      	b.n	80113da <_svfprintf_r+0x65a>
 801191c:	aa21      	add	r2, sp, #132	; 0x84
 801191e:	4649      	mov	r1, r9
 8011920:	4650      	mov	r0, sl
 8011922:	f004 fb45 	bl	8015fb0 <__ssprint_r>
 8011926:	2800      	cmp	r0, #0
 8011928:	f040 8187 	bne.w	8011c3a <_svfprintf_r+0xeba>
 801192c:	ac2e      	add	r4, sp, #184	; 0xb8
 801192e:	e7b1      	b.n	8011894 <_svfprintf_r+0xb14>
 8011930:	aa21      	add	r2, sp, #132	; 0x84
 8011932:	4649      	mov	r1, r9
 8011934:	4650      	mov	r0, sl
 8011936:	f004 fb3b 	bl	8015fb0 <__ssprint_r>
 801193a:	2800      	cmp	r0, #0
 801193c:	f040 817d 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011940:	ab2e      	add	r3, sp, #184	; 0xb8
 8011942:	e7bd      	b.n	80118c0 <_svfprintf_r+0xb40>
 8011944:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8011946:	605c      	str	r4, [r3, #4]
 8011948:	3210      	adds	r2, #16
 801194a:	9223      	str	r2, [sp, #140]	; 0x8c
 801194c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801194e:	3201      	adds	r2, #1
 8011950:	2a07      	cmp	r2, #7
 8011952:	9222      	str	r2, [sp, #136]	; 0x88
 8011954:	dc02      	bgt.n	801195c <_svfprintf_r+0xbdc>
 8011956:	3308      	adds	r3, #8
 8011958:	3e10      	subs	r6, #16
 801195a:	e7b7      	b.n	80118cc <_svfprintf_r+0xb4c>
 801195c:	aa21      	add	r2, sp, #132	; 0x84
 801195e:	4649      	mov	r1, r9
 8011960:	4650      	mov	r0, sl
 8011962:	f004 fb25 	bl	8015fb0 <__ssprint_r>
 8011966:	2800      	cmp	r0, #0
 8011968:	f040 8167 	bne.w	8011c3a <_svfprintf_r+0xeba>
 801196c:	ab2e      	add	r3, sp, #184	; 0xb8
 801196e:	e7f3      	b.n	8011958 <_svfprintf_r+0xbd8>
 8011970:	9b07      	ldr	r3, [sp, #28]
 8011972:	42bb      	cmp	r3, r7
 8011974:	bfa8      	it	ge
 8011976:	463b      	movge	r3, r7
 8011978:	2b00      	cmp	r3, #0
 801197a:	461e      	mov	r6, r3
 801197c:	dd0b      	ble.n	8011996 <_svfprintf_r+0xc16>
 801197e:	6063      	str	r3, [r4, #4]
 8011980:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011982:	f8c4 8000 	str.w	r8, [r4]
 8011986:	4433      	add	r3, r6
 8011988:	9323      	str	r3, [sp, #140]	; 0x8c
 801198a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801198c:	3301      	adds	r3, #1
 801198e:	2b07      	cmp	r3, #7
 8011990:	9322      	str	r3, [sp, #136]	; 0x88
 8011992:	dc5f      	bgt.n	8011a54 <_svfprintf_r+0xcd4>
 8011994:	3408      	adds	r4, #8
 8011996:	2e00      	cmp	r6, #0
 8011998:	bfac      	ite	ge
 801199a:	1bbe      	subge	r6, r7, r6
 801199c:	463e      	movlt	r6, r7
 801199e:	2e00      	cmp	r6, #0
 80119a0:	dd0f      	ble.n	80119c2 <_svfprintf_r+0xc42>
 80119a2:	f8df b148 	ldr.w	fp, [pc, #328]	; 8011aec <_svfprintf_r+0xd6c>
 80119a6:	f8c4 b000 	str.w	fp, [r4]
 80119aa:	2e10      	cmp	r6, #16
 80119ac:	dc5c      	bgt.n	8011a68 <_svfprintf_r+0xce8>
 80119ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80119b0:	6066      	str	r6, [r4, #4]
 80119b2:	441e      	add	r6, r3
 80119b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80119b6:	9623      	str	r6, [sp, #140]	; 0x8c
 80119b8:	3301      	adds	r3, #1
 80119ba:	2b07      	cmp	r3, #7
 80119bc:	9322      	str	r3, [sp, #136]	; 0x88
 80119be:	dc6a      	bgt.n	8011a96 <_svfprintf_r+0xd16>
 80119c0:	3408      	adds	r4, #8
 80119c2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80119c4:	9a07      	ldr	r2, [sp, #28]
 80119c6:	4293      	cmp	r3, r2
 80119c8:	db01      	blt.n	80119ce <_svfprintf_r+0xc4e>
 80119ca:	07e9      	lsls	r1, r5, #31
 80119cc:	d50d      	bpl.n	80119ea <_svfprintf_r+0xc6a>
 80119ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80119d0:	6023      	str	r3, [r4, #0]
 80119d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80119d4:	6063      	str	r3, [r4, #4]
 80119d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119d8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80119da:	4413      	add	r3, r2
 80119dc:	9323      	str	r3, [sp, #140]	; 0x8c
 80119de:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80119e0:	3301      	adds	r3, #1
 80119e2:	2b07      	cmp	r3, #7
 80119e4:	9322      	str	r3, [sp, #136]	; 0x88
 80119e6:	dc60      	bgt.n	8011aaa <_svfprintf_r+0xd2a>
 80119e8:	3408      	adds	r4, #8
 80119ea:	9b07      	ldr	r3, [sp, #28]
 80119ec:	9a07      	ldr	r2, [sp, #28]
 80119ee:	1bde      	subs	r6, r3, r7
 80119f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80119f2:	1ad3      	subs	r3, r2, r3
 80119f4:	429e      	cmp	r6, r3
 80119f6:	bfa8      	it	ge
 80119f8:	461e      	movge	r6, r3
 80119fa:	2e00      	cmp	r6, #0
 80119fc:	dd0b      	ble.n	8011a16 <_svfprintf_r+0xc96>
 80119fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011a00:	6066      	str	r6, [r4, #4]
 8011a02:	4433      	add	r3, r6
 8011a04:	9323      	str	r3, [sp, #140]	; 0x8c
 8011a06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a08:	3301      	adds	r3, #1
 8011a0a:	4447      	add	r7, r8
 8011a0c:	2b07      	cmp	r3, #7
 8011a0e:	6027      	str	r7, [r4, #0]
 8011a10:	9322      	str	r3, [sp, #136]	; 0x88
 8011a12:	dc54      	bgt.n	8011abe <_svfprintf_r+0xd3e>
 8011a14:	3408      	adds	r4, #8
 8011a16:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011a18:	9a07      	ldr	r2, [sp, #28]
 8011a1a:	2e00      	cmp	r6, #0
 8011a1c:	eba2 0303 	sub.w	r3, r2, r3
 8011a20:	bfac      	ite	ge
 8011a22:	1b9e      	subge	r6, r3, r6
 8011a24:	461e      	movlt	r6, r3
 8011a26:	2e00      	cmp	r6, #0
 8011a28:	f77f acd7 	ble.w	80113da <_svfprintf_r+0x65a>
 8011a2c:	4f2f      	ldr	r7, [pc, #188]	; (8011aec <_svfprintf_r+0xd6c>)
 8011a2e:	f04f 0810 	mov.w	r8, #16
 8011a32:	2e10      	cmp	r6, #16
 8011a34:	6027      	str	r7, [r4, #0]
 8011a36:	f77f aee7 	ble.w	8011808 <_svfprintf_r+0xa88>
 8011a3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011a3c:	f8c4 8004 	str.w	r8, [r4, #4]
 8011a40:	3310      	adds	r3, #16
 8011a42:	9323      	str	r3, [sp, #140]	; 0x8c
 8011a44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a46:	3301      	adds	r3, #1
 8011a48:	2b07      	cmp	r3, #7
 8011a4a:	9322      	str	r3, [sp, #136]	; 0x88
 8011a4c:	dc41      	bgt.n	8011ad2 <_svfprintf_r+0xd52>
 8011a4e:	3408      	adds	r4, #8
 8011a50:	3e10      	subs	r6, #16
 8011a52:	e7ee      	b.n	8011a32 <_svfprintf_r+0xcb2>
 8011a54:	aa21      	add	r2, sp, #132	; 0x84
 8011a56:	4649      	mov	r1, r9
 8011a58:	4650      	mov	r0, sl
 8011a5a:	f004 faa9 	bl	8015fb0 <__ssprint_r>
 8011a5e:	2800      	cmp	r0, #0
 8011a60:	f040 80eb 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011a64:	ac2e      	add	r4, sp, #184	; 0xb8
 8011a66:	e796      	b.n	8011996 <_svfprintf_r+0xc16>
 8011a68:	2310      	movs	r3, #16
 8011a6a:	6063      	str	r3, [r4, #4]
 8011a6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011a6e:	3310      	adds	r3, #16
 8011a70:	9323      	str	r3, [sp, #140]	; 0x8c
 8011a72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011a74:	3301      	adds	r3, #1
 8011a76:	2b07      	cmp	r3, #7
 8011a78:	9322      	str	r3, [sp, #136]	; 0x88
 8011a7a:	dc02      	bgt.n	8011a82 <_svfprintf_r+0xd02>
 8011a7c:	3408      	adds	r4, #8
 8011a7e:	3e10      	subs	r6, #16
 8011a80:	e791      	b.n	80119a6 <_svfprintf_r+0xc26>
 8011a82:	aa21      	add	r2, sp, #132	; 0x84
 8011a84:	4649      	mov	r1, r9
 8011a86:	4650      	mov	r0, sl
 8011a88:	f004 fa92 	bl	8015fb0 <__ssprint_r>
 8011a8c:	2800      	cmp	r0, #0
 8011a8e:	f040 80d4 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011a92:	ac2e      	add	r4, sp, #184	; 0xb8
 8011a94:	e7f3      	b.n	8011a7e <_svfprintf_r+0xcfe>
 8011a96:	aa21      	add	r2, sp, #132	; 0x84
 8011a98:	4649      	mov	r1, r9
 8011a9a:	4650      	mov	r0, sl
 8011a9c:	f004 fa88 	bl	8015fb0 <__ssprint_r>
 8011aa0:	2800      	cmp	r0, #0
 8011aa2:	f040 80ca 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011aa6:	ac2e      	add	r4, sp, #184	; 0xb8
 8011aa8:	e78b      	b.n	80119c2 <_svfprintf_r+0xc42>
 8011aaa:	aa21      	add	r2, sp, #132	; 0x84
 8011aac:	4649      	mov	r1, r9
 8011aae:	4650      	mov	r0, sl
 8011ab0:	f004 fa7e 	bl	8015fb0 <__ssprint_r>
 8011ab4:	2800      	cmp	r0, #0
 8011ab6:	f040 80c0 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011aba:	ac2e      	add	r4, sp, #184	; 0xb8
 8011abc:	e795      	b.n	80119ea <_svfprintf_r+0xc6a>
 8011abe:	aa21      	add	r2, sp, #132	; 0x84
 8011ac0:	4649      	mov	r1, r9
 8011ac2:	4650      	mov	r0, sl
 8011ac4:	f004 fa74 	bl	8015fb0 <__ssprint_r>
 8011ac8:	2800      	cmp	r0, #0
 8011aca:	f040 80b6 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011ace:	ac2e      	add	r4, sp, #184	; 0xb8
 8011ad0:	e7a1      	b.n	8011a16 <_svfprintf_r+0xc96>
 8011ad2:	aa21      	add	r2, sp, #132	; 0x84
 8011ad4:	4649      	mov	r1, r9
 8011ad6:	4650      	mov	r0, sl
 8011ad8:	f004 fa6a 	bl	8015fb0 <__ssprint_r>
 8011adc:	2800      	cmp	r0, #0
 8011ade:	f040 80ac 	bne.w	8011c3a <_svfprintf_r+0xeba>
 8011ae2:	ac2e      	add	r4, sp, #184	; 0xb8
 8011ae4:	e7b4      	b.n	8011a50 <_svfprintf_r+0xcd0>
 8011ae6:	bf00      	nop
 8011ae8:	08017a2a 	.word	0x08017a2a
 8011aec:	08017a3c 	.word	0x08017a3c
 8011af0:	9b07      	ldr	r3, [sp, #28]
 8011af2:	2b01      	cmp	r3, #1
 8011af4:	dc01      	bgt.n	8011afa <_svfprintf_r+0xd7a>
 8011af6:	07ea      	lsls	r2, r5, #31
 8011af8:	d576      	bpl.n	8011be8 <_svfprintf_r+0xe68>
 8011afa:	2301      	movs	r3, #1
 8011afc:	6063      	str	r3, [r4, #4]
 8011afe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011b00:	f8c4 8000 	str.w	r8, [r4]
 8011b04:	3301      	adds	r3, #1
 8011b06:	9323      	str	r3, [sp, #140]	; 0x8c
 8011b08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b0a:	3301      	adds	r3, #1
 8011b0c:	2b07      	cmp	r3, #7
 8011b0e:	9322      	str	r3, [sp, #136]	; 0x88
 8011b10:	dc36      	bgt.n	8011b80 <_svfprintf_r+0xe00>
 8011b12:	3408      	adds	r4, #8
 8011b14:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011b16:	6023      	str	r3, [r4, #0]
 8011b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b1a:	6063      	str	r3, [r4, #4]
 8011b1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b1e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011b20:	4413      	add	r3, r2
 8011b22:	9323      	str	r3, [sp, #140]	; 0x8c
 8011b24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b26:	3301      	adds	r3, #1
 8011b28:	2b07      	cmp	r3, #7
 8011b2a:	9322      	str	r3, [sp, #136]	; 0x88
 8011b2c:	dc31      	bgt.n	8011b92 <_svfprintf_r+0xe12>
 8011b2e:	3408      	adds	r4, #8
 8011b30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8011b32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011b34:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011b36:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011b38:	f7ee ffd2 	bl	8000ae0 <__aeabi_dcmpeq>
 8011b3c:	9b07      	ldr	r3, [sp, #28]
 8011b3e:	1e5e      	subs	r6, r3, #1
 8011b40:	2800      	cmp	r0, #0
 8011b42:	d12f      	bne.n	8011ba4 <_svfprintf_r+0xe24>
 8011b44:	f108 0301 	add.w	r3, r8, #1
 8011b48:	e884 0048 	stmia.w	r4, {r3, r6}
 8011b4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011b4e:	9a07      	ldr	r2, [sp, #28]
 8011b50:	3b01      	subs	r3, #1
 8011b52:	4413      	add	r3, r2
 8011b54:	9323      	str	r3, [sp, #140]	; 0x8c
 8011b56:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011b58:	3301      	adds	r3, #1
 8011b5a:	2b07      	cmp	r3, #7
 8011b5c:	9322      	str	r3, [sp, #136]	; 0x88
 8011b5e:	dd4a      	ble.n	8011bf6 <_svfprintf_r+0xe76>
 8011b60:	aa21      	add	r2, sp, #132	; 0x84
 8011b62:	4649      	mov	r1, r9
 8011b64:	4650      	mov	r0, sl
 8011b66:	f004 fa23 	bl	8015fb0 <__ssprint_r>
 8011b6a:	2800      	cmp	r0, #0
 8011b6c:	d165      	bne.n	8011c3a <_svfprintf_r+0xeba>
 8011b6e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011b70:	ab1d      	add	r3, sp, #116	; 0x74
 8011b72:	6023      	str	r3, [r4, #0]
 8011b74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011b76:	6063      	str	r3, [r4, #4]
 8011b78:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011b7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011b7c:	4413      	add	r3, r2
 8011b7e:	e41c      	b.n	80113ba <_svfprintf_r+0x63a>
 8011b80:	aa21      	add	r2, sp, #132	; 0x84
 8011b82:	4649      	mov	r1, r9
 8011b84:	4650      	mov	r0, sl
 8011b86:	f004 fa13 	bl	8015fb0 <__ssprint_r>
 8011b8a:	2800      	cmp	r0, #0
 8011b8c:	d155      	bne.n	8011c3a <_svfprintf_r+0xeba>
 8011b8e:	ac2e      	add	r4, sp, #184	; 0xb8
 8011b90:	e7c0      	b.n	8011b14 <_svfprintf_r+0xd94>
 8011b92:	aa21      	add	r2, sp, #132	; 0x84
 8011b94:	4649      	mov	r1, r9
 8011b96:	4650      	mov	r0, sl
 8011b98:	f004 fa0a 	bl	8015fb0 <__ssprint_r>
 8011b9c:	2800      	cmp	r0, #0
 8011b9e:	d14c      	bne.n	8011c3a <_svfprintf_r+0xeba>
 8011ba0:	ac2e      	add	r4, sp, #184	; 0xb8
 8011ba2:	e7c5      	b.n	8011b30 <_svfprintf_r+0xdb0>
 8011ba4:	2e00      	cmp	r6, #0
 8011ba6:	dde3      	ble.n	8011b70 <_svfprintf_r+0xdf0>
 8011ba8:	4f59      	ldr	r7, [pc, #356]	; (8011d10 <_svfprintf_r+0xf90>)
 8011baa:	f04f 0810 	mov.w	r8, #16
 8011bae:	2e10      	cmp	r6, #16
 8011bb0:	6027      	str	r7, [r4, #0]
 8011bb2:	dc04      	bgt.n	8011bbe <_svfprintf_r+0xe3e>
 8011bb4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011bb6:	6066      	str	r6, [r4, #4]
 8011bb8:	441e      	add	r6, r3
 8011bba:	9623      	str	r6, [sp, #140]	; 0x8c
 8011bbc:	e7cb      	b.n	8011b56 <_svfprintf_r+0xdd6>
 8011bbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011bc0:	f8c4 8004 	str.w	r8, [r4, #4]
 8011bc4:	3310      	adds	r3, #16
 8011bc6:	9323      	str	r3, [sp, #140]	; 0x8c
 8011bc8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011bca:	3301      	adds	r3, #1
 8011bcc:	2b07      	cmp	r3, #7
 8011bce:	9322      	str	r3, [sp, #136]	; 0x88
 8011bd0:	dc02      	bgt.n	8011bd8 <_svfprintf_r+0xe58>
 8011bd2:	3408      	adds	r4, #8
 8011bd4:	3e10      	subs	r6, #16
 8011bd6:	e7ea      	b.n	8011bae <_svfprintf_r+0xe2e>
 8011bd8:	aa21      	add	r2, sp, #132	; 0x84
 8011bda:	4649      	mov	r1, r9
 8011bdc:	4650      	mov	r0, sl
 8011bde:	f004 f9e7 	bl	8015fb0 <__ssprint_r>
 8011be2:	bb50      	cbnz	r0, 8011c3a <_svfprintf_r+0xeba>
 8011be4:	ac2e      	add	r4, sp, #184	; 0xb8
 8011be6:	e7f5      	b.n	8011bd4 <_svfprintf_r+0xe54>
 8011be8:	2301      	movs	r3, #1
 8011bea:	6063      	str	r3, [r4, #4]
 8011bec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011bee:	f8c4 8000 	str.w	r8, [r4]
 8011bf2:	3301      	adds	r3, #1
 8011bf4:	e7ae      	b.n	8011b54 <_svfprintf_r+0xdd4>
 8011bf6:	3408      	adds	r4, #8
 8011bf8:	e7ba      	b.n	8011b70 <_svfprintf_r+0xdf0>
 8011bfa:	3408      	adds	r4, #8
 8011bfc:	f7ff bbed 	b.w	80113da <_svfprintf_r+0x65a>
 8011c00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011c02:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8011c04:	1a9d      	subs	r5, r3, r2
 8011c06:	2d00      	cmp	r5, #0
 8011c08:	f77f abea 	ble.w	80113e0 <_svfprintf_r+0x660>
 8011c0c:	2610      	movs	r6, #16
 8011c0e:	4b41      	ldr	r3, [pc, #260]	; (8011d14 <_svfprintf_r+0xf94>)
 8011c10:	6023      	str	r3, [r4, #0]
 8011c12:	2d10      	cmp	r5, #16
 8011c14:	dc1b      	bgt.n	8011c4e <_svfprintf_r+0xece>
 8011c16:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011c18:	6065      	str	r5, [r4, #4]
 8011c1a:	441d      	add	r5, r3
 8011c1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011c1e:	9523      	str	r5, [sp, #140]	; 0x8c
 8011c20:	3301      	adds	r3, #1
 8011c22:	2b07      	cmp	r3, #7
 8011c24:	9322      	str	r3, [sp, #136]	; 0x88
 8011c26:	f77f abdb 	ble.w	80113e0 <_svfprintf_r+0x660>
 8011c2a:	aa21      	add	r2, sp, #132	; 0x84
 8011c2c:	4649      	mov	r1, r9
 8011c2e:	4650      	mov	r0, sl
 8011c30:	f004 f9be 	bl	8015fb0 <__ssprint_r>
 8011c34:	2800      	cmp	r0, #0
 8011c36:	f43f abd3 	beq.w	80113e0 <_svfprintf_r+0x660>
 8011c3a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8011c3e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011c44:	bf18      	it	ne
 8011c46:	f04f 33ff 	movne.w	r3, #4294967295
 8011c4a:	f7ff b8bd 	b.w	8010dc8 <_svfprintf_r+0x48>
 8011c4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011c50:	6066      	str	r6, [r4, #4]
 8011c52:	3310      	adds	r3, #16
 8011c54:	9323      	str	r3, [sp, #140]	; 0x8c
 8011c56:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011c58:	3301      	adds	r3, #1
 8011c5a:	2b07      	cmp	r3, #7
 8011c5c:	9322      	str	r3, [sp, #136]	; 0x88
 8011c5e:	dc02      	bgt.n	8011c66 <_svfprintf_r+0xee6>
 8011c60:	3408      	adds	r4, #8
 8011c62:	3d10      	subs	r5, #16
 8011c64:	e7d3      	b.n	8011c0e <_svfprintf_r+0xe8e>
 8011c66:	aa21      	add	r2, sp, #132	; 0x84
 8011c68:	4649      	mov	r1, r9
 8011c6a:	4650      	mov	r0, sl
 8011c6c:	f004 f9a0 	bl	8015fb0 <__ssprint_r>
 8011c70:	2800      	cmp	r0, #0
 8011c72:	d1e2      	bne.n	8011c3a <_svfprintf_r+0xeba>
 8011c74:	ac2e      	add	r4, sp, #184	; 0xb8
 8011c76:	e7f4      	b.n	8011c62 <_svfprintf_r+0xee2>
 8011c78:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d0dd      	beq.n	8011c3a <_svfprintf_r+0xeba>
 8011c7e:	aa21      	add	r2, sp, #132	; 0x84
 8011c80:	4649      	mov	r1, r9
 8011c82:	4650      	mov	r0, sl
 8011c84:	f004 f994 	bl	8015fb0 <__ssprint_r>
 8011c88:	e7d7      	b.n	8011c3a <_svfprintf_r+0xeba>
 8011c8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8011c8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c8e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8011c90:	990e      	ldr	r1, [sp, #56]	; 0x38
 8011c92:	f7ee ff57 	bl	8000b44 <__aeabi_dcmpun>
 8011c96:	2800      	cmp	r0, #0
 8011c98:	f43f aa3f 	beq.w	801111a <_svfprintf_r+0x39a>
 8011c9c:	4b1e      	ldr	r3, [pc, #120]	; (8011d18 <_svfprintf_r+0xf98>)
 8011c9e:	4a1f      	ldr	r2, [pc, #124]	; (8011d1c <_svfprintf_r+0xf9c>)
 8011ca0:	f7ff ba2f 	b.w	8011102 <_svfprintf_r+0x382>
 8011ca4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011ca6:	eba3 0308 	sub.w	r3, r3, r8
 8011caa:	9307      	str	r3, [sp, #28]
 8011cac:	f7ff bab1 	b.w	8011212 <_svfprintf_r+0x492>
 8011cb0:	ea56 0207 	orrs.w	r2, r6, r7
 8011cb4:	950f      	str	r5, [sp, #60]	; 0x3c
 8011cb6:	f43f ac2b 	beq.w	8011510 <_svfprintf_r+0x790>
 8011cba:	2b01      	cmp	r3, #1
 8011cbc:	f43f ac9d 	beq.w	80115fa <_svfprintf_r+0x87a>
 8011cc0:	2b02      	cmp	r3, #2
 8011cc2:	f43f acbd 	beq.w	8011640 <_svfprintf_r+0x8c0>
 8011cc6:	ab2e      	add	r3, sp, #184	; 0xb8
 8011cc8:	08f1      	lsrs	r1, r6, #3
 8011cca:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8011cce:	08f8      	lsrs	r0, r7, #3
 8011cd0:	f006 0207 	and.w	r2, r6, #7
 8011cd4:	4607      	mov	r7, r0
 8011cd6:	460e      	mov	r6, r1
 8011cd8:	3230      	adds	r2, #48	; 0x30
 8011cda:	ea56 0107 	orrs.w	r1, r6, r7
 8011cde:	f103 38ff 	add.w	r8, r3, #4294967295
 8011ce2:	f803 2c01 	strb.w	r2, [r3, #-1]
 8011ce6:	f47f ac86 	bne.w	80115f6 <_svfprintf_r+0x876>
 8011cea:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011cec:	07c9      	lsls	r1, r1, #31
 8011cee:	d506      	bpl.n	8011cfe <_svfprintf_r+0xf7e>
 8011cf0:	2a30      	cmp	r2, #48	; 0x30
 8011cf2:	d004      	beq.n	8011cfe <_svfprintf_r+0xf7e>
 8011cf4:	2230      	movs	r2, #48	; 0x30
 8011cf6:	f808 2c01 	strb.w	r2, [r8, #-1]
 8011cfa:	f1a3 0802 	sub.w	r8, r3, #2
 8011cfe:	ab2e      	add	r3, sp, #184	; 0xb8
 8011d00:	465e      	mov	r6, fp
 8011d02:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011d04:	eba3 0b08 	sub.w	fp, r3, r8
 8011d08:	2700      	movs	r7, #0
 8011d0a:	f7ff bace 	b.w	80112aa <_svfprintf_r+0x52a>
 8011d0e:	bf00      	nop
 8011d10:	08017a3c 	.word	0x08017a3c
 8011d14:	08017a2c 	.word	0x08017a2c
 8011d18:	08017a00 	.word	0x08017a00
 8011d1c:	08017a04 	.word	0x08017a04

08011d20 <time>:
 8011d20:	b513      	push	{r0, r1, r4, lr}
 8011d22:	4b08      	ldr	r3, [pc, #32]	; (8011d44 <time+0x24>)
 8011d24:	4604      	mov	r4, r0
 8011d26:	2200      	movs	r2, #0
 8011d28:	6818      	ldr	r0, [r3, #0]
 8011d2a:	4669      	mov	r1, sp
 8011d2c:	f003 f92c 	bl	8014f88 <_gettimeofday_r>
 8011d30:	2800      	cmp	r0, #0
 8011d32:	bfbc      	itt	lt
 8011d34:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d38:	9300      	strlt	r3, [sp, #0]
 8011d3a:	9800      	ldr	r0, [sp, #0]
 8011d3c:	b104      	cbz	r4, 8011d40 <time+0x20>
 8011d3e:	6020      	str	r0, [r4, #0]
 8011d40:	b002      	add	sp, #8
 8011d42:	bd10      	pop	{r4, pc}
 8011d44:	20000014 	.word	0x20000014

08011d48 <__tzcalc_limits>:
 8011d48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d4c:	4604      	mov	r4, r0
 8011d4e:	f003 f92d 	bl	8014fac <__gettzinfo>
 8011d52:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8011d56:	429c      	cmp	r4, r3
 8011d58:	f340 8098 	ble.w	8011e8c <__tzcalc_limits+0x144>
 8011d5c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8011d60:	18e3      	adds	r3, r4, r3
 8011d62:	109b      	asrs	r3, r3, #2
 8011d64:	f240 126d 	movw	r2, #365	; 0x16d
 8011d68:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 8011d6c:	fb02 3505 	mla	r5, r2, r5, r3
 8011d70:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8011d74:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8011d78:	fb93 f3f2 	sdiv	r3, r3, r2
 8011d7c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8011d80:	441d      	add	r5, r3
 8011d82:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8011d86:	18a2      	adds	r2, r4, r2
 8011d88:	fb94 f7f3 	sdiv	r7, r4, r3
 8011d8c:	fb92 f2f3 	sdiv	r2, r2, r3
 8011d90:	fb03 4717 	mls	r7, r3, r7, r4
 8011d94:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8011d98:	4415      	add	r5, r2
 8011d9a:	fab7 fe87 	clz	lr, r7
 8011d9e:	2264      	movs	r2, #100	; 0x64
 8011da0:	9301      	str	r3, [sp, #4]
 8011da2:	f004 0303 	and.w	r3, r4, #3
 8011da6:	fb94 f6f2 	sdiv	r6, r4, r2
 8011daa:	6044      	str	r4, [r0, #4]
 8011dac:	fb02 4616 	mls	r6, r2, r6, r4
 8011db0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8011db4:	4601      	mov	r1, r0
 8011db6:	9300      	str	r3, [sp, #0]
 8011db8:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 8011dbc:	7a0b      	ldrb	r3, [r1, #8]
 8011dbe:	2b4a      	cmp	r3, #74	; 0x4a
 8011dc0:	d123      	bne.n	8011e0a <__tzcalc_limits+0xc2>
 8011dc2:	694c      	ldr	r4, [r1, #20]
 8011dc4:	9a00      	ldr	r2, [sp, #0]
 8011dc6:	192b      	adds	r3, r5, r4
 8011dc8:	b902      	cbnz	r2, 8011dcc <__tzcalc_limits+0x84>
 8011dca:	b906      	cbnz	r6, 8011dce <__tzcalc_limits+0x86>
 8011dcc:	b9df      	cbnz	r7, 8011e06 <__tzcalc_limits+0xbe>
 8011dce:	2c3b      	cmp	r4, #59	; 0x3b
 8011dd0:	bfd4      	ite	le
 8011dd2:	2400      	movle	r4, #0
 8011dd4:	2401      	movgt	r4, #1
 8011dd6:	441c      	add	r4, r3
 8011dd8:	3c01      	subs	r4, #1
 8011dda:	4b2d      	ldr	r3, [pc, #180]	; (8011e90 <__tzcalc_limits+0x148>)
 8011ddc:	698a      	ldr	r2, [r1, #24]
 8011dde:	fb03 2404 	mla	r4, r3, r4, r2
 8011de2:	6a0b      	ldr	r3, [r1, #32]
 8011de4:	441c      	add	r4, r3
 8011de6:	f841 4f1c 	str.w	r4, [r1, #28]!
 8011dea:	9b01      	ldr	r3, [sp, #4]
 8011dec:	428b      	cmp	r3, r1
 8011dee:	d1e5      	bne.n	8011dbc <__tzcalc_limits+0x74>
 8011df0:	69c3      	ldr	r3, [r0, #28]
 8011df2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8011df4:	4293      	cmp	r3, r2
 8011df6:	bfac      	ite	ge
 8011df8:	2300      	movge	r3, #0
 8011dfa:	2301      	movlt	r3, #1
 8011dfc:	6003      	str	r3, [r0, #0]
 8011dfe:	2001      	movs	r0, #1
 8011e00:	b003      	add	sp, #12
 8011e02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e06:	2400      	movs	r4, #0
 8011e08:	e7e5      	b.n	8011dd6 <__tzcalc_limits+0x8e>
 8011e0a:	2b44      	cmp	r3, #68	; 0x44
 8011e0c:	d102      	bne.n	8011e14 <__tzcalc_limits+0xcc>
 8011e0e:	694b      	ldr	r3, [r1, #20]
 8011e10:	18ec      	adds	r4, r5, r3
 8011e12:	e7e2      	b.n	8011dda <__tzcalc_limits+0x92>
 8011e14:	9b00      	ldr	r3, [sp, #0]
 8011e16:	bb7b      	cbnz	r3, 8011e78 <__tzcalc_limits+0x130>
 8011e18:	2e00      	cmp	r6, #0
 8011e1a:	bf0c      	ite	eq
 8011e1c:	46f0      	moveq	r8, lr
 8011e1e:	f04f 0801 	movne.w	r8, #1
 8011e22:	4b1c      	ldr	r3, [pc, #112]	; (8011e94 <__tzcalc_limits+0x14c>)
 8011e24:	68cc      	ldr	r4, [r1, #12]
 8011e26:	2230      	movs	r2, #48	; 0x30
 8011e28:	fb02 3808 	mla	r8, r2, r8, r3
 8011e2c:	f1a8 0a04 	sub.w	sl, r8, #4
 8011e30:	462b      	mov	r3, r5
 8011e32:	f04f 0901 	mov.w	r9, #1
 8011e36:	45a1      	cmp	r9, r4
 8011e38:	db20      	blt.n	8011e7c <__tzcalc_limits+0x134>
 8011e3a:	2c01      	cmp	r4, #1
 8011e3c:	bfb8      	it	lt
 8011e3e:	2401      	movlt	r4, #1
 8011e40:	46a1      	mov	r9, r4
 8011e42:	f103 0b04 	add.w	fp, r3, #4
 8011e46:	2207      	movs	r2, #7
 8011e48:	694c      	ldr	r4, [r1, #20]
 8011e4a:	fb9b faf2 	sdiv	sl, fp, r2
 8011e4e:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8011e52:	ebab 0a0a 	sub.w	sl, fp, sl
 8011e56:	ebb4 0a0a 	subs.w	sl, r4, sl
 8011e5a:	690c      	ldr	r4, [r1, #16]
 8011e5c:	44e1      	add	r9, ip
 8011e5e:	f104 34ff 	add.w	r4, r4, #4294967295
 8011e62:	bf48      	it	mi
 8011e64:	4492      	addmi	sl, r2
 8011e66:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8011e6a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 8011e6e:	4454      	add	r4, sl
 8011e70:	4544      	cmp	r4, r8
 8011e72:	da09      	bge.n	8011e88 <__tzcalc_limits+0x140>
 8011e74:	441c      	add	r4, r3
 8011e76:	e7b0      	b.n	8011dda <__tzcalc_limits+0x92>
 8011e78:	46f0      	mov	r8, lr
 8011e7a:	e7d2      	b.n	8011e22 <__tzcalc_limits+0xda>
 8011e7c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8011e80:	f109 0901 	add.w	r9, r9, #1
 8011e84:	445b      	add	r3, fp
 8011e86:	e7d6      	b.n	8011e36 <__tzcalc_limits+0xee>
 8011e88:	3c07      	subs	r4, #7
 8011e8a:	e7f1      	b.n	8011e70 <__tzcalc_limits+0x128>
 8011e8c:	2000      	movs	r0, #0
 8011e8e:	e7b7      	b.n	8011e00 <__tzcalc_limits+0xb8>
 8011e90:	00015180 	.word	0x00015180
 8011e94:	08017940 	.word	0x08017940

08011e98 <__tz_lock>:
 8011e98:	4801      	ldr	r0, [pc, #4]	; (8011ea0 <__tz_lock+0x8>)
 8011e9a:	f003 b957 	b.w	801514c <__retarget_lock_acquire>
 8011e9e:	bf00      	nop
 8011ea0:	2000392b 	.word	0x2000392b

08011ea4 <__tz_unlock>:
 8011ea4:	4801      	ldr	r0, [pc, #4]	; (8011eac <__tz_unlock+0x8>)
 8011ea6:	f003 b953 	b.w	8015150 <__retarget_lock_release>
 8011eaa:	bf00      	nop
 8011eac:	2000392b 	.word	0x2000392b

08011eb0 <_tzset_unlocked>:
 8011eb0:	4b01      	ldr	r3, [pc, #4]	; (8011eb8 <_tzset_unlocked+0x8>)
 8011eb2:	6818      	ldr	r0, [r3, #0]
 8011eb4:	f000 b802 	b.w	8011ebc <_tzset_unlocked_r>
 8011eb8:	20000014 	.word	0x20000014

08011ebc <_tzset_unlocked_r>:
 8011ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ec0:	b08d      	sub	sp, #52	; 0x34
 8011ec2:	4607      	mov	r7, r0
 8011ec4:	f003 f872 	bl	8014fac <__gettzinfo>
 8011ec8:	49b1      	ldr	r1, [pc, #708]	; (8012190 <_tzset_unlocked_r+0x2d4>)
 8011eca:	4eb2      	ldr	r6, [pc, #712]	; (8012194 <_tzset_unlocked_r+0x2d8>)
 8011ecc:	4605      	mov	r5, r0
 8011ece:	4638      	mov	r0, r7
 8011ed0:	f003 f852 	bl	8014f78 <_getenv_r>
 8011ed4:	4604      	mov	r4, r0
 8011ed6:	b970      	cbnz	r0, 8011ef6 <_tzset_unlocked_r+0x3a>
 8011ed8:	4baf      	ldr	r3, [pc, #700]	; (8012198 <_tzset_unlocked_r+0x2dc>)
 8011eda:	4ab0      	ldr	r2, [pc, #704]	; (801219c <_tzset_unlocked_r+0x2e0>)
 8011edc:	6018      	str	r0, [r3, #0]
 8011ede:	4bb0      	ldr	r3, [pc, #704]	; (80121a0 <_tzset_unlocked_r+0x2e4>)
 8011ee0:	6018      	str	r0, [r3, #0]
 8011ee2:	4bb0      	ldr	r3, [pc, #704]	; (80121a4 <_tzset_unlocked_r+0x2e8>)
 8011ee4:	6830      	ldr	r0, [r6, #0]
 8011ee6:	601a      	str	r2, [r3, #0]
 8011ee8:	605a      	str	r2, [r3, #4]
 8011eea:	f7fd f9f9 	bl	800f2e0 <free>
 8011eee:	6034      	str	r4, [r6, #0]
 8011ef0:	b00d      	add	sp, #52	; 0x34
 8011ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ef6:	6831      	ldr	r1, [r6, #0]
 8011ef8:	2900      	cmp	r1, #0
 8011efa:	d160      	bne.n	8011fbe <_tzset_unlocked_r+0x102>
 8011efc:	6830      	ldr	r0, [r6, #0]
 8011efe:	f7fd f9ef 	bl	800f2e0 <free>
 8011f02:	4620      	mov	r0, r4
 8011f04:	f7ee f96e 	bl	80001e4 <strlen>
 8011f08:	1c41      	adds	r1, r0, #1
 8011f0a:	4638      	mov	r0, r7
 8011f0c:	f7fd f9f0 	bl	800f2f0 <_malloc_r>
 8011f10:	6030      	str	r0, [r6, #0]
 8011f12:	2800      	cmp	r0, #0
 8011f14:	d158      	bne.n	8011fc8 <_tzset_unlocked_r+0x10c>
 8011f16:	7823      	ldrb	r3, [r4, #0]
 8011f18:	4aa3      	ldr	r2, [pc, #652]	; (80121a8 <_tzset_unlocked_r+0x2ec>)
 8011f1a:	49a4      	ldr	r1, [pc, #656]	; (80121ac <_tzset_unlocked_r+0x2f0>)
 8011f1c:	2b3a      	cmp	r3, #58	; 0x3a
 8011f1e:	bf08      	it	eq
 8011f20:	3401      	addeq	r4, #1
 8011f22:	ae0a      	add	r6, sp, #40	; 0x28
 8011f24:	4633      	mov	r3, r6
 8011f26:	4620      	mov	r0, r4
 8011f28:	f003 ff14 	bl	8015d54 <siscanf>
 8011f2c:	2800      	cmp	r0, #0
 8011f2e:	dddf      	ble.n	8011ef0 <_tzset_unlocked_r+0x34>
 8011f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f32:	18e7      	adds	r7, r4, r3
 8011f34:	5ce3      	ldrb	r3, [r4, r3]
 8011f36:	2b2d      	cmp	r3, #45	; 0x2d
 8011f38:	d14a      	bne.n	8011fd0 <_tzset_unlocked_r+0x114>
 8011f3a:	3701      	adds	r7, #1
 8011f3c:	f04f 34ff 	mov.w	r4, #4294967295
 8011f40:	f10d 0a20 	add.w	sl, sp, #32
 8011f44:	f10d 0b1e 	add.w	fp, sp, #30
 8011f48:	f04f 0800 	mov.w	r8, #0
 8011f4c:	9603      	str	r6, [sp, #12]
 8011f4e:	f8cd a008 	str.w	sl, [sp, #8]
 8011f52:	9601      	str	r6, [sp, #4]
 8011f54:	f8cd b000 	str.w	fp, [sp]
 8011f58:	4633      	mov	r3, r6
 8011f5a:	aa07      	add	r2, sp, #28
 8011f5c:	4994      	ldr	r1, [pc, #592]	; (80121b0 <_tzset_unlocked_r+0x2f4>)
 8011f5e:	f8ad 801e 	strh.w	r8, [sp, #30]
 8011f62:	4638      	mov	r0, r7
 8011f64:	f8ad 8020 	strh.w	r8, [sp, #32]
 8011f68:	f003 fef4 	bl	8015d54 <siscanf>
 8011f6c:	4540      	cmp	r0, r8
 8011f6e:	ddbf      	ble.n	8011ef0 <_tzset_unlocked_r+0x34>
 8011f70:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8011f74:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8011f78:	f8df 9240 	ldr.w	r9, [pc, #576]	; 80121bc <_tzset_unlocked_r+0x300>
 8011f7c:	213c      	movs	r1, #60	; 0x3c
 8011f7e:	fb01 2203 	mla	r2, r1, r3, r2
 8011f82:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8011f86:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8011f8a:	fb01 2303 	mla	r3, r1, r3, r2
 8011f8e:	435c      	muls	r4, r3
 8011f90:	622c      	str	r4, [r5, #32]
 8011f92:	4c84      	ldr	r4, [pc, #528]	; (80121a4 <_tzset_unlocked_r+0x2e8>)
 8011f94:	4b84      	ldr	r3, [pc, #528]	; (80121a8 <_tzset_unlocked_r+0x2ec>)
 8011f96:	6023      	str	r3, [r4, #0]
 8011f98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f9a:	4984      	ldr	r1, [pc, #528]	; (80121ac <_tzset_unlocked_r+0x2f0>)
 8011f9c:	441f      	add	r7, r3
 8011f9e:	464a      	mov	r2, r9
 8011fa0:	4633      	mov	r3, r6
 8011fa2:	4638      	mov	r0, r7
 8011fa4:	f003 fed6 	bl	8015d54 <siscanf>
 8011fa8:	4540      	cmp	r0, r8
 8011faa:	dc16      	bgt.n	8011fda <_tzset_unlocked_r+0x11e>
 8011fac:	6823      	ldr	r3, [r4, #0]
 8011fae:	6063      	str	r3, [r4, #4]
 8011fb0:	4b79      	ldr	r3, [pc, #484]	; (8012198 <_tzset_unlocked_r+0x2dc>)
 8011fb2:	6a2a      	ldr	r2, [r5, #32]
 8011fb4:	601a      	str	r2, [r3, #0]
 8011fb6:	4b7a      	ldr	r3, [pc, #488]	; (80121a0 <_tzset_unlocked_r+0x2e4>)
 8011fb8:	f8c3 8000 	str.w	r8, [r3]
 8011fbc:	e798      	b.n	8011ef0 <_tzset_unlocked_r+0x34>
 8011fbe:	f7ee f907 	bl	80001d0 <strcmp>
 8011fc2:	2800      	cmp	r0, #0
 8011fc4:	d094      	beq.n	8011ef0 <_tzset_unlocked_r+0x34>
 8011fc6:	e799      	b.n	8011efc <_tzset_unlocked_r+0x40>
 8011fc8:	4621      	mov	r1, r4
 8011fca:	f003 ff32 	bl	8015e32 <strcpy>
 8011fce:	e7a2      	b.n	8011f16 <_tzset_unlocked_r+0x5a>
 8011fd0:	2b2b      	cmp	r3, #43	; 0x2b
 8011fd2:	bf08      	it	eq
 8011fd4:	3701      	addeq	r7, #1
 8011fd6:	2401      	movs	r4, #1
 8011fd8:	e7b2      	b.n	8011f40 <_tzset_unlocked_r+0x84>
 8011fda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fdc:	f8c4 9004 	str.w	r9, [r4, #4]
 8011fe0:	18fc      	adds	r4, r7, r3
 8011fe2:	5cfb      	ldrb	r3, [r7, r3]
 8011fe4:	2b2d      	cmp	r3, #45	; 0x2d
 8011fe6:	f040 8092 	bne.w	801210e <_tzset_unlocked_r+0x252>
 8011fea:	3401      	adds	r4, #1
 8011fec:	f04f 37ff 	mov.w	r7, #4294967295
 8011ff0:	2300      	movs	r3, #0
 8011ff2:	f8ad 301c 	strh.w	r3, [sp, #28]
 8011ff6:	f8ad 301e 	strh.w	r3, [sp, #30]
 8011ffa:	f8ad 3020 	strh.w	r3, [sp, #32]
 8011ffe:	930a      	str	r3, [sp, #40]	; 0x28
 8012000:	9603      	str	r6, [sp, #12]
 8012002:	f8cd a008 	str.w	sl, [sp, #8]
 8012006:	9601      	str	r6, [sp, #4]
 8012008:	f8cd b000 	str.w	fp, [sp]
 801200c:	4633      	mov	r3, r6
 801200e:	aa07      	add	r2, sp, #28
 8012010:	4967      	ldr	r1, [pc, #412]	; (80121b0 <_tzset_unlocked_r+0x2f4>)
 8012012:	4620      	mov	r0, r4
 8012014:	f003 fe9e 	bl	8015d54 <siscanf>
 8012018:	2800      	cmp	r0, #0
 801201a:	dc7d      	bgt.n	8012118 <_tzset_unlocked_r+0x25c>
 801201c:	6a2b      	ldr	r3, [r5, #32]
 801201e:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8012022:	63eb      	str	r3, [r5, #60]	; 0x3c
 8012024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012026:	462f      	mov	r7, r5
 8012028:	441c      	add	r4, r3
 801202a:	f04f 0900 	mov.w	r9, #0
 801202e:	7823      	ldrb	r3, [r4, #0]
 8012030:	2b2c      	cmp	r3, #44	; 0x2c
 8012032:	bf08      	it	eq
 8012034:	3401      	addeq	r4, #1
 8012036:	f894 8000 	ldrb.w	r8, [r4]
 801203a:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 801203e:	d17b      	bne.n	8012138 <_tzset_unlocked_r+0x27c>
 8012040:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8012044:	9302      	str	r3, [sp, #8]
 8012046:	ab09      	add	r3, sp, #36	; 0x24
 8012048:	9300      	str	r3, [sp, #0]
 801204a:	9603      	str	r6, [sp, #12]
 801204c:	9601      	str	r6, [sp, #4]
 801204e:	4633      	mov	r3, r6
 8012050:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8012054:	4957      	ldr	r1, [pc, #348]	; (80121b4 <_tzset_unlocked_r+0x2f8>)
 8012056:	4620      	mov	r0, r4
 8012058:	f003 fe7c 	bl	8015d54 <siscanf>
 801205c:	2803      	cmp	r0, #3
 801205e:	f47f af47 	bne.w	8011ef0 <_tzset_unlocked_r+0x34>
 8012062:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8012066:	1e4b      	subs	r3, r1, #1
 8012068:	2b0b      	cmp	r3, #11
 801206a:	f63f af41 	bhi.w	8011ef0 <_tzset_unlocked_r+0x34>
 801206e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8012072:	1e53      	subs	r3, r2, #1
 8012074:	2b04      	cmp	r3, #4
 8012076:	f63f af3b 	bhi.w	8011ef0 <_tzset_unlocked_r+0x34>
 801207a:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 801207e:	2b06      	cmp	r3, #6
 8012080:	f63f af36 	bhi.w	8011ef0 <_tzset_unlocked_r+0x34>
 8012084:	f887 8008 	strb.w	r8, [r7, #8]
 8012088:	60f9      	str	r1, [r7, #12]
 801208a:	613a      	str	r2, [r7, #16]
 801208c:	617b      	str	r3, [r7, #20]
 801208e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012090:	eb04 0803 	add.w	r8, r4, r3
 8012094:	2302      	movs	r3, #2
 8012096:	f8ad 301c 	strh.w	r3, [sp, #28]
 801209a:	2300      	movs	r3, #0
 801209c:	f8ad 301e 	strh.w	r3, [sp, #30]
 80120a0:	f8ad 3020 	strh.w	r3, [sp, #32]
 80120a4:	930a      	str	r3, [sp, #40]	; 0x28
 80120a6:	f898 3000 	ldrb.w	r3, [r8]
 80120aa:	2b2f      	cmp	r3, #47	; 0x2f
 80120ac:	d10b      	bne.n	80120c6 <_tzset_unlocked_r+0x20a>
 80120ae:	9603      	str	r6, [sp, #12]
 80120b0:	f8cd a008 	str.w	sl, [sp, #8]
 80120b4:	9601      	str	r6, [sp, #4]
 80120b6:	f8cd b000 	str.w	fp, [sp]
 80120ba:	4633      	mov	r3, r6
 80120bc:	aa07      	add	r2, sp, #28
 80120be:	493e      	ldr	r1, [pc, #248]	; (80121b8 <_tzset_unlocked_r+0x2fc>)
 80120c0:	4640      	mov	r0, r8
 80120c2:	f003 fe47 	bl	8015d54 <siscanf>
 80120c6:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 80120ca:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 80120ce:	213c      	movs	r1, #60	; 0x3c
 80120d0:	fb01 2203 	mla	r2, r1, r3, r2
 80120d4:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80120d8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80120dc:	fb01 2303 	mla	r3, r1, r3, r2
 80120e0:	61bb      	str	r3, [r7, #24]
 80120e2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80120e4:	f109 0901 	add.w	r9, r9, #1
 80120e8:	f1b9 0f02 	cmp.w	r9, #2
 80120ec:	4444      	add	r4, r8
 80120ee:	f107 071c 	add.w	r7, r7, #28
 80120f2:	d19c      	bne.n	801202e <_tzset_unlocked_r+0x172>
 80120f4:	6868      	ldr	r0, [r5, #4]
 80120f6:	f7ff fe27 	bl	8011d48 <__tzcalc_limits>
 80120fa:	4b27      	ldr	r3, [pc, #156]	; (8012198 <_tzset_unlocked_r+0x2dc>)
 80120fc:	6a2a      	ldr	r2, [r5, #32]
 80120fe:	601a      	str	r2, [r3, #0]
 8012100:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8012102:	1a9b      	subs	r3, r3, r2
 8012104:	4a26      	ldr	r2, [pc, #152]	; (80121a0 <_tzset_unlocked_r+0x2e4>)
 8012106:	bf18      	it	ne
 8012108:	2301      	movne	r3, #1
 801210a:	6013      	str	r3, [r2, #0]
 801210c:	e6f0      	b.n	8011ef0 <_tzset_unlocked_r+0x34>
 801210e:	2b2b      	cmp	r3, #43	; 0x2b
 8012110:	bf08      	it	eq
 8012112:	3401      	addeq	r4, #1
 8012114:	2701      	movs	r7, #1
 8012116:	e76b      	b.n	8011ff0 <_tzset_unlocked_r+0x134>
 8012118:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801211c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8012120:	213c      	movs	r1, #60	; 0x3c
 8012122:	fb01 2203 	mla	r2, r1, r3, r2
 8012126:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801212a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801212e:	fb01 2303 	mla	r3, r1, r3, r2
 8012132:	435f      	muls	r7, r3
 8012134:	63ef      	str	r7, [r5, #60]	; 0x3c
 8012136:	e775      	b.n	8012024 <_tzset_unlocked_r+0x168>
 8012138:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 801213c:	bf06      	itte	eq
 801213e:	3401      	addeq	r4, #1
 8012140:	4643      	moveq	r3, r8
 8012142:	2344      	movne	r3, #68	; 0x44
 8012144:	220a      	movs	r2, #10
 8012146:	a90b      	add	r1, sp, #44	; 0x2c
 8012148:	4620      	mov	r0, r4
 801214a:	9305      	str	r3, [sp, #20]
 801214c:	f003 ff1a 	bl	8015f84 <strtoul>
 8012150:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8012154:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8012158:	4544      	cmp	r4, r8
 801215a:	9b05      	ldr	r3, [sp, #20]
 801215c:	d114      	bne.n	8012188 <_tzset_unlocked_r+0x2cc>
 801215e:	234d      	movs	r3, #77	; 0x4d
 8012160:	f1b9 0f00 	cmp.w	r9, #0
 8012164:	d107      	bne.n	8012176 <_tzset_unlocked_r+0x2ba>
 8012166:	722b      	strb	r3, [r5, #8]
 8012168:	2303      	movs	r3, #3
 801216a:	60eb      	str	r3, [r5, #12]
 801216c:	2302      	movs	r3, #2
 801216e:	612b      	str	r3, [r5, #16]
 8012170:	f8c5 9014 	str.w	r9, [r5, #20]
 8012174:	e78e      	b.n	8012094 <_tzset_unlocked_r+0x1d8>
 8012176:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 801217a:	230b      	movs	r3, #11
 801217c:	62ab      	str	r3, [r5, #40]	; 0x28
 801217e:	2301      	movs	r3, #1
 8012180:	62eb      	str	r3, [r5, #44]	; 0x2c
 8012182:	2300      	movs	r3, #0
 8012184:	632b      	str	r3, [r5, #48]	; 0x30
 8012186:	e785      	b.n	8012094 <_tzset_unlocked_r+0x1d8>
 8012188:	b280      	uxth	r0, r0
 801218a:	723b      	strb	r3, [r7, #8]
 801218c:	6178      	str	r0, [r7, #20]
 801218e:	e781      	b.n	8012094 <_tzset_unlocked_r+0x1d8>
 8012190:	08017a4c 	.word	0x08017a4c
 8012194:	20000978 	.word	0x20000978
 8012198:	20000980 	.word	0x20000980
 801219c:	08017a4f 	.word	0x08017a4f
 80121a0:	2000097c 	.word	0x2000097c
 80121a4:	20000518 	.word	0x20000518
 80121a8:	2000096b 	.word	0x2000096b
 80121ac:	08017a53 	.word	0x08017a53
 80121b0:	08017a76 	.word	0x08017a76
 80121b4:	08017a62 	.word	0x08017a62
 80121b8:	08017a75 	.word	0x08017a75
 80121bc:	20000960 	.word	0x20000960

080121c0 <_vfprintf_r>:
 80121c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121c4:	b0bf      	sub	sp, #252	; 0xfc
 80121c6:	460d      	mov	r5, r1
 80121c8:	4616      	mov	r6, r2
 80121ca:	461c      	mov	r4, r3
 80121cc:	461f      	mov	r7, r3
 80121ce:	4681      	mov	r9, r0
 80121d0:	f002 ffac 	bl	801512c <_localeconv_r>
 80121d4:	6803      	ldr	r3, [r0, #0]
 80121d6:	9311      	str	r3, [sp, #68]	; 0x44
 80121d8:	4618      	mov	r0, r3
 80121da:	f7ee f803 	bl	80001e4 <strlen>
 80121de:	900b      	str	r0, [sp, #44]	; 0x2c
 80121e0:	f1b9 0f00 	cmp.w	r9, #0
 80121e4:	d005      	beq.n	80121f2 <_vfprintf_r+0x32>
 80121e6:	f8d9 3018 	ldr.w	r3, [r9, #24]
 80121ea:	b913      	cbnz	r3, 80121f2 <_vfprintf_r+0x32>
 80121ec:	4648      	mov	r0, r9
 80121ee:	f002 f867 	bl	80142c0 <__sinit>
 80121f2:	4b90      	ldr	r3, [pc, #576]	; (8012434 <_vfprintf_r+0x274>)
 80121f4:	429d      	cmp	r5, r3
 80121f6:	d12c      	bne.n	8012252 <_vfprintf_r+0x92>
 80121f8:	f8d9 5004 	ldr.w	r5, [r9, #4]
 80121fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80121fe:	07d8      	lsls	r0, r3, #31
 8012200:	d405      	bmi.n	801220e <_vfprintf_r+0x4e>
 8012202:	89ab      	ldrh	r3, [r5, #12]
 8012204:	0599      	lsls	r1, r3, #22
 8012206:	d402      	bmi.n	801220e <_vfprintf_r+0x4e>
 8012208:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801220a:	f002 ffa0 	bl	801514e <__retarget_lock_acquire_recursive>
 801220e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8012212:	049a      	lsls	r2, r3, #18
 8012214:	d406      	bmi.n	8012224 <_vfprintf_r+0x64>
 8012216:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801221a:	81ab      	strh	r3, [r5, #12]
 801221c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801221e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8012222:	666b      	str	r3, [r5, #100]	; 0x64
 8012224:	89ab      	ldrh	r3, [r5, #12]
 8012226:	071b      	lsls	r3, r3, #28
 8012228:	d501      	bpl.n	801222e <_vfprintf_r+0x6e>
 801222a:	692b      	ldr	r3, [r5, #16]
 801222c:	b9eb      	cbnz	r3, 801226a <_vfprintf_r+0xaa>
 801222e:	4629      	mov	r1, r5
 8012230:	4648      	mov	r0, r9
 8012232:	f001 f83d 	bl	80132b0 <__swsetup_r>
 8012236:	b1c0      	cbz	r0, 801226a <_vfprintf_r+0xaa>
 8012238:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801223a:	07d8      	lsls	r0, r3, #31
 801223c:	d405      	bmi.n	801224a <_vfprintf_r+0x8a>
 801223e:	89ab      	ldrh	r3, [r5, #12]
 8012240:	0599      	lsls	r1, r3, #22
 8012242:	d402      	bmi.n	801224a <_vfprintf_r+0x8a>
 8012244:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012246:	f002 ff84 	bl	8015152 <__retarget_lock_release_recursive>
 801224a:	f04f 33ff 	mov.w	r3, #4294967295
 801224e:	930c      	str	r3, [sp, #48]	; 0x30
 8012250:	e023      	b.n	801229a <_vfprintf_r+0xda>
 8012252:	4b79      	ldr	r3, [pc, #484]	; (8012438 <_vfprintf_r+0x278>)
 8012254:	429d      	cmp	r5, r3
 8012256:	d102      	bne.n	801225e <_vfprintf_r+0x9e>
 8012258:	f8d9 5008 	ldr.w	r5, [r9, #8]
 801225c:	e7ce      	b.n	80121fc <_vfprintf_r+0x3c>
 801225e:	4b77      	ldr	r3, [pc, #476]	; (801243c <_vfprintf_r+0x27c>)
 8012260:	429d      	cmp	r5, r3
 8012262:	bf08      	it	eq
 8012264:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8012268:	e7c8      	b.n	80121fc <_vfprintf_r+0x3c>
 801226a:	89ab      	ldrh	r3, [r5, #12]
 801226c:	f003 021a 	and.w	r2, r3, #26
 8012270:	2a0a      	cmp	r2, #10
 8012272:	d116      	bne.n	80122a2 <_vfprintf_r+0xe2>
 8012274:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 8012278:	2a00      	cmp	r2, #0
 801227a:	db12      	blt.n	80122a2 <_vfprintf_r+0xe2>
 801227c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 801227e:	07d2      	lsls	r2, r2, #31
 8012280:	d404      	bmi.n	801228c <_vfprintf_r+0xcc>
 8012282:	059f      	lsls	r7, r3, #22
 8012284:	d402      	bmi.n	801228c <_vfprintf_r+0xcc>
 8012286:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012288:	f002 ff63 	bl	8015152 <__retarget_lock_release_recursive>
 801228c:	4623      	mov	r3, r4
 801228e:	4632      	mov	r2, r6
 8012290:	4629      	mov	r1, r5
 8012292:	4648      	mov	r0, r9
 8012294:	f000 ffcc 	bl	8013230 <__sbprintf>
 8012298:	900c      	str	r0, [sp, #48]	; 0x30
 801229a:	980c      	ldr	r0, [sp, #48]	; 0x30
 801229c:	b03f      	add	sp, #252	; 0xfc
 801229e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122a2:	2300      	movs	r3, #0
 80122a4:	ac2e      	add	r4, sp, #184	; 0xb8
 80122a6:	9421      	str	r4, [sp, #132]	; 0x84
 80122a8:	9323      	str	r3, [sp, #140]	; 0x8c
 80122aa:	9322      	str	r3, [sp, #136]	; 0x88
 80122ac:	9609      	str	r6, [sp, #36]	; 0x24
 80122ae:	9307      	str	r3, [sp, #28]
 80122b0:	930e      	str	r3, [sp, #56]	; 0x38
 80122b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80122b4:	9315      	str	r3, [sp, #84]	; 0x54
 80122b6:	9314      	str	r3, [sp, #80]	; 0x50
 80122b8:	930c      	str	r3, [sp, #48]	; 0x30
 80122ba:	9312      	str	r3, [sp, #72]	; 0x48
 80122bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80122be:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80122c0:	4633      	mov	r3, r6
 80122c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80122c6:	b112      	cbz	r2, 80122ce <_vfprintf_r+0x10e>
 80122c8:	2a25      	cmp	r2, #37	; 0x25
 80122ca:	f040 8084 	bne.w	80123d6 <_vfprintf_r+0x216>
 80122ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122d0:	ebb6 0803 	subs.w	r8, r6, r3
 80122d4:	d00d      	beq.n	80122f2 <_vfprintf_r+0x132>
 80122d6:	e884 0108 	stmia.w	r4, {r3, r8}
 80122da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80122dc:	4443      	add	r3, r8
 80122de:	9323      	str	r3, [sp, #140]	; 0x8c
 80122e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80122e2:	3301      	adds	r3, #1
 80122e4:	2b07      	cmp	r3, #7
 80122e6:	9322      	str	r3, [sp, #136]	; 0x88
 80122e8:	dc77      	bgt.n	80123da <_vfprintf_r+0x21a>
 80122ea:	3408      	adds	r4, #8
 80122ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80122ee:	4443      	add	r3, r8
 80122f0:	930c      	str	r3, [sp, #48]	; 0x30
 80122f2:	7833      	ldrb	r3, [r6, #0]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	f000 8741 	beq.w	801317c <_vfprintf_r+0xfbc>
 80122fa:	2300      	movs	r3, #0
 80122fc:	3601      	adds	r6, #1
 80122fe:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8012302:	461a      	mov	r2, r3
 8012304:	f04f 3bff 	mov.w	fp, #4294967295
 8012308:	930d      	str	r3, [sp, #52]	; 0x34
 801230a:	469a      	mov	sl, r3
 801230c:	200a      	movs	r0, #10
 801230e:	1c71      	adds	r1, r6, #1
 8012310:	9109      	str	r1, [sp, #36]	; 0x24
 8012312:	7831      	ldrb	r1, [r6, #0]
 8012314:	9106      	str	r1, [sp, #24]
 8012316:	9906      	ldr	r1, [sp, #24]
 8012318:	3920      	subs	r1, #32
 801231a:	2958      	cmp	r1, #88	; 0x58
 801231c:	f200 8426 	bhi.w	8012b6c <_vfprintf_r+0x9ac>
 8012320:	e8df f011 	tbh	[pc, r1, lsl #1]
 8012324:	042400b0 	.word	0x042400b0
 8012328:	00b50424 	.word	0x00b50424
 801232c:	04240424 	.word	0x04240424
 8012330:	04240424 	.word	0x04240424
 8012334:	04240424 	.word	0x04240424
 8012338:	006500b8 	.word	0x006500b8
 801233c:	00c10424 	.word	0x00c10424
 8012340:	042400c4 	.word	0x042400c4
 8012344:	00e400e1 	.word	0x00e400e1
 8012348:	00e400e4 	.word	0x00e400e4
 801234c:	00e400e4 	.word	0x00e400e4
 8012350:	00e400e4 	.word	0x00e400e4
 8012354:	00e400e4 	.word	0x00e400e4
 8012358:	04240424 	.word	0x04240424
 801235c:	04240424 	.word	0x04240424
 8012360:	04240424 	.word	0x04240424
 8012364:	04240424 	.word	0x04240424
 8012368:	04240424 	.word	0x04240424
 801236c:	012e0118 	.word	0x012e0118
 8012370:	012e0424 	.word	0x012e0424
 8012374:	04240424 	.word	0x04240424
 8012378:	04240424 	.word	0x04240424
 801237c:	042400f7 	.word	0x042400f7
 8012380:	034b0424 	.word	0x034b0424
 8012384:	04240424 	.word	0x04240424
 8012388:	04240424 	.word	0x04240424
 801238c:	03b20424 	.word	0x03b20424
 8012390:	04240424 	.word	0x04240424
 8012394:	0424008e 	.word	0x0424008e
 8012398:	04240424 	.word	0x04240424
 801239c:	04240424 	.word	0x04240424
 80123a0:	04240424 	.word	0x04240424
 80123a4:	04240424 	.word	0x04240424
 80123a8:	010a0424 	.word	0x010a0424
 80123ac:	012e006b 	.word	0x012e006b
 80123b0:	012e012e 	.word	0x012e012e
 80123b4:	006b00fa 	.word	0x006b00fa
 80123b8:	04240424 	.word	0x04240424
 80123bc:	042400fd 	.word	0x042400fd
 80123c0:	034d032b 	.word	0x034d032b
 80123c4:	01040381 	.word	0x01040381
 80123c8:	03920424 	.word	0x03920424
 80123cc:	03b40424 	.word	0x03b40424
 80123d0:	04240424 	.word	0x04240424
 80123d4:	03ce      	.short	0x03ce
 80123d6:	461e      	mov	r6, r3
 80123d8:	e772      	b.n	80122c0 <_vfprintf_r+0x100>
 80123da:	aa21      	add	r2, sp, #132	; 0x84
 80123dc:	4629      	mov	r1, r5
 80123de:	4648      	mov	r0, r9
 80123e0:	f004 fabb 	bl	801695a <__sprint_r>
 80123e4:	2800      	cmp	r0, #0
 80123e6:	f040 86a5 	bne.w	8013134 <_vfprintf_r+0xf74>
 80123ea:	ac2e      	add	r4, sp, #184	; 0xb8
 80123ec:	e77e      	b.n	80122ec <_vfprintf_r+0x12c>
 80123ee:	2301      	movs	r3, #1
 80123f0:	222b      	movs	r2, #43	; 0x2b
 80123f2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80123f4:	e78b      	b.n	801230e <_vfprintf_r+0x14e>
 80123f6:	460f      	mov	r7, r1
 80123f8:	e7fb      	b.n	80123f2 <_vfprintf_r+0x232>
 80123fa:	b10b      	cbz	r3, 8012400 <_vfprintf_r+0x240>
 80123fc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012400:	f01a 0f20 	tst.w	sl, #32
 8012404:	f000 80ac 	beq.w	8012560 <_vfprintf_r+0x3a0>
 8012408:	3707      	adds	r7, #7
 801240a:	f027 0707 	bic.w	r7, r7, #7
 801240e:	f107 0308 	add.w	r3, r7, #8
 8012412:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012416:	9308      	str	r3, [sp, #32]
 8012418:	2e00      	cmp	r6, #0
 801241a:	f177 0300 	sbcs.w	r3, r7, #0
 801241e:	da06      	bge.n	801242e <_vfprintf_r+0x26e>
 8012420:	4276      	negs	r6, r6
 8012422:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8012426:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801242a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 801242e:	2301      	movs	r3, #1
 8012430:	e2d4      	b.n	80129dc <_vfprintf_r+0x81c>
 8012432:	bf00      	nop
 8012434:	08017ad8 	.word	0x08017ad8
 8012438:	08017af8 	.word	0x08017af8
 801243c:	08017ab8 	.word	0x08017ab8
 8012440:	b10b      	cbz	r3, 8012446 <_vfprintf_r+0x286>
 8012442:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012446:	4ba3      	ldr	r3, [pc, #652]	; (80126d4 <_vfprintf_r+0x514>)
 8012448:	9315      	str	r3, [sp, #84]	; 0x54
 801244a:	f01a 0f20 	tst.w	sl, #32
 801244e:	f000 833c 	beq.w	8012aca <_vfprintf_r+0x90a>
 8012452:	3707      	adds	r7, #7
 8012454:	f027 0707 	bic.w	r7, r7, #7
 8012458:	f107 0308 	add.w	r3, r7, #8
 801245c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012460:	9308      	str	r3, [sp, #32]
 8012462:	f01a 0f01 	tst.w	sl, #1
 8012466:	d00b      	beq.n	8012480 <_vfprintf_r+0x2c0>
 8012468:	ea56 0307 	orrs.w	r3, r6, r7
 801246c:	d008      	beq.n	8012480 <_vfprintf_r+0x2c0>
 801246e:	2330      	movs	r3, #48	; 0x30
 8012470:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8012474:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8012478:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 801247c:	f04a 0a02 	orr.w	sl, sl, #2
 8012480:	2302      	movs	r3, #2
 8012482:	e2a8      	b.n	80129d6 <_vfprintf_r+0x816>
 8012484:	2a00      	cmp	r2, #0
 8012486:	d1b4      	bne.n	80123f2 <_vfprintf_r+0x232>
 8012488:	2301      	movs	r3, #1
 801248a:	2220      	movs	r2, #32
 801248c:	e7b1      	b.n	80123f2 <_vfprintf_r+0x232>
 801248e:	f04a 0a01 	orr.w	sl, sl, #1
 8012492:	e7ae      	b.n	80123f2 <_vfprintf_r+0x232>
 8012494:	683e      	ldr	r6, [r7, #0]
 8012496:	960d      	str	r6, [sp, #52]	; 0x34
 8012498:	2e00      	cmp	r6, #0
 801249a:	f107 0104 	add.w	r1, r7, #4
 801249e:	daaa      	bge.n	80123f6 <_vfprintf_r+0x236>
 80124a0:	4276      	negs	r6, r6
 80124a2:	960d      	str	r6, [sp, #52]	; 0x34
 80124a4:	460f      	mov	r7, r1
 80124a6:	f04a 0a04 	orr.w	sl, sl, #4
 80124aa:	e7a2      	b.n	80123f2 <_vfprintf_r+0x232>
 80124ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80124ae:	1c4e      	adds	r6, r1, #1
 80124b0:	7809      	ldrb	r1, [r1, #0]
 80124b2:	9106      	str	r1, [sp, #24]
 80124b4:	292a      	cmp	r1, #42	; 0x2a
 80124b6:	d010      	beq.n	80124da <_vfprintf_r+0x31a>
 80124b8:	f04f 0b00 	mov.w	fp, #0
 80124bc:	9609      	str	r6, [sp, #36]	; 0x24
 80124be:	9906      	ldr	r1, [sp, #24]
 80124c0:	3930      	subs	r1, #48	; 0x30
 80124c2:	2909      	cmp	r1, #9
 80124c4:	f63f af27 	bhi.w	8012316 <_vfprintf_r+0x156>
 80124c8:	fb00 1b0b 	mla	fp, r0, fp, r1
 80124cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80124ce:	460e      	mov	r6, r1
 80124d0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80124d4:	9106      	str	r1, [sp, #24]
 80124d6:	9609      	str	r6, [sp, #36]	; 0x24
 80124d8:	e7f1      	b.n	80124be <_vfprintf_r+0x2fe>
 80124da:	6839      	ldr	r1, [r7, #0]
 80124dc:	9609      	str	r6, [sp, #36]	; 0x24
 80124de:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 80124e2:	3704      	adds	r7, #4
 80124e4:	e785      	b.n	80123f2 <_vfprintf_r+0x232>
 80124e6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80124ea:	e782      	b.n	80123f2 <_vfprintf_r+0x232>
 80124ec:	2100      	movs	r1, #0
 80124ee:	910d      	str	r1, [sp, #52]	; 0x34
 80124f0:	9906      	ldr	r1, [sp, #24]
 80124f2:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 80124f4:	3930      	subs	r1, #48	; 0x30
 80124f6:	fb00 1106 	mla	r1, r0, r6, r1
 80124fa:	910d      	str	r1, [sp, #52]	; 0x34
 80124fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80124fe:	460e      	mov	r6, r1
 8012500:	f816 1b01 	ldrb.w	r1, [r6], #1
 8012504:	9106      	str	r1, [sp, #24]
 8012506:	9906      	ldr	r1, [sp, #24]
 8012508:	9609      	str	r6, [sp, #36]	; 0x24
 801250a:	3930      	subs	r1, #48	; 0x30
 801250c:	2909      	cmp	r1, #9
 801250e:	d9ef      	bls.n	80124f0 <_vfprintf_r+0x330>
 8012510:	e701      	b.n	8012316 <_vfprintf_r+0x156>
 8012512:	f04a 0a08 	orr.w	sl, sl, #8
 8012516:	e76c      	b.n	80123f2 <_vfprintf_r+0x232>
 8012518:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 801251c:	e769      	b.n	80123f2 <_vfprintf_r+0x232>
 801251e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012520:	7809      	ldrb	r1, [r1, #0]
 8012522:	296c      	cmp	r1, #108	; 0x6c
 8012524:	d105      	bne.n	8012532 <_vfprintf_r+0x372>
 8012526:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012528:	3101      	adds	r1, #1
 801252a:	9109      	str	r1, [sp, #36]	; 0x24
 801252c:	f04a 0a20 	orr.w	sl, sl, #32
 8012530:	e75f      	b.n	80123f2 <_vfprintf_r+0x232>
 8012532:	f04a 0a10 	orr.w	sl, sl, #16
 8012536:	e75c      	b.n	80123f2 <_vfprintf_r+0x232>
 8012538:	1d3b      	adds	r3, r7, #4
 801253a:	9308      	str	r3, [sp, #32]
 801253c:	2600      	movs	r6, #0
 801253e:	683b      	ldr	r3, [r7, #0]
 8012540:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8012544:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012548:	f04f 0b01 	mov.w	fp, #1
 801254c:	960a      	str	r6, [sp, #40]	; 0x28
 801254e:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8012552:	e11f      	b.n	8012794 <_vfprintf_r+0x5d4>
 8012554:	b10b      	cbz	r3, 801255a <_vfprintf_r+0x39a>
 8012556:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801255a:	f04a 0a10 	orr.w	sl, sl, #16
 801255e:	e74f      	b.n	8012400 <_vfprintf_r+0x240>
 8012560:	f01a 0f10 	tst.w	sl, #16
 8012564:	f107 0304 	add.w	r3, r7, #4
 8012568:	d003      	beq.n	8012572 <_vfprintf_r+0x3b2>
 801256a:	683e      	ldr	r6, [r7, #0]
 801256c:	9308      	str	r3, [sp, #32]
 801256e:	17f7      	asrs	r7, r6, #31
 8012570:	e752      	b.n	8012418 <_vfprintf_r+0x258>
 8012572:	683e      	ldr	r6, [r7, #0]
 8012574:	9308      	str	r3, [sp, #32]
 8012576:	f01a 0f40 	tst.w	sl, #64	; 0x40
 801257a:	bf18      	it	ne
 801257c:	b236      	sxthne	r6, r6
 801257e:	e7f6      	b.n	801256e <_vfprintf_r+0x3ae>
 8012580:	b10b      	cbz	r3, 8012586 <_vfprintf_r+0x3c6>
 8012582:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012586:	3707      	adds	r7, #7
 8012588:	f027 0707 	bic.w	r7, r7, #7
 801258c:	f107 0308 	add.w	r3, r7, #8
 8012590:	9308      	str	r3, [sp, #32]
 8012592:	683b      	ldr	r3, [r7, #0]
 8012594:	930e      	str	r3, [sp, #56]	; 0x38
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	930f      	str	r3, [sp, #60]	; 0x3c
 801259a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801259c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 801259e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 80125a2:	f04f 32ff 	mov.w	r2, #4294967295
 80125a6:	4b4c      	ldr	r3, [pc, #304]	; (80126d8 <_vfprintf_r+0x518>)
 80125a8:	4638      	mov	r0, r7
 80125aa:	4631      	mov	r1, r6
 80125ac:	f7ee faca 	bl	8000b44 <__aeabi_dcmpun>
 80125b0:	2800      	cmp	r0, #0
 80125b2:	f040 85f0 	bne.w	8013196 <_vfprintf_r+0xfd6>
 80125b6:	f04f 32ff 	mov.w	r2, #4294967295
 80125ba:	4b47      	ldr	r3, [pc, #284]	; (80126d8 <_vfprintf_r+0x518>)
 80125bc:	4638      	mov	r0, r7
 80125be:	4631      	mov	r1, r6
 80125c0:	f7ee faa2 	bl	8000b08 <__aeabi_dcmple>
 80125c4:	2800      	cmp	r0, #0
 80125c6:	f040 85e6 	bne.w	8013196 <_vfprintf_r+0xfd6>
 80125ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80125cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80125ce:	980e      	ldr	r0, [sp, #56]	; 0x38
 80125d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80125d2:	f7ee fa8f 	bl	8000af4 <__aeabi_dcmplt>
 80125d6:	b110      	cbz	r0, 80125de <_vfprintf_r+0x41e>
 80125d8:	232d      	movs	r3, #45	; 0x2d
 80125da:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80125de:	4b3f      	ldr	r3, [pc, #252]	; (80126dc <_vfprintf_r+0x51c>)
 80125e0:	4a3f      	ldr	r2, [pc, #252]	; (80126e0 <_vfprintf_r+0x520>)
 80125e2:	9906      	ldr	r1, [sp, #24]
 80125e4:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80125e8:	2947      	cmp	r1, #71	; 0x47
 80125ea:	bfcc      	ite	gt
 80125ec:	4690      	movgt	r8, r2
 80125ee:	4698      	movle	r8, r3
 80125f0:	f04f 0b03 	mov.w	fp, #3
 80125f4:	2600      	movs	r6, #0
 80125f6:	960a      	str	r6, [sp, #40]	; 0x28
 80125f8:	e0cc      	b.n	8012794 <_vfprintf_r+0x5d4>
 80125fa:	f1bb 3fff 	cmp.w	fp, #4294967295
 80125fe:	d026      	beq.n	801264e <_vfprintf_r+0x48e>
 8012600:	9b06      	ldr	r3, [sp, #24]
 8012602:	f023 0320 	bic.w	r3, r3, #32
 8012606:	2b47      	cmp	r3, #71	; 0x47
 8012608:	d104      	bne.n	8012614 <_vfprintf_r+0x454>
 801260a:	f1bb 0f00 	cmp.w	fp, #0
 801260e:	bf08      	it	eq
 8012610:	f04f 0b01 	moveq.w	fp, #1
 8012614:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8012618:	9317      	str	r3, [sp, #92]	; 0x5c
 801261a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801261c:	1e1f      	subs	r7, r3, #0
 801261e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012620:	930a      	str	r3, [sp, #40]	; 0x28
 8012622:	bfbd      	ittte	lt
 8012624:	463b      	movlt	r3, r7
 8012626:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 801262a:	9310      	strlt	r3, [sp, #64]	; 0x40
 801262c:	2300      	movge	r3, #0
 801262e:	bfb8      	it	lt
 8012630:	232d      	movlt	r3, #45	; 0x2d
 8012632:	9316      	str	r3, [sp, #88]	; 0x58
 8012634:	9b06      	ldr	r3, [sp, #24]
 8012636:	bfa8      	it	ge
 8012638:	9710      	strge	r7, [sp, #64]	; 0x40
 801263a:	f023 0720 	bic.w	r7, r3, #32
 801263e:	2f46      	cmp	r7, #70	; 0x46
 8012640:	d008      	beq.n	8012654 <_vfprintf_r+0x494>
 8012642:	2f45      	cmp	r7, #69	; 0x45
 8012644:	d143      	bne.n	80126ce <_vfprintf_r+0x50e>
 8012646:	f10b 0601 	add.w	r6, fp, #1
 801264a:	2302      	movs	r3, #2
 801264c:	e004      	b.n	8012658 <_vfprintf_r+0x498>
 801264e:	f04f 0b06 	mov.w	fp, #6
 8012652:	e7df      	b.n	8012614 <_vfprintf_r+0x454>
 8012654:	465e      	mov	r6, fp
 8012656:	2303      	movs	r3, #3
 8012658:	aa1f      	add	r2, sp, #124	; 0x7c
 801265a:	9204      	str	r2, [sp, #16]
 801265c:	aa1c      	add	r2, sp, #112	; 0x70
 801265e:	9203      	str	r2, [sp, #12]
 8012660:	aa1b      	add	r2, sp, #108	; 0x6c
 8012662:	9202      	str	r2, [sp, #8]
 8012664:	e88d 0048 	stmia.w	sp, {r3, r6}
 8012668:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801266a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801266c:	4648      	mov	r0, r9
 801266e:	f000 ff2f 	bl	80134d0 <_dtoa_r>
 8012672:	2f47      	cmp	r7, #71	; 0x47
 8012674:	4680      	mov	r8, r0
 8012676:	d103      	bne.n	8012680 <_vfprintf_r+0x4c0>
 8012678:	f01a 0f01 	tst.w	sl, #1
 801267c:	f000 8598 	beq.w	80131b0 <_vfprintf_r+0xff0>
 8012680:	eb08 0306 	add.w	r3, r8, r6
 8012684:	2f46      	cmp	r7, #70	; 0x46
 8012686:	9307      	str	r3, [sp, #28]
 8012688:	d111      	bne.n	80126ae <_vfprintf_r+0x4ee>
 801268a:	f898 3000 	ldrb.w	r3, [r8]
 801268e:	2b30      	cmp	r3, #48	; 0x30
 8012690:	d109      	bne.n	80126a6 <_vfprintf_r+0x4e6>
 8012692:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012694:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012696:	980a      	ldr	r0, [sp, #40]	; 0x28
 8012698:	9910      	ldr	r1, [sp, #64]	; 0x40
 801269a:	f7ee fa21 	bl	8000ae0 <__aeabi_dcmpeq>
 801269e:	b910      	cbnz	r0, 80126a6 <_vfprintf_r+0x4e6>
 80126a0:	f1c6 0601 	rsb	r6, r6, #1
 80126a4:	961b      	str	r6, [sp, #108]	; 0x6c
 80126a6:	9a07      	ldr	r2, [sp, #28]
 80126a8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80126aa:	441a      	add	r2, r3
 80126ac:	9207      	str	r2, [sp, #28]
 80126ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80126b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80126b2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80126b4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80126b6:	f7ee fa13 	bl	8000ae0 <__aeabi_dcmpeq>
 80126ba:	b998      	cbnz	r0, 80126e4 <_vfprintf_r+0x524>
 80126bc:	2230      	movs	r2, #48	; 0x30
 80126be:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80126c0:	9907      	ldr	r1, [sp, #28]
 80126c2:	4299      	cmp	r1, r3
 80126c4:	d910      	bls.n	80126e8 <_vfprintf_r+0x528>
 80126c6:	1c59      	adds	r1, r3, #1
 80126c8:	911f      	str	r1, [sp, #124]	; 0x7c
 80126ca:	701a      	strb	r2, [r3, #0]
 80126cc:	e7f7      	b.n	80126be <_vfprintf_r+0x4fe>
 80126ce:	465e      	mov	r6, fp
 80126d0:	e7bb      	b.n	801264a <_vfprintf_r+0x48a>
 80126d2:	bf00      	nop
 80126d4:	08017a08 	.word	0x08017a08
 80126d8:	7fefffff 	.word	0x7fefffff
 80126dc:	080179f8 	.word	0x080179f8
 80126e0:	080179fc 	.word	0x080179fc
 80126e4:	9b07      	ldr	r3, [sp, #28]
 80126e6:	931f      	str	r3, [sp, #124]	; 0x7c
 80126e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80126ea:	2f47      	cmp	r7, #71	; 0x47
 80126ec:	eba3 0308 	sub.w	r3, r3, r8
 80126f0:	9307      	str	r3, [sp, #28]
 80126f2:	f040 80fb 	bne.w	80128ec <_vfprintf_r+0x72c>
 80126f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80126f8:	1cde      	adds	r6, r3, #3
 80126fa:	db02      	blt.n	8012702 <_vfprintf_r+0x542>
 80126fc:	459b      	cmp	fp, r3
 80126fe:	f280 8124 	bge.w	801294a <_vfprintf_r+0x78a>
 8012702:	9b06      	ldr	r3, [sp, #24]
 8012704:	3b02      	subs	r3, #2
 8012706:	9306      	str	r3, [sp, #24]
 8012708:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801270a:	f89d 1018 	ldrb.w	r1, [sp, #24]
 801270e:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8012712:	1e53      	subs	r3, r2, #1
 8012714:	2b00      	cmp	r3, #0
 8012716:	931b      	str	r3, [sp, #108]	; 0x6c
 8012718:	bfb6      	itet	lt
 801271a:	f1c2 0301 	rsblt	r3, r2, #1
 801271e:	222b      	movge	r2, #43	; 0x2b
 8012720:	222d      	movlt	r2, #45	; 0x2d
 8012722:	2b09      	cmp	r3, #9
 8012724:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8012728:	f340 80fe 	ble.w	8012928 <_vfprintf_r+0x768>
 801272c:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8012730:	260a      	movs	r6, #10
 8012732:	fb93 f0f6 	sdiv	r0, r3, r6
 8012736:	fb06 3310 	mls	r3, r6, r0, r3
 801273a:	3330      	adds	r3, #48	; 0x30
 801273c:	2809      	cmp	r0, #9
 801273e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012742:	f102 31ff 	add.w	r1, r2, #4294967295
 8012746:	4603      	mov	r3, r0
 8012748:	f300 80e7 	bgt.w	801291a <_vfprintf_r+0x75a>
 801274c:	3330      	adds	r3, #48	; 0x30
 801274e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8012752:	3a02      	subs	r2, #2
 8012754:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8012758:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 801275c:	4282      	cmp	r2, r0
 801275e:	4619      	mov	r1, r3
 8012760:	f0c0 80dd 	bcc.w	801291e <_vfprintf_r+0x75e>
 8012764:	9a07      	ldr	r2, [sp, #28]
 8012766:	ab1d      	add	r3, sp, #116	; 0x74
 8012768:	1acb      	subs	r3, r1, r3
 801276a:	2a01      	cmp	r2, #1
 801276c:	9314      	str	r3, [sp, #80]	; 0x50
 801276e:	eb03 0b02 	add.w	fp, r3, r2
 8012772:	dc03      	bgt.n	801277c <_vfprintf_r+0x5bc>
 8012774:	f01a 0301 	ands.w	r3, sl, #1
 8012778:	930a      	str	r3, [sp, #40]	; 0x28
 801277a:	d003      	beq.n	8012784 <_vfprintf_r+0x5c4>
 801277c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801277e:	449b      	add	fp, r3
 8012780:	2300      	movs	r3, #0
 8012782:	930a      	str	r3, [sp, #40]	; 0x28
 8012784:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012786:	b113      	cbz	r3, 801278e <_vfprintf_r+0x5ce>
 8012788:	232d      	movs	r3, #45	; 0x2d
 801278a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 801278e:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8012792:	2600      	movs	r6, #0
 8012794:	455e      	cmp	r6, fp
 8012796:	4633      	mov	r3, r6
 8012798:	bfb8      	it	lt
 801279a:	465b      	movlt	r3, fp
 801279c:	9310      	str	r3, [sp, #64]	; 0x40
 801279e:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80127a2:	b113      	cbz	r3, 80127aa <_vfprintf_r+0x5ea>
 80127a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80127a6:	3301      	adds	r3, #1
 80127a8:	9310      	str	r3, [sp, #64]	; 0x40
 80127aa:	f01a 0302 	ands.w	r3, sl, #2
 80127ae:	9316      	str	r3, [sp, #88]	; 0x58
 80127b0:	bf1e      	ittt	ne
 80127b2:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 80127b4:	3302      	addne	r3, #2
 80127b6:	9310      	strne	r3, [sp, #64]	; 0x40
 80127b8:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80127bc:	9317      	str	r3, [sp, #92]	; 0x5c
 80127be:	d114      	bne.n	80127ea <_vfprintf_r+0x62a>
 80127c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80127c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80127c4:	1a9f      	subs	r7, r3, r2
 80127c6:	2f00      	cmp	r7, #0
 80127c8:	dd0f      	ble.n	80127ea <_vfprintf_r+0x62a>
 80127ca:	4bac      	ldr	r3, [pc, #688]	; (8012a7c <_vfprintf_r+0x8bc>)
 80127cc:	6023      	str	r3, [r4, #0]
 80127ce:	2f10      	cmp	r7, #16
 80127d0:	f300 81de 	bgt.w	8012b90 <_vfprintf_r+0x9d0>
 80127d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80127d6:	6067      	str	r7, [r4, #4]
 80127d8:	441f      	add	r7, r3
 80127da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80127dc:	9723      	str	r7, [sp, #140]	; 0x8c
 80127de:	3301      	adds	r3, #1
 80127e0:	2b07      	cmp	r3, #7
 80127e2:	9322      	str	r3, [sp, #136]	; 0x88
 80127e4:	f300 81eb 	bgt.w	8012bbe <_vfprintf_r+0x9fe>
 80127e8:	3408      	adds	r4, #8
 80127ea:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80127ee:	b173      	cbz	r3, 801280e <_vfprintf_r+0x64e>
 80127f0:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 80127f4:	6023      	str	r3, [r4, #0]
 80127f6:	2301      	movs	r3, #1
 80127f8:	6063      	str	r3, [r4, #4]
 80127fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80127fc:	3301      	adds	r3, #1
 80127fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8012800:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012802:	3301      	adds	r3, #1
 8012804:	2b07      	cmp	r3, #7
 8012806:	9322      	str	r3, [sp, #136]	; 0x88
 8012808:	f300 81e3 	bgt.w	8012bd2 <_vfprintf_r+0xa12>
 801280c:	3408      	adds	r4, #8
 801280e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012810:	b16b      	cbz	r3, 801282e <_vfprintf_r+0x66e>
 8012812:	ab1a      	add	r3, sp, #104	; 0x68
 8012814:	6023      	str	r3, [r4, #0]
 8012816:	2302      	movs	r3, #2
 8012818:	6063      	str	r3, [r4, #4]
 801281a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801281c:	3302      	adds	r3, #2
 801281e:	9323      	str	r3, [sp, #140]	; 0x8c
 8012820:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012822:	3301      	adds	r3, #1
 8012824:	2b07      	cmp	r3, #7
 8012826:	9322      	str	r3, [sp, #136]	; 0x88
 8012828:	f300 81dd 	bgt.w	8012be6 <_vfprintf_r+0xa26>
 801282c:	3408      	adds	r4, #8
 801282e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012830:	2b80      	cmp	r3, #128	; 0x80
 8012832:	d114      	bne.n	801285e <_vfprintf_r+0x69e>
 8012834:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012836:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012838:	1a9f      	subs	r7, r3, r2
 801283a:	2f00      	cmp	r7, #0
 801283c:	dd0f      	ble.n	801285e <_vfprintf_r+0x69e>
 801283e:	4b90      	ldr	r3, [pc, #576]	; (8012a80 <_vfprintf_r+0x8c0>)
 8012840:	6023      	str	r3, [r4, #0]
 8012842:	2f10      	cmp	r7, #16
 8012844:	f300 81d9 	bgt.w	8012bfa <_vfprintf_r+0xa3a>
 8012848:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801284a:	6067      	str	r7, [r4, #4]
 801284c:	441f      	add	r7, r3
 801284e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012850:	9723      	str	r7, [sp, #140]	; 0x8c
 8012852:	3301      	adds	r3, #1
 8012854:	2b07      	cmp	r3, #7
 8012856:	9322      	str	r3, [sp, #136]	; 0x88
 8012858:	f300 81e6 	bgt.w	8012c28 <_vfprintf_r+0xa68>
 801285c:	3408      	adds	r4, #8
 801285e:	eba6 060b 	sub.w	r6, r6, fp
 8012862:	2e00      	cmp	r6, #0
 8012864:	dd0f      	ble.n	8012886 <_vfprintf_r+0x6c6>
 8012866:	4f86      	ldr	r7, [pc, #536]	; (8012a80 <_vfprintf_r+0x8c0>)
 8012868:	6027      	str	r7, [r4, #0]
 801286a:	2e10      	cmp	r6, #16
 801286c:	f300 81e6 	bgt.w	8012c3c <_vfprintf_r+0xa7c>
 8012870:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012872:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8012874:	6066      	str	r6, [r4, #4]
 8012876:	3301      	adds	r3, #1
 8012878:	4406      	add	r6, r0
 801287a:	2b07      	cmp	r3, #7
 801287c:	9623      	str	r6, [sp, #140]	; 0x8c
 801287e:	9322      	str	r3, [sp, #136]	; 0x88
 8012880:	f300 81f3 	bgt.w	8012c6a <_vfprintf_r+0xaaa>
 8012884:	3408      	adds	r4, #8
 8012886:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801288a:	f040 81f8 	bne.w	8012c7e <_vfprintf_r+0xabe>
 801288e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012890:	e884 0900 	stmia.w	r4, {r8, fp}
 8012894:	445b      	add	r3, fp
 8012896:	9323      	str	r3, [sp, #140]	; 0x8c
 8012898:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801289a:	3301      	adds	r3, #1
 801289c:	2b07      	cmp	r3, #7
 801289e:	9322      	str	r3, [sp, #136]	; 0x88
 80128a0:	f340 8428 	ble.w	80130f4 <_vfprintf_r+0xf34>
 80128a4:	aa21      	add	r2, sp, #132	; 0x84
 80128a6:	4629      	mov	r1, r5
 80128a8:	4648      	mov	r0, r9
 80128aa:	f004 f856 	bl	801695a <__sprint_r>
 80128ae:	2800      	cmp	r0, #0
 80128b0:	f040 8440 	bne.w	8013134 <_vfprintf_r+0xf74>
 80128b4:	ac2e      	add	r4, sp, #184	; 0xb8
 80128b6:	f01a 0f04 	tst.w	sl, #4
 80128ba:	f040 841e 	bne.w	80130fa <_vfprintf_r+0xf3a>
 80128be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80128c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80128c2:	9910      	ldr	r1, [sp, #64]	; 0x40
 80128c4:	428a      	cmp	r2, r1
 80128c6:	bfac      	ite	ge
 80128c8:	189b      	addge	r3, r3, r2
 80128ca:	185b      	addlt	r3, r3, r1
 80128cc:	930c      	str	r3, [sp, #48]	; 0x30
 80128ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80128d0:	b13b      	cbz	r3, 80128e2 <_vfprintf_r+0x722>
 80128d2:	aa21      	add	r2, sp, #132	; 0x84
 80128d4:	4629      	mov	r1, r5
 80128d6:	4648      	mov	r0, r9
 80128d8:	f004 f83f 	bl	801695a <__sprint_r>
 80128dc:	2800      	cmp	r0, #0
 80128de:	f040 8429 	bne.w	8013134 <_vfprintf_r+0xf74>
 80128e2:	2300      	movs	r3, #0
 80128e4:	9322      	str	r3, [sp, #136]	; 0x88
 80128e6:	9f08      	ldr	r7, [sp, #32]
 80128e8:	ac2e      	add	r4, sp, #184	; 0xb8
 80128ea:	e4e8      	b.n	80122be <_vfprintf_r+0xfe>
 80128ec:	9b06      	ldr	r3, [sp, #24]
 80128ee:	2b65      	cmp	r3, #101	; 0x65
 80128f0:	f77f af0a 	ble.w	8012708 <_vfprintf_r+0x548>
 80128f4:	9b06      	ldr	r3, [sp, #24]
 80128f6:	2b66      	cmp	r3, #102	; 0x66
 80128f8:	d127      	bne.n	801294a <_vfprintf_r+0x78a>
 80128fa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80128fc:	2b00      	cmp	r3, #0
 80128fe:	dd1b      	ble.n	8012938 <_vfprintf_r+0x778>
 8012900:	f1bb 0f00 	cmp.w	fp, #0
 8012904:	d102      	bne.n	801290c <_vfprintf_r+0x74c>
 8012906:	f01a 0f01 	tst.w	sl, #1
 801290a:	d002      	beq.n	8012912 <_vfprintf_r+0x752>
 801290c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801290e:	4413      	add	r3, r2
 8012910:	445b      	add	r3, fp
 8012912:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012914:	920a      	str	r2, [sp, #40]	; 0x28
 8012916:	469b      	mov	fp, r3
 8012918:	e734      	b.n	8012784 <_vfprintf_r+0x5c4>
 801291a:	460a      	mov	r2, r1
 801291c:	e709      	b.n	8012732 <_vfprintf_r+0x572>
 801291e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8012922:	f803 1b01 	strb.w	r1, [r3], #1
 8012926:	e719      	b.n	801275c <_vfprintf_r+0x59c>
 8012928:	2230      	movs	r2, #48	; 0x30
 801292a:	4413      	add	r3, r2
 801292c:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8012930:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8012934:	a91e      	add	r1, sp, #120	; 0x78
 8012936:	e715      	b.n	8012764 <_vfprintf_r+0x5a4>
 8012938:	f1bb 0f00 	cmp.w	fp, #0
 801293c:	d102      	bne.n	8012944 <_vfprintf_r+0x784>
 801293e:	f01a 0f01 	tst.w	sl, #1
 8012942:	d016      	beq.n	8012972 <_vfprintf_r+0x7b2>
 8012944:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012946:	3301      	adds	r3, #1
 8012948:	e7e2      	b.n	8012910 <_vfprintf_r+0x750>
 801294a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801294c:	9b07      	ldr	r3, [sp, #28]
 801294e:	429a      	cmp	r2, r3
 8012950:	db07      	blt.n	8012962 <_vfprintf_r+0x7a2>
 8012952:	f01a 0f01 	tst.w	sl, #1
 8012956:	d00e      	beq.n	8012976 <_vfprintf_r+0x7b6>
 8012958:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801295a:	4413      	add	r3, r2
 801295c:	2267      	movs	r2, #103	; 0x67
 801295e:	9206      	str	r2, [sp, #24]
 8012960:	e7d7      	b.n	8012912 <_vfprintf_r+0x752>
 8012962:	9b07      	ldr	r3, [sp, #28]
 8012964:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012966:	2a00      	cmp	r2, #0
 8012968:	440b      	add	r3, r1
 801296a:	dcf7      	bgt.n	801295c <_vfprintf_r+0x79c>
 801296c:	f1c2 0201 	rsb	r2, r2, #1
 8012970:	e7f3      	b.n	801295a <_vfprintf_r+0x79a>
 8012972:	2301      	movs	r3, #1
 8012974:	e7cd      	b.n	8012912 <_vfprintf_r+0x752>
 8012976:	4613      	mov	r3, r2
 8012978:	e7f0      	b.n	801295c <_vfprintf_r+0x79c>
 801297a:	b10b      	cbz	r3, 8012980 <_vfprintf_r+0x7c0>
 801297c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012980:	f01a 0f20 	tst.w	sl, #32
 8012984:	f107 0304 	add.w	r3, r7, #4
 8012988:	d008      	beq.n	801299c <_vfprintf_r+0x7dc>
 801298a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801298c:	683a      	ldr	r2, [r7, #0]
 801298e:	17cf      	asrs	r7, r1, #31
 8012990:	4608      	mov	r0, r1
 8012992:	4639      	mov	r1, r7
 8012994:	e9c2 0100 	strd	r0, r1, [r2]
 8012998:	461f      	mov	r7, r3
 801299a:	e490      	b.n	80122be <_vfprintf_r+0xfe>
 801299c:	f01a 0f10 	tst.w	sl, #16
 80129a0:	d003      	beq.n	80129aa <_vfprintf_r+0x7ea>
 80129a2:	683a      	ldr	r2, [r7, #0]
 80129a4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80129a6:	6011      	str	r1, [r2, #0]
 80129a8:	e7f6      	b.n	8012998 <_vfprintf_r+0x7d8>
 80129aa:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80129ae:	d0f8      	beq.n	80129a2 <_vfprintf_r+0x7e2>
 80129b0:	683a      	ldr	r2, [r7, #0]
 80129b2:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 80129b6:	8011      	strh	r1, [r2, #0]
 80129b8:	e7ee      	b.n	8012998 <_vfprintf_r+0x7d8>
 80129ba:	f04a 0a10 	orr.w	sl, sl, #16
 80129be:	f01a 0320 	ands.w	r3, sl, #32
 80129c2:	d022      	beq.n	8012a0a <_vfprintf_r+0x84a>
 80129c4:	3707      	adds	r7, #7
 80129c6:	f027 0707 	bic.w	r7, r7, #7
 80129ca:	f107 0308 	add.w	r3, r7, #8
 80129ce:	e9d7 6700 	ldrd	r6, r7, [r7]
 80129d2:	9308      	str	r3, [sp, #32]
 80129d4:	2300      	movs	r3, #0
 80129d6:	2200      	movs	r2, #0
 80129d8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80129dc:	f1bb 3fff 	cmp.w	fp, #4294967295
 80129e0:	f000 83eb 	beq.w	80131ba <_vfprintf_r+0xffa>
 80129e4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80129e8:	920a      	str	r2, [sp, #40]	; 0x28
 80129ea:	ea56 0207 	orrs.w	r2, r6, r7
 80129ee:	f040 83ea 	bne.w	80131c6 <_vfprintf_r+0x1006>
 80129f2:	f1bb 0f00 	cmp.w	fp, #0
 80129f6:	f000 80ac 	beq.w	8012b52 <_vfprintf_r+0x992>
 80129fa:	2b01      	cmp	r3, #1
 80129fc:	d078      	beq.n	8012af0 <_vfprintf_r+0x930>
 80129fe:	2b02      	cmp	r3, #2
 8012a00:	f000 8093 	beq.w	8012b2a <_vfprintf_r+0x96a>
 8012a04:	2600      	movs	r6, #0
 8012a06:	2700      	movs	r7, #0
 8012a08:	e3e3      	b.n	80131d2 <_vfprintf_r+0x1012>
 8012a0a:	1d3a      	adds	r2, r7, #4
 8012a0c:	f01a 0110 	ands.w	r1, sl, #16
 8012a10:	9208      	str	r2, [sp, #32]
 8012a12:	d002      	beq.n	8012a1a <_vfprintf_r+0x85a>
 8012a14:	683e      	ldr	r6, [r7, #0]
 8012a16:	2700      	movs	r7, #0
 8012a18:	e7dd      	b.n	80129d6 <_vfprintf_r+0x816>
 8012a1a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8012a1e:	d0f9      	beq.n	8012a14 <_vfprintf_r+0x854>
 8012a20:	883e      	ldrh	r6, [r7, #0]
 8012a22:	2700      	movs	r7, #0
 8012a24:	e7d6      	b.n	80129d4 <_vfprintf_r+0x814>
 8012a26:	1d3b      	adds	r3, r7, #4
 8012a28:	9308      	str	r3, [sp, #32]
 8012a2a:	2330      	movs	r3, #48	; 0x30
 8012a2c:	2278      	movs	r2, #120	; 0x78
 8012a2e:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8012a32:	4b14      	ldr	r3, [pc, #80]	; (8012a84 <_vfprintf_r+0x8c4>)
 8012a34:	683e      	ldr	r6, [r7, #0]
 8012a36:	9315      	str	r3, [sp, #84]	; 0x54
 8012a38:	2700      	movs	r7, #0
 8012a3a:	f04a 0a02 	orr.w	sl, sl, #2
 8012a3e:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8012a42:	2302      	movs	r3, #2
 8012a44:	9206      	str	r2, [sp, #24]
 8012a46:	e7c6      	b.n	80129d6 <_vfprintf_r+0x816>
 8012a48:	1d3b      	adds	r3, r7, #4
 8012a4a:	2600      	movs	r6, #0
 8012a4c:	f1bb 3fff 	cmp.w	fp, #4294967295
 8012a50:	9308      	str	r3, [sp, #32]
 8012a52:	f8d7 8000 	ldr.w	r8, [r7]
 8012a56:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012a5a:	d00a      	beq.n	8012a72 <_vfprintf_r+0x8b2>
 8012a5c:	465a      	mov	r2, fp
 8012a5e:	4631      	mov	r1, r6
 8012a60:	4640      	mov	r0, r8
 8012a62:	f7ed fbcd 	bl	8000200 <memchr>
 8012a66:	2800      	cmp	r0, #0
 8012a68:	f000 8090 	beq.w	8012b8c <_vfprintf_r+0x9cc>
 8012a6c:	eba0 0b08 	sub.w	fp, r0, r8
 8012a70:	e5c1      	b.n	80125f6 <_vfprintf_r+0x436>
 8012a72:	4640      	mov	r0, r8
 8012a74:	f7ed fbb6 	bl	80001e4 <strlen>
 8012a78:	4683      	mov	fp, r0
 8012a7a:	e5bc      	b.n	80125f6 <_vfprintf_r+0x436>
 8012a7c:	08017a88 	.word	0x08017a88
 8012a80:	08017a98 	.word	0x08017a98
 8012a84:	08017a19 	.word	0x08017a19
 8012a88:	f04a 0a10 	orr.w	sl, sl, #16
 8012a8c:	f01a 0f20 	tst.w	sl, #32
 8012a90:	d009      	beq.n	8012aa6 <_vfprintf_r+0x8e6>
 8012a92:	3707      	adds	r7, #7
 8012a94:	f027 0707 	bic.w	r7, r7, #7
 8012a98:	f107 0308 	add.w	r3, r7, #8
 8012a9c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012aa0:	9308      	str	r3, [sp, #32]
 8012aa2:	2301      	movs	r3, #1
 8012aa4:	e797      	b.n	80129d6 <_vfprintf_r+0x816>
 8012aa6:	1d3b      	adds	r3, r7, #4
 8012aa8:	f01a 0f10 	tst.w	sl, #16
 8012aac:	9308      	str	r3, [sp, #32]
 8012aae:	d001      	beq.n	8012ab4 <_vfprintf_r+0x8f4>
 8012ab0:	683e      	ldr	r6, [r7, #0]
 8012ab2:	e003      	b.n	8012abc <_vfprintf_r+0x8fc>
 8012ab4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8012ab8:	d0fa      	beq.n	8012ab0 <_vfprintf_r+0x8f0>
 8012aba:	883e      	ldrh	r6, [r7, #0]
 8012abc:	2700      	movs	r7, #0
 8012abe:	e7f0      	b.n	8012aa2 <_vfprintf_r+0x8e2>
 8012ac0:	b10b      	cbz	r3, 8012ac6 <_vfprintf_r+0x906>
 8012ac2:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012ac6:	4ba3      	ldr	r3, [pc, #652]	; (8012d54 <_vfprintf_r+0xb94>)
 8012ac8:	e4be      	b.n	8012448 <_vfprintf_r+0x288>
 8012aca:	1d3b      	adds	r3, r7, #4
 8012acc:	f01a 0f10 	tst.w	sl, #16
 8012ad0:	9308      	str	r3, [sp, #32]
 8012ad2:	d001      	beq.n	8012ad8 <_vfprintf_r+0x918>
 8012ad4:	683e      	ldr	r6, [r7, #0]
 8012ad6:	e003      	b.n	8012ae0 <_vfprintf_r+0x920>
 8012ad8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8012adc:	d0fa      	beq.n	8012ad4 <_vfprintf_r+0x914>
 8012ade:	883e      	ldrh	r6, [r7, #0]
 8012ae0:	2700      	movs	r7, #0
 8012ae2:	e4be      	b.n	8012462 <_vfprintf_r+0x2a2>
 8012ae4:	4643      	mov	r3, r8
 8012ae6:	e375      	b.n	80131d4 <_vfprintf_r+0x1014>
 8012ae8:	2f00      	cmp	r7, #0
 8012aea:	bf08      	it	eq
 8012aec:	2e0a      	cmpeq	r6, #10
 8012aee:	d205      	bcs.n	8012afc <_vfprintf_r+0x93c>
 8012af0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8012af4:	3630      	adds	r6, #48	; 0x30
 8012af6:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8012afa:	e386      	b.n	801320a <_vfprintf_r+0x104a>
 8012afc:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8012b00:	4630      	mov	r0, r6
 8012b02:	4639      	mov	r1, r7
 8012b04:	220a      	movs	r2, #10
 8012b06:	2300      	movs	r3, #0
 8012b08:	f7ee fb9e 	bl	8001248 <__aeabi_uldivmod>
 8012b0c:	3230      	adds	r2, #48	; 0x30
 8012b0e:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8012b12:	2300      	movs	r3, #0
 8012b14:	4630      	mov	r0, r6
 8012b16:	4639      	mov	r1, r7
 8012b18:	220a      	movs	r2, #10
 8012b1a:	f7ee fb95 	bl	8001248 <__aeabi_uldivmod>
 8012b1e:	4606      	mov	r6, r0
 8012b20:	460f      	mov	r7, r1
 8012b22:	ea56 0307 	orrs.w	r3, r6, r7
 8012b26:	d1eb      	bne.n	8012b00 <_vfprintf_r+0x940>
 8012b28:	e36f      	b.n	801320a <_vfprintf_r+0x104a>
 8012b2a:	2600      	movs	r6, #0
 8012b2c:	2700      	movs	r7, #0
 8012b2e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8012b32:	f006 030f 	and.w	r3, r6, #15
 8012b36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012b38:	5cd3      	ldrb	r3, [r2, r3]
 8012b3a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8012b3e:	0933      	lsrs	r3, r6, #4
 8012b40:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8012b44:	093a      	lsrs	r2, r7, #4
 8012b46:	461e      	mov	r6, r3
 8012b48:	4617      	mov	r7, r2
 8012b4a:	ea56 0307 	orrs.w	r3, r6, r7
 8012b4e:	d1f0      	bne.n	8012b32 <_vfprintf_r+0x972>
 8012b50:	e35b      	b.n	801320a <_vfprintf_r+0x104a>
 8012b52:	b943      	cbnz	r3, 8012b66 <_vfprintf_r+0x9a6>
 8012b54:	f01a 0f01 	tst.w	sl, #1
 8012b58:	d005      	beq.n	8012b66 <_vfprintf_r+0x9a6>
 8012b5a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8012b5e:	2330      	movs	r3, #48	; 0x30
 8012b60:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8012b64:	e351      	b.n	801320a <_vfprintf_r+0x104a>
 8012b66:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8012b6a:	e34e      	b.n	801320a <_vfprintf_r+0x104a>
 8012b6c:	b10b      	cbz	r3, 8012b72 <_vfprintf_r+0x9b2>
 8012b6e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012b72:	9b06      	ldr	r3, [sp, #24]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	f000 8301 	beq.w	801317c <_vfprintf_r+0xfbc>
 8012b7a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8012b7e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8012b82:	2600      	movs	r6, #0
 8012b84:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012b88:	9708      	str	r7, [sp, #32]
 8012b8a:	e4dd      	b.n	8012548 <_vfprintf_r+0x388>
 8012b8c:	4606      	mov	r6, r0
 8012b8e:	e532      	b.n	80125f6 <_vfprintf_r+0x436>
 8012b90:	2310      	movs	r3, #16
 8012b92:	6063      	str	r3, [r4, #4]
 8012b94:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012b96:	3310      	adds	r3, #16
 8012b98:	9323      	str	r3, [sp, #140]	; 0x8c
 8012b9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b9c:	3301      	adds	r3, #1
 8012b9e:	2b07      	cmp	r3, #7
 8012ba0:	9322      	str	r3, [sp, #136]	; 0x88
 8012ba2:	dc02      	bgt.n	8012baa <_vfprintf_r+0x9ea>
 8012ba4:	3408      	adds	r4, #8
 8012ba6:	3f10      	subs	r7, #16
 8012ba8:	e60f      	b.n	80127ca <_vfprintf_r+0x60a>
 8012baa:	aa21      	add	r2, sp, #132	; 0x84
 8012bac:	4629      	mov	r1, r5
 8012bae:	4648      	mov	r0, r9
 8012bb0:	f003 fed3 	bl	801695a <__sprint_r>
 8012bb4:	2800      	cmp	r0, #0
 8012bb6:	f040 82bd 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012bba:	ac2e      	add	r4, sp, #184	; 0xb8
 8012bbc:	e7f3      	b.n	8012ba6 <_vfprintf_r+0x9e6>
 8012bbe:	aa21      	add	r2, sp, #132	; 0x84
 8012bc0:	4629      	mov	r1, r5
 8012bc2:	4648      	mov	r0, r9
 8012bc4:	f003 fec9 	bl	801695a <__sprint_r>
 8012bc8:	2800      	cmp	r0, #0
 8012bca:	f040 82b3 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012bce:	ac2e      	add	r4, sp, #184	; 0xb8
 8012bd0:	e60b      	b.n	80127ea <_vfprintf_r+0x62a>
 8012bd2:	aa21      	add	r2, sp, #132	; 0x84
 8012bd4:	4629      	mov	r1, r5
 8012bd6:	4648      	mov	r0, r9
 8012bd8:	f003 febf 	bl	801695a <__sprint_r>
 8012bdc:	2800      	cmp	r0, #0
 8012bde:	f040 82a9 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012be2:	ac2e      	add	r4, sp, #184	; 0xb8
 8012be4:	e613      	b.n	801280e <_vfprintf_r+0x64e>
 8012be6:	aa21      	add	r2, sp, #132	; 0x84
 8012be8:	4629      	mov	r1, r5
 8012bea:	4648      	mov	r0, r9
 8012bec:	f003 feb5 	bl	801695a <__sprint_r>
 8012bf0:	2800      	cmp	r0, #0
 8012bf2:	f040 829f 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012bf6:	ac2e      	add	r4, sp, #184	; 0xb8
 8012bf8:	e619      	b.n	801282e <_vfprintf_r+0x66e>
 8012bfa:	2310      	movs	r3, #16
 8012bfc:	6063      	str	r3, [r4, #4]
 8012bfe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012c00:	3310      	adds	r3, #16
 8012c02:	9323      	str	r3, [sp, #140]	; 0x8c
 8012c04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012c06:	3301      	adds	r3, #1
 8012c08:	2b07      	cmp	r3, #7
 8012c0a:	9322      	str	r3, [sp, #136]	; 0x88
 8012c0c:	dc02      	bgt.n	8012c14 <_vfprintf_r+0xa54>
 8012c0e:	3408      	adds	r4, #8
 8012c10:	3f10      	subs	r7, #16
 8012c12:	e614      	b.n	801283e <_vfprintf_r+0x67e>
 8012c14:	aa21      	add	r2, sp, #132	; 0x84
 8012c16:	4629      	mov	r1, r5
 8012c18:	4648      	mov	r0, r9
 8012c1a:	f003 fe9e 	bl	801695a <__sprint_r>
 8012c1e:	2800      	cmp	r0, #0
 8012c20:	f040 8288 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012c24:	ac2e      	add	r4, sp, #184	; 0xb8
 8012c26:	e7f3      	b.n	8012c10 <_vfprintf_r+0xa50>
 8012c28:	aa21      	add	r2, sp, #132	; 0x84
 8012c2a:	4629      	mov	r1, r5
 8012c2c:	4648      	mov	r0, r9
 8012c2e:	f003 fe94 	bl	801695a <__sprint_r>
 8012c32:	2800      	cmp	r0, #0
 8012c34:	f040 827e 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012c38:	ac2e      	add	r4, sp, #184	; 0xb8
 8012c3a:	e610      	b.n	801285e <_vfprintf_r+0x69e>
 8012c3c:	2310      	movs	r3, #16
 8012c3e:	6063      	str	r3, [r4, #4]
 8012c40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012c42:	3310      	adds	r3, #16
 8012c44:	9323      	str	r3, [sp, #140]	; 0x8c
 8012c46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012c48:	3301      	adds	r3, #1
 8012c4a:	2b07      	cmp	r3, #7
 8012c4c:	9322      	str	r3, [sp, #136]	; 0x88
 8012c4e:	dc02      	bgt.n	8012c56 <_vfprintf_r+0xa96>
 8012c50:	3408      	adds	r4, #8
 8012c52:	3e10      	subs	r6, #16
 8012c54:	e608      	b.n	8012868 <_vfprintf_r+0x6a8>
 8012c56:	aa21      	add	r2, sp, #132	; 0x84
 8012c58:	4629      	mov	r1, r5
 8012c5a:	4648      	mov	r0, r9
 8012c5c:	f003 fe7d 	bl	801695a <__sprint_r>
 8012c60:	2800      	cmp	r0, #0
 8012c62:	f040 8267 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012c66:	ac2e      	add	r4, sp, #184	; 0xb8
 8012c68:	e7f3      	b.n	8012c52 <_vfprintf_r+0xa92>
 8012c6a:	aa21      	add	r2, sp, #132	; 0x84
 8012c6c:	4629      	mov	r1, r5
 8012c6e:	4648      	mov	r0, r9
 8012c70:	f003 fe73 	bl	801695a <__sprint_r>
 8012c74:	2800      	cmp	r0, #0
 8012c76:	f040 825d 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012c7a:	ac2e      	add	r4, sp, #184	; 0xb8
 8012c7c:	e603      	b.n	8012886 <_vfprintf_r+0x6c6>
 8012c7e:	9b06      	ldr	r3, [sp, #24]
 8012c80:	2b65      	cmp	r3, #101	; 0x65
 8012c82:	f340 81b1 	ble.w	8012fe8 <_vfprintf_r+0xe28>
 8012c86:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012c88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012c8a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8012c8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012c8e:	f7ed ff27 	bl	8000ae0 <__aeabi_dcmpeq>
 8012c92:	2800      	cmp	r0, #0
 8012c94:	d064      	beq.n	8012d60 <_vfprintf_r+0xba0>
 8012c96:	4b30      	ldr	r3, [pc, #192]	; (8012d58 <_vfprintf_r+0xb98>)
 8012c98:	6023      	str	r3, [r4, #0]
 8012c9a:	2301      	movs	r3, #1
 8012c9c:	6063      	str	r3, [r4, #4]
 8012c9e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ca0:	3301      	adds	r3, #1
 8012ca2:	9323      	str	r3, [sp, #140]	; 0x8c
 8012ca4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012ca6:	3301      	adds	r3, #1
 8012ca8:	2b07      	cmp	r3, #7
 8012caa:	9322      	str	r3, [sp, #136]	; 0x88
 8012cac:	dc26      	bgt.n	8012cfc <_vfprintf_r+0xb3c>
 8012cae:	3408      	adds	r4, #8
 8012cb0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012cb2:	9a07      	ldr	r2, [sp, #28]
 8012cb4:	4293      	cmp	r3, r2
 8012cb6:	db03      	blt.n	8012cc0 <_vfprintf_r+0xb00>
 8012cb8:	f01a 0f01 	tst.w	sl, #1
 8012cbc:	f43f adfb 	beq.w	80128b6 <_vfprintf_r+0x6f6>
 8012cc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012cc2:	6023      	str	r3, [r4, #0]
 8012cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012cc6:	6063      	str	r3, [r4, #4]
 8012cc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012cca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ccc:	4413      	add	r3, r2
 8012cce:	9323      	str	r3, [sp, #140]	; 0x8c
 8012cd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012cd2:	3301      	adds	r3, #1
 8012cd4:	2b07      	cmp	r3, #7
 8012cd6:	9322      	str	r3, [sp, #136]	; 0x88
 8012cd8:	dc1a      	bgt.n	8012d10 <_vfprintf_r+0xb50>
 8012cda:	3408      	adds	r4, #8
 8012cdc:	9b07      	ldr	r3, [sp, #28]
 8012cde:	1e5e      	subs	r6, r3, #1
 8012ce0:	2e00      	cmp	r6, #0
 8012ce2:	f77f ade8 	ble.w	80128b6 <_vfprintf_r+0x6f6>
 8012ce6:	4f1d      	ldr	r7, [pc, #116]	; (8012d5c <_vfprintf_r+0xb9c>)
 8012ce8:	f04f 0810 	mov.w	r8, #16
 8012cec:	2e10      	cmp	r6, #16
 8012cee:	6027      	str	r7, [r4, #0]
 8012cf0:	dc18      	bgt.n	8012d24 <_vfprintf_r+0xb64>
 8012cf2:	6066      	str	r6, [r4, #4]
 8012cf4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012cf6:	441e      	add	r6, r3
 8012cf8:	9623      	str	r6, [sp, #140]	; 0x8c
 8012cfa:	e5cd      	b.n	8012898 <_vfprintf_r+0x6d8>
 8012cfc:	aa21      	add	r2, sp, #132	; 0x84
 8012cfe:	4629      	mov	r1, r5
 8012d00:	4648      	mov	r0, r9
 8012d02:	f003 fe2a 	bl	801695a <__sprint_r>
 8012d06:	2800      	cmp	r0, #0
 8012d08:	f040 8214 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012d0c:	ac2e      	add	r4, sp, #184	; 0xb8
 8012d0e:	e7cf      	b.n	8012cb0 <_vfprintf_r+0xaf0>
 8012d10:	aa21      	add	r2, sp, #132	; 0x84
 8012d12:	4629      	mov	r1, r5
 8012d14:	4648      	mov	r0, r9
 8012d16:	f003 fe20 	bl	801695a <__sprint_r>
 8012d1a:	2800      	cmp	r0, #0
 8012d1c:	f040 820a 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012d20:	ac2e      	add	r4, sp, #184	; 0xb8
 8012d22:	e7db      	b.n	8012cdc <_vfprintf_r+0xb1c>
 8012d24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d26:	f8c4 8004 	str.w	r8, [r4, #4]
 8012d2a:	3310      	adds	r3, #16
 8012d2c:	9323      	str	r3, [sp, #140]	; 0x8c
 8012d2e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012d30:	3301      	adds	r3, #1
 8012d32:	2b07      	cmp	r3, #7
 8012d34:	9322      	str	r3, [sp, #136]	; 0x88
 8012d36:	dc02      	bgt.n	8012d3e <_vfprintf_r+0xb7e>
 8012d38:	3408      	adds	r4, #8
 8012d3a:	3e10      	subs	r6, #16
 8012d3c:	e7d6      	b.n	8012cec <_vfprintf_r+0xb2c>
 8012d3e:	aa21      	add	r2, sp, #132	; 0x84
 8012d40:	4629      	mov	r1, r5
 8012d42:	4648      	mov	r0, r9
 8012d44:	f003 fe09 	bl	801695a <__sprint_r>
 8012d48:	2800      	cmp	r0, #0
 8012d4a:	f040 81f3 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012d4e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012d50:	e7f3      	b.n	8012d3a <_vfprintf_r+0xb7a>
 8012d52:	bf00      	nop
 8012d54:	08017a19 	.word	0x08017a19
 8012d58:	08017a2a 	.word	0x08017a2a
 8012d5c:	08017a98 	.word	0x08017a98
 8012d60:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	dc7b      	bgt.n	8012e5e <_vfprintf_r+0xc9e>
 8012d66:	4b9e      	ldr	r3, [pc, #632]	; (8012fe0 <_vfprintf_r+0xe20>)
 8012d68:	6023      	str	r3, [r4, #0]
 8012d6a:	2301      	movs	r3, #1
 8012d6c:	6063      	str	r3, [r4, #4]
 8012d6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d70:	3301      	adds	r3, #1
 8012d72:	9323      	str	r3, [sp, #140]	; 0x8c
 8012d74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012d76:	3301      	adds	r3, #1
 8012d78:	2b07      	cmp	r3, #7
 8012d7a:	9322      	str	r3, [sp, #136]	; 0x88
 8012d7c:	dc45      	bgt.n	8012e0a <_vfprintf_r+0xc4a>
 8012d7e:	3408      	adds	r4, #8
 8012d80:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012d82:	b92b      	cbnz	r3, 8012d90 <_vfprintf_r+0xbd0>
 8012d84:	9b07      	ldr	r3, [sp, #28]
 8012d86:	b91b      	cbnz	r3, 8012d90 <_vfprintf_r+0xbd0>
 8012d88:	f01a 0f01 	tst.w	sl, #1
 8012d8c:	f43f ad93 	beq.w	80128b6 <_vfprintf_r+0x6f6>
 8012d90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012d92:	6023      	str	r3, [r4, #0]
 8012d94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d96:	6063      	str	r3, [r4, #4]
 8012d98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012d9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012d9c:	4413      	add	r3, r2
 8012d9e:	9323      	str	r3, [sp, #140]	; 0x8c
 8012da0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012da2:	3301      	adds	r3, #1
 8012da4:	2b07      	cmp	r3, #7
 8012da6:	9322      	str	r3, [sp, #136]	; 0x88
 8012da8:	dc39      	bgt.n	8012e1e <_vfprintf_r+0xc5e>
 8012daa:	f104 0308 	add.w	r3, r4, #8
 8012dae:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8012db0:	2e00      	cmp	r6, #0
 8012db2:	da19      	bge.n	8012de8 <_vfprintf_r+0xc28>
 8012db4:	4f8b      	ldr	r7, [pc, #556]	; (8012fe4 <_vfprintf_r+0xe24>)
 8012db6:	4276      	negs	r6, r6
 8012db8:	2410      	movs	r4, #16
 8012dba:	2e10      	cmp	r6, #16
 8012dbc:	601f      	str	r7, [r3, #0]
 8012dbe:	dc38      	bgt.n	8012e32 <_vfprintf_r+0xc72>
 8012dc0:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012dc2:	605e      	str	r6, [r3, #4]
 8012dc4:	4416      	add	r6, r2
 8012dc6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012dc8:	9623      	str	r6, [sp, #140]	; 0x8c
 8012dca:	3201      	adds	r2, #1
 8012dcc:	2a07      	cmp	r2, #7
 8012dce:	f103 0308 	add.w	r3, r3, #8
 8012dd2:	9222      	str	r2, [sp, #136]	; 0x88
 8012dd4:	dd08      	ble.n	8012de8 <_vfprintf_r+0xc28>
 8012dd6:	aa21      	add	r2, sp, #132	; 0x84
 8012dd8:	4629      	mov	r1, r5
 8012dda:	4648      	mov	r0, r9
 8012ddc:	f003 fdbd 	bl	801695a <__sprint_r>
 8012de0:	2800      	cmp	r0, #0
 8012de2:	f040 81a7 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012de6:	ab2e      	add	r3, sp, #184	; 0xb8
 8012de8:	9a07      	ldr	r2, [sp, #28]
 8012dea:	605a      	str	r2, [r3, #4]
 8012dec:	9907      	ldr	r1, [sp, #28]
 8012dee:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012df0:	f8c3 8000 	str.w	r8, [r3]
 8012df4:	440a      	add	r2, r1
 8012df6:	9223      	str	r2, [sp, #140]	; 0x8c
 8012df8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012dfa:	3201      	adds	r2, #1
 8012dfc:	2a07      	cmp	r2, #7
 8012dfe:	9222      	str	r2, [sp, #136]	; 0x88
 8012e00:	f73f ad50 	bgt.w	80128a4 <_vfprintf_r+0x6e4>
 8012e04:	f103 0408 	add.w	r4, r3, #8
 8012e08:	e555      	b.n	80128b6 <_vfprintf_r+0x6f6>
 8012e0a:	aa21      	add	r2, sp, #132	; 0x84
 8012e0c:	4629      	mov	r1, r5
 8012e0e:	4648      	mov	r0, r9
 8012e10:	f003 fda3 	bl	801695a <__sprint_r>
 8012e14:	2800      	cmp	r0, #0
 8012e16:	f040 818d 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012e1a:	ac2e      	add	r4, sp, #184	; 0xb8
 8012e1c:	e7b0      	b.n	8012d80 <_vfprintf_r+0xbc0>
 8012e1e:	aa21      	add	r2, sp, #132	; 0x84
 8012e20:	4629      	mov	r1, r5
 8012e22:	4648      	mov	r0, r9
 8012e24:	f003 fd99 	bl	801695a <__sprint_r>
 8012e28:	2800      	cmp	r0, #0
 8012e2a:	f040 8183 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012e2e:	ab2e      	add	r3, sp, #184	; 0xb8
 8012e30:	e7bd      	b.n	8012dae <_vfprintf_r+0xbee>
 8012e32:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8012e34:	605c      	str	r4, [r3, #4]
 8012e36:	3210      	adds	r2, #16
 8012e38:	9223      	str	r2, [sp, #140]	; 0x8c
 8012e3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012e3c:	3201      	adds	r2, #1
 8012e3e:	2a07      	cmp	r2, #7
 8012e40:	9222      	str	r2, [sp, #136]	; 0x88
 8012e42:	dc02      	bgt.n	8012e4a <_vfprintf_r+0xc8a>
 8012e44:	3308      	adds	r3, #8
 8012e46:	3e10      	subs	r6, #16
 8012e48:	e7b7      	b.n	8012dba <_vfprintf_r+0xbfa>
 8012e4a:	aa21      	add	r2, sp, #132	; 0x84
 8012e4c:	4629      	mov	r1, r5
 8012e4e:	4648      	mov	r0, r9
 8012e50:	f003 fd83 	bl	801695a <__sprint_r>
 8012e54:	2800      	cmp	r0, #0
 8012e56:	f040 816d 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012e5a:	ab2e      	add	r3, sp, #184	; 0xb8
 8012e5c:	e7f3      	b.n	8012e46 <_vfprintf_r+0xc86>
 8012e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e60:	9a07      	ldr	r2, [sp, #28]
 8012e62:	4293      	cmp	r3, r2
 8012e64:	bfa8      	it	ge
 8012e66:	4613      	movge	r3, r2
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	461e      	mov	r6, r3
 8012e6c:	dd0b      	ble.n	8012e86 <_vfprintf_r+0xcc6>
 8012e6e:	6063      	str	r3, [r4, #4]
 8012e70:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012e72:	f8c4 8000 	str.w	r8, [r4]
 8012e76:	4433      	add	r3, r6
 8012e78:	9323      	str	r3, [sp, #140]	; 0x8c
 8012e7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012e7c:	3301      	adds	r3, #1
 8012e7e:	2b07      	cmp	r3, #7
 8012e80:	9322      	str	r3, [sp, #136]	; 0x88
 8012e82:	dc63      	bgt.n	8012f4c <_vfprintf_r+0xd8c>
 8012e84:	3408      	adds	r4, #8
 8012e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e88:	2e00      	cmp	r6, #0
 8012e8a:	bfa8      	it	ge
 8012e8c:	1b9b      	subge	r3, r3, r6
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	461e      	mov	r6, r3
 8012e92:	dd0f      	ble.n	8012eb4 <_vfprintf_r+0xcf4>
 8012e94:	4f53      	ldr	r7, [pc, #332]	; (8012fe4 <_vfprintf_r+0xe24>)
 8012e96:	f04f 0b10 	mov.w	fp, #16
 8012e9a:	2e10      	cmp	r6, #16
 8012e9c:	6027      	str	r7, [r4, #0]
 8012e9e:	dc5f      	bgt.n	8012f60 <_vfprintf_r+0xda0>
 8012ea0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ea2:	6066      	str	r6, [r4, #4]
 8012ea4:	441e      	add	r6, r3
 8012ea6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012ea8:	9623      	str	r6, [sp, #140]	; 0x8c
 8012eaa:	3301      	adds	r3, #1
 8012eac:	2b07      	cmp	r3, #7
 8012eae:	9322      	str	r3, [sp, #136]	; 0x88
 8012eb0:	dc6d      	bgt.n	8012f8e <_vfprintf_r+0xdce>
 8012eb2:	3408      	adds	r4, #8
 8012eb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012eb6:	9a07      	ldr	r2, [sp, #28]
 8012eb8:	4293      	cmp	r3, r2
 8012eba:	db02      	blt.n	8012ec2 <_vfprintf_r+0xd02>
 8012ebc:	f01a 0f01 	tst.w	sl, #1
 8012ec0:	d00d      	beq.n	8012ede <_vfprintf_r+0xd1e>
 8012ec2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012ec4:	6023      	str	r3, [r4, #0]
 8012ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012ec8:	6063      	str	r3, [r4, #4]
 8012eca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012ecc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ece:	4413      	add	r3, r2
 8012ed0:	9323      	str	r3, [sp, #140]	; 0x8c
 8012ed2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012ed4:	3301      	adds	r3, #1
 8012ed6:	2b07      	cmp	r3, #7
 8012ed8:	9322      	str	r3, [sp, #136]	; 0x88
 8012eda:	dc62      	bgt.n	8012fa2 <_vfprintf_r+0xde2>
 8012edc:	3408      	adds	r4, #8
 8012ede:	9b07      	ldr	r3, [sp, #28]
 8012ee0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012ee2:	1a9e      	subs	r6, r3, r2
 8012ee4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012ee6:	9a07      	ldr	r2, [sp, #28]
 8012ee8:	1ad3      	subs	r3, r2, r3
 8012eea:	429e      	cmp	r6, r3
 8012eec:	bfa8      	it	ge
 8012eee:	461e      	movge	r6, r3
 8012ef0:	2e00      	cmp	r6, #0
 8012ef2:	dd0c      	ble.n	8012f0e <_vfprintf_r+0xd4e>
 8012ef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ef6:	4443      	add	r3, r8
 8012ef8:	e884 0048 	stmia.w	r4, {r3, r6}
 8012efc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012efe:	4433      	add	r3, r6
 8012f00:	9323      	str	r3, [sp, #140]	; 0x8c
 8012f02:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012f04:	3301      	adds	r3, #1
 8012f06:	2b07      	cmp	r3, #7
 8012f08:	9322      	str	r3, [sp, #136]	; 0x88
 8012f0a:	dc54      	bgt.n	8012fb6 <_vfprintf_r+0xdf6>
 8012f0c:	3408      	adds	r4, #8
 8012f0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012f10:	9a07      	ldr	r2, [sp, #28]
 8012f12:	2e00      	cmp	r6, #0
 8012f14:	eba2 0303 	sub.w	r3, r2, r3
 8012f18:	bfac      	ite	ge
 8012f1a:	1b9e      	subge	r6, r3, r6
 8012f1c:	461e      	movlt	r6, r3
 8012f1e:	2e00      	cmp	r6, #0
 8012f20:	f77f acc9 	ble.w	80128b6 <_vfprintf_r+0x6f6>
 8012f24:	4f2f      	ldr	r7, [pc, #188]	; (8012fe4 <_vfprintf_r+0xe24>)
 8012f26:	f04f 0810 	mov.w	r8, #16
 8012f2a:	2e10      	cmp	r6, #16
 8012f2c:	6027      	str	r7, [r4, #0]
 8012f2e:	f77f aee0 	ble.w	8012cf2 <_vfprintf_r+0xb32>
 8012f32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f34:	f8c4 8004 	str.w	r8, [r4, #4]
 8012f38:	3310      	adds	r3, #16
 8012f3a:	9323      	str	r3, [sp, #140]	; 0x8c
 8012f3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012f3e:	3301      	adds	r3, #1
 8012f40:	2b07      	cmp	r3, #7
 8012f42:	9322      	str	r3, [sp, #136]	; 0x88
 8012f44:	dc41      	bgt.n	8012fca <_vfprintf_r+0xe0a>
 8012f46:	3408      	adds	r4, #8
 8012f48:	3e10      	subs	r6, #16
 8012f4a:	e7ee      	b.n	8012f2a <_vfprintf_r+0xd6a>
 8012f4c:	aa21      	add	r2, sp, #132	; 0x84
 8012f4e:	4629      	mov	r1, r5
 8012f50:	4648      	mov	r0, r9
 8012f52:	f003 fd02 	bl	801695a <__sprint_r>
 8012f56:	2800      	cmp	r0, #0
 8012f58:	f040 80ec 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012f5c:	ac2e      	add	r4, sp, #184	; 0xb8
 8012f5e:	e792      	b.n	8012e86 <_vfprintf_r+0xcc6>
 8012f60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012f62:	f8c4 b004 	str.w	fp, [r4, #4]
 8012f66:	3310      	adds	r3, #16
 8012f68:	9323      	str	r3, [sp, #140]	; 0x8c
 8012f6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012f6c:	3301      	adds	r3, #1
 8012f6e:	2b07      	cmp	r3, #7
 8012f70:	9322      	str	r3, [sp, #136]	; 0x88
 8012f72:	dc02      	bgt.n	8012f7a <_vfprintf_r+0xdba>
 8012f74:	3408      	adds	r4, #8
 8012f76:	3e10      	subs	r6, #16
 8012f78:	e78f      	b.n	8012e9a <_vfprintf_r+0xcda>
 8012f7a:	aa21      	add	r2, sp, #132	; 0x84
 8012f7c:	4629      	mov	r1, r5
 8012f7e:	4648      	mov	r0, r9
 8012f80:	f003 fceb 	bl	801695a <__sprint_r>
 8012f84:	2800      	cmp	r0, #0
 8012f86:	f040 80d5 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012f8a:	ac2e      	add	r4, sp, #184	; 0xb8
 8012f8c:	e7f3      	b.n	8012f76 <_vfprintf_r+0xdb6>
 8012f8e:	aa21      	add	r2, sp, #132	; 0x84
 8012f90:	4629      	mov	r1, r5
 8012f92:	4648      	mov	r0, r9
 8012f94:	f003 fce1 	bl	801695a <__sprint_r>
 8012f98:	2800      	cmp	r0, #0
 8012f9a:	f040 80cb 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012f9e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012fa0:	e788      	b.n	8012eb4 <_vfprintf_r+0xcf4>
 8012fa2:	aa21      	add	r2, sp, #132	; 0x84
 8012fa4:	4629      	mov	r1, r5
 8012fa6:	4648      	mov	r0, r9
 8012fa8:	f003 fcd7 	bl	801695a <__sprint_r>
 8012fac:	2800      	cmp	r0, #0
 8012fae:	f040 80c1 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012fb2:	ac2e      	add	r4, sp, #184	; 0xb8
 8012fb4:	e793      	b.n	8012ede <_vfprintf_r+0xd1e>
 8012fb6:	aa21      	add	r2, sp, #132	; 0x84
 8012fb8:	4629      	mov	r1, r5
 8012fba:	4648      	mov	r0, r9
 8012fbc:	f003 fccd 	bl	801695a <__sprint_r>
 8012fc0:	2800      	cmp	r0, #0
 8012fc2:	f040 80b7 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012fc6:	ac2e      	add	r4, sp, #184	; 0xb8
 8012fc8:	e7a1      	b.n	8012f0e <_vfprintf_r+0xd4e>
 8012fca:	aa21      	add	r2, sp, #132	; 0x84
 8012fcc:	4629      	mov	r1, r5
 8012fce:	4648      	mov	r0, r9
 8012fd0:	f003 fcc3 	bl	801695a <__sprint_r>
 8012fd4:	2800      	cmp	r0, #0
 8012fd6:	f040 80ad 	bne.w	8013134 <_vfprintf_r+0xf74>
 8012fda:	ac2e      	add	r4, sp, #184	; 0xb8
 8012fdc:	e7b4      	b.n	8012f48 <_vfprintf_r+0xd88>
 8012fde:	bf00      	nop
 8012fe0:	08017a2a 	.word	0x08017a2a
 8012fe4:	08017a98 	.word	0x08017a98
 8012fe8:	9b07      	ldr	r3, [sp, #28]
 8012fea:	2b01      	cmp	r3, #1
 8012fec:	dc02      	bgt.n	8012ff4 <_vfprintf_r+0xe34>
 8012fee:	f01a 0f01 	tst.w	sl, #1
 8012ff2:	d076      	beq.n	80130e2 <_vfprintf_r+0xf22>
 8012ff4:	2301      	movs	r3, #1
 8012ff6:	6063      	str	r3, [r4, #4]
 8012ff8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ffa:	f8c4 8000 	str.w	r8, [r4]
 8012ffe:	3301      	adds	r3, #1
 8013000:	9323      	str	r3, [sp, #140]	; 0x8c
 8013002:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013004:	3301      	adds	r3, #1
 8013006:	2b07      	cmp	r3, #7
 8013008:	9322      	str	r3, [sp, #136]	; 0x88
 801300a:	dc36      	bgt.n	801307a <_vfprintf_r+0xeba>
 801300c:	3408      	adds	r4, #8
 801300e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013010:	6023      	str	r3, [r4, #0]
 8013012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013014:	6063      	str	r3, [r4, #4]
 8013016:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013018:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801301a:	4413      	add	r3, r2
 801301c:	9323      	str	r3, [sp, #140]	; 0x8c
 801301e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013020:	3301      	adds	r3, #1
 8013022:	2b07      	cmp	r3, #7
 8013024:	9322      	str	r3, [sp, #136]	; 0x88
 8013026:	dc31      	bgt.n	801308c <_vfprintf_r+0xecc>
 8013028:	3408      	adds	r4, #8
 801302a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801302c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801302e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8013030:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013032:	f7ed fd55 	bl	8000ae0 <__aeabi_dcmpeq>
 8013036:	9b07      	ldr	r3, [sp, #28]
 8013038:	1e5e      	subs	r6, r3, #1
 801303a:	2800      	cmp	r0, #0
 801303c:	d12f      	bne.n	801309e <_vfprintf_r+0xede>
 801303e:	f108 0301 	add.w	r3, r8, #1
 8013042:	e884 0048 	stmia.w	r4, {r3, r6}
 8013046:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013048:	9a07      	ldr	r2, [sp, #28]
 801304a:	3b01      	subs	r3, #1
 801304c:	4413      	add	r3, r2
 801304e:	9323      	str	r3, [sp, #140]	; 0x8c
 8013050:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013052:	3301      	adds	r3, #1
 8013054:	2b07      	cmp	r3, #7
 8013056:	9322      	str	r3, [sp, #136]	; 0x88
 8013058:	dd4a      	ble.n	80130f0 <_vfprintf_r+0xf30>
 801305a:	aa21      	add	r2, sp, #132	; 0x84
 801305c:	4629      	mov	r1, r5
 801305e:	4648      	mov	r0, r9
 8013060:	f003 fc7b 	bl	801695a <__sprint_r>
 8013064:	2800      	cmp	r0, #0
 8013066:	d165      	bne.n	8013134 <_vfprintf_r+0xf74>
 8013068:	ac2e      	add	r4, sp, #184	; 0xb8
 801306a:	ab1d      	add	r3, sp, #116	; 0x74
 801306c:	6023      	str	r3, [r4, #0]
 801306e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013070:	6063      	str	r3, [r4, #4]
 8013072:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013074:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013076:	4413      	add	r3, r2
 8013078:	e40d      	b.n	8012896 <_vfprintf_r+0x6d6>
 801307a:	aa21      	add	r2, sp, #132	; 0x84
 801307c:	4629      	mov	r1, r5
 801307e:	4648      	mov	r0, r9
 8013080:	f003 fc6b 	bl	801695a <__sprint_r>
 8013084:	2800      	cmp	r0, #0
 8013086:	d155      	bne.n	8013134 <_vfprintf_r+0xf74>
 8013088:	ac2e      	add	r4, sp, #184	; 0xb8
 801308a:	e7c0      	b.n	801300e <_vfprintf_r+0xe4e>
 801308c:	aa21      	add	r2, sp, #132	; 0x84
 801308e:	4629      	mov	r1, r5
 8013090:	4648      	mov	r0, r9
 8013092:	f003 fc62 	bl	801695a <__sprint_r>
 8013096:	2800      	cmp	r0, #0
 8013098:	d14c      	bne.n	8013134 <_vfprintf_r+0xf74>
 801309a:	ac2e      	add	r4, sp, #184	; 0xb8
 801309c:	e7c5      	b.n	801302a <_vfprintf_r+0xe6a>
 801309e:	2e00      	cmp	r6, #0
 80130a0:	dde3      	ble.n	801306a <_vfprintf_r+0xeaa>
 80130a2:	4f5f      	ldr	r7, [pc, #380]	; (8013220 <_vfprintf_r+0x1060>)
 80130a4:	f04f 0810 	mov.w	r8, #16
 80130a8:	2e10      	cmp	r6, #16
 80130aa:	6027      	str	r7, [r4, #0]
 80130ac:	dc04      	bgt.n	80130b8 <_vfprintf_r+0xef8>
 80130ae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80130b0:	6066      	str	r6, [r4, #4]
 80130b2:	441e      	add	r6, r3
 80130b4:	9623      	str	r6, [sp, #140]	; 0x8c
 80130b6:	e7cb      	b.n	8013050 <_vfprintf_r+0xe90>
 80130b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80130ba:	f8c4 8004 	str.w	r8, [r4, #4]
 80130be:	3310      	adds	r3, #16
 80130c0:	9323      	str	r3, [sp, #140]	; 0x8c
 80130c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80130c4:	3301      	adds	r3, #1
 80130c6:	2b07      	cmp	r3, #7
 80130c8:	9322      	str	r3, [sp, #136]	; 0x88
 80130ca:	dc02      	bgt.n	80130d2 <_vfprintf_r+0xf12>
 80130cc:	3408      	adds	r4, #8
 80130ce:	3e10      	subs	r6, #16
 80130d0:	e7ea      	b.n	80130a8 <_vfprintf_r+0xee8>
 80130d2:	aa21      	add	r2, sp, #132	; 0x84
 80130d4:	4629      	mov	r1, r5
 80130d6:	4648      	mov	r0, r9
 80130d8:	f003 fc3f 	bl	801695a <__sprint_r>
 80130dc:	bb50      	cbnz	r0, 8013134 <_vfprintf_r+0xf74>
 80130de:	ac2e      	add	r4, sp, #184	; 0xb8
 80130e0:	e7f5      	b.n	80130ce <_vfprintf_r+0xf0e>
 80130e2:	2301      	movs	r3, #1
 80130e4:	6063      	str	r3, [r4, #4]
 80130e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80130e8:	f8c4 8000 	str.w	r8, [r4]
 80130ec:	3301      	adds	r3, #1
 80130ee:	e7ae      	b.n	801304e <_vfprintf_r+0xe8e>
 80130f0:	3408      	adds	r4, #8
 80130f2:	e7ba      	b.n	801306a <_vfprintf_r+0xeaa>
 80130f4:	3408      	adds	r4, #8
 80130f6:	f7ff bbde 	b.w	80128b6 <_vfprintf_r+0x6f6>
 80130fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80130fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80130fe:	1a9e      	subs	r6, r3, r2
 8013100:	2e00      	cmp	r6, #0
 8013102:	f77f abdc 	ble.w	80128be <_vfprintf_r+0x6fe>
 8013106:	2710      	movs	r7, #16
 8013108:	4b46      	ldr	r3, [pc, #280]	; (8013224 <_vfprintf_r+0x1064>)
 801310a:	6023      	str	r3, [r4, #0]
 801310c:	2e10      	cmp	r6, #16
 801310e:	dc20      	bgt.n	8013152 <_vfprintf_r+0xf92>
 8013110:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013112:	6066      	str	r6, [r4, #4]
 8013114:	441e      	add	r6, r3
 8013116:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013118:	9623      	str	r6, [sp, #140]	; 0x8c
 801311a:	3301      	adds	r3, #1
 801311c:	2b07      	cmp	r3, #7
 801311e:	9322      	str	r3, [sp, #136]	; 0x88
 8013120:	f77f abcd 	ble.w	80128be <_vfprintf_r+0x6fe>
 8013124:	aa21      	add	r2, sp, #132	; 0x84
 8013126:	4629      	mov	r1, r5
 8013128:	4648      	mov	r0, r9
 801312a:	f003 fc16 	bl	801695a <__sprint_r>
 801312e:	2800      	cmp	r0, #0
 8013130:	f43f abc5 	beq.w	80128be <_vfprintf_r+0x6fe>
 8013134:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013136:	07d9      	lsls	r1, r3, #31
 8013138:	d405      	bmi.n	8013146 <_vfprintf_r+0xf86>
 801313a:	89ab      	ldrh	r3, [r5, #12]
 801313c:	059a      	lsls	r2, r3, #22
 801313e:	d402      	bmi.n	8013146 <_vfprintf_r+0xf86>
 8013140:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013142:	f002 f806 	bl	8015152 <__retarget_lock_release_recursive>
 8013146:	89ab      	ldrh	r3, [r5, #12]
 8013148:	065b      	lsls	r3, r3, #25
 801314a:	f57f a8a6 	bpl.w	801229a <_vfprintf_r+0xda>
 801314e:	f7ff b87c 	b.w	801224a <_vfprintf_r+0x8a>
 8013152:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013154:	6067      	str	r7, [r4, #4]
 8013156:	3310      	adds	r3, #16
 8013158:	9323      	str	r3, [sp, #140]	; 0x8c
 801315a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801315c:	3301      	adds	r3, #1
 801315e:	2b07      	cmp	r3, #7
 8013160:	9322      	str	r3, [sp, #136]	; 0x88
 8013162:	dc02      	bgt.n	801316a <_vfprintf_r+0xfaa>
 8013164:	3408      	adds	r4, #8
 8013166:	3e10      	subs	r6, #16
 8013168:	e7ce      	b.n	8013108 <_vfprintf_r+0xf48>
 801316a:	aa21      	add	r2, sp, #132	; 0x84
 801316c:	4629      	mov	r1, r5
 801316e:	4648      	mov	r0, r9
 8013170:	f003 fbf3 	bl	801695a <__sprint_r>
 8013174:	2800      	cmp	r0, #0
 8013176:	d1dd      	bne.n	8013134 <_vfprintf_r+0xf74>
 8013178:	ac2e      	add	r4, sp, #184	; 0xb8
 801317a:	e7f4      	b.n	8013166 <_vfprintf_r+0xfa6>
 801317c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801317e:	b913      	cbnz	r3, 8013186 <_vfprintf_r+0xfc6>
 8013180:	2300      	movs	r3, #0
 8013182:	9322      	str	r3, [sp, #136]	; 0x88
 8013184:	e7d6      	b.n	8013134 <_vfprintf_r+0xf74>
 8013186:	aa21      	add	r2, sp, #132	; 0x84
 8013188:	4629      	mov	r1, r5
 801318a:	4648      	mov	r0, r9
 801318c:	f003 fbe5 	bl	801695a <__sprint_r>
 8013190:	2800      	cmp	r0, #0
 8013192:	d0f5      	beq.n	8013180 <_vfprintf_r+0xfc0>
 8013194:	e7ce      	b.n	8013134 <_vfprintf_r+0xf74>
 8013196:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013198:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801319a:	980e      	ldr	r0, [sp, #56]	; 0x38
 801319c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801319e:	f7ed fcd1 	bl	8000b44 <__aeabi_dcmpun>
 80131a2:	2800      	cmp	r0, #0
 80131a4:	f43f aa29 	beq.w	80125fa <_vfprintf_r+0x43a>
 80131a8:	4b1f      	ldr	r3, [pc, #124]	; (8013228 <_vfprintf_r+0x1068>)
 80131aa:	4a20      	ldr	r2, [pc, #128]	; (801322c <_vfprintf_r+0x106c>)
 80131ac:	f7ff ba19 	b.w	80125e2 <_vfprintf_r+0x422>
 80131b0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80131b2:	1a1b      	subs	r3, r3, r0
 80131b4:	9307      	str	r3, [sp, #28]
 80131b6:	f7ff ba9e 	b.w	80126f6 <_vfprintf_r+0x536>
 80131ba:	ea56 0207 	orrs.w	r2, r6, r7
 80131be:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80131c2:	f43f ac1a 	beq.w	80129fa <_vfprintf_r+0x83a>
 80131c6:	2b01      	cmp	r3, #1
 80131c8:	f43f ac8e 	beq.w	8012ae8 <_vfprintf_r+0x928>
 80131cc:	2b02      	cmp	r3, #2
 80131ce:	f43f acae 	beq.w	8012b2e <_vfprintf_r+0x96e>
 80131d2:	ab2e      	add	r3, sp, #184	; 0xb8
 80131d4:	08f1      	lsrs	r1, r6, #3
 80131d6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80131da:	08f8      	lsrs	r0, r7, #3
 80131dc:	f006 0207 	and.w	r2, r6, #7
 80131e0:	4607      	mov	r7, r0
 80131e2:	460e      	mov	r6, r1
 80131e4:	3230      	adds	r2, #48	; 0x30
 80131e6:	ea56 0107 	orrs.w	r1, r6, r7
 80131ea:	f103 38ff 	add.w	r8, r3, #4294967295
 80131ee:	f803 2c01 	strb.w	r2, [r3, #-1]
 80131f2:	f47f ac77 	bne.w	8012ae4 <_vfprintf_r+0x924>
 80131f6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80131f8:	07c8      	lsls	r0, r1, #31
 80131fa:	d506      	bpl.n	801320a <_vfprintf_r+0x104a>
 80131fc:	2a30      	cmp	r2, #48	; 0x30
 80131fe:	d004      	beq.n	801320a <_vfprintf_r+0x104a>
 8013200:	2230      	movs	r2, #48	; 0x30
 8013202:	f808 2c01 	strb.w	r2, [r8, #-1]
 8013206:	f1a3 0802 	sub.w	r8, r3, #2
 801320a:	ab2e      	add	r3, sp, #184	; 0xb8
 801320c:	465e      	mov	r6, fp
 801320e:	eba3 0b08 	sub.w	fp, r3, r8
 8013212:	2300      	movs	r3, #0
 8013214:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8013218:	930a      	str	r3, [sp, #40]	; 0x28
 801321a:	f7ff babb 	b.w	8012794 <_vfprintf_r+0x5d4>
 801321e:	bf00      	nop
 8013220:	08017a98 	.word	0x08017a98
 8013224:	08017a88 	.word	0x08017a88
 8013228:	08017a00 	.word	0x08017a00
 801322c:	08017a04 	.word	0x08017a04

08013230 <__sbprintf>:
 8013230:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013232:	460c      	mov	r4, r1
 8013234:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8013238:	461f      	mov	r7, r3
 801323a:	8989      	ldrh	r1, [r1, #12]
 801323c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801323e:	9319      	str	r3, [sp, #100]	; 0x64
 8013240:	89e3      	ldrh	r3, [r4, #14]
 8013242:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013246:	f021 0102 	bic.w	r1, r1, #2
 801324a:	6a23      	ldr	r3, [r4, #32]
 801324c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8013250:	9308      	str	r3, [sp, #32]
 8013252:	a91a      	add	r1, sp, #104	; 0x68
 8013254:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8013256:	930a      	str	r3, [sp, #40]	; 0x28
 8013258:	4615      	mov	r5, r2
 801325a:	2300      	movs	r3, #0
 801325c:	4606      	mov	r6, r0
 801325e:	9100      	str	r1, [sp, #0]
 8013260:	9104      	str	r1, [sp, #16]
 8013262:	a816      	add	r0, sp, #88	; 0x58
 8013264:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8013268:	9102      	str	r1, [sp, #8]
 801326a:	9105      	str	r1, [sp, #20]
 801326c:	9306      	str	r3, [sp, #24]
 801326e:	f001 ff6b 	bl	8015148 <__retarget_lock_init_recursive>
 8013272:	462a      	mov	r2, r5
 8013274:	463b      	mov	r3, r7
 8013276:	4669      	mov	r1, sp
 8013278:	4630      	mov	r0, r6
 801327a:	f7fe ffa1 	bl	80121c0 <_vfprintf_r>
 801327e:	1e05      	subs	r5, r0, #0
 8013280:	db07      	blt.n	8013292 <__sbprintf+0x62>
 8013282:	4669      	mov	r1, sp
 8013284:	4630      	mov	r0, r6
 8013286:	f000 ff87 	bl	8014198 <_fflush_r>
 801328a:	2800      	cmp	r0, #0
 801328c:	bf18      	it	ne
 801328e:	f04f 35ff 	movne.w	r5, #4294967295
 8013292:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013296:	9816      	ldr	r0, [sp, #88]	; 0x58
 8013298:	065b      	lsls	r3, r3, #25
 801329a:	bf42      	ittt	mi
 801329c:	89a3      	ldrhmi	r3, [r4, #12]
 801329e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80132a2:	81a3      	strhmi	r3, [r4, #12]
 80132a4:	f001 ff51 	bl	801514a <__retarget_lock_close_recursive>
 80132a8:	4628      	mov	r0, r5
 80132aa:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80132ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080132b0 <__swsetup_r>:
 80132b0:	4b32      	ldr	r3, [pc, #200]	; (801337c <__swsetup_r+0xcc>)
 80132b2:	b570      	push	{r4, r5, r6, lr}
 80132b4:	681d      	ldr	r5, [r3, #0]
 80132b6:	4606      	mov	r6, r0
 80132b8:	460c      	mov	r4, r1
 80132ba:	b125      	cbz	r5, 80132c6 <__swsetup_r+0x16>
 80132bc:	69ab      	ldr	r3, [r5, #24]
 80132be:	b913      	cbnz	r3, 80132c6 <__swsetup_r+0x16>
 80132c0:	4628      	mov	r0, r5
 80132c2:	f000 fffd 	bl	80142c0 <__sinit>
 80132c6:	4b2e      	ldr	r3, [pc, #184]	; (8013380 <__swsetup_r+0xd0>)
 80132c8:	429c      	cmp	r4, r3
 80132ca:	d10f      	bne.n	80132ec <__swsetup_r+0x3c>
 80132cc:	686c      	ldr	r4, [r5, #4]
 80132ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132d2:	b29a      	uxth	r2, r3
 80132d4:	0715      	lsls	r5, r2, #28
 80132d6:	d42c      	bmi.n	8013332 <__swsetup_r+0x82>
 80132d8:	06d0      	lsls	r0, r2, #27
 80132da:	d411      	bmi.n	8013300 <__swsetup_r+0x50>
 80132dc:	2209      	movs	r2, #9
 80132de:	6032      	str	r2, [r6, #0]
 80132e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80132e4:	81a3      	strh	r3, [r4, #12]
 80132e6:	f04f 30ff 	mov.w	r0, #4294967295
 80132ea:	bd70      	pop	{r4, r5, r6, pc}
 80132ec:	4b25      	ldr	r3, [pc, #148]	; (8013384 <__swsetup_r+0xd4>)
 80132ee:	429c      	cmp	r4, r3
 80132f0:	d101      	bne.n	80132f6 <__swsetup_r+0x46>
 80132f2:	68ac      	ldr	r4, [r5, #8]
 80132f4:	e7eb      	b.n	80132ce <__swsetup_r+0x1e>
 80132f6:	4b24      	ldr	r3, [pc, #144]	; (8013388 <__swsetup_r+0xd8>)
 80132f8:	429c      	cmp	r4, r3
 80132fa:	bf08      	it	eq
 80132fc:	68ec      	ldreq	r4, [r5, #12]
 80132fe:	e7e6      	b.n	80132ce <__swsetup_r+0x1e>
 8013300:	0751      	lsls	r1, r2, #29
 8013302:	d512      	bpl.n	801332a <__swsetup_r+0x7a>
 8013304:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013306:	b141      	cbz	r1, 801331a <__swsetup_r+0x6a>
 8013308:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801330c:	4299      	cmp	r1, r3
 801330e:	d002      	beq.n	8013316 <__swsetup_r+0x66>
 8013310:	4630      	mov	r0, r6
 8013312:	f001 f8ab 	bl	801446c <_free_r>
 8013316:	2300      	movs	r3, #0
 8013318:	6363      	str	r3, [r4, #52]	; 0x34
 801331a:	89a3      	ldrh	r3, [r4, #12]
 801331c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013320:	81a3      	strh	r3, [r4, #12]
 8013322:	2300      	movs	r3, #0
 8013324:	6063      	str	r3, [r4, #4]
 8013326:	6923      	ldr	r3, [r4, #16]
 8013328:	6023      	str	r3, [r4, #0]
 801332a:	89a3      	ldrh	r3, [r4, #12]
 801332c:	f043 0308 	orr.w	r3, r3, #8
 8013330:	81a3      	strh	r3, [r4, #12]
 8013332:	6923      	ldr	r3, [r4, #16]
 8013334:	b94b      	cbnz	r3, 801334a <__swsetup_r+0x9a>
 8013336:	89a3      	ldrh	r3, [r4, #12]
 8013338:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801333c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013340:	d003      	beq.n	801334a <__swsetup_r+0x9a>
 8013342:	4621      	mov	r1, r4
 8013344:	4630      	mov	r0, r6
 8013346:	f001 ff31 	bl	80151ac <__smakebuf_r>
 801334a:	89a2      	ldrh	r2, [r4, #12]
 801334c:	f012 0301 	ands.w	r3, r2, #1
 8013350:	d00c      	beq.n	801336c <__swsetup_r+0xbc>
 8013352:	2300      	movs	r3, #0
 8013354:	60a3      	str	r3, [r4, #8]
 8013356:	6963      	ldr	r3, [r4, #20]
 8013358:	425b      	negs	r3, r3
 801335a:	61a3      	str	r3, [r4, #24]
 801335c:	6923      	ldr	r3, [r4, #16]
 801335e:	b953      	cbnz	r3, 8013376 <__swsetup_r+0xc6>
 8013360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013364:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013368:	d1ba      	bne.n	80132e0 <__swsetup_r+0x30>
 801336a:	bd70      	pop	{r4, r5, r6, pc}
 801336c:	0792      	lsls	r2, r2, #30
 801336e:	bf58      	it	pl
 8013370:	6963      	ldrpl	r3, [r4, #20]
 8013372:	60a3      	str	r3, [r4, #8]
 8013374:	e7f2      	b.n	801335c <__swsetup_r+0xac>
 8013376:	2000      	movs	r0, #0
 8013378:	e7f7      	b.n	801336a <__swsetup_r+0xba>
 801337a:	bf00      	nop
 801337c:	20000014 	.word	0x20000014
 8013380:	08017ad8 	.word	0x08017ad8
 8013384:	08017af8 	.word	0x08017af8
 8013388:	08017ab8 	.word	0x08017ab8

0801338c <div>:
 801338c:	2900      	cmp	r1, #0
 801338e:	b510      	push	{r4, lr}
 8013390:	fb91 f4f2 	sdiv	r4, r1, r2
 8013394:	fb02 1314 	mls	r3, r2, r4, r1
 8013398:	db06      	blt.n	80133a8 <div+0x1c>
 801339a:	2b00      	cmp	r3, #0
 801339c:	da01      	bge.n	80133a2 <div+0x16>
 801339e:	3401      	adds	r4, #1
 80133a0:	1a9b      	subs	r3, r3, r2
 80133a2:	6004      	str	r4, [r0, #0]
 80133a4:	6043      	str	r3, [r0, #4]
 80133a6:	bd10      	pop	{r4, pc}
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	bfc4      	itt	gt
 80133ac:	f104 34ff 	addgt.w	r4, r4, #4294967295
 80133b0:	189b      	addgt	r3, r3, r2
 80133b2:	e7f6      	b.n	80133a2 <div+0x16>

080133b4 <quorem>:
 80133b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133b8:	6903      	ldr	r3, [r0, #16]
 80133ba:	690c      	ldr	r4, [r1, #16]
 80133bc:	429c      	cmp	r4, r3
 80133be:	4680      	mov	r8, r0
 80133c0:	f300 8082 	bgt.w	80134c8 <quorem+0x114>
 80133c4:	3c01      	subs	r4, #1
 80133c6:	f101 0714 	add.w	r7, r1, #20
 80133ca:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80133ce:	f100 0614 	add.w	r6, r0, #20
 80133d2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80133d6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80133da:	eb06 030e 	add.w	r3, r6, lr
 80133de:	3501      	adds	r5, #1
 80133e0:	eb07 090e 	add.w	r9, r7, lr
 80133e4:	9301      	str	r3, [sp, #4]
 80133e6:	fbb0 f5f5 	udiv	r5, r0, r5
 80133ea:	b395      	cbz	r5, 8013452 <quorem+0x9e>
 80133ec:	f04f 0a00 	mov.w	sl, #0
 80133f0:	4638      	mov	r0, r7
 80133f2:	46b4      	mov	ip, r6
 80133f4:	46d3      	mov	fp, sl
 80133f6:	f850 2b04 	ldr.w	r2, [r0], #4
 80133fa:	b293      	uxth	r3, r2
 80133fc:	fb05 a303 	mla	r3, r5, r3, sl
 8013400:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013404:	b29b      	uxth	r3, r3
 8013406:	ebab 0303 	sub.w	r3, fp, r3
 801340a:	0c12      	lsrs	r2, r2, #16
 801340c:	f8bc b000 	ldrh.w	fp, [ip]
 8013410:	fb05 a202 	mla	r2, r5, r2, sl
 8013414:	fa13 f38b 	uxtah	r3, r3, fp
 8013418:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 801341c:	fa1f fb82 	uxth.w	fp, r2
 8013420:	f8dc 2000 	ldr.w	r2, [ip]
 8013424:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8013428:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801342c:	b29b      	uxth	r3, r3
 801342e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013432:	4581      	cmp	r9, r0
 8013434:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8013438:	f84c 3b04 	str.w	r3, [ip], #4
 801343c:	d2db      	bcs.n	80133f6 <quorem+0x42>
 801343e:	f856 300e 	ldr.w	r3, [r6, lr]
 8013442:	b933      	cbnz	r3, 8013452 <quorem+0x9e>
 8013444:	9b01      	ldr	r3, [sp, #4]
 8013446:	3b04      	subs	r3, #4
 8013448:	429e      	cmp	r6, r3
 801344a:	461a      	mov	r2, r3
 801344c:	d330      	bcc.n	80134b0 <quorem+0xfc>
 801344e:	f8c8 4010 	str.w	r4, [r8, #16]
 8013452:	4640      	mov	r0, r8
 8013454:	f002 f95d 	bl	8015712 <__mcmp>
 8013458:	2800      	cmp	r0, #0
 801345a:	db25      	blt.n	80134a8 <quorem+0xf4>
 801345c:	3501      	adds	r5, #1
 801345e:	4630      	mov	r0, r6
 8013460:	f04f 0e00 	mov.w	lr, #0
 8013464:	f857 2b04 	ldr.w	r2, [r7], #4
 8013468:	f8d0 c000 	ldr.w	ip, [r0]
 801346c:	b293      	uxth	r3, r2
 801346e:	ebae 0303 	sub.w	r3, lr, r3
 8013472:	0c12      	lsrs	r2, r2, #16
 8013474:	fa13 f38c 	uxtah	r3, r3, ip
 8013478:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801347c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013480:	b29b      	uxth	r3, r3
 8013482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013486:	45b9      	cmp	r9, r7
 8013488:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801348c:	f840 3b04 	str.w	r3, [r0], #4
 8013490:	d2e8      	bcs.n	8013464 <quorem+0xb0>
 8013492:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8013496:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801349a:	b92a      	cbnz	r2, 80134a8 <quorem+0xf4>
 801349c:	3b04      	subs	r3, #4
 801349e:	429e      	cmp	r6, r3
 80134a0:	461a      	mov	r2, r3
 80134a2:	d30b      	bcc.n	80134bc <quorem+0x108>
 80134a4:	f8c8 4010 	str.w	r4, [r8, #16]
 80134a8:	4628      	mov	r0, r5
 80134aa:	b003      	add	sp, #12
 80134ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134b0:	6812      	ldr	r2, [r2, #0]
 80134b2:	3b04      	subs	r3, #4
 80134b4:	2a00      	cmp	r2, #0
 80134b6:	d1ca      	bne.n	801344e <quorem+0x9a>
 80134b8:	3c01      	subs	r4, #1
 80134ba:	e7c5      	b.n	8013448 <quorem+0x94>
 80134bc:	6812      	ldr	r2, [r2, #0]
 80134be:	3b04      	subs	r3, #4
 80134c0:	2a00      	cmp	r2, #0
 80134c2:	d1ef      	bne.n	80134a4 <quorem+0xf0>
 80134c4:	3c01      	subs	r4, #1
 80134c6:	e7ea      	b.n	801349e <quorem+0xea>
 80134c8:	2000      	movs	r0, #0
 80134ca:	e7ee      	b.n	80134aa <quorem+0xf6>
 80134cc:	0000      	movs	r0, r0
	...

080134d0 <_dtoa_r>:
 80134d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134d4:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80134d6:	b095      	sub	sp, #84	; 0x54
 80134d8:	4604      	mov	r4, r0
 80134da:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80134dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80134e0:	b93e      	cbnz	r6, 80134f2 <_dtoa_r+0x22>
 80134e2:	2010      	movs	r0, #16
 80134e4:	f7fb fef4 	bl	800f2d0 <malloc>
 80134e8:	6260      	str	r0, [r4, #36]	; 0x24
 80134ea:	6046      	str	r6, [r0, #4]
 80134ec:	6086      	str	r6, [r0, #8]
 80134ee:	6006      	str	r6, [r0, #0]
 80134f0:	60c6      	str	r6, [r0, #12]
 80134f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80134f4:	6819      	ldr	r1, [r3, #0]
 80134f6:	b151      	cbz	r1, 801350e <_dtoa_r+0x3e>
 80134f8:	685a      	ldr	r2, [r3, #4]
 80134fa:	604a      	str	r2, [r1, #4]
 80134fc:	2301      	movs	r3, #1
 80134fe:	4093      	lsls	r3, r2
 8013500:	608b      	str	r3, [r1, #8]
 8013502:	4620      	mov	r0, r4
 8013504:	f001 fef2 	bl	80152ec <_Bfree>
 8013508:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801350a:	2200      	movs	r2, #0
 801350c:	601a      	str	r2, [r3, #0]
 801350e:	9b03      	ldr	r3, [sp, #12]
 8013510:	2b00      	cmp	r3, #0
 8013512:	bfbf      	itttt	lt
 8013514:	2301      	movlt	r3, #1
 8013516:	602b      	strlt	r3, [r5, #0]
 8013518:	9b03      	ldrlt	r3, [sp, #12]
 801351a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801351e:	bfb2      	itee	lt
 8013520:	9303      	strlt	r3, [sp, #12]
 8013522:	2300      	movge	r3, #0
 8013524:	602b      	strge	r3, [r5, #0]
 8013526:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801352a:	4ba9      	ldr	r3, [pc, #676]	; (80137d0 <_dtoa_r+0x300>)
 801352c:	ea33 0309 	bics.w	r3, r3, r9
 8013530:	d11b      	bne.n	801356a <_dtoa_r+0x9a>
 8013532:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013534:	f242 730f 	movw	r3, #9999	; 0x270f
 8013538:	6013      	str	r3, [r2, #0]
 801353a:	9b02      	ldr	r3, [sp, #8]
 801353c:	b923      	cbnz	r3, 8013548 <_dtoa_r+0x78>
 801353e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8013542:	2800      	cmp	r0, #0
 8013544:	f000 8581 	beq.w	801404a <_dtoa_r+0xb7a>
 8013548:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801354a:	b953      	cbnz	r3, 8013562 <_dtoa_r+0x92>
 801354c:	4ba1      	ldr	r3, [pc, #644]	; (80137d4 <_dtoa_r+0x304>)
 801354e:	e021      	b.n	8013594 <_dtoa_r+0xc4>
 8013550:	4ba1      	ldr	r3, [pc, #644]	; (80137d8 <_dtoa_r+0x308>)
 8013552:	9306      	str	r3, [sp, #24]
 8013554:	3308      	adds	r3, #8
 8013556:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013558:	6013      	str	r3, [r2, #0]
 801355a:	9806      	ldr	r0, [sp, #24]
 801355c:	b015      	add	sp, #84	; 0x54
 801355e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013562:	4b9c      	ldr	r3, [pc, #624]	; (80137d4 <_dtoa_r+0x304>)
 8013564:	9306      	str	r3, [sp, #24]
 8013566:	3303      	adds	r3, #3
 8013568:	e7f5      	b.n	8013556 <_dtoa_r+0x86>
 801356a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801356e:	2200      	movs	r2, #0
 8013570:	2300      	movs	r3, #0
 8013572:	4630      	mov	r0, r6
 8013574:	4639      	mov	r1, r7
 8013576:	f7ed fab3 	bl	8000ae0 <__aeabi_dcmpeq>
 801357a:	4680      	mov	r8, r0
 801357c:	b160      	cbz	r0, 8013598 <_dtoa_r+0xc8>
 801357e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013580:	2301      	movs	r3, #1
 8013582:	6013      	str	r3, [r2, #0]
 8013584:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013586:	2b00      	cmp	r3, #0
 8013588:	f000 855c 	beq.w	8014044 <_dtoa_r+0xb74>
 801358c:	4b93      	ldr	r3, [pc, #588]	; (80137dc <_dtoa_r+0x30c>)
 801358e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013590:	6013      	str	r3, [r2, #0]
 8013592:	3b01      	subs	r3, #1
 8013594:	9306      	str	r3, [sp, #24]
 8013596:	e7e0      	b.n	801355a <_dtoa_r+0x8a>
 8013598:	ab12      	add	r3, sp, #72	; 0x48
 801359a:	9301      	str	r3, [sp, #4]
 801359c:	ab13      	add	r3, sp, #76	; 0x4c
 801359e:	9300      	str	r3, [sp, #0]
 80135a0:	4632      	mov	r2, r6
 80135a2:	463b      	mov	r3, r7
 80135a4:	4620      	mov	r0, r4
 80135a6:	f002 f9a3 	bl	80158f0 <__d2b>
 80135aa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80135ae:	4682      	mov	sl, r0
 80135b0:	2d00      	cmp	r5, #0
 80135b2:	d07c      	beq.n	80136ae <_dtoa_r+0x1de>
 80135b4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80135b8:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80135bc:	4630      	mov	r0, r6
 80135be:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80135c2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80135c6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80135ca:	2200      	movs	r2, #0
 80135cc:	4b84      	ldr	r3, [pc, #528]	; (80137e0 <_dtoa_r+0x310>)
 80135ce:	f7ec fe6b 	bl	80002a8 <__aeabi_dsub>
 80135d2:	a379      	add	r3, pc, #484	; (adr r3, 80137b8 <_dtoa_r+0x2e8>)
 80135d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135d8:	f7ed f81a 	bl	8000610 <__aeabi_dmul>
 80135dc:	a378      	add	r3, pc, #480	; (adr r3, 80137c0 <_dtoa_r+0x2f0>)
 80135de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135e2:	f7ec fe63 	bl	80002ac <__adddf3>
 80135e6:	4606      	mov	r6, r0
 80135e8:	4628      	mov	r0, r5
 80135ea:	460f      	mov	r7, r1
 80135ec:	f7ec ffaa 	bl	8000544 <__aeabi_i2d>
 80135f0:	a375      	add	r3, pc, #468	; (adr r3, 80137c8 <_dtoa_r+0x2f8>)
 80135f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80135f6:	f7ed f80b 	bl	8000610 <__aeabi_dmul>
 80135fa:	4602      	mov	r2, r0
 80135fc:	460b      	mov	r3, r1
 80135fe:	4630      	mov	r0, r6
 8013600:	4639      	mov	r1, r7
 8013602:	f7ec fe53 	bl	80002ac <__adddf3>
 8013606:	4606      	mov	r6, r0
 8013608:	460f      	mov	r7, r1
 801360a:	f7ed fab1 	bl	8000b70 <__aeabi_d2iz>
 801360e:	2200      	movs	r2, #0
 8013610:	4683      	mov	fp, r0
 8013612:	2300      	movs	r3, #0
 8013614:	4630      	mov	r0, r6
 8013616:	4639      	mov	r1, r7
 8013618:	f7ed fa6c 	bl	8000af4 <__aeabi_dcmplt>
 801361c:	b158      	cbz	r0, 8013636 <_dtoa_r+0x166>
 801361e:	4658      	mov	r0, fp
 8013620:	f7ec ff90 	bl	8000544 <__aeabi_i2d>
 8013624:	4602      	mov	r2, r0
 8013626:	460b      	mov	r3, r1
 8013628:	4630      	mov	r0, r6
 801362a:	4639      	mov	r1, r7
 801362c:	f7ed fa58 	bl	8000ae0 <__aeabi_dcmpeq>
 8013630:	b908      	cbnz	r0, 8013636 <_dtoa_r+0x166>
 8013632:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013636:	f1bb 0f16 	cmp.w	fp, #22
 801363a:	d857      	bhi.n	80136ec <_dtoa_r+0x21c>
 801363c:	4969      	ldr	r1, [pc, #420]	; (80137e4 <_dtoa_r+0x314>)
 801363e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8013642:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013646:	e9d1 0100 	ldrd	r0, r1, [r1]
 801364a:	f7ed fa71 	bl	8000b30 <__aeabi_dcmpgt>
 801364e:	2800      	cmp	r0, #0
 8013650:	d04e      	beq.n	80136f0 <_dtoa_r+0x220>
 8013652:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013656:	2300      	movs	r3, #0
 8013658:	930d      	str	r3, [sp, #52]	; 0x34
 801365a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801365c:	1b5d      	subs	r5, r3, r5
 801365e:	1e6b      	subs	r3, r5, #1
 8013660:	9307      	str	r3, [sp, #28]
 8013662:	bf43      	ittte	mi
 8013664:	2300      	movmi	r3, #0
 8013666:	f1c5 0801 	rsbmi	r8, r5, #1
 801366a:	9307      	strmi	r3, [sp, #28]
 801366c:	f04f 0800 	movpl.w	r8, #0
 8013670:	f1bb 0f00 	cmp.w	fp, #0
 8013674:	db3e      	blt.n	80136f4 <_dtoa_r+0x224>
 8013676:	9b07      	ldr	r3, [sp, #28]
 8013678:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 801367c:	445b      	add	r3, fp
 801367e:	9307      	str	r3, [sp, #28]
 8013680:	2300      	movs	r3, #0
 8013682:	9308      	str	r3, [sp, #32]
 8013684:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013686:	2b09      	cmp	r3, #9
 8013688:	f200 80b0 	bhi.w	80137ec <_dtoa_r+0x31c>
 801368c:	2b05      	cmp	r3, #5
 801368e:	bfc4      	itt	gt
 8013690:	3b04      	subgt	r3, #4
 8013692:	931e      	strgt	r3, [sp, #120]	; 0x78
 8013694:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013696:	f1a3 0302 	sub.w	r3, r3, #2
 801369a:	bfcc      	ite	gt
 801369c:	2600      	movgt	r6, #0
 801369e:	2601      	movle	r6, #1
 80136a0:	2b03      	cmp	r3, #3
 80136a2:	f200 80af 	bhi.w	8013804 <_dtoa_r+0x334>
 80136a6:	e8df f003 	tbb	[pc, r3]
 80136aa:	8583      	.short	0x8583
 80136ac:	772d      	.short	0x772d
 80136ae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80136b0:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80136b2:	441d      	add	r5, r3
 80136b4:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80136b8:	2b20      	cmp	r3, #32
 80136ba:	dd11      	ble.n	80136e0 <_dtoa_r+0x210>
 80136bc:	9a02      	ldr	r2, [sp, #8]
 80136be:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80136c2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80136c6:	fa22 f000 	lsr.w	r0, r2, r0
 80136ca:	fa09 f303 	lsl.w	r3, r9, r3
 80136ce:	4318      	orrs	r0, r3
 80136d0:	f7ec ff28 	bl	8000524 <__aeabi_ui2d>
 80136d4:	2301      	movs	r3, #1
 80136d6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80136da:	3d01      	subs	r5, #1
 80136dc:	9310      	str	r3, [sp, #64]	; 0x40
 80136de:	e774      	b.n	80135ca <_dtoa_r+0xfa>
 80136e0:	f1c3 0020 	rsb	r0, r3, #32
 80136e4:	9b02      	ldr	r3, [sp, #8]
 80136e6:	fa03 f000 	lsl.w	r0, r3, r0
 80136ea:	e7f1      	b.n	80136d0 <_dtoa_r+0x200>
 80136ec:	2301      	movs	r3, #1
 80136ee:	e7b3      	b.n	8013658 <_dtoa_r+0x188>
 80136f0:	900d      	str	r0, [sp, #52]	; 0x34
 80136f2:	e7b2      	b.n	801365a <_dtoa_r+0x18a>
 80136f4:	f1cb 0300 	rsb	r3, fp, #0
 80136f8:	9308      	str	r3, [sp, #32]
 80136fa:	2300      	movs	r3, #0
 80136fc:	eba8 080b 	sub.w	r8, r8, fp
 8013700:	930c      	str	r3, [sp, #48]	; 0x30
 8013702:	e7bf      	b.n	8013684 <_dtoa_r+0x1b4>
 8013704:	2301      	movs	r3, #1
 8013706:	9309      	str	r3, [sp, #36]	; 0x24
 8013708:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801370a:	2b00      	cmp	r3, #0
 801370c:	dd7d      	ble.n	801380a <_dtoa_r+0x33a>
 801370e:	9304      	str	r3, [sp, #16]
 8013710:	4699      	mov	r9, r3
 8013712:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013714:	2200      	movs	r2, #0
 8013716:	606a      	str	r2, [r5, #4]
 8013718:	2104      	movs	r1, #4
 801371a:	f101 0214 	add.w	r2, r1, #20
 801371e:	429a      	cmp	r2, r3
 8013720:	d978      	bls.n	8013814 <_dtoa_r+0x344>
 8013722:	6869      	ldr	r1, [r5, #4]
 8013724:	4620      	mov	r0, r4
 8013726:	f001 fdad 	bl	8015284 <_Balloc>
 801372a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801372c:	6028      	str	r0, [r5, #0]
 801372e:	681b      	ldr	r3, [r3, #0]
 8013730:	9306      	str	r3, [sp, #24]
 8013732:	f1b9 0f0e 	cmp.w	r9, #14
 8013736:	f200 80ee 	bhi.w	8013916 <_dtoa_r+0x446>
 801373a:	2e00      	cmp	r6, #0
 801373c:	f000 80eb 	beq.w	8013916 <_dtoa_r+0x446>
 8013740:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013744:	f1bb 0f00 	cmp.w	fp, #0
 8013748:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 801374c:	dd77      	ble.n	801383e <_dtoa_r+0x36e>
 801374e:	4a25      	ldr	r2, [pc, #148]	; (80137e4 <_dtoa_r+0x314>)
 8013750:	f00b 030f 	and.w	r3, fp, #15
 8013754:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801375c:	ea4f 162b 	mov.w	r6, fp, asr #4
 8013760:	06f0      	lsls	r0, r6, #27
 8013762:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013766:	d55a      	bpl.n	801381e <_dtoa_r+0x34e>
 8013768:	4b1f      	ldr	r3, [pc, #124]	; (80137e8 <_dtoa_r+0x318>)
 801376a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801376e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013772:	f7ed f877 	bl	8000864 <__aeabi_ddiv>
 8013776:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801377a:	f006 060f 	and.w	r6, r6, #15
 801377e:	2503      	movs	r5, #3
 8013780:	4f19      	ldr	r7, [pc, #100]	; (80137e8 <_dtoa_r+0x318>)
 8013782:	2e00      	cmp	r6, #0
 8013784:	d14d      	bne.n	8013822 <_dtoa_r+0x352>
 8013786:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801378a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801378e:	f7ed f869 	bl	8000864 <__aeabi_ddiv>
 8013792:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013796:	e06c      	b.n	8013872 <_dtoa_r+0x3a2>
 8013798:	2301      	movs	r3, #1
 801379a:	9309      	str	r3, [sp, #36]	; 0x24
 801379c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801379e:	445b      	add	r3, fp
 80137a0:	f103 0901 	add.w	r9, r3, #1
 80137a4:	9304      	str	r3, [sp, #16]
 80137a6:	464b      	mov	r3, r9
 80137a8:	2b01      	cmp	r3, #1
 80137aa:	bfb8      	it	lt
 80137ac:	2301      	movlt	r3, #1
 80137ae:	e7b0      	b.n	8013712 <_dtoa_r+0x242>
 80137b0:	2300      	movs	r3, #0
 80137b2:	e7a8      	b.n	8013706 <_dtoa_r+0x236>
 80137b4:	2300      	movs	r3, #0
 80137b6:	e7f0      	b.n	801379a <_dtoa_r+0x2ca>
 80137b8:	636f4361 	.word	0x636f4361
 80137bc:	3fd287a7 	.word	0x3fd287a7
 80137c0:	8b60c8b3 	.word	0x8b60c8b3
 80137c4:	3fc68a28 	.word	0x3fc68a28
 80137c8:	509f79fb 	.word	0x509f79fb
 80137cc:	3fd34413 	.word	0x3fd34413
 80137d0:	7ff00000 	.word	0x7ff00000
 80137d4:	08017ab1 	.word	0x08017ab1
 80137d8:	08017aa8 	.word	0x08017aa8
 80137dc:	08017a2b 	.word	0x08017a2b
 80137e0:	3ff80000 	.word	0x3ff80000
 80137e4:	08017b50 	.word	0x08017b50
 80137e8:	08017b28 	.word	0x08017b28
 80137ec:	2601      	movs	r6, #1
 80137ee:	2300      	movs	r3, #0
 80137f0:	931e      	str	r3, [sp, #120]	; 0x78
 80137f2:	9609      	str	r6, [sp, #36]	; 0x24
 80137f4:	f04f 33ff 	mov.w	r3, #4294967295
 80137f8:	9304      	str	r3, [sp, #16]
 80137fa:	4699      	mov	r9, r3
 80137fc:	2200      	movs	r2, #0
 80137fe:	2312      	movs	r3, #18
 8013800:	921f      	str	r2, [sp, #124]	; 0x7c
 8013802:	e786      	b.n	8013712 <_dtoa_r+0x242>
 8013804:	2301      	movs	r3, #1
 8013806:	9309      	str	r3, [sp, #36]	; 0x24
 8013808:	e7f4      	b.n	80137f4 <_dtoa_r+0x324>
 801380a:	2301      	movs	r3, #1
 801380c:	9304      	str	r3, [sp, #16]
 801380e:	4699      	mov	r9, r3
 8013810:	461a      	mov	r2, r3
 8013812:	e7f5      	b.n	8013800 <_dtoa_r+0x330>
 8013814:	686a      	ldr	r2, [r5, #4]
 8013816:	3201      	adds	r2, #1
 8013818:	606a      	str	r2, [r5, #4]
 801381a:	0049      	lsls	r1, r1, #1
 801381c:	e77d      	b.n	801371a <_dtoa_r+0x24a>
 801381e:	2502      	movs	r5, #2
 8013820:	e7ae      	b.n	8013780 <_dtoa_r+0x2b0>
 8013822:	07f1      	lsls	r1, r6, #31
 8013824:	d508      	bpl.n	8013838 <_dtoa_r+0x368>
 8013826:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801382a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801382e:	f7ec feef 	bl	8000610 <__aeabi_dmul>
 8013832:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013836:	3501      	adds	r5, #1
 8013838:	1076      	asrs	r6, r6, #1
 801383a:	3708      	adds	r7, #8
 801383c:	e7a1      	b.n	8013782 <_dtoa_r+0x2b2>
 801383e:	f000 80a5 	beq.w	801398c <_dtoa_r+0x4bc>
 8013842:	f1cb 0600 	rsb	r6, fp, #0
 8013846:	4ba3      	ldr	r3, [pc, #652]	; (8013ad4 <_dtoa_r+0x604>)
 8013848:	4fa3      	ldr	r7, [pc, #652]	; (8013ad8 <_dtoa_r+0x608>)
 801384a:	f006 020f 	and.w	r2, r6, #15
 801384e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013856:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801385a:	f7ec fed9 	bl	8000610 <__aeabi_dmul>
 801385e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013862:	1136      	asrs	r6, r6, #4
 8013864:	2300      	movs	r3, #0
 8013866:	2502      	movs	r5, #2
 8013868:	2e00      	cmp	r6, #0
 801386a:	f040 8084 	bne.w	8013976 <_dtoa_r+0x4a6>
 801386e:	2b00      	cmp	r3, #0
 8013870:	d18f      	bne.n	8013792 <_dtoa_r+0x2c2>
 8013872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013874:	2b00      	cmp	r3, #0
 8013876:	f000 808b 	beq.w	8013990 <_dtoa_r+0x4c0>
 801387a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801387e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013882:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013886:	2200      	movs	r2, #0
 8013888:	4b94      	ldr	r3, [pc, #592]	; (8013adc <_dtoa_r+0x60c>)
 801388a:	f7ed f933 	bl	8000af4 <__aeabi_dcmplt>
 801388e:	2800      	cmp	r0, #0
 8013890:	d07e      	beq.n	8013990 <_dtoa_r+0x4c0>
 8013892:	f1b9 0f00 	cmp.w	r9, #0
 8013896:	d07b      	beq.n	8013990 <_dtoa_r+0x4c0>
 8013898:	9b04      	ldr	r3, [sp, #16]
 801389a:	2b00      	cmp	r3, #0
 801389c:	dd37      	ble.n	801390e <_dtoa_r+0x43e>
 801389e:	2200      	movs	r2, #0
 80138a0:	4b8f      	ldr	r3, [pc, #572]	; (8013ae0 <_dtoa_r+0x610>)
 80138a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80138a6:	f7ec feb3 	bl	8000610 <__aeabi_dmul>
 80138aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80138ae:	9e04      	ldr	r6, [sp, #16]
 80138b0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80138b4:	3501      	adds	r5, #1
 80138b6:	4628      	mov	r0, r5
 80138b8:	f7ec fe44 	bl	8000544 <__aeabi_i2d>
 80138bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80138c0:	f7ec fea6 	bl	8000610 <__aeabi_dmul>
 80138c4:	4b87      	ldr	r3, [pc, #540]	; (8013ae4 <_dtoa_r+0x614>)
 80138c6:	2200      	movs	r2, #0
 80138c8:	f7ec fcf0 	bl	80002ac <__adddf3>
 80138cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80138d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80138d2:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80138d6:	950b      	str	r5, [sp, #44]	; 0x2c
 80138d8:	2e00      	cmp	r6, #0
 80138da:	d15c      	bne.n	8013996 <_dtoa_r+0x4c6>
 80138dc:	2200      	movs	r2, #0
 80138de:	4b82      	ldr	r3, [pc, #520]	; (8013ae8 <_dtoa_r+0x618>)
 80138e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80138e4:	f7ec fce0 	bl	80002a8 <__aeabi_dsub>
 80138e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80138ea:	462b      	mov	r3, r5
 80138ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80138f0:	f7ed f91e 	bl	8000b30 <__aeabi_dcmpgt>
 80138f4:	2800      	cmp	r0, #0
 80138f6:	f040 82f7 	bne.w	8013ee8 <_dtoa_r+0xa18>
 80138fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80138fc:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8013900:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013904:	f7ed f8f6 	bl	8000af4 <__aeabi_dcmplt>
 8013908:	2800      	cmp	r0, #0
 801390a:	f040 82eb 	bne.w	8013ee4 <_dtoa_r+0xa14>
 801390e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013912:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013916:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013918:	2b00      	cmp	r3, #0
 801391a:	f2c0 8151 	blt.w	8013bc0 <_dtoa_r+0x6f0>
 801391e:	f1bb 0f0e 	cmp.w	fp, #14
 8013922:	f300 814d 	bgt.w	8013bc0 <_dtoa_r+0x6f0>
 8013926:	4b6b      	ldr	r3, [pc, #428]	; (8013ad4 <_dtoa_r+0x604>)
 8013928:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801392c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013930:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8013934:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013936:	2b00      	cmp	r3, #0
 8013938:	f280 80da 	bge.w	8013af0 <_dtoa_r+0x620>
 801393c:	f1b9 0f00 	cmp.w	r9, #0
 8013940:	f300 80d6 	bgt.w	8013af0 <_dtoa_r+0x620>
 8013944:	f040 82cd 	bne.w	8013ee2 <_dtoa_r+0xa12>
 8013948:	2200      	movs	r2, #0
 801394a:	4b67      	ldr	r3, [pc, #412]	; (8013ae8 <_dtoa_r+0x618>)
 801394c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013950:	f7ec fe5e 	bl	8000610 <__aeabi_dmul>
 8013954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013958:	f7ed f8e0 	bl	8000b1c <__aeabi_dcmpge>
 801395c:	464e      	mov	r6, r9
 801395e:	464f      	mov	r7, r9
 8013960:	2800      	cmp	r0, #0
 8013962:	f040 82a4 	bne.w	8013eae <_dtoa_r+0x9de>
 8013966:	9b06      	ldr	r3, [sp, #24]
 8013968:	9a06      	ldr	r2, [sp, #24]
 801396a:	1c5d      	adds	r5, r3, #1
 801396c:	2331      	movs	r3, #49	; 0x31
 801396e:	7013      	strb	r3, [r2, #0]
 8013970:	f10b 0b01 	add.w	fp, fp, #1
 8013974:	e29f      	b.n	8013eb6 <_dtoa_r+0x9e6>
 8013976:	07f2      	lsls	r2, r6, #31
 8013978:	d505      	bpl.n	8013986 <_dtoa_r+0x4b6>
 801397a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801397e:	f7ec fe47 	bl	8000610 <__aeabi_dmul>
 8013982:	3501      	adds	r5, #1
 8013984:	2301      	movs	r3, #1
 8013986:	1076      	asrs	r6, r6, #1
 8013988:	3708      	adds	r7, #8
 801398a:	e76d      	b.n	8013868 <_dtoa_r+0x398>
 801398c:	2502      	movs	r5, #2
 801398e:	e770      	b.n	8013872 <_dtoa_r+0x3a2>
 8013990:	465f      	mov	r7, fp
 8013992:	464e      	mov	r6, r9
 8013994:	e78f      	b.n	80138b6 <_dtoa_r+0x3e6>
 8013996:	9a06      	ldr	r2, [sp, #24]
 8013998:	4b4e      	ldr	r3, [pc, #312]	; (8013ad4 <_dtoa_r+0x604>)
 801399a:	4432      	add	r2, r6
 801399c:	9211      	str	r2, [sp, #68]	; 0x44
 801399e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80139a0:	1e71      	subs	r1, r6, #1
 80139a2:	2a00      	cmp	r2, #0
 80139a4:	d048      	beq.n	8013a38 <_dtoa_r+0x568>
 80139a6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80139aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ae:	2000      	movs	r0, #0
 80139b0:	494e      	ldr	r1, [pc, #312]	; (8013aec <_dtoa_r+0x61c>)
 80139b2:	f7ec ff57 	bl	8000864 <__aeabi_ddiv>
 80139b6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80139ba:	f7ec fc75 	bl	80002a8 <__aeabi_dsub>
 80139be:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80139c2:	9d06      	ldr	r5, [sp, #24]
 80139c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80139c8:	f7ed f8d2 	bl	8000b70 <__aeabi_d2iz>
 80139cc:	4606      	mov	r6, r0
 80139ce:	f7ec fdb9 	bl	8000544 <__aeabi_i2d>
 80139d2:	4602      	mov	r2, r0
 80139d4:	460b      	mov	r3, r1
 80139d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80139da:	f7ec fc65 	bl	80002a8 <__aeabi_dsub>
 80139de:	3630      	adds	r6, #48	; 0x30
 80139e0:	f805 6b01 	strb.w	r6, [r5], #1
 80139e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80139e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80139ec:	f7ed f882 	bl	8000af4 <__aeabi_dcmplt>
 80139f0:	2800      	cmp	r0, #0
 80139f2:	d165      	bne.n	8013ac0 <_dtoa_r+0x5f0>
 80139f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80139f8:	2000      	movs	r0, #0
 80139fa:	4938      	ldr	r1, [pc, #224]	; (8013adc <_dtoa_r+0x60c>)
 80139fc:	f7ec fc54 	bl	80002a8 <__aeabi_dsub>
 8013a00:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013a04:	f7ed f876 	bl	8000af4 <__aeabi_dcmplt>
 8013a08:	2800      	cmp	r0, #0
 8013a0a:	f040 80b9 	bne.w	8013b80 <_dtoa_r+0x6b0>
 8013a0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013a10:	429d      	cmp	r5, r3
 8013a12:	f43f af7c 	beq.w	801390e <_dtoa_r+0x43e>
 8013a16:	2200      	movs	r2, #0
 8013a18:	4b31      	ldr	r3, [pc, #196]	; (8013ae0 <_dtoa_r+0x610>)
 8013a1a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013a1e:	f7ec fdf7 	bl	8000610 <__aeabi_dmul>
 8013a22:	2200      	movs	r2, #0
 8013a24:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013a28:	4b2d      	ldr	r3, [pc, #180]	; (8013ae0 <_dtoa_r+0x610>)
 8013a2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a2e:	f7ec fdef 	bl	8000610 <__aeabi_dmul>
 8013a32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a36:	e7c5      	b.n	80139c4 <_dtoa_r+0x4f4>
 8013a38:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8013a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013a40:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013a44:	f7ec fde4 	bl	8000610 <__aeabi_dmul>
 8013a48:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013a4c:	9d06      	ldr	r5, [sp, #24]
 8013a4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a52:	f7ed f88d 	bl	8000b70 <__aeabi_d2iz>
 8013a56:	4606      	mov	r6, r0
 8013a58:	f7ec fd74 	bl	8000544 <__aeabi_i2d>
 8013a5c:	3630      	adds	r6, #48	; 0x30
 8013a5e:	4602      	mov	r2, r0
 8013a60:	460b      	mov	r3, r1
 8013a62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a66:	f7ec fc1f 	bl	80002a8 <__aeabi_dsub>
 8013a6a:	f805 6b01 	strb.w	r6, [r5], #1
 8013a6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013a70:	42ab      	cmp	r3, r5
 8013a72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013a76:	f04f 0200 	mov.w	r2, #0
 8013a7a:	d125      	bne.n	8013ac8 <_dtoa_r+0x5f8>
 8013a7c:	4b1b      	ldr	r3, [pc, #108]	; (8013aec <_dtoa_r+0x61c>)
 8013a7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013a82:	f7ec fc13 	bl	80002ac <__adddf3>
 8013a86:	4602      	mov	r2, r0
 8013a88:	460b      	mov	r3, r1
 8013a8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013a8e:	f7ed f84f 	bl	8000b30 <__aeabi_dcmpgt>
 8013a92:	2800      	cmp	r0, #0
 8013a94:	d174      	bne.n	8013b80 <_dtoa_r+0x6b0>
 8013a96:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013a9a:	2000      	movs	r0, #0
 8013a9c:	4913      	ldr	r1, [pc, #76]	; (8013aec <_dtoa_r+0x61c>)
 8013a9e:	f7ec fc03 	bl	80002a8 <__aeabi_dsub>
 8013aa2:	4602      	mov	r2, r0
 8013aa4:	460b      	mov	r3, r1
 8013aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013aaa:	f7ed f823 	bl	8000af4 <__aeabi_dcmplt>
 8013aae:	2800      	cmp	r0, #0
 8013ab0:	f43f af2d 	beq.w	801390e <_dtoa_r+0x43e>
 8013ab4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013ab8:	2b30      	cmp	r3, #48	; 0x30
 8013aba:	f105 32ff 	add.w	r2, r5, #4294967295
 8013abe:	d001      	beq.n	8013ac4 <_dtoa_r+0x5f4>
 8013ac0:	46bb      	mov	fp, r7
 8013ac2:	e04c      	b.n	8013b5e <_dtoa_r+0x68e>
 8013ac4:	4615      	mov	r5, r2
 8013ac6:	e7f5      	b.n	8013ab4 <_dtoa_r+0x5e4>
 8013ac8:	4b05      	ldr	r3, [pc, #20]	; (8013ae0 <_dtoa_r+0x610>)
 8013aca:	f7ec fda1 	bl	8000610 <__aeabi_dmul>
 8013ace:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013ad2:	e7bc      	b.n	8013a4e <_dtoa_r+0x57e>
 8013ad4:	08017b50 	.word	0x08017b50
 8013ad8:	08017b28 	.word	0x08017b28
 8013adc:	3ff00000 	.word	0x3ff00000
 8013ae0:	40240000 	.word	0x40240000
 8013ae4:	401c0000 	.word	0x401c0000
 8013ae8:	40140000 	.word	0x40140000
 8013aec:	3fe00000 	.word	0x3fe00000
 8013af0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8013af4:	9d06      	ldr	r5, [sp, #24]
 8013af6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013afa:	4630      	mov	r0, r6
 8013afc:	4639      	mov	r1, r7
 8013afe:	f7ec feb1 	bl	8000864 <__aeabi_ddiv>
 8013b02:	f7ed f835 	bl	8000b70 <__aeabi_d2iz>
 8013b06:	4680      	mov	r8, r0
 8013b08:	f7ec fd1c 	bl	8000544 <__aeabi_i2d>
 8013b0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013b10:	f7ec fd7e 	bl	8000610 <__aeabi_dmul>
 8013b14:	4602      	mov	r2, r0
 8013b16:	460b      	mov	r3, r1
 8013b18:	4630      	mov	r0, r6
 8013b1a:	4639      	mov	r1, r7
 8013b1c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8013b20:	f7ec fbc2 	bl	80002a8 <__aeabi_dsub>
 8013b24:	f805 6b01 	strb.w	r6, [r5], #1
 8013b28:	9e06      	ldr	r6, [sp, #24]
 8013b2a:	1bae      	subs	r6, r5, r6
 8013b2c:	45b1      	cmp	r9, r6
 8013b2e:	4602      	mov	r2, r0
 8013b30:	460b      	mov	r3, r1
 8013b32:	d138      	bne.n	8013ba6 <_dtoa_r+0x6d6>
 8013b34:	f7ec fbba 	bl	80002ac <__adddf3>
 8013b38:	4606      	mov	r6, r0
 8013b3a:	460f      	mov	r7, r1
 8013b3c:	4602      	mov	r2, r0
 8013b3e:	460b      	mov	r3, r1
 8013b40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013b44:	f7ec ffd6 	bl	8000af4 <__aeabi_dcmplt>
 8013b48:	b9c8      	cbnz	r0, 8013b7e <_dtoa_r+0x6ae>
 8013b4a:	4632      	mov	r2, r6
 8013b4c:	463b      	mov	r3, r7
 8013b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013b52:	f7ec ffc5 	bl	8000ae0 <__aeabi_dcmpeq>
 8013b56:	b110      	cbz	r0, 8013b5e <_dtoa_r+0x68e>
 8013b58:	f018 0f01 	tst.w	r8, #1
 8013b5c:	d10f      	bne.n	8013b7e <_dtoa_r+0x6ae>
 8013b5e:	4651      	mov	r1, sl
 8013b60:	4620      	mov	r0, r4
 8013b62:	f001 fbc3 	bl	80152ec <_Bfree>
 8013b66:	2300      	movs	r3, #0
 8013b68:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8013b6a:	702b      	strb	r3, [r5, #0]
 8013b6c:	f10b 0301 	add.w	r3, fp, #1
 8013b70:	6013      	str	r3, [r2, #0]
 8013b72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	f43f acf0 	beq.w	801355a <_dtoa_r+0x8a>
 8013b7a:	601d      	str	r5, [r3, #0]
 8013b7c:	e4ed      	b.n	801355a <_dtoa_r+0x8a>
 8013b7e:	465f      	mov	r7, fp
 8013b80:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013b84:	2a39      	cmp	r2, #57	; 0x39
 8013b86:	f105 33ff 	add.w	r3, r5, #4294967295
 8013b8a:	d106      	bne.n	8013b9a <_dtoa_r+0x6ca>
 8013b8c:	9a06      	ldr	r2, [sp, #24]
 8013b8e:	429a      	cmp	r2, r3
 8013b90:	d107      	bne.n	8013ba2 <_dtoa_r+0x6d2>
 8013b92:	2330      	movs	r3, #48	; 0x30
 8013b94:	7013      	strb	r3, [r2, #0]
 8013b96:	3701      	adds	r7, #1
 8013b98:	4613      	mov	r3, r2
 8013b9a:	781a      	ldrb	r2, [r3, #0]
 8013b9c:	3201      	adds	r2, #1
 8013b9e:	701a      	strb	r2, [r3, #0]
 8013ba0:	e78e      	b.n	8013ac0 <_dtoa_r+0x5f0>
 8013ba2:	461d      	mov	r5, r3
 8013ba4:	e7ec      	b.n	8013b80 <_dtoa_r+0x6b0>
 8013ba6:	2200      	movs	r2, #0
 8013ba8:	4bb4      	ldr	r3, [pc, #720]	; (8013e7c <_dtoa_r+0x9ac>)
 8013baa:	f7ec fd31 	bl	8000610 <__aeabi_dmul>
 8013bae:	2200      	movs	r2, #0
 8013bb0:	2300      	movs	r3, #0
 8013bb2:	4606      	mov	r6, r0
 8013bb4:	460f      	mov	r7, r1
 8013bb6:	f7ec ff93 	bl	8000ae0 <__aeabi_dcmpeq>
 8013bba:	2800      	cmp	r0, #0
 8013bbc:	d09b      	beq.n	8013af6 <_dtoa_r+0x626>
 8013bbe:	e7ce      	b.n	8013b5e <_dtoa_r+0x68e>
 8013bc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013bc2:	2a00      	cmp	r2, #0
 8013bc4:	f000 8129 	beq.w	8013e1a <_dtoa_r+0x94a>
 8013bc8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013bca:	2a01      	cmp	r2, #1
 8013bcc:	f300 810e 	bgt.w	8013dec <_dtoa_r+0x91c>
 8013bd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013bd2:	2a00      	cmp	r2, #0
 8013bd4:	f000 8106 	beq.w	8013de4 <_dtoa_r+0x914>
 8013bd8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013bdc:	9e08      	ldr	r6, [sp, #32]
 8013bde:	4645      	mov	r5, r8
 8013be0:	9a07      	ldr	r2, [sp, #28]
 8013be2:	2101      	movs	r1, #1
 8013be4:	441a      	add	r2, r3
 8013be6:	4620      	mov	r0, r4
 8013be8:	4498      	add	r8, r3
 8013bea:	9207      	str	r2, [sp, #28]
 8013bec:	f001 fc5c 	bl	80154a8 <__i2b>
 8013bf0:	4607      	mov	r7, r0
 8013bf2:	2d00      	cmp	r5, #0
 8013bf4:	dd0b      	ble.n	8013c0e <_dtoa_r+0x73e>
 8013bf6:	9b07      	ldr	r3, [sp, #28]
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	dd08      	ble.n	8013c0e <_dtoa_r+0x73e>
 8013bfc:	42ab      	cmp	r3, r5
 8013bfe:	9a07      	ldr	r2, [sp, #28]
 8013c00:	bfa8      	it	ge
 8013c02:	462b      	movge	r3, r5
 8013c04:	eba8 0803 	sub.w	r8, r8, r3
 8013c08:	1aed      	subs	r5, r5, r3
 8013c0a:	1ad3      	subs	r3, r2, r3
 8013c0c:	9307      	str	r3, [sp, #28]
 8013c0e:	9b08      	ldr	r3, [sp, #32]
 8013c10:	b1fb      	cbz	r3, 8013c52 <_dtoa_r+0x782>
 8013c12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	f000 8104 	beq.w	8013e22 <_dtoa_r+0x952>
 8013c1a:	2e00      	cmp	r6, #0
 8013c1c:	dd11      	ble.n	8013c42 <_dtoa_r+0x772>
 8013c1e:	4639      	mov	r1, r7
 8013c20:	4632      	mov	r2, r6
 8013c22:	4620      	mov	r0, r4
 8013c24:	f001 fcd6 	bl	80155d4 <__pow5mult>
 8013c28:	4652      	mov	r2, sl
 8013c2a:	4601      	mov	r1, r0
 8013c2c:	4607      	mov	r7, r0
 8013c2e:	4620      	mov	r0, r4
 8013c30:	f001 fc43 	bl	80154ba <__multiply>
 8013c34:	4651      	mov	r1, sl
 8013c36:	900a      	str	r0, [sp, #40]	; 0x28
 8013c38:	4620      	mov	r0, r4
 8013c3a:	f001 fb57 	bl	80152ec <_Bfree>
 8013c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013c40:	469a      	mov	sl, r3
 8013c42:	9b08      	ldr	r3, [sp, #32]
 8013c44:	1b9a      	subs	r2, r3, r6
 8013c46:	d004      	beq.n	8013c52 <_dtoa_r+0x782>
 8013c48:	4651      	mov	r1, sl
 8013c4a:	4620      	mov	r0, r4
 8013c4c:	f001 fcc2 	bl	80155d4 <__pow5mult>
 8013c50:	4682      	mov	sl, r0
 8013c52:	2101      	movs	r1, #1
 8013c54:	4620      	mov	r0, r4
 8013c56:	f001 fc27 	bl	80154a8 <__i2b>
 8013c5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	4606      	mov	r6, r0
 8013c60:	f340 80e1 	ble.w	8013e26 <_dtoa_r+0x956>
 8013c64:	461a      	mov	r2, r3
 8013c66:	4601      	mov	r1, r0
 8013c68:	4620      	mov	r0, r4
 8013c6a:	f001 fcb3 	bl	80155d4 <__pow5mult>
 8013c6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013c70:	2b01      	cmp	r3, #1
 8013c72:	4606      	mov	r6, r0
 8013c74:	f340 80da 	ble.w	8013e2c <_dtoa_r+0x95c>
 8013c78:	2300      	movs	r3, #0
 8013c7a:	9308      	str	r3, [sp, #32]
 8013c7c:	6933      	ldr	r3, [r6, #16]
 8013c7e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013c82:	6918      	ldr	r0, [r3, #16]
 8013c84:	f001 fbc2 	bl	801540c <__hi0bits>
 8013c88:	f1c0 0020 	rsb	r0, r0, #32
 8013c8c:	9b07      	ldr	r3, [sp, #28]
 8013c8e:	4418      	add	r0, r3
 8013c90:	f010 001f 	ands.w	r0, r0, #31
 8013c94:	f000 80f0 	beq.w	8013e78 <_dtoa_r+0x9a8>
 8013c98:	f1c0 0320 	rsb	r3, r0, #32
 8013c9c:	2b04      	cmp	r3, #4
 8013c9e:	f340 80e2 	ble.w	8013e66 <_dtoa_r+0x996>
 8013ca2:	9b07      	ldr	r3, [sp, #28]
 8013ca4:	f1c0 001c 	rsb	r0, r0, #28
 8013ca8:	4480      	add	r8, r0
 8013caa:	4405      	add	r5, r0
 8013cac:	4403      	add	r3, r0
 8013cae:	9307      	str	r3, [sp, #28]
 8013cb0:	f1b8 0f00 	cmp.w	r8, #0
 8013cb4:	dd05      	ble.n	8013cc2 <_dtoa_r+0x7f2>
 8013cb6:	4651      	mov	r1, sl
 8013cb8:	4642      	mov	r2, r8
 8013cba:	4620      	mov	r0, r4
 8013cbc:	f001 fcd8 	bl	8015670 <__lshift>
 8013cc0:	4682      	mov	sl, r0
 8013cc2:	9b07      	ldr	r3, [sp, #28]
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	dd05      	ble.n	8013cd4 <_dtoa_r+0x804>
 8013cc8:	4631      	mov	r1, r6
 8013cca:	461a      	mov	r2, r3
 8013ccc:	4620      	mov	r0, r4
 8013cce:	f001 fccf 	bl	8015670 <__lshift>
 8013cd2:	4606      	mov	r6, r0
 8013cd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	f000 80d2 	beq.w	8013e80 <_dtoa_r+0x9b0>
 8013cdc:	4631      	mov	r1, r6
 8013cde:	4650      	mov	r0, sl
 8013ce0:	f001 fd17 	bl	8015712 <__mcmp>
 8013ce4:	2800      	cmp	r0, #0
 8013ce6:	f280 80cb 	bge.w	8013e80 <_dtoa_r+0x9b0>
 8013cea:	2300      	movs	r3, #0
 8013cec:	4651      	mov	r1, sl
 8013cee:	220a      	movs	r2, #10
 8013cf0:	4620      	mov	r0, r4
 8013cf2:	f001 fb12 	bl	801531a <__multadd>
 8013cf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cf8:	f10b 3bff 	add.w	fp, fp, #4294967295
 8013cfc:	4682      	mov	sl, r0
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	f000 81aa 	beq.w	8014058 <_dtoa_r+0xb88>
 8013d04:	2300      	movs	r3, #0
 8013d06:	4639      	mov	r1, r7
 8013d08:	220a      	movs	r2, #10
 8013d0a:	4620      	mov	r0, r4
 8013d0c:	f001 fb05 	bl	801531a <__multadd>
 8013d10:	9b04      	ldr	r3, [sp, #16]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	4607      	mov	r7, r0
 8013d16:	dc03      	bgt.n	8013d20 <_dtoa_r+0x850>
 8013d18:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013d1a:	2b02      	cmp	r3, #2
 8013d1c:	f300 80b8 	bgt.w	8013e90 <_dtoa_r+0x9c0>
 8013d20:	2d00      	cmp	r5, #0
 8013d22:	dd05      	ble.n	8013d30 <_dtoa_r+0x860>
 8013d24:	4639      	mov	r1, r7
 8013d26:	462a      	mov	r2, r5
 8013d28:	4620      	mov	r0, r4
 8013d2a:	f001 fca1 	bl	8015670 <__lshift>
 8013d2e:	4607      	mov	r7, r0
 8013d30:	9b08      	ldr	r3, [sp, #32]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	f000 8110 	beq.w	8013f58 <_dtoa_r+0xa88>
 8013d38:	6879      	ldr	r1, [r7, #4]
 8013d3a:	4620      	mov	r0, r4
 8013d3c:	f001 faa2 	bl	8015284 <_Balloc>
 8013d40:	693a      	ldr	r2, [r7, #16]
 8013d42:	3202      	adds	r2, #2
 8013d44:	4605      	mov	r5, r0
 8013d46:	0092      	lsls	r2, r2, #2
 8013d48:	f107 010c 	add.w	r1, r7, #12
 8013d4c:	300c      	adds	r0, #12
 8013d4e:	f7fb fcdd 	bl	800f70c <memcpy>
 8013d52:	2201      	movs	r2, #1
 8013d54:	4629      	mov	r1, r5
 8013d56:	4620      	mov	r0, r4
 8013d58:	f001 fc8a 	bl	8015670 <__lshift>
 8013d5c:	9b02      	ldr	r3, [sp, #8]
 8013d5e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8013d62:	9707      	str	r7, [sp, #28]
 8013d64:	f003 0301 	and.w	r3, r3, #1
 8013d68:	4607      	mov	r7, r0
 8013d6a:	9308      	str	r3, [sp, #32]
 8013d6c:	4631      	mov	r1, r6
 8013d6e:	4650      	mov	r0, sl
 8013d70:	f7ff fb20 	bl	80133b4 <quorem>
 8013d74:	9907      	ldr	r1, [sp, #28]
 8013d76:	4605      	mov	r5, r0
 8013d78:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013d7c:	4650      	mov	r0, sl
 8013d7e:	f001 fcc8 	bl	8015712 <__mcmp>
 8013d82:	463a      	mov	r2, r7
 8013d84:	9002      	str	r0, [sp, #8]
 8013d86:	4631      	mov	r1, r6
 8013d88:	4620      	mov	r0, r4
 8013d8a:	f001 fcdc 	bl	8015746 <__mdiff>
 8013d8e:	68c3      	ldr	r3, [r0, #12]
 8013d90:	4602      	mov	r2, r0
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	f040 80e2 	bne.w	8013f5c <_dtoa_r+0xa8c>
 8013d98:	4601      	mov	r1, r0
 8013d9a:	9009      	str	r0, [sp, #36]	; 0x24
 8013d9c:	4650      	mov	r0, sl
 8013d9e:	f001 fcb8 	bl	8015712 <__mcmp>
 8013da2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013da4:	4603      	mov	r3, r0
 8013da6:	4611      	mov	r1, r2
 8013da8:	4620      	mov	r0, r4
 8013daa:	9309      	str	r3, [sp, #36]	; 0x24
 8013dac:	f001 fa9e 	bl	80152ec <_Bfree>
 8013db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	f040 80d4 	bne.w	8013f60 <_dtoa_r+0xa90>
 8013db8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013dba:	2a00      	cmp	r2, #0
 8013dbc:	f040 80d0 	bne.w	8013f60 <_dtoa_r+0xa90>
 8013dc0:	9a08      	ldr	r2, [sp, #32]
 8013dc2:	2a00      	cmp	r2, #0
 8013dc4:	f040 80cc 	bne.w	8013f60 <_dtoa_r+0xa90>
 8013dc8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013dcc:	f000 80e8 	beq.w	8013fa0 <_dtoa_r+0xad0>
 8013dd0:	9b02      	ldr	r3, [sp, #8]
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	dd01      	ble.n	8013dda <_dtoa_r+0x90a>
 8013dd6:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8013dda:	f108 0501 	add.w	r5, r8, #1
 8013dde:	f888 9000 	strb.w	r9, [r8]
 8013de2:	e06a      	b.n	8013eba <_dtoa_r+0x9ea>
 8013de4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013de6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013dea:	e6f7      	b.n	8013bdc <_dtoa_r+0x70c>
 8013dec:	9b08      	ldr	r3, [sp, #32]
 8013dee:	f109 36ff 	add.w	r6, r9, #4294967295
 8013df2:	42b3      	cmp	r3, r6
 8013df4:	bfbf      	itttt	lt
 8013df6:	9b08      	ldrlt	r3, [sp, #32]
 8013df8:	9608      	strlt	r6, [sp, #32]
 8013dfa:	1af2      	sublt	r2, r6, r3
 8013dfc:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8013dfe:	bfb7      	itett	lt
 8013e00:	189b      	addlt	r3, r3, r2
 8013e02:	1b9e      	subge	r6, r3, r6
 8013e04:	930c      	strlt	r3, [sp, #48]	; 0x30
 8013e06:	2600      	movlt	r6, #0
 8013e08:	f1b9 0f00 	cmp.w	r9, #0
 8013e0c:	bfb9      	ittee	lt
 8013e0e:	eba8 0509 	sublt.w	r5, r8, r9
 8013e12:	2300      	movlt	r3, #0
 8013e14:	4645      	movge	r5, r8
 8013e16:	464b      	movge	r3, r9
 8013e18:	e6e2      	b.n	8013be0 <_dtoa_r+0x710>
 8013e1a:	9e08      	ldr	r6, [sp, #32]
 8013e1c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8013e1e:	4645      	mov	r5, r8
 8013e20:	e6e7      	b.n	8013bf2 <_dtoa_r+0x722>
 8013e22:	9a08      	ldr	r2, [sp, #32]
 8013e24:	e710      	b.n	8013c48 <_dtoa_r+0x778>
 8013e26:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013e28:	2b01      	cmp	r3, #1
 8013e2a:	dc18      	bgt.n	8013e5e <_dtoa_r+0x98e>
 8013e2c:	9b02      	ldr	r3, [sp, #8]
 8013e2e:	b9b3      	cbnz	r3, 8013e5e <_dtoa_r+0x98e>
 8013e30:	9b03      	ldr	r3, [sp, #12]
 8013e32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013e36:	b9a3      	cbnz	r3, 8013e62 <_dtoa_r+0x992>
 8013e38:	9b03      	ldr	r3, [sp, #12]
 8013e3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013e3e:	0d1b      	lsrs	r3, r3, #20
 8013e40:	051b      	lsls	r3, r3, #20
 8013e42:	b12b      	cbz	r3, 8013e50 <_dtoa_r+0x980>
 8013e44:	9b07      	ldr	r3, [sp, #28]
 8013e46:	3301      	adds	r3, #1
 8013e48:	9307      	str	r3, [sp, #28]
 8013e4a:	f108 0801 	add.w	r8, r8, #1
 8013e4e:	2301      	movs	r3, #1
 8013e50:	9308      	str	r3, [sp, #32]
 8013e52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013e54:	2b00      	cmp	r3, #0
 8013e56:	f47f af11 	bne.w	8013c7c <_dtoa_r+0x7ac>
 8013e5a:	2001      	movs	r0, #1
 8013e5c:	e716      	b.n	8013c8c <_dtoa_r+0x7bc>
 8013e5e:	2300      	movs	r3, #0
 8013e60:	e7f6      	b.n	8013e50 <_dtoa_r+0x980>
 8013e62:	9b02      	ldr	r3, [sp, #8]
 8013e64:	e7f4      	b.n	8013e50 <_dtoa_r+0x980>
 8013e66:	f43f af23 	beq.w	8013cb0 <_dtoa_r+0x7e0>
 8013e6a:	9a07      	ldr	r2, [sp, #28]
 8013e6c:	331c      	adds	r3, #28
 8013e6e:	441a      	add	r2, r3
 8013e70:	4498      	add	r8, r3
 8013e72:	441d      	add	r5, r3
 8013e74:	4613      	mov	r3, r2
 8013e76:	e71a      	b.n	8013cae <_dtoa_r+0x7de>
 8013e78:	4603      	mov	r3, r0
 8013e7a:	e7f6      	b.n	8013e6a <_dtoa_r+0x99a>
 8013e7c:	40240000 	.word	0x40240000
 8013e80:	f1b9 0f00 	cmp.w	r9, #0
 8013e84:	dc33      	bgt.n	8013eee <_dtoa_r+0xa1e>
 8013e86:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013e88:	2b02      	cmp	r3, #2
 8013e8a:	dd30      	ble.n	8013eee <_dtoa_r+0xa1e>
 8013e8c:	f8cd 9010 	str.w	r9, [sp, #16]
 8013e90:	9b04      	ldr	r3, [sp, #16]
 8013e92:	b963      	cbnz	r3, 8013eae <_dtoa_r+0x9de>
 8013e94:	4631      	mov	r1, r6
 8013e96:	2205      	movs	r2, #5
 8013e98:	4620      	mov	r0, r4
 8013e9a:	f001 fa3e 	bl	801531a <__multadd>
 8013e9e:	4601      	mov	r1, r0
 8013ea0:	4606      	mov	r6, r0
 8013ea2:	4650      	mov	r0, sl
 8013ea4:	f001 fc35 	bl	8015712 <__mcmp>
 8013ea8:	2800      	cmp	r0, #0
 8013eaa:	f73f ad5c 	bgt.w	8013966 <_dtoa_r+0x496>
 8013eae:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013eb0:	9d06      	ldr	r5, [sp, #24]
 8013eb2:	ea6f 0b03 	mvn.w	fp, r3
 8013eb6:	2300      	movs	r3, #0
 8013eb8:	9307      	str	r3, [sp, #28]
 8013eba:	4631      	mov	r1, r6
 8013ebc:	4620      	mov	r0, r4
 8013ebe:	f001 fa15 	bl	80152ec <_Bfree>
 8013ec2:	2f00      	cmp	r7, #0
 8013ec4:	f43f ae4b 	beq.w	8013b5e <_dtoa_r+0x68e>
 8013ec8:	9b07      	ldr	r3, [sp, #28]
 8013eca:	b12b      	cbz	r3, 8013ed8 <_dtoa_r+0xa08>
 8013ecc:	42bb      	cmp	r3, r7
 8013ece:	d003      	beq.n	8013ed8 <_dtoa_r+0xa08>
 8013ed0:	4619      	mov	r1, r3
 8013ed2:	4620      	mov	r0, r4
 8013ed4:	f001 fa0a 	bl	80152ec <_Bfree>
 8013ed8:	4639      	mov	r1, r7
 8013eda:	4620      	mov	r0, r4
 8013edc:	f001 fa06 	bl	80152ec <_Bfree>
 8013ee0:	e63d      	b.n	8013b5e <_dtoa_r+0x68e>
 8013ee2:	2600      	movs	r6, #0
 8013ee4:	4637      	mov	r7, r6
 8013ee6:	e7e2      	b.n	8013eae <_dtoa_r+0x9de>
 8013ee8:	46bb      	mov	fp, r7
 8013eea:	4637      	mov	r7, r6
 8013eec:	e53b      	b.n	8013966 <_dtoa_r+0x496>
 8013eee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ef0:	f8cd 9010 	str.w	r9, [sp, #16]
 8013ef4:	2b00      	cmp	r3, #0
 8013ef6:	f47f af13 	bne.w	8013d20 <_dtoa_r+0x850>
 8013efa:	9d06      	ldr	r5, [sp, #24]
 8013efc:	4631      	mov	r1, r6
 8013efe:	4650      	mov	r0, sl
 8013f00:	f7ff fa58 	bl	80133b4 <quorem>
 8013f04:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8013f08:	f805 9b01 	strb.w	r9, [r5], #1
 8013f0c:	9b06      	ldr	r3, [sp, #24]
 8013f0e:	9a04      	ldr	r2, [sp, #16]
 8013f10:	1aeb      	subs	r3, r5, r3
 8013f12:	429a      	cmp	r2, r3
 8013f14:	f300 8083 	bgt.w	801401e <_dtoa_r+0xb4e>
 8013f18:	9b06      	ldr	r3, [sp, #24]
 8013f1a:	2a01      	cmp	r2, #1
 8013f1c:	bfac      	ite	ge
 8013f1e:	189b      	addge	r3, r3, r2
 8013f20:	3301      	addlt	r3, #1
 8013f22:	4698      	mov	r8, r3
 8013f24:	2300      	movs	r3, #0
 8013f26:	9307      	str	r3, [sp, #28]
 8013f28:	4651      	mov	r1, sl
 8013f2a:	2201      	movs	r2, #1
 8013f2c:	4620      	mov	r0, r4
 8013f2e:	f001 fb9f 	bl	8015670 <__lshift>
 8013f32:	4631      	mov	r1, r6
 8013f34:	4682      	mov	sl, r0
 8013f36:	f001 fbec 	bl	8015712 <__mcmp>
 8013f3a:	2800      	cmp	r0, #0
 8013f3c:	dc35      	bgt.n	8013faa <_dtoa_r+0xada>
 8013f3e:	d102      	bne.n	8013f46 <_dtoa_r+0xa76>
 8013f40:	f019 0f01 	tst.w	r9, #1
 8013f44:	d131      	bne.n	8013faa <_dtoa_r+0xada>
 8013f46:	4645      	mov	r5, r8
 8013f48:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013f4c:	2b30      	cmp	r3, #48	; 0x30
 8013f4e:	f105 32ff 	add.w	r2, r5, #4294967295
 8013f52:	d1b2      	bne.n	8013eba <_dtoa_r+0x9ea>
 8013f54:	4615      	mov	r5, r2
 8013f56:	e7f7      	b.n	8013f48 <_dtoa_r+0xa78>
 8013f58:	4638      	mov	r0, r7
 8013f5a:	e6ff      	b.n	8013d5c <_dtoa_r+0x88c>
 8013f5c:	2301      	movs	r3, #1
 8013f5e:	e722      	b.n	8013da6 <_dtoa_r+0x8d6>
 8013f60:	9a02      	ldr	r2, [sp, #8]
 8013f62:	2a00      	cmp	r2, #0
 8013f64:	db04      	blt.n	8013f70 <_dtoa_r+0xaa0>
 8013f66:	d129      	bne.n	8013fbc <_dtoa_r+0xaec>
 8013f68:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8013f6a:	bb3a      	cbnz	r2, 8013fbc <_dtoa_r+0xaec>
 8013f6c:	9a08      	ldr	r2, [sp, #32]
 8013f6e:	bb2a      	cbnz	r2, 8013fbc <_dtoa_r+0xaec>
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	f77f af32 	ble.w	8013dda <_dtoa_r+0x90a>
 8013f76:	4651      	mov	r1, sl
 8013f78:	2201      	movs	r2, #1
 8013f7a:	4620      	mov	r0, r4
 8013f7c:	f001 fb78 	bl	8015670 <__lshift>
 8013f80:	4631      	mov	r1, r6
 8013f82:	4682      	mov	sl, r0
 8013f84:	f001 fbc5 	bl	8015712 <__mcmp>
 8013f88:	2800      	cmp	r0, #0
 8013f8a:	dc05      	bgt.n	8013f98 <_dtoa_r+0xac8>
 8013f8c:	f47f af25 	bne.w	8013dda <_dtoa_r+0x90a>
 8013f90:	f019 0f01 	tst.w	r9, #1
 8013f94:	f43f af21 	beq.w	8013dda <_dtoa_r+0x90a>
 8013f98:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013f9c:	f47f af1b 	bne.w	8013dd6 <_dtoa_r+0x906>
 8013fa0:	2339      	movs	r3, #57	; 0x39
 8013fa2:	f888 3000 	strb.w	r3, [r8]
 8013fa6:	f108 0801 	add.w	r8, r8, #1
 8013faa:	4645      	mov	r5, r8
 8013fac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013fb0:	2b39      	cmp	r3, #57	; 0x39
 8013fb2:	f105 32ff 	add.w	r2, r5, #4294967295
 8013fb6:	d03a      	beq.n	801402e <_dtoa_r+0xb5e>
 8013fb8:	3301      	adds	r3, #1
 8013fba:	e03f      	b.n	801403c <_dtoa_r+0xb6c>
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	f108 0501 	add.w	r5, r8, #1
 8013fc2:	dd05      	ble.n	8013fd0 <_dtoa_r+0xb00>
 8013fc4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8013fc8:	d0ea      	beq.n	8013fa0 <_dtoa_r+0xad0>
 8013fca:	f109 0901 	add.w	r9, r9, #1
 8013fce:	e706      	b.n	8013dde <_dtoa_r+0x90e>
 8013fd0:	9b06      	ldr	r3, [sp, #24]
 8013fd2:	9a04      	ldr	r2, [sp, #16]
 8013fd4:	f805 9c01 	strb.w	r9, [r5, #-1]
 8013fd8:	1aeb      	subs	r3, r5, r3
 8013fda:	4293      	cmp	r3, r2
 8013fdc:	46a8      	mov	r8, r5
 8013fde:	d0a3      	beq.n	8013f28 <_dtoa_r+0xa58>
 8013fe0:	4651      	mov	r1, sl
 8013fe2:	2300      	movs	r3, #0
 8013fe4:	220a      	movs	r2, #10
 8013fe6:	4620      	mov	r0, r4
 8013fe8:	f001 f997 	bl	801531a <__multadd>
 8013fec:	9b07      	ldr	r3, [sp, #28]
 8013fee:	9907      	ldr	r1, [sp, #28]
 8013ff0:	42bb      	cmp	r3, r7
 8013ff2:	4682      	mov	sl, r0
 8013ff4:	f04f 0300 	mov.w	r3, #0
 8013ff8:	f04f 020a 	mov.w	r2, #10
 8013ffc:	4620      	mov	r0, r4
 8013ffe:	d104      	bne.n	801400a <_dtoa_r+0xb3a>
 8014000:	f001 f98b 	bl	801531a <__multadd>
 8014004:	9007      	str	r0, [sp, #28]
 8014006:	4607      	mov	r7, r0
 8014008:	e6b0      	b.n	8013d6c <_dtoa_r+0x89c>
 801400a:	f001 f986 	bl	801531a <__multadd>
 801400e:	2300      	movs	r3, #0
 8014010:	9007      	str	r0, [sp, #28]
 8014012:	220a      	movs	r2, #10
 8014014:	4639      	mov	r1, r7
 8014016:	4620      	mov	r0, r4
 8014018:	f001 f97f 	bl	801531a <__multadd>
 801401c:	e7f3      	b.n	8014006 <_dtoa_r+0xb36>
 801401e:	4651      	mov	r1, sl
 8014020:	2300      	movs	r3, #0
 8014022:	220a      	movs	r2, #10
 8014024:	4620      	mov	r0, r4
 8014026:	f001 f978 	bl	801531a <__multadd>
 801402a:	4682      	mov	sl, r0
 801402c:	e766      	b.n	8013efc <_dtoa_r+0xa2c>
 801402e:	9b06      	ldr	r3, [sp, #24]
 8014030:	4293      	cmp	r3, r2
 8014032:	d105      	bne.n	8014040 <_dtoa_r+0xb70>
 8014034:	9a06      	ldr	r2, [sp, #24]
 8014036:	f10b 0b01 	add.w	fp, fp, #1
 801403a:	2331      	movs	r3, #49	; 0x31
 801403c:	7013      	strb	r3, [r2, #0]
 801403e:	e73c      	b.n	8013eba <_dtoa_r+0x9ea>
 8014040:	4615      	mov	r5, r2
 8014042:	e7b3      	b.n	8013fac <_dtoa_r+0xadc>
 8014044:	4b09      	ldr	r3, [pc, #36]	; (801406c <_dtoa_r+0xb9c>)
 8014046:	f7ff baa5 	b.w	8013594 <_dtoa_r+0xc4>
 801404a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801404c:	2b00      	cmp	r3, #0
 801404e:	f47f aa7f 	bne.w	8013550 <_dtoa_r+0x80>
 8014052:	4b07      	ldr	r3, [pc, #28]	; (8014070 <_dtoa_r+0xba0>)
 8014054:	f7ff ba9e 	b.w	8013594 <_dtoa_r+0xc4>
 8014058:	9b04      	ldr	r3, [sp, #16]
 801405a:	2b00      	cmp	r3, #0
 801405c:	f73f af4d 	bgt.w	8013efa <_dtoa_r+0xa2a>
 8014060:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014062:	2b02      	cmp	r3, #2
 8014064:	f77f af49 	ble.w	8013efa <_dtoa_r+0xa2a>
 8014068:	e712      	b.n	8013e90 <_dtoa_r+0x9c0>
 801406a:	bf00      	nop
 801406c:	08017a2a 	.word	0x08017a2a
 8014070:	08017aa8 	.word	0x08017aa8

08014074 <__sflush_r>:
 8014074:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014078:	b293      	uxth	r3, r2
 801407a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801407e:	4605      	mov	r5, r0
 8014080:	0718      	lsls	r0, r3, #28
 8014082:	460c      	mov	r4, r1
 8014084:	d461      	bmi.n	801414a <__sflush_r+0xd6>
 8014086:	684b      	ldr	r3, [r1, #4]
 8014088:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801408c:	2b00      	cmp	r3, #0
 801408e:	818a      	strh	r2, [r1, #12]
 8014090:	dc05      	bgt.n	801409e <__sflush_r+0x2a>
 8014092:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014094:	2b00      	cmp	r3, #0
 8014096:	dc02      	bgt.n	801409e <__sflush_r+0x2a>
 8014098:	2000      	movs	r0, #0
 801409a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801409e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80140a0:	2e00      	cmp	r6, #0
 80140a2:	d0f9      	beq.n	8014098 <__sflush_r+0x24>
 80140a4:	2300      	movs	r3, #0
 80140a6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80140aa:	682f      	ldr	r7, [r5, #0]
 80140ac:	602b      	str	r3, [r5, #0]
 80140ae:	d037      	beq.n	8014120 <__sflush_r+0xac>
 80140b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80140b2:	89a3      	ldrh	r3, [r4, #12]
 80140b4:	075a      	lsls	r2, r3, #29
 80140b6:	d505      	bpl.n	80140c4 <__sflush_r+0x50>
 80140b8:	6863      	ldr	r3, [r4, #4]
 80140ba:	1ac0      	subs	r0, r0, r3
 80140bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80140be:	b10b      	cbz	r3, 80140c4 <__sflush_r+0x50>
 80140c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80140c2:	1ac0      	subs	r0, r0, r3
 80140c4:	2300      	movs	r3, #0
 80140c6:	4602      	mov	r2, r0
 80140c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80140ca:	6a21      	ldr	r1, [r4, #32]
 80140cc:	4628      	mov	r0, r5
 80140ce:	47b0      	blx	r6
 80140d0:	1c43      	adds	r3, r0, #1
 80140d2:	89a3      	ldrh	r3, [r4, #12]
 80140d4:	d106      	bne.n	80140e4 <__sflush_r+0x70>
 80140d6:	6829      	ldr	r1, [r5, #0]
 80140d8:	291d      	cmp	r1, #29
 80140da:	d84f      	bhi.n	801417c <__sflush_r+0x108>
 80140dc:	4a2d      	ldr	r2, [pc, #180]	; (8014194 <__sflush_r+0x120>)
 80140de:	40ca      	lsrs	r2, r1
 80140e0:	07d6      	lsls	r6, r2, #31
 80140e2:	d54b      	bpl.n	801417c <__sflush_r+0x108>
 80140e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80140e8:	b21b      	sxth	r3, r3
 80140ea:	2200      	movs	r2, #0
 80140ec:	6062      	str	r2, [r4, #4]
 80140ee:	04d9      	lsls	r1, r3, #19
 80140f0:	6922      	ldr	r2, [r4, #16]
 80140f2:	81a3      	strh	r3, [r4, #12]
 80140f4:	6022      	str	r2, [r4, #0]
 80140f6:	d504      	bpl.n	8014102 <__sflush_r+0x8e>
 80140f8:	1c42      	adds	r2, r0, #1
 80140fa:	d101      	bne.n	8014100 <__sflush_r+0x8c>
 80140fc:	682b      	ldr	r3, [r5, #0]
 80140fe:	b903      	cbnz	r3, 8014102 <__sflush_r+0x8e>
 8014100:	6560      	str	r0, [r4, #84]	; 0x54
 8014102:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014104:	602f      	str	r7, [r5, #0]
 8014106:	2900      	cmp	r1, #0
 8014108:	d0c6      	beq.n	8014098 <__sflush_r+0x24>
 801410a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801410e:	4299      	cmp	r1, r3
 8014110:	d002      	beq.n	8014118 <__sflush_r+0xa4>
 8014112:	4628      	mov	r0, r5
 8014114:	f000 f9aa 	bl	801446c <_free_r>
 8014118:	2000      	movs	r0, #0
 801411a:	6360      	str	r0, [r4, #52]	; 0x34
 801411c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014120:	6a21      	ldr	r1, [r4, #32]
 8014122:	2301      	movs	r3, #1
 8014124:	4628      	mov	r0, r5
 8014126:	47b0      	blx	r6
 8014128:	1c41      	adds	r1, r0, #1
 801412a:	d1c2      	bne.n	80140b2 <__sflush_r+0x3e>
 801412c:	682b      	ldr	r3, [r5, #0]
 801412e:	2b00      	cmp	r3, #0
 8014130:	d0bf      	beq.n	80140b2 <__sflush_r+0x3e>
 8014132:	2b1d      	cmp	r3, #29
 8014134:	d001      	beq.n	801413a <__sflush_r+0xc6>
 8014136:	2b16      	cmp	r3, #22
 8014138:	d101      	bne.n	801413e <__sflush_r+0xca>
 801413a:	602f      	str	r7, [r5, #0]
 801413c:	e7ac      	b.n	8014098 <__sflush_r+0x24>
 801413e:	89a3      	ldrh	r3, [r4, #12]
 8014140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014144:	81a3      	strh	r3, [r4, #12]
 8014146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801414a:	690f      	ldr	r7, [r1, #16]
 801414c:	2f00      	cmp	r7, #0
 801414e:	d0a3      	beq.n	8014098 <__sflush_r+0x24>
 8014150:	079b      	lsls	r3, r3, #30
 8014152:	680e      	ldr	r6, [r1, #0]
 8014154:	bf08      	it	eq
 8014156:	694b      	ldreq	r3, [r1, #20]
 8014158:	600f      	str	r7, [r1, #0]
 801415a:	bf18      	it	ne
 801415c:	2300      	movne	r3, #0
 801415e:	eba6 0807 	sub.w	r8, r6, r7
 8014162:	608b      	str	r3, [r1, #8]
 8014164:	f1b8 0f00 	cmp.w	r8, #0
 8014168:	dd96      	ble.n	8014098 <__sflush_r+0x24>
 801416a:	4643      	mov	r3, r8
 801416c:	463a      	mov	r2, r7
 801416e:	6a21      	ldr	r1, [r4, #32]
 8014170:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014172:	4628      	mov	r0, r5
 8014174:	47b0      	blx	r6
 8014176:	2800      	cmp	r0, #0
 8014178:	dc07      	bgt.n	801418a <__sflush_r+0x116>
 801417a:	89a3      	ldrh	r3, [r4, #12]
 801417c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014180:	81a3      	strh	r3, [r4, #12]
 8014182:	f04f 30ff 	mov.w	r0, #4294967295
 8014186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801418a:	4407      	add	r7, r0
 801418c:	eba8 0800 	sub.w	r8, r8, r0
 8014190:	e7e8      	b.n	8014164 <__sflush_r+0xf0>
 8014192:	bf00      	nop
 8014194:	20400001 	.word	0x20400001

08014198 <_fflush_r>:
 8014198:	b538      	push	{r3, r4, r5, lr}
 801419a:	690b      	ldr	r3, [r1, #16]
 801419c:	4605      	mov	r5, r0
 801419e:	460c      	mov	r4, r1
 80141a0:	b913      	cbnz	r3, 80141a8 <_fflush_r+0x10>
 80141a2:	2500      	movs	r5, #0
 80141a4:	4628      	mov	r0, r5
 80141a6:	bd38      	pop	{r3, r4, r5, pc}
 80141a8:	b118      	cbz	r0, 80141b2 <_fflush_r+0x1a>
 80141aa:	6983      	ldr	r3, [r0, #24]
 80141ac:	b90b      	cbnz	r3, 80141b2 <_fflush_r+0x1a>
 80141ae:	f000 f887 	bl	80142c0 <__sinit>
 80141b2:	4b14      	ldr	r3, [pc, #80]	; (8014204 <_fflush_r+0x6c>)
 80141b4:	429c      	cmp	r4, r3
 80141b6:	d11b      	bne.n	80141f0 <_fflush_r+0x58>
 80141b8:	686c      	ldr	r4, [r5, #4]
 80141ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141be:	2b00      	cmp	r3, #0
 80141c0:	d0ef      	beq.n	80141a2 <_fflush_r+0xa>
 80141c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80141c4:	07d0      	lsls	r0, r2, #31
 80141c6:	d404      	bmi.n	80141d2 <_fflush_r+0x3a>
 80141c8:	0599      	lsls	r1, r3, #22
 80141ca:	d402      	bmi.n	80141d2 <_fflush_r+0x3a>
 80141cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80141ce:	f000 ffbe 	bl	801514e <__retarget_lock_acquire_recursive>
 80141d2:	4628      	mov	r0, r5
 80141d4:	4621      	mov	r1, r4
 80141d6:	f7ff ff4d 	bl	8014074 <__sflush_r>
 80141da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80141dc:	07da      	lsls	r2, r3, #31
 80141de:	4605      	mov	r5, r0
 80141e0:	d4e0      	bmi.n	80141a4 <_fflush_r+0xc>
 80141e2:	89a3      	ldrh	r3, [r4, #12]
 80141e4:	059b      	lsls	r3, r3, #22
 80141e6:	d4dd      	bmi.n	80141a4 <_fflush_r+0xc>
 80141e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80141ea:	f000 ffb2 	bl	8015152 <__retarget_lock_release_recursive>
 80141ee:	e7d9      	b.n	80141a4 <_fflush_r+0xc>
 80141f0:	4b05      	ldr	r3, [pc, #20]	; (8014208 <_fflush_r+0x70>)
 80141f2:	429c      	cmp	r4, r3
 80141f4:	d101      	bne.n	80141fa <_fflush_r+0x62>
 80141f6:	68ac      	ldr	r4, [r5, #8]
 80141f8:	e7df      	b.n	80141ba <_fflush_r+0x22>
 80141fa:	4b04      	ldr	r3, [pc, #16]	; (801420c <_fflush_r+0x74>)
 80141fc:	429c      	cmp	r4, r3
 80141fe:	bf08      	it	eq
 8014200:	68ec      	ldreq	r4, [r5, #12]
 8014202:	e7da      	b.n	80141ba <_fflush_r+0x22>
 8014204:	08017ad8 	.word	0x08017ad8
 8014208:	08017af8 	.word	0x08017af8
 801420c:	08017ab8 	.word	0x08017ab8

08014210 <_cleanup_r>:
 8014210:	4901      	ldr	r1, [pc, #4]	; (8014218 <_cleanup_r+0x8>)
 8014212:	f000 bb35 	b.w	8014880 <_fwalk_reent>
 8014216:	bf00      	nop
 8014218:	08016a99 	.word	0x08016a99

0801421c <std.isra.0>:
 801421c:	2300      	movs	r3, #0
 801421e:	b510      	push	{r4, lr}
 8014220:	4604      	mov	r4, r0
 8014222:	6003      	str	r3, [r0, #0]
 8014224:	6043      	str	r3, [r0, #4]
 8014226:	6083      	str	r3, [r0, #8]
 8014228:	8181      	strh	r1, [r0, #12]
 801422a:	6643      	str	r3, [r0, #100]	; 0x64
 801422c:	81c2      	strh	r2, [r0, #14]
 801422e:	6103      	str	r3, [r0, #16]
 8014230:	6143      	str	r3, [r0, #20]
 8014232:	6183      	str	r3, [r0, #24]
 8014234:	4619      	mov	r1, r3
 8014236:	2208      	movs	r2, #8
 8014238:	305c      	adds	r0, #92	; 0x5c
 801423a:	f7fb fa72 	bl	800f722 <memset>
 801423e:	4b05      	ldr	r3, [pc, #20]	; (8014254 <std.isra.0+0x38>)
 8014240:	6263      	str	r3, [r4, #36]	; 0x24
 8014242:	4b05      	ldr	r3, [pc, #20]	; (8014258 <std.isra.0+0x3c>)
 8014244:	62a3      	str	r3, [r4, #40]	; 0x28
 8014246:	4b05      	ldr	r3, [pc, #20]	; (801425c <std.isra.0+0x40>)
 8014248:	62e3      	str	r3, [r4, #44]	; 0x2c
 801424a:	4b05      	ldr	r3, [pc, #20]	; (8014260 <std.isra.0+0x44>)
 801424c:	6224      	str	r4, [r4, #32]
 801424e:	6323      	str	r3, [r4, #48]	; 0x30
 8014250:	bd10      	pop	{r4, pc}
 8014252:	bf00      	nop
 8014254:	08015da9 	.word	0x08015da9
 8014258:	08015dcf 	.word	0x08015dcf
 801425c:	08015e07 	.word	0x08015e07
 8014260:	08015e2b 	.word	0x08015e2b

08014264 <__sfmoreglue>:
 8014264:	b570      	push	{r4, r5, r6, lr}
 8014266:	1e4a      	subs	r2, r1, #1
 8014268:	2568      	movs	r5, #104	; 0x68
 801426a:	4355      	muls	r5, r2
 801426c:	460e      	mov	r6, r1
 801426e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014272:	f7fb f83d 	bl	800f2f0 <_malloc_r>
 8014276:	4604      	mov	r4, r0
 8014278:	b140      	cbz	r0, 801428c <__sfmoreglue+0x28>
 801427a:	2100      	movs	r1, #0
 801427c:	e880 0042 	stmia.w	r0, {r1, r6}
 8014280:	300c      	adds	r0, #12
 8014282:	60a0      	str	r0, [r4, #8]
 8014284:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014288:	f7fb fa4b 	bl	800f722 <memset>
 801428c:	4620      	mov	r0, r4
 801428e:	bd70      	pop	{r4, r5, r6, pc}

08014290 <__sfp_lock_acquire>:
 8014290:	4801      	ldr	r0, [pc, #4]	; (8014298 <__sfp_lock_acquire+0x8>)
 8014292:	f000 bf5c 	b.w	801514e <__retarget_lock_acquire_recursive>
 8014296:	bf00      	nop
 8014298:	2000392c 	.word	0x2000392c

0801429c <__sfp_lock_release>:
 801429c:	4801      	ldr	r0, [pc, #4]	; (80142a4 <__sfp_lock_release+0x8>)
 801429e:	f000 bf58 	b.w	8015152 <__retarget_lock_release_recursive>
 80142a2:	bf00      	nop
 80142a4:	2000392c 	.word	0x2000392c

080142a8 <__sinit_lock_acquire>:
 80142a8:	4801      	ldr	r0, [pc, #4]	; (80142b0 <__sinit_lock_acquire+0x8>)
 80142aa:	f000 bf50 	b.w	801514e <__retarget_lock_acquire_recursive>
 80142ae:	bf00      	nop
 80142b0:	20003927 	.word	0x20003927

080142b4 <__sinit_lock_release>:
 80142b4:	4801      	ldr	r0, [pc, #4]	; (80142bc <__sinit_lock_release+0x8>)
 80142b6:	f000 bf4c 	b.w	8015152 <__retarget_lock_release_recursive>
 80142ba:	bf00      	nop
 80142bc:	20003927 	.word	0x20003927

080142c0 <__sinit>:
 80142c0:	b510      	push	{r4, lr}
 80142c2:	4604      	mov	r4, r0
 80142c4:	f7ff fff0 	bl	80142a8 <__sinit_lock_acquire>
 80142c8:	69a3      	ldr	r3, [r4, #24]
 80142ca:	b11b      	cbz	r3, 80142d4 <__sinit+0x14>
 80142cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142d0:	f7ff bff0 	b.w	80142b4 <__sinit_lock_release>
 80142d4:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 80142d8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 80142dc:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80142e0:	4b12      	ldr	r3, [pc, #72]	; (801432c <__sinit+0x6c>)
 80142e2:	4a13      	ldr	r2, [pc, #76]	; (8014330 <__sinit+0x70>)
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	62a2      	str	r2, [r4, #40]	; 0x28
 80142e8:	429c      	cmp	r4, r3
 80142ea:	bf04      	itt	eq
 80142ec:	2301      	moveq	r3, #1
 80142ee:	61a3      	streq	r3, [r4, #24]
 80142f0:	4620      	mov	r0, r4
 80142f2:	f000 f81f 	bl	8014334 <__sfp>
 80142f6:	6060      	str	r0, [r4, #4]
 80142f8:	4620      	mov	r0, r4
 80142fa:	f000 f81b 	bl	8014334 <__sfp>
 80142fe:	60a0      	str	r0, [r4, #8]
 8014300:	4620      	mov	r0, r4
 8014302:	f000 f817 	bl	8014334 <__sfp>
 8014306:	2200      	movs	r2, #0
 8014308:	60e0      	str	r0, [r4, #12]
 801430a:	2104      	movs	r1, #4
 801430c:	6860      	ldr	r0, [r4, #4]
 801430e:	f7ff ff85 	bl	801421c <std.isra.0>
 8014312:	2201      	movs	r2, #1
 8014314:	2109      	movs	r1, #9
 8014316:	68a0      	ldr	r0, [r4, #8]
 8014318:	f7ff ff80 	bl	801421c <std.isra.0>
 801431c:	2202      	movs	r2, #2
 801431e:	2112      	movs	r1, #18
 8014320:	68e0      	ldr	r0, [r4, #12]
 8014322:	f7ff ff7b 	bl	801421c <std.isra.0>
 8014326:	2301      	movs	r3, #1
 8014328:	61a3      	str	r3, [r4, #24]
 801432a:	e7cf      	b.n	80142cc <__sinit+0xc>
 801432c:	080178dc 	.word	0x080178dc
 8014330:	08014211 	.word	0x08014211

08014334 <__sfp>:
 8014334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014336:	4607      	mov	r7, r0
 8014338:	f7ff ffaa 	bl	8014290 <__sfp_lock_acquire>
 801433c:	4b1f      	ldr	r3, [pc, #124]	; (80143bc <__sfp+0x88>)
 801433e:	681e      	ldr	r6, [r3, #0]
 8014340:	69b3      	ldr	r3, [r6, #24]
 8014342:	b913      	cbnz	r3, 801434a <__sfp+0x16>
 8014344:	4630      	mov	r0, r6
 8014346:	f7ff ffbb 	bl	80142c0 <__sinit>
 801434a:	36d8      	adds	r6, #216	; 0xd8
 801434c:	68b4      	ldr	r4, [r6, #8]
 801434e:	6873      	ldr	r3, [r6, #4]
 8014350:	3b01      	subs	r3, #1
 8014352:	d503      	bpl.n	801435c <__sfp+0x28>
 8014354:	6833      	ldr	r3, [r6, #0]
 8014356:	b133      	cbz	r3, 8014366 <__sfp+0x32>
 8014358:	6836      	ldr	r6, [r6, #0]
 801435a:	e7f7      	b.n	801434c <__sfp+0x18>
 801435c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014360:	b17d      	cbz	r5, 8014382 <__sfp+0x4e>
 8014362:	3468      	adds	r4, #104	; 0x68
 8014364:	e7f4      	b.n	8014350 <__sfp+0x1c>
 8014366:	2104      	movs	r1, #4
 8014368:	4638      	mov	r0, r7
 801436a:	f7ff ff7b 	bl	8014264 <__sfmoreglue>
 801436e:	4604      	mov	r4, r0
 8014370:	6030      	str	r0, [r6, #0]
 8014372:	2800      	cmp	r0, #0
 8014374:	d1f0      	bne.n	8014358 <__sfp+0x24>
 8014376:	f7ff ff91 	bl	801429c <__sfp_lock_release>
 801437a:	230c      	movs	r3, #12
 801437c:	603b      	str	r3, [r7, #0]
 801437e:	4620      	mov	r0, r4
 8014380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014382:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014386:	81e3      	strh	r3, [r4, #14]
 8014388:	2301      	movs	r3, #1
 801438a:	81a3      	strh	r3, [r4, #12]
 801438c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014390:	6665      	str	r5, [r4, #100]	; 0x64
 8014392:	f000 fed9 	bl	8015148 <__retarget_lock_init_recursive>
 8014396:	f7ff ff81 	bl	801429c <__sfp_lock_release>
 801439a:	6025      	str	r5, [r4, #0]
 801439c:	60a5      	str	r5, [r4, #8]
 801439e:	6065      	str	r5, [r4, #4]
 80143a0:	6125      	str	r5, [r4, #16]
 80143a2:	6165      	str	r5, [r4, #20]
 80143a4:	61a5      	str	r5, [r4, #24]
 80143a6:	2208      	movs	r2, #8
 80143a8:	4629      	mov	r1, r5
 80143aa:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80143ae:	f7fb f9b8 	bl	800f722 <memset>
 80143b2:	6365      	str	r5, [r4, #52]	; 0x34
 80143b4:	63a5      	str	r5, [r4, #56]	; 0x38
 80143b6:	64a5      	str	r5, [r4, #72]	; 0x48
 80143b8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80143ba:	e7e0      	b.n	801437e <__sfp+0x4a>
 80143bc:	080178dc 	.word	0x080178dc

080143c0 <_malloc_trim_r>:
 80143c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80143c4:	4f25      	ldr	r7, [pc, #148]	; (801445c <_malloc_trim_r+0x9c>)
 80143c6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8014468 <_malloc_trim_r+0xa8>
 80143ca:	4689      	mov	r9, r1
 80143cc:	4606      	mov	r6, r0
 80143ce:	f7fb fc0d 	bl	800fbec <__malloc_lock>
 80143d2:	68bb      	ldr	r3, [r7, #8]
 80143d4:	685d      	ldr	r5, [r3, #4]
 80143d6:	f1a8 0411 	sub.w	r4, r8, #17
 80143da:	f025 0503 	bic.w	r5, r5, #3
 80143de:	eba4 0409 	sub.w	r4, r4, r9
 80143e2:	442c      	add	r4, r5
 80143e4:	fbb4 f4f8 	udiv	r4, r4, r8
 80143e8:	3c01      	subs	r4, #1
 80143ea:	fb08 f404 	mul.w	r4, r8, r4
 80143ee:	4544      	cmp	r4, r8
 80143f0:	da05      	bge.n	80143fe <_malloc_trim_r+0x3e>
 80143f2:	4630      	mov	r0, r6
 80143f4:	f7fb fc00 	bl	800fbf8 <__malloc_unlock>
 80143f8:	2000      	movs	r0, #0
 80143fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80143fe:	2100      	movs	r1, #0
 8014400:	4630      	mov	r0, r6
 8014402:	f7fb fc7f 	bl	800fd04 <_sbrk_r>
 8014406:	68bb      	ldr	r3, [r7, #8]
 8014408:	442b      	add	r3, r5
 801440a:	4298      	cmp	r0, r3
 801440c:	d1f1      	bne.n	80143f2 <_malloc_trim_r+0x32>
 801440e:	4261      	negs	r1, r4
 8014410:	4630      	mov	r0, r6
 8014412:	f7fb fc77 	bl	800fd04 <_sbrk_r>
 8014416:	3001      	adds	r0, #1
 8014418:	d110      	bne.n	801443c <_malloc_trim_r+0x7c>
 801441a:	2100      	movs	r1, #0
 801441c:	4630      	mov	r0, r6
 801441e:	f7fb fc71 	bl	800fd04 <_sbrk_r>
 8014422:	68ba      	ldr	r2, [r7, #8]
 8014424:	1a83      	subs	r3, r0, r2
 8014426:	2b0f      	cmp	r3, #15
 8014428:	dde3      	ble.n	80143f2 <_malloc_trim_r+0x32>
 801442a:	490d      	ldr	r1, [pc, #52]	; (8014460 <_malloc_trim_r+0xa0>)
 801442c:	6809      	ldr	r1, [r1, #0]
 801442e:	1a40      	subs	r0, r0, r1
 8014430:	490c      	ldr	r1, [pc, #48]	; (8014464 <_malloc_trim_r+0xa4>)
 8014432:	f043 0301 	orr.w	r3, r3, #1
 8014436:	6008      	str	r0, [r1, #0]
 8014438:	6053      	str	r3, [r2, #4]
 801443a:	e7da      	b.n	80143f2 <_malloc_trim_r+0x32>
 801443c:	68bb      	ldr	r3, [r7, #8]
 801443e:	4a09      	ldr	r2, [pc, #36]	; (8014464 <_malloc_trim_r+0xa4>)
 8014440:	1b2d      	subs	r5, r5, r4
 8014442:	f045 0501 	orr.w	r5, r5, #1
 8014446:	605d      	str	r5, [r3, #4]
 8014448:	6813      	ldr	r3, [r2, #0]
 801444a:	4630      	mov	r0, r6
 801444c:	1b1c      	subs	r4, r3, r4
 801444e:	6014      	str	r4, [r2, #0]
 8014450:	f7fb fbd2 	bl	800fbf8 <__malloc_unlock>
 8014454:	2001      	movs	r0, #1
 8014456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801445a:	bf00      	nop
 801445c:	20000108 	.word	0x20000108
 8014460:	20000510 	.word	0x20000510
 8014464:	2000092c 	.word	0x2000092c
 8014468:	00000080 	.word	0x00000080

0801446c <_free_r>:
 801446c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014470:	4604      	mov	r4, r0
 8014472:	4688      	mov	r8, r1
 8014474:	2900      	cmp	r1, #0
 8014476:	f000 80ab 	beq.w	80145d0 <_free_r+0x164>
 801447a:	f7fb fbb7 	bl	800fbec <__malloc_lock>
 801447e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8014482:	4d54      	ldr	r5, [pc, #336]	; (80145d4 <_free_r+0x168>)
 8014484:	f022 0001 	bic.w	r0, r2, #1
 8014488:	f1a8 0308 	sub.w	r3, r8, #8
 801448c:	181f      	adds	r7, r3, r0
 801448e:	68a9      	ldr	r1, [r5, #8]
 8014490:	687e      	ldr	r6, [r7, #4]
 8014492:	428f      	cmp	r7, r1
 8014494:	f026 0603 	bic.w	r6, r6, #3
 8014498:	f002 0201 	and.w	r2, r2, #1
 801449c:	d11b      	bne.n	80144d6 <_free_r+0x6a>
 801449e:	4430      	add	r0, r6
 80144a0:	b93a      	cbnz	r2, 80144b2 <_free_r+0x46>
 80144a2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80144a6:	1a9b      	subs	r3, r3, r2
 80144a8:	4410      	add	r0, r2
 80144aa:	6899      	ldr	r1, [r3, #8]
 80144ac:	68da      	ldr	r2, [r3, #12]
 80144ae:	60ca      	str	r2, [r1, #12]
 80144b0:	6091      	str	r1, [r2, #8]
 80144b2:	f040 0201 	orr.w	r2, r0, #1
 80144b6:	605a      	str	r2, [r3, #4]
 80144b8:	60ab      	str	r3, [r5, #8]
 80144ba:	4b47      	ldr	r3, [pc, #284]	; (80145d8 <_free_r+0x16c>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	4298      	cmp	r0, r3
 80144c0:	d304      	bcc.n	80144cc <_free_r+0x60>
 80144c2:	4b46      	ldr	r3, [pc, #280]	; (80145dc <_free_r+0x170>)
 80144c4:	4620      	mov	r0, r4
 80144c6:	6819      	ldr	r1, [r3, #0]
 80144c8:	f7ff ff7a 	bl	80143c0 <_malloc_trim_r>
 80144cc:	4620      	mov	r0, r4
 80144ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80144d2:	f7fb bb91 	b.w	800fbf8 <__malloc_unlock>
 80144d6:	607e      	str	r6, [r7, #4]
 80144d8:	2a00      	cmp	r2, #0
 80144da:	d139      	bne.n	8014550 <_free_r+0xe4>
 80144dc:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80144e0:	1a5b      	subs	r3, r3, r1
 80144e2:	4408      	add	r0, r1
 80144e4:	6899      	ldr	r1, [r3, #8]
 80144e6:	f105 0e08 	add.w	lr, r5, #8
 80144ea:	4571      	cmp	r1, lr
 80144ec:	d032      	beq.n	8014554 <_free_r+0xe8>
 80144ee:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80144f2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80144f6:	f8ce 1008 	str.w	r1, [lr, #8]
 80144fa:	19b9      	adds	r1, r7, r6
 80144fc:	6849      	ldr	r1, [r1, #4]
 80144fe:	07c9      	lsls	r1, r1, #31
 8014500:	d40a      	bmi.n	8014518 <_free_r+0xac>
 8014502:	4430      	add	r0, r6
 8014504:	68b9      	ldr	r1, [r7, #8]
 8014506:	bb3a      	cbnz	r2, 8014558 <_free_r+0xec>
 8014508:	4e35      	ldr	r6, [pc, #212]	; (80145e0 <_free_r+0x174>)
 801450a:	42b1      	cmp	r1, r6
 801450c:	d124      	bne.n	8014558 <_free_r+0xec>
 801450e:	616b      	str	r3, [r5, #20]
 8014510:	612b      	str	r3, [r5, #16]
 8014512:	2201      	movs	r2, #1
 8014514:	60d9      	str	r1, [r3, #12]
 8014516:	6099      	str	r1, [r3, #8]
 8014518:	f040 0101 	orr.w	r1, r0, #1
 801451c:	6059      	str	r1, [r3, #4]
 801451e:	5018      	str	r0, [r3, r0]
 8014520:	2a00      	cmp	r2, #0
 8014522:	d1d3      	bne.n	80144cc <_free_r+0x60>
 8014524:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8014528:	d21a      	bcs.n	8014560 <_free_r+0xf4>
 801452a:	08c0      	lsrs	r0, r0, #3
 801452c:	1081      	asrs	r1, r0, #2
 801452e:	2201      	movs	r2, #1
 8014530:	408a      	lsls	r2, r1
 8014532:	6869      	ldr	r1, [r5, #4]
 8014534:	3001      	adds	r0, #1
 8014536:	430a      	orrs	r2, r1
 8014538:	606a      	str	r2, [r5, #4]
 801453a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801453e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8014542:	6099      	str	r1, [r3, #8]
 8014544:	3a08      	subs	r2, #8
 8014546:	60da      	str	r2, [r3, #12]
 8014548:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 801454c:	60cb      	str	r3, [r1, #12]
 801454e:	e7bd      	b.n	80144cc <_free_r+0x60>
 8014550:	2200      	movs	r2, #0
 8014552:	e7d2      	b.n	80144fa <_free_r+0x8e>
 8014554:	2201      	movs	r2, #1
 8014556:	e7d0      	b.n	80144fa <_free_r+0x8e>
 8014558:	68fe      	ldr	r6, [r7, #12]
 801455a:	60ce      	str	r6, [r1, #12]
 801455c:	60b1      	str	r1, [r6, #8]
 801455e:	e7db      	b.n	8014518 <_free_r+0xac>
 8014560:	0a42      	lsrs	r2, r0, #9
 8014562:	2a04      	cmp	r2, #4
 8014564:	d813      	bhi.n	801458e <_free_r+0x122>
 8014566:	0982      	lsrs	r2, r0, #6
 8014568:	3238      	adds	r2, #56	; 0x38
 801456a:	1c51      	adds	r1, r2, #1
 801456c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8014570:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8014574:	428e      	cmp	r6, r1
 8014576:	d124      	bne.n	80145c2 <_free_r+0x156>
 8014578:	2001      	movs	r0, #1
 801457a:	1092      	asrs	r2, r2, #2
 801457c:	fa00 f202 	lsl.w	r2, r0, r2
 8014580:	6868      	ldr	r0, [r5, #4]
 8014582:	4302      	orrs	r2, r0
 8014584:	606a      	str	r2, [r5, #4]
 8014586:	60de      	str	r6, [r3, #12]
 8014588:	6099      	str	r1, [r3, #8]
 801458a:	60b3      	str	r3, [r6, #8]
 801458c:	e7de      	b.n	801454c <_free_r+0xe0>
 801458e:	2a14      	cmp	r2, #20
 8014590:	d801      	bhi.n	8014596 <_free_r+0x12a>
 8014592:	325b      	adds	r2, #91	; 0x5b
 8014594:	e7e9      	b.n	801456a <_free_r+0xfe>
 8014596:	2a54      	cmp	r2, #84	; 0x54
 8014598:	d802      	bhi.n	80145a0 <_free_r+0x134>
 801459a:	0b02      	lsrs	r2, r0, #12
 801459c:	326e      	adds	r2, #110	; 0x6e
 801459e:	e7e4      	b.n	801456a <_free_r+0xfe>
 80145a0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80145a4:	d802      	bhi.n	80145ac <_free_r+0x140>
 80145a6:	0bc2      	lsrs	r2, r0, #15
 80145a8:	3277      	adds	r2, #119	; 0x77
 80145aa:	e7de      	b.n	801456a <_free_r+0xfe>
 80145ac:	f240 5154 	movw	r1, #1364	; 0x554
 80145b0:	428a      	cmp	r2, r1
 80145b2:	bf9a      	itte	ls
 80145b4:	0c82      	lsrls	r2, r0, #18
 80145b6:	327c      	addls	r2, #124	; 0x7c
 80145b8:	227e      	movhi	r2, #126	; 0x7e
 80145ba:	e7d6      	b.n	801456a <_free_r+0xfe>
 80145bc:	6889      	ldr	r1, [r1, #8]
 80145be:	428e      	cmp	r6, r1
 80145c0:	d004      	beq.n	80145cc <_free_r+0x160>
 80145c2:	684a      	ldr	r2, [r1, #4]
 80145c4:	f022 0203 	bic.w	r2, r2, #3
 80145c8:	4290      	cmp	r0, r2
 80145ca:	d3f7      	bcc.n	80145bc <_free_r+0x150>
 80145cc:	68ce      	ldr	r6, [r1, #12]
 80145ce:	e7da      	b.n	8014586 <_free_r+0x11a>
 80145d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80145d4:	20000108 	.word	0x20000108
 80145d8:	20000514 	.word	0x20000514
 80145dc:	2000095c 	.word	0x2000095c
 80145e0:	20000110 	.word	0x20000110

080145e4 <__sfvwrite_r>:
 80145e4:	6893      	ldr	r3, [r2, #8]
 80145e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145ea:	4607      	mov	r7, r0
 80145ec:	460c      	mov	r4, r1
 80145ee:	4690      	mov	r8, r2
 80145f0:	b91b      	cbnz	r3, 80145fa <__sfvwrite_r+0x16>
 80145f2:	2000      	movs	r0, #0
 80145f4:	b003      	add	sp, #12
 80145f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145fa:	898b      	ldrh	r3, [r1, #12]
 80145fc:	0718      	lsls	r0, r3, #28
 80145fe:	d526      	bpl.n	801464e <__sfvwrite_r+0x6a>
 8014600:	690b      	ldr	r3, [r1, #16]
 8014602:	b323      	cbz	r3, 801464e <__sfvwrite_r+0x6a>
 8014604:	89a3      	ldrh	r3, [r4, #12]
 8014606:	f8d8 6000 	ldr.w	r6, [r8]
 801460a:	f013 0902 	ands.w	r9, r3, #2
 801460e:	d02d      	beq.n	801466c <__sfvwrite_r+0x88>
 8014610:	f04f 0a00 	mov.w	sl, #0
 8014614:	f8df b264 	ldr.w	fp, [pc, #612]	; 801487c <__sfvwrite_r+0x298>
 8014618:	46d1      	mov	r9, sl
 801461a:	f1b9 0f00 	cmp.w	r9, #0
 801461e:	d01f      	beq.n	8014660 <__sfvwrite_r+0x7c>
 8014620:	45d9      	cmp	r9, fp
 8014622:	464b      	mov	r3, r9
 8014624:	4652      	mov	r2, sl
 8014626:	bf28      	it	cs
 8014628:	465b      	movcs	r3, fp
 801462a:	6a21      	ldr	r1, [r4, #32]
 801462c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 801462e:	4638      	mov	r0, r7
 8014630:	47a8      	blx	r5
 8014632:	2800      	cmp	r0, #0
 8014634:	f340 8089 	ble.w	801474a <__sfvwrite_r+0x166>
 8014638:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801463c:	4482      	add	sl, r0
 801463e:	eba9 0900 	sub.w	r9, r9, r0
 8014642:	1a18      	subs	r0, r3, r0
 8014644:	f8c8 0008 	str.w	r0, [r8, #8]
 8014648:	2800      	cmp	r0, #0
 801464a:	d1e6      	bne.n	801461a <__sfvwrite_r+0x36>
 801464c:	e7d1      	b.n	80145f2 <__sfvwrite_r+0xe>
 801464e:	4621      	mov	r1, r4
 8014650:	4638      	mov	r0, r7
 8014652:	f7fe fe2d 	bl	80132b0 <__swsetup_r>
 8014656:	2800      	cmp	r0, #0
 8014658:	d0d4      	beq.n	8014604 <__sfvwrite_r+0x20>
 801465a:	f04f 30ff 	mov.w	r0, #4294967295
 801465e:	e7c9      	b.n	80145f4 <__sfvwrite_r+0x10>
 8014660:	f8d6 a000 	ldr.w	sl, [r6]
 8014664:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8014668:	3608      	adds	r6, #8
 801466a:	e7d6      	b.n	801461a <__sfvwrite_r+0x36>
 801466c:	f013 0301 	ands.w	r3, r3, #1
 8014670:	d043      	beq.n	80146fa <__sfvwrite_r+0x116>
 8014672:	4648      	mov	r0, r9
 8014674:	46ca      	mov	sl, r9
 8014676:	46cb      	mov	fp, r9
 8014678:	f1bb 0f00 	cmp.w	fp, #0
 801467c:	f000 80d9 	beq.w	8014832 <__sfvwrite_r+0x24e>
 8014680:	b950      	cbnz	r0, 8014698 <__sfvwrite_r+0xb4>
 8014682:	465a      	mov	r2, fp
 8014684:	210a      	movs	r1, #10
 8014686:	4650      	mov	r0, sl
 8014688:	f7eb fdba 	bl	8000200 <memchr>
 801468c:	2800      	cmp	r0, #0
 801468e:	f000 80d5 	beq.w	801483c <__sfvwrite_r+0x258>
 8014692:	3001      	adds	r0, #1
 8014694:	eba0 090a 	sub.w	r9, r0, sl
 8014698:	6820      	ldr	r0, [r4, #0]
 801469a:	6921      	ldr	r1, [r4, #16]
 801469c:	6962      	ldr	r2, [r4, #20]
 801469e:	45d9      	cmp	r9, fp
 80146a0:	464b      	mov	r3, r9
 80146a2:	bf28      	it	cs
 80146a4:	465b      	movcs	r3, fp
 80146a6:	4288      	cmp	r0, r1
 80146a8:	f240 80cb 	bls.w	8014842 <__sfvwrite_r+0x25e>
 80146ac:	68a5      	ldr	r5, [r4, #8]
 80146ae:	4415      	add	r5, r2
 80146b0:	42ab      	cmp	r3, r5
 80146b2:	f340 80c6 	ble.w	8014842 <__sfvwrite_r+0x25e>
 80146b6:	4651      	mov	r1, sl
 80146b8:	462a      	mov	r2, r5
 80146ba:	f000 fdc9 	bl	8015250 <memmove>
 80146be:	6823      	ldr	r3, [r4, #0]
 80146c0:	442b      	add	r3, r5
 80146c2:	6023      	str	r3, [r4, #0]
 80146c4:	4621      	mov	r1, r4
 80146c6:	4638      	mov	r0, r7
 80146c8:	f7ff fd66 	bl	8014198 <_fflush_r>
 80146cc:	2800      	cmp	r0, #0
 80146ce:	d13c      	bne.n	801474a <__sfvwrite_r+0x166>
 80146d0:	ebb9 0905 	subs.w	r9, r9, r5
 80146d4:	f040 80cf 	bne.w	8014876 <__sfvwrite_r+0x292>
 80146d8:	4621      	mov	r1, r4
 80146da:	4638      	mov	r0, r7
 80146dc:	f7ff fd5c 	bl	8014198 <_fflush_r>
 80146e0:	2800      	cmp	r0, #0
 80146e2:	d132      	bne.n	801474a <__sfvwrite_r+0x166>
 80146e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80146e8:	44aa      	add	sl, r5
 80146ea:	ebab 0b05 	sub.w	fp, fp, r5
 80146ee:	1b5d      	subs	r5, r3, r5
 80146f0:	f8c8 5008 	str.w	r5, [r8, #8]
 80146f4:	2d00      	cmp	r5, #0
 80146f6:	d1bf      	bne.n	8014678 <__sfvwrite_r+0x94>
 80146f8:	e77b      	b.n	80145f2 <__sfvwrite_r+0xe>
 80146fa:	4699      	mov	r9, r3
 80146fc:	469a      	mov	sl, r3
 80146fe:	f1ba 0f00 	cmp.w	sl, #0
 8014702:	d027      	beq.n	8014754 <__sfvwrite_r+0x170>
 8014704:	89a2      	ldrh	r2, [r4, #12]
 8014706:	68a5      	ldr	r5, [r4, #8]
 8014708:	0591      	lsls	r1, r2, #22
 801470a:	d565      	bpl.n	80147d8 <__sfvwrite_r+0x1f4>
 801470c:	45aa      	cmp	sl, r5
 801470e:	d33b      	bcc.n	8014788 <__sfvwrite_r+0x1a4>
 8014710:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014714:	d036      	beq.n	8014784 <__sfvwrite_r+0x1a0>
 8014716:	6921      	ldr	r1, [r4, #16]
 8014718:	6823      	ldr	r3, [r4, #0]
 801471a:	1a5b      	subs	r3, r3, r1
 801471c:	9301      	str	r3, [sp, #4]
 801471e:	6963      	ldr	r3, [r4, #20]
 8014720:	2002      	movs	r0, #2
 8014722:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8014726:	fb93 fbf0 	sdiv	fp, r3, r0
 801472a:	9b01      	ldr	r3, [sp, #4]
 801472c:	1c58      	adds	r0, r3, #1
 801472e:	4450      	add	r0, sl
 8014730:	4583      	cmp	fp, r0
 8014732:	bf38      	it	cc
 8014734:	4683      	movcc	fp, r0
 8014736:	0553      	lsls	r3, r2, #21
 8014738:	d53e      	bpl.n	80147b8 <__sfvwrite_r+0x1d4>
 801473a:	4659      	mov	r1, fp
 801473c:	4638      	mov	r0, r7
 801473e:	f7fa fdd7 	bl	800f2f0 <_malloc_r>
 8014742:	4605      	mov	r5, r0
 8014744:	b950      	cbnz	r0, 801475c <__sfvwrite_r+0x178>
 8014746:	230c      	movs	r3, #12
 8014748:	603b      	str	r3, [r7, #0]
 801474a:	89a3      	ldrh	r3, [r4, #12]
 801474c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014750:	81a3      	strh	r3, [r4, #12]
 8014752:	e782      	b.n	801465a <__sfvwrite_r+0x76>
 8014754:	e896 0600 	ldmia.w	r6, {r9, sl}
 8014758:	3608      	adds	r6, #8
 801475a:	e7d0      	b.n	80146fe <__sfvwrite_r+0x11a>
 801475c:	9a01      	ldr	r2, [sp, #4]
 801475e:	6921      	ldr	r1, [r4, #16]
 8014760:	f7fa ffd4 	bl	800f70c <memcpy>
 8014764:	89a2      	ldrh	r2, [r4, #12]
 8014766:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801476a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801476e:	81a2      	strh	r2, [r4, #12]
 8014770:	9b01      	ldr	r3, [sp, #4]
 8014772:	6125      	str	r5, [r4, #16]
 8014774:	441d      	add	r5, r3
 8014776:	ebab 0303 	sub.w	r3, fp, r3
 801477a:	6025      	str	r5, [r4, #0]
 801477c:	f8c4 b014 	str.w	fp, [r4, #20]
 8014780:	4655      	mov	r5, sl
 8014782:	60a3      	str	r3, [r4, #8]
 8014784:	45aa      	cmp	sl, r5
 8014786:	d200      	bcs.n	801478a <__sfvwrite_r+0x1a6>
 8014788:	4655      	mov	r5, sl
 801478a:	462a      	mov	r2, r5
 801478c:	4649      	mov	r1, r9
 801478e:	6820      	ldr	r0, [r4, #0]
 8014790:	f000 fd5e 	bl	8015250 <memmove>
 8014794:	68a3      	ldr	r3, [r4, #8]
 8014796:	1b5b      	subs	r3, r3, r5
 8014798:	60a3      	str	r3, [r4, #8]
 801479a:	6823      	ldr	r3, [r4, #0]
 801479c:	441d      	add	r5, r3
 801479e:	6025      	str	r5, [r4, #0]
 80147a0:	4655      	mov	r5, sl
 80147a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80147a6:	44a9      	add	r9, r5
 80147a8:	ebaa 0a05 	sub.w	sl, sl, r5
 80147ac:	1b5d      	subs	r5, r3, r5
 80147ae:	f8c8 5008 	str.w	r5, [r8, #8]
 80147b2:	2d00      	cmp	r5, #0
 80147b4:	d1a3      	bne.n	80146fe <__sfvwrite_r+0x11a>
 80147b6:	e71c      	b.n	80145f2 <__sfvwrite_r+0xe>
 80147b8:	465a      	mov	r2, fp
 80147ba:	4638      	mov	r0, r7
 80147bc:	f001 f94a 	bl	8015a54 <_realloc_r>
 80147c0:	4605      	mov	r5, r0
 80147c2:	2800      	cmp	r0, #0
 80147c4:	d1d4      	bne.n	8014770 <__sfvwrite_r+0x18c>
 80147c6:	6921      	ldr	r1, [r4, #16]
 80147c8:	4638      	mov	r0, r7
 80147ca:	f7ff fe4f 	bl	801446c <_free_r>
 80147ce:	89a3      	ldrh	r3, [r4, #12]
 80147d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80147d4:	81a3      	strh	r3, [r4, #12]
 80147d6:	e7b6      	b.n	8014746 <__sfvwrite_r+0x162>
 80147d8:	6820      	ldr	r0, [r4, #0]
 80147da:	6923      	ldr	r3, [r4, #16]
 80147dc:	4298      	cmp	r0, r3
 80147de:	d802      	bhi.n	80147e6 <__sfvwrite_r+0x202>
 80147e0:	6962      	ldr	r2, [r4, #20]
 80147e2:	4592      	cmp	sl, r2
 80147e4:	d215      	bcs.n	8014812 <__sfvwrite_r+0x22e>
 80147e6:	4555      	cmp	r5, sl
 80147e8:	bf28      	it	cs
 80147ea:	4655      	movcs	r5, sl
 80147ec:	462a      	mov	r2, r5
 80147ee:	4649      	mov	r1, r9
 80147f0:	f000 fd2e 	bl	8015250 <memmove>
 80147f4:	68a3      	ldr	r3, [r4, #8]
 80147f6:	6822      	ldr	r2, [r4, #0]
 80147f8:	1b5b      	subs	r3, r3, r5
 80147fa:	442a      	add	r2, r5
 80147fc:	60a3      	str	r3, [r4, #8]
 80147fe:	6022      	str	r2, [r4, #0]
 8014800:	2b00      	cmp	r3, #0
 8014802:	d1ce      	bne.n	80147a2 <__sfvwrite_r+0x1be>
 8014804:	4621      	mov	r1, r4
 8014806:	4638      	mov	r0, r7
 8014808:	f7ff fcc6 	bl	8014198 <_fflush_r>
 801480c:	2800      	cmp	r0, #0
 801480e:	d0c8      	beq.n	80147a2 <__sfvwrite_r+0x1be>
 8014810:	e79b      	b.n	801474a <__sfvwrite_r+0x166>
 8014812:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8014816:	4553      	cmp	r3, sl
 8014818:	bf28      	it	cs
 801481a:	4653      	movcs	r3, sl
 801481c:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 801481e:	fb93 f3f2 	sdiv	r3, r3, r2
 8014822:	6a21      	ldr	r1, [r4, #32]
 8014824:	4353      	muls	r3, r2
 8014826:	4638      	mov	r0, r7
 8014828:	464a      	mov	r2, r9
 801482a:	47a8      	blx	r5
 801482c:	1e05      	subs	r5, r0, #0
 801482e:	dcb8      	bgt.n	80147a2 <__sfvwrite_r+0x1be>
 8014830:	e78b      	b.n	801474a <__sfvwrite_r+0x166>
 8014832:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8014836:	2000      	movs	r0, #0
 8014838:	3608      	adds	r6, #8
 801483a:	e71d      	b.n	8014678 <__sfvwrite_r+0x94>
 801483c:	f10b 0901 	add.w	r9, fp, #1
 8014840:	e72a      	b.n	8014698 <__sfvwrite_r+0xb4>
 8014842:	4293      	cmp	r3, r2
 8014844:	db09      	blt.n	801485a <__sfvwrite_r+0x276>
 8014846:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8014848:	6a21      	ldr	r1, [r4, #32]
 801484a:	4613      	mov	r3, r2
 801484c:	4638      	mov	r0, r7
 801484e:	4652      	mov	r2, sl
 8014850:	47a8      	blx	r5
 8014852:	1e05      	subs	r5, r0, #0
 8014854:	f73f af3c 	bgt.w	80146d0 <__sfvwrite_r+0xec>
 8014858:	e777      	b.n	801474a <__sfvwrite_r+0x166>
 801485a:	461a      	mov	r2, r3
 801485c:	4651      	mov	r1, sl
 801485e:	9301      	str	r3, [sp, #4]
 8014860:	f000 fcf6 	bl	8015250 <memmove>
 8014864:	9b01      	ldr	r3, [sp, #4]
 8014866:	68a2      	ldr	r2, [r4, #8]
 8014868:	1ad2      	subs	r2, r2, r3
 801486a:	60a2      	str	r2, [r4, #8]
 801486c:	6822      	ldr	r2, [r4, #0]
 801486e:	441a      	add	r2, r3
 8014870:	6022      	str	r2, [r4, #0]
 8014872:	461d      	mov	r5, r3
 8014874:	e72c      	b.n	80146d0 <__sfvwrite_r+0xec>
 8014876:	2001      	movs	r0, #1
 8014878:	e734      	b.n	80146e4 <__sfvwrite_r+0x100>
 801487a:	bf00      	nop
 801487c:	7ffffc00 	.word	0x7ffffc00

08014880 <_fwalk_reent>:
 8014880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014884:	4680      	mov	r8, r0
 8014886:	4689      	mov	r9, r1
 8014888:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 801488c:	2600      	movs	r6, #0
 801488e:	b914      	cbnz	r4, 8014896 <_fwalk_reent+0x16>
 8014890:	4630      	mov	r0, r6
 8014892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014896:	68a5      	ldr	r5, [r4, #8]
 8014898:	6867      	ldr	r7, [r4, #4]
 801489a:	3f01      	subs	r7, #1
 801489c:	d501      	bpl.n	80148a2 <_fwalk_reent+0x22>
 801489e:	6824      	ldr	r4, [r4, #0]
 80148a0:	e7f5      	b.n	801488e <_fwalk_reent+0xe>
 80148a2:	89ab      	ldrh	r3, [r5, #12]
 80148a4:	2b01      	cmp	r3, #1
 80148a6:	d907      	bls.n	80148b8 <_fwalk_reent+0x38>
 80148a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80148ac:	3301      	adds	r3, #1
 80148ae:	d003      	beq.n	80148b8 <_fwalk_reent+0x38>
 80148b0:	4629      	mov	r1, r5
 80148b2:	4640      	mov	r0, r8
 80148b4:	47c8      	blx	r9
 80148b6:	4306      	orrs	r6, r0
 80148b8:	3568      	adds	r5, #104	; 0x68
 80148ba:	e7ee      	b.n	801489a <_fwalk_reent+0x1a>

080148bc <rshift>:
 80148bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80148be:	6906      	ldr	r6, [r0, #16]
 80148c0:	114b      	asrs	r3, r1, #5
 80148c2:	42b3      	cmp	r3, r6
 80148c4:	f100 0514 	add.w	r5, r0, #20
 80148c8:	da2b      	bge.n	8014922 <rshift+0x66>
 80148ca:	f011 011f 	ands.w	r1, r1, #31
 80148ce:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 80148d2:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 80148d6:	d108      	bne.n	80148ea <rshift+0x2e>
 80148d8:	4629      	mov	r1, r5
 80148da:	42b2      	cmp	r2, r6
 80148dc:	460b      	mov	r3, r1
 80148de:	d210      	bcs.n	8014902 <rshift+0x46>
 80148e0:	f852 3b04 	ldr.w	r3, [r2], #4
 80148e4:	f841 3b04 	str.w	r3, [r1], #4
 80148e8:	e7f7      	b.n	80148da <rshift+0x1e>
 80148ea:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 80148ee:	f1c1 0e20 	rsb	lr, r1, #32
 80148f2:	3204      	adds	r2, #4
 80148f4:	40cc      	lsrs	r4, r1
 80148f6:	462b      	mov	r3, r5
 80148f8:	42b2      	cmp	r2, r6
 80148fa:	d308      	bcc.n	801490e <rshift+0x52>
 80148fc:	601c      	str	r4, [r3, #0]
 80148fe:	b104      	cbz	r4, 8014902 <rshift+0x46>
 8014900:	3304      	adds	r3, #4
 8014902:	1b5b      	subs	r3, r3, r5
 8014904:	109b      	asrs	r3, r3, #2
 8014906:	6103      	str	r3, [r0, #16]
 8014908:	b903      	cbnz	r3, 801490c <rshift+0x50>
 801490a:	6143      	str	r3, [r0, #20]
 801490c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801490e:	6817      	ldr	r7, [r2, #0]
 8014910:	fa07 f70e 	lsl.w	r7, r7, lr
 8014914:	433c      	orrs	r4, r7
 8014916:	f843 4b04 	str.w	r4, [r3], #4
 801491a:	f852 4b04 	ldr.w	r4, [r2], #4
 801491e:	40cc      	lsrs	r4, r1
 8014920:	e7ea      	b.n	80148f8 <rshift+0x3c>
 8014922:	462b      	mov	r3, r5
 8014924:	e7ed      	b.n	8014902 <rshift+0x46>

08014926 <__hexdig_fun>:
 8014926:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801492a:	2b09      	cmp	r3, #9
 801492c:	d802      	bhi.n	8014934 <__hexdig_fun+0xe>
 801492e:	3820      	subs	r0, #32
 8014930:	b2c0      	uxtb	r0, r0
 8014932:	4770      	bx	lr
 8014934:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014938:	2b05      	cmp	r3, #5
 801493a:	d801      	bhi.n	8014940 <__hexdig_fun+0x1a>
 801493c:	3847      	subs	r0, #71	; 0x47
 801493e:	e7f7      	b.n	8014930 <__hexdig_fun+0xa>
 8014940:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014944:	2b05      	cmp	r3, #5
 8014946:	d801      	bhi.n	801494c <__hexdig_fun+0x26>
 8014948:	3827      	subs	r0, #39	; 0x27
 801494a:	e7f1      	b.n	8014930 <__hexdig_fun+0xa>
 801494c:	2000      	movs	r0, #0
 801494e:	4770      	bx	lr

08014950 <__gethex>:
 8014950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014954:	b08b      	sub	sp, #44	; 0x2c
 8014956:	468a      	mov	sl, r1
 8014958:	9002      	str	r0, [sp, #8]
 801495a:	9816      	ldr	r0, [sp, #88]	; 0x58
 801495c:	9306      	str	r3, [sp, #24]
 801495e:	4690      	mov	r8, r2
 8014960:	f000 fbe2 	bl	8015128 <__localeconv_l>
 8014964:	6803      	ldr	r3, [r0, #0]
 8014966:	9303      	str	r3, [sp, #12]
 8014968:	4618      	mov	r0, r3
 801496a:	f7eb fc3b 	bl	80001e4 <strlen>
 801496e:	9b03      	ldr	r3, [sp, #12]
 8014970:	9001      	str	r0, [sp, #4]
 8014972:	4403      	add	r3, r0
 8014974:	f04f 0b00 	mov.w	fp, #0
 8014978:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801497c:	9307      	str	r3, [sp, #28]
 801497e:	f8da 3000 	ldr.w	r3, [sl]
 8014982:	3302      	adds	r3, #2
 8014984:	461f      	mov	r7, r3
 8014986:	f813 0b01 	ldrb.w	r0, [r3], #1
 801498a:	2830      	cmp	r0, #48	; 0x30
 801498c:	d06c      	beq.n	8014a68 <__gethex+0x118>
 801498e:	f7ff ffca 	bl	8014926 <__hexdig_fun>
 8014992:	4604      	mov	r4, r0
 8014994:	2800      	cmp	r0, #0
 8014996:	d16a      	bne.n	8014a6e <__gethex+0x11e>
 8014998:	9a01      	ldr	r2, [sp, #4]
 801499a:	9903      	ldr	r1, [sp, #12]
 801499c:	4638      	mov	r0, r7
 801499e:	f001 fa50 	bl	8015e42 <strncmp>
 80149a2:	2800      	cmp	r0, #0
 80149a4:	d166      	bne.n	8014a74 <__gethex+0x124>
 80149a6:	9b01      	ldr	r3, [sp, #4]
 80149a8:	5cf8      	ldrb	r0, [r7, r3]
 80149aa:	18fe      	adds	r6, r7, r3
 80149ac:	f7ff ffbb 	bl	8014926 <__hexdig_fun>
 80149b0:	2800      	cmp	r0, #0
 80149b2:	d062      	beq.n	8014a7a <__gethex+0x12a>
 80149b4:	4633      	mov	r3, r6
 80149b6:	7818      	ldrb	r0, [r3, #0]
 80149b8:	2830      	cmp	r0, #48	; 0x30
 80149ba:	461f      	mov	r7, r3
 80149bc:	f103 0301 	add.w	r3, r3, #1
 80149c0:	d0f9      	beq.n	80149b6 <__gethex+0x66>
 80149c2:	f7ff ffb0 	bl	8014926 <__hexdig_fun>
 80149c6:	fab0 f580 	clz	r5, r0
 80149ca:	096d      	lsrs	r5, r5, #5
 80149cc:	4634      	mov	r4, r6
 80149ce:	f04f 0b01 	mov.w	fp, #1
 80149d2:	463a      	mov	r2, r7
 80149d4:	4616      	mov	r6, r2
 80149d6:	3201      	adds	r2, #1
 80149d8:	7830      	ldrb	r0, [r6, #0]
 80149da:	f7ff ffa4 	bl	8014926 <__hexdig_fun>
 80149de:	2800      	cmp	r0, #0
 80149e0:	d1f8      	bne.n	80149d4 <__gethex+0x84>
 80149e2:	9a01      	ldr	r2, [sp, #4]
 80149e4:	9903      	ldr	r1, [sp, #12]
 80149e6:	4630      	mov	r0, r6
 80149e8:	f001 fa2b 	bl	8015e42 <strncmp>
 80149ec:	b950      	cbnz	r0, 8014a04 <__gethex+0xb4>
 80149ee:	b954      	cbnz	r4, 8014a06 <__gethex+0xb6>
 80149f0:	9b01      	ldr	r3, [sp, #4]
 80149f2:	18f4      	adds	r4, r6, r3
 80149f4:	4622      	mov	r2, r4
 80149f6:	4616      	mov	r6, r2
 80149f8:	3201      	adds	r2, #1
 80149fa:	7830      	ldrb	r0, [r6, #0]
 80149fc:	f7ff ff93 	bl	8014926 <__hexdig_fun>
 8014a00:	2800      	cmp	r0, #0
 8014a02:	d1f8      	bne.n	80149f6 <__gethex+0xa6>
 8014a04:	b10c      	cbz	r4, 8014a0a <__gethex+0xba>
 8014a06:	1ba4      	subs	r4, r4, r6
 8014a08:	00a4      	lsls	r4, r4, #2
 8014a0a:	7833      	ldrb	r3, [r6, #0]
 8014a0c:	2b50      	cmp	r3, #80	; 0x50
 8014a0e:	d001      	beq.n	8014a14 <__gethex+0xc4>
 8014a10:	2b70      	cmp	r3, #112	; 0x70
 8014a12:	d140      	bne.n	8014a96 <__gethex+0x146>
 8014a14:	7873      	ldrb	r3, [r6, #1]
 8014a16:	2b2b      	cmp	r3, #43	; 0x2b
 8014a18:	d035      	beq.n	8014a86 <__gethex+0x136>
 8014a1a:	2b2d      	cmp	r3, #45	; 0x2d
 8014a1c:	d02f      	beq.n	8014a7e <__gethex+0x12e>
 8014a1e:	1c71      	adds	r1, r6, #1
 8014a20:	f04f 0900 	mov.w	r9, #0
 8014a24:	7808      	ldrb	r0, [r1, #0]
 8014a26:	f7ff ff7e 	bl	8014926 <__hexdig_fun>
 8014a2a:	1e43      	subs	r3, r0, #1
 8014a2c:	b2db      	uxtb	r3, r3
 8014a2e:	2b18      	cmp	r3, #24
 8014a30:	d831      	bhi.n	8014a96 <__gethex+0x146>
 8014a32:	f1a0 0210 	sub.w	r2, r0, #16
 8014a36:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014a3a:	f7ff ff74 	bl	8014926 <__hexdig_fun>
 8014a3e:	1e43      	subs	r3, r0, #1
 8014a40:	b2db      	uxtb	r3, r3
 8014a42:	2b18      	cmp	r3, #24
 8014a44:	d922      	bls.n	8014a8c <__gethex+0x13c>
 8014a46:	f1b9 0f00 	cmp.w	r9, #0
 8014a4a:	d000      	beq.n	8014a4e <__gethex+0xfe>
 8014a4c:	4252      	negs	r2, r2
 8014a4e:	4414      	add	r4, r2
 8014a50:	f8ca 1000 	str.w	r1, [sl]
 8014a54:	b30d      	cbz	r5, 8014a9a <__gethex+0x14a>
 8014a56:	f1bb 0f00 	cmp.w	fp, #0
 8014a5a:	bf14      	ite	ne
 8014a5c:	2700      	movne	r7, #0
 8014a5e:	2706      	moveq	r7, #6
 8014a60:	4638      	mov	r0, r7
 8014a62:	b00b      	add	sp, #44	; 0x2c
 8014a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a68:	f10b 0b01 	add.w	fp, fp, #1
 8014a6c:	e78a      	b.n	8014984 <__gethex+0x34>
 8014a6e:	2500      	movs	r5, #0
 8014a70:	462c      	mov	r4, r5
 8014a72:	e7ae      	b.n	80149d2 <__gethex+0x82>
 8014a74:	463e      	mov	r6, r7
 8014a76:	2501      	movs	r5, #1
 8014a78:	e7c7      	b.n	8014a0a <__gethex+0xba>
 8014a7a:	4604      	mov	r4, r0
 8014a7c:	e7fb      	b.n	8014a76 <__gethex+0x126>
 8014a7e:	f04f 0901 	mov.w	r9, #1
 8014a82:	1cb1      	adds	r1, r6, #2
 8014a84:	e7ce      	b.n	8014a24 <__gethex+0xd4>
 8014a86:	f04f 0900 	mov.w	r9, #0
 8014a8a:	e7fa      	b.n	8014a82 <__gethex+0x132>
 8014a8c:	230a      	movs	r3, #10
 8014a8e:	fb03 0202 	mla	r2, r3, r2, r0
 8014a92:	3a10      	subs	r2, #16
 8014a94:	e7cf      	b.n	8014a36 <__gethex+0xe6>
 8014a96:	4631      	mov	r1, r6
 8014a98:	e7da      	b.n	8014a50 <__gethex+0x100>
 8014a9a:	1bf3      	subs	r3, r6, r7
 8014a9c:	3b01      	subs	r3, #1
 8014a9e:	4629      	mov	r1, r5
 8014aa0:	2b07      	cmp	r3, #7
 8014aa2:	dc49      	bgt.n	8014b38 <__gethex+0x1e8>
 8014aa4:	9802      	ldr	r0, [sp, #8]
 8014aa6:	f000 fbed 	bl	8015284 <_Balloc>
 8014aaa:	9b01      	ldr	r3, [sp, #4]
 8014aac:	f100 0914 	add.w	r9, r0, #20
 8014ab0:	f04f 0b00 	mov.w	fp, #0
 8014ab4:	f1c3 0301 	rsb	r3, r3, #1
 8014ab8:	4605      	mov	r5, r0
 8014aba:	f8cd 9010 	str.w	r9, [sp, #16]
 8014abe:	46da      	mov	sl, fp
 8014ac0:	9308      	str	r3, [sp, #32]
 8014ac2:	42b7      	cmp	r7, r6
 8014ac4:	d33b      	bcc.n	8014b3e <__gethex+0x1ee>
 8014ac6:	9804      	ldr	r0, [sp, #16]
 8014ac8:	f840 ab04 	str.w	sl, [r0], #4
 8014acc:	eba0 0009 	sub.w	r0, r0, r9
 8014ad0:	1080      	asrs	r0, r0, #2
 8014ad2:	6128      	str	r0, [r5, #16]
 8014ad4:	0147      	lsls	r7, r0, #5
 8014ad6:	4650      	mov	r0, sl
 8014ad8:	f000 fc98 	bl	801540c <__hi0bits>
 8014adc:	f8d8 6000 	ldr.w	r6, [r8]
 8014ae0:	1a3f      	subs	r7, r7, r0
 8014ae2:	42b7      	cmp	r7, r6
 8014ae4:	dd64      	ble.n	8014bb0 <__gethex+0x260>
 8014ae6:	1bbf      	subs	r7, r7, r6
 8014ae8:	4639      	mov	r1, r7
 8014aea:	4628      	mov	r0, r5
 8014aec:	f000 ff91 	bl	8015a12 <__any_on>
 8014af0:	4682      	mov	sl, r0
 8014af2:	b178      	cbz	r0, 8014b14 <__gethex+0x1c4>
 8014af4:	1e7b      	subs	r3, r7, #1
 8014af6:	1159      	asrs	r1, r3, #5
 8014af8:	f003 021f 	and.w	r2, r3, #31
 8014afc:	f04f 0a01 	mov.w	sl, #1
 8014b00:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014b04:	fa0a f202 	lsl.w	r2, sl, r2
 8014b08:	420a      	tst	r2, r1
 8014b0a:	d003      	beq.n	8014b14 <__gethex+0x1c4>
 8014b0c:	4553      	cmp	r3, sl
 8014b0e:	dc46      	bgt.n	8014b9e <__gethex+0x24e>
 8014b10:	f04f 0a02 	mov.w	sl, #2
 8014b14:	4639      	mov	r1, r7
 8014b16:	4628      	mov	r0, r5
 8014b18:	f7ff fed0 	bl	80148bc <rshift>
 8014b1c:	443c      	add	r4, r7
 8014b1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014b22:	429c      	cmp	r4, r3
 8014b24:	dd52      	ble.n	8014bcc <__gethex+0x27c>
 8014b26:	4629      	mov	r1, r5
 8014b28:	9802      	ldr	r0, [sp, #8]
 8014b2a:	f000 fbdf 	bl	80152ec <_Bfree>
 8014b2e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014b30:	2300      	movs	r3, #0
 8014b32:	6013      	str	r3, [r2, #0]
 8014b34:	27a3      	movs	r7, #163	; 0xa3
 8014b36:	e793      	b.n	8014a60 <__gethex+0x110>
 8014b38:	3101      	adds	r1, #1
 8014b3a:	105b      	asrs	r3, r3, #1
 8014b3c:	e7b0      	b.n	8014aa0 <__gethex+0x150>
 8014b3e:	1e73      	subs	r3, r6, #1
 8014b40:	9305      	str	r3, [sp, #20]
 8014b42:	9a07      	ldr	r2, [sp, #28]
 8014b44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014b48:	4293      	cmp	r3, r2
 8014b4a:	d018      	beq.n	8014b7e <__gethex+0x22e>
 8014b4c:	f1bb 0f20 	cmp.w	fp, #32
 8014b50:	d107      	bne.n	8014b62 <__gethex+0x212>
 8014b52:	9b04      	ldr	r3, [sp, #16]
 8014b54:	f8c3 a000 	str.w	sl, [r3]
 8014b58:	3304      	adds	r3, #4
 8014b5a:	f04f 0a00 	mov.w	sl, #0
 8014b5e:	9304      	str	r3, [sp, #16]
 8014b60:	46d3      	mov	fp, sl
 8014b62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014b66:	f7ff fede 	bl	8014926 <__hexdig_fun>
 8014b6a:	f000 000f 	and.w	r0, r0, #15
 8014b6e:	fa00 f00b 	lsl.w	r0, r0, fp
 8014b72:	ea4a 0a00 	orr.w	sl, sl, r0
 8014b76:	f10b 0b04 	add.w	fp, fp, #4
 8014b7a:	9b05      	ldr	r3, [sp, #20]
 8014b7c:	e00d      	b.n	8014b9a <__gethex+0x24a>
 8014b7e:	9b05      	ldr	r3, [sp, #20]
 8014b80:	9a08      	ldr	r2, [sp, #32]
 8014b82:	4413      	add	r3, r2
 8014b84:	429f      	cmp	r7, r3
 8014b86:	d8e1      	bhi.n	8014b4c <__gethex+0x1fc>
 8014b88:	4618      	mov	r0, r3
 8014b8a:	9a01      	ldr	r2, [sp, #4]
 8014b8c:	9903      	ldr	r1, [sp, #12]
 8014b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8014b90:	f001 f957 	bl	8015e42 <strncmp>
 8014b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b96:	2800      	cmp	r0, #0
 8014b98:	d1d8      	bne.n	8014b4c <__gethex+0x1fc>
 8014b9a:	461e      	mov	r6, r3
 8014b9c:	e791      	b.n	8014ac2 <__gethex+0x172>
 8014b9e:	1eb9      	subs	r1, r7, #2
 8014ba0:	4628      	mov	r0, r5
 8014ba2:	f000 ff36 	bl	8015a12 <__any_on>
 8014ba6:	2800      	cmp	r0, #0
 8014ba8:	d0b2      	beq.n	8014b10 <__gethex+0x1c0>
 8014baa:	f04f 0a03 	mov.w	sl, #3
 8014bae:	e7b1      	b.n	8014b14 <__gethex+0x1c4>
 8014bb0:	da09      	bge.n	8014bc6 <__gethex+0x276>
 8014bb2:	1bf7      	subs	r7, r6, r7
 8014bb4:	4629      	mov	r1, r5
 8014bb6:	463a      	mov	r2, r7
 8014bb8:	9802      	ldr	r0, [sp, #8]
 8014bba:	f000 fd59 	bl	8015670 <__lshift>
 8014bbe:	1be4      	subs	r4, r4, r7
 8014bc0:	4605      	mov	r5, r0
 8014bc2:	f100 0914 	add.w	r9, r0, #20
 8014bc6:	f04f 0a00 	mov.w	sl, #0
 8014bca:	e7a8      	b.n	8014b1e <__gethex+0x1ce>
 8014bcc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014bd0:	4284      	cmp	r4, r0
 8014bd2:	da6a      	bge.n	8014caa <__gethex+0x35a>
 8014bd4:	1b04      	subs	r4, r0, r4
 8014bd6:	42a6      	cmp	r6, r4
 8014bd8:	dc2e      	bgt.n	8014c38 <__gethex+0x2e8>
 8014bda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014bde:	2b02      	cmp	r3, #2
 8014be0:	d022      	beq.n	8014c28 <__gethex+0x2d8>
 8014be2:	2b03      	cmp	r3, #3
 8014be4:	d024      	beq.n	8014c30 <__gethex+0x2e0>
 8014be6:	2b01      	cmp	r3, #1
 8014be8:	d115      	bne.n	8014c16 <__gethex+0x2c6>
 8014bea:	42a6      	cmp	r6, r4
 8014bec:	d113      	bne.n	8014c16 <__gethex+0x2c6>
 8014bee:	2e01      	cmp	r6, #1
 8014bf0:	dc0b      	bgt.n	8014c0a <__gethex+0x2ba>
 8014bf2:	9a06      	ldr	r2, [sp, #24]
 8014bf4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014bf8:	6013      	str	r3, [r2, #0]
 8014bfa:	2301      	movs	r3, #1
 8014bfc:	612b      	str	r3, [r5, #16]
 8014bfe:	f8c9 3000 	str.w	r3, [r9]
 8014c02:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014c04:	2762      	movs	r7, #98	; 0x62
 8014c06:	601d      	str	r5, [r3, #0]
 8014c08:	e72a      	b.n	8014a60 <__gethex+0x110>
 8014c0a:	1e71      	subs	r1, r6, #1
 8014c0c:	4628      	mov	r0, r5
 8014c0e:	f000 ff00 	bl	8015a12 <__any_on>
 8014c12:	2800      	cmp	r0, #0
 8014c14:	d1ed      	bne.n	8014bf2 <__gethex+0x2a2>
 8014c16:	4629      	mov	r1, r5
 8014c18:	9802      	ldr	r0, [sp, #8]
 8014c1a:	f000 fb67 	bl	80152ec <_Bfree>
 8014c1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014c20:	2300      	movs	r3, #0
 8014c22:	6013      	str	r3, [r2, #0]
 8014c24:	2750      	movs	r7, #80	; 0x50
 8014c26:	e71b      	b.n	8014a60 <__gethex+0x110>
 8014c28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c2a:	2b00      	cmp	r3, #0
 8014c2c:	d0e1      	beq.n	8014bf2 <__gethex+0x2a2>
 8014c2e:	e7f2      	b.n	8014c16 <__gethex+0x2c6>
 8014c30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d1dd      	bne.n	8014bf2 <__gethex+0x2a2>
 8014c36:	e7ee      	b.n	8014c16 <__gethex+0x2c6>
 8014c38:	1e67      	subs	r7, r4, #1
 8014c3a:	f1ba 0f00 	cmp.w	sl, #0
 8014c3e:	d131      	bne.n	8014ca4 <__gethex+0x354>
 8014c40:	b127      	cbz	r7, 8014c4c <__gethex+0x2fc>
 8014c42:	4639      	mov	r1, r7
 8014c44:	4628      	mov	r0, r5
 8014c46:	f000 fee4 	bl	8015a12 <__any_on>
 8014c4a:	4682      	mov	sl, r0
 8014c4c:	117a      	asrs	r2, r7, #5
 8014c4e:	2301      	movs	r3, #1
 8014c50:	f007 071f 	and.w	r7, r7, #31
 8014c54:	fa03 f707 	lsl.w	r7, r3, r7
 8014c58:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8014c5c:	4621      	mov	r1, r4
 8014c5e:	421f      	tst	r7, r3
 8014c60:	4628      	mov	r0, r5
 8014c62:	bf18      	it	ne
 8014c64:	f04a 0a02 	orrne.w	sl, sl, #2
 8014c68:	1b36      	subs	r6, r6, r4
 8014c6a:	f7ff fe27 	bl	80148bc <rshift>
 8014c6e:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8014c72:	2702      	movs	r7, #2
 8014c74:	f1ba 0f00 	cmp.w	sl, #0
 8014c78:	d045      	beq.n	8014d06 <__gethex+0x3b6>
 8014c7a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014c7e:	2b02      	cmp	r3, #2
 8014c80:	d015      	beq.n	8014cae <__gethex+0x35e>
 8014c82:	2b03      	cmp	r3, #3
 8014c84:	d017      	beq.n	8014cb6 <__gethex+0x366>
 8014c86:	2b01      	cmp	r3, #1
 8014c88:	d109      	bne.n	8014c9e <__gethex+0x34e>
 8014c8a:	f01a 0f02 	tst.w	sl, #2
 8014c8e:	d006      	beq.n	8014c9e <__gethex+0x34e>
 8014c90:	f8d9 3000 	ldr.w	r3, [r9]
 8014c94:	ea4a 0a03 	orr.w	sl, sl, r3
 8014c98:	f01a 0f01 	tst.w	sl, #1
 8014c9c:	d10e      	bne.n	8014cbc <__gethex+0x36c>
 8014c9e:	f047 0710 	orr.w	r7, r7, #16
 8014ca2:	e030      	b.n	8014d06 <__gethex+0x3b6>
 8014ca4:	f04f 0a01 	mov.w	sl, #1
 8014ca8:	e7d0      	b.n	8014c4c <__gethex+0x2fc>
 8014caa:	2701      	movs	r7, #1
 8014cac:	e7e2      	b.n	8014c74 <__gethex+0x324>
 8014cae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014cb0:	f1c3 0301 	rsb	r3, r3, #1
 8014cb4:	9315      	str	r3, [sp, #84]	; 0x54
 8014cb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d0f0      	beq.n	8014c9e <__gethex+0x34e>
 8014cbc:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8014cc0:	f105 0314 	add.w	r3, r5, #20
 8014cc4:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8014cc8:	eb03 010a 	add.w	r1, r3, sl
 8014ccc:	2000      	movs	r0, #0
 8014cce:	681a      	ldr	r2, [r3, #0]
 8014cd0:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014cd4:	d01c      	beq.n	8014d10 <__gethex+0x3c0>
 8014cd6:	3201      	adds	r2, #1
 8014cd8:	601a      	str	r2, [r3, #0]
 8014cda:	2f02      	cmp	r7, #2
 8014cdc:	f105 0314 	add.w	r3, r5, #20
 8014ce0:	d138      	bne.n	8014d54 <__gethex+0x404>
 8014ce2:	f8d8 2000 	ldr.w	r2, [r8]
 8014ce6:	3a01      	subs	r2, #1
 8014ce8:	4296      	cmp	r6, r2
 8014cea:	d10a      	bne.n	8014d02 <__gethex+0x3b2>
 8014cec:	1171      	asrs	r1, r6, #5
 8014cee:	2201      	movs	r2, #1
 8014cf0:	f006 061f 	and.w	r6, r6, #31
 8014cf4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014cf8:	fa02 f606 	lsl.w	r6, r2, r6
 8014cfc:	421e      	tst	r6, r3
 8014cfe:	bf18      	it	ne
 8014d00:	4617      	movne	r7, r2
 8014d02:	f047 0720 	orr.w	r7, r7, #32
 8014d06:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014d08:	601d      	str	r5, [r3, #0]
 8014d0a:	9b06      	ldr	r3, [sp, #24]
 8014d0c:	601c      	str	r4, [r3, #0]
 8014d0e:	e6a7      	b.n	8014a60 <__gethex+0x110>
 8014d10:	f843 0b04 	str.w	r0, [r3], #4
 8014d14:	4299      	cmp	r1, r3
 8014d16:	d8da      	bhi.n	8014cce <__gethex+0x37e>
 8014d18:	68ab      	ldr	r3, [r5, #8]
 8014d1a:	4599      	cmp	r9, r3
 8014d1c:	db12      	blt.n	8014d44 <__gethex+0x3f4>
 8014d1e:	6869      	ldr	r1, [r5, #4]
 8014d20:	9802      	ldr	r0, [sp, #8]
 8014d22:	3101      	adds	r1, #1
 8014d24:	f000 faae 	bl	8015284 <_Balloc>
 8014d28:	692a      	ldr	r2, [r5, #16]
 8014d2a:	3202      	adds	r2, #2
 8014d2c:	f105 010c 	add.w	r1, r5, #12
 8014d30:	4683      	mov	fp, r0
 8014d32:	0092      	lsls	r2, r2, #2
 8014d34:	300c      	adds	r0, #12
 8014d36:	f7fa fce9 	bl	800f70c <memcpy>
 8014d3a:	4629      	mov	r1, r5
 8014d3c:	9802      	ldr	r0, [sp, #8]
 8014d3e:	f000 fad5 	bl	80152ec <_Bfree>
 8014d42:	465d      	mov	r5, fp
 8014d44:	692b      	ldr	r3, [r5, #16]
 8014d46:	1c5a      	adds	r2, r3, #1
 8014d48:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8014d4c:	612a      	str	r2, [r5, #16]
 8014d4e:	2201      	movs	r2, #1
 8014d50:	615a      	str	r2, [r3, #20]
 8014d52:	e7c2      	b.n	8014cda <__gethex+0x38a>
 8014d54:	692a      	ldr	r2, [r5, #16]
 8014d56:	4591      	cmp	r9, r2
 8014d58:	da0b      	bge.n	8014d72 <__gethex+0x422>
 8014d5a:	2101      	movs	r1, #1
 8014d5c:	4628      	mov	r0, r5
 8014d5e:	f7ff fdad 	bl	80148bc <rshift>
 8014d62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014d66:	3401      	adds	r4, #1
 8014d68:	429c      	cmp	r4, r3
 8014d6a:	f73f aedc 	bgt.w	8014b26 <__gethex+0x1d6>
 8014d6e:	2701      	movs	r7, #1
 8014d70:	e7c7      	b.n	8014d02 <__gethex+0x3b2>
 8014d72:	f016 061f 	ands.w	r6, r6, #31
 8014d76:	d0fa      	beq.n	8014d6e <__gethex+0x41e>
 8014d78:	449a      	add	sl, r3
 8014d7a:	f1c6 0620 	rsb	r6, r6, #32
 8014d7e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8014d82:	f000 fb43 	bl	801540c <__hi0bits>
 8014d86:	42b0      	cmp	r0, r6
 8014d88:	dbe7      	blt.n	8014d5a <__gethex+0x40a>
 8014d8a:	e7f0      	b.n	8014d6e <__gethex+0x41e>

08014d8c <L_shift>:
 8014d8c:	f1c2 0208 	rsb	r2, r2, #8
 8014d90:	0092      	lsls	r2, r2, #2
 8014d92:	b570      	push	{r4, r5, r6, lr}
 8014d94:	f1c2 0620 	rsb	r6, r2, #32
 8014d98:	6843      	ldr	r3, [r0, #4]
 8014d9a:	6804      	ldr	r4, [r0, #0]
 8014d9c:	fa03 f506 	lsl.w	r5, r3, r6
 8014da0:	432c      	orrs	r4, r5
 8014da2:	40d3      	lsrs	r3, r2
 8014da4:	6004      	str	r4, [r0, #0]
 8014da6:	f840 3f04 	str.w	r3, [r0, #4]!
 8014daa:	4288      	cmp	r0, r1
 8014dac:	d3f4      	bcc.n	8014d98 <L_shift+0xc>
 8014dae:	bd70      	pop	{r4, r5, r6, pc}

08014db0 <__match>:
 8014db0:	b530      	push	{r4, r5, lr}
 8014db2:	6803      	ldr	r3, [r0, #0]
 8014db4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014db8:	3301      	adds	r3, #1
 8014dba:	b914      	cbnz	r4, 8014dc2 <__match+0x12>
 8014dbc:	6003      	str	r3, [r0, #0]
 8014dbe:	2001      	movs	r0, #1
 8014dc0:	bd30      	pop	{r4, r5, pc}
 8014dc2:	781a      	ldrb	r2, [r3, #0]
 8014dc4:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8014dc8:	2d19      	cmp	r5, #25
 8014dca:	bf98      	it	ls
 8014dcc:	3220      	addls	r2, #32
 8014dce:	42a2      	cmp	r2, r4
 8014dd0:	d0f0      	beq.n	8014db4 <__match+0x4>
 8014dd2:	2000      	movs	r0, #0
 8014dd4:	bd30      	pop	{r4, r5, pc}

08014dd6 <__hexnan>:
 8014dd6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014dda:	680b      	ldr	r3, [r1, #0]
 8014ddc:	6801      	ldr	r1, [r0, #0]
 8014dde:	115f      	asrs	r7, r3, #5
 8014de0:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8014de4:	f013 031f 	ands.w	r3, r3, #31
 8014de8:	b087      	sub	sp, #28
 8014dea:	bf18      	it	ne
 8014dec:	3704      	addne	r7, #4
 8014dee:	2500      	movs	r5, #0
 8014df0:	1f3e      	subs	r6, r7, #4
 8014df2:	4682      	mov	sl, r0
 8014df4:	4690      	mov	r8, r2
 8014df6:	9302      	str	r3, [sp, #8]
 8014df8:	f847 5c04 	str.w	r5, [r7, #-4]
 8014dfc:	46b1      	mov	r9, r6
 8014dfe:	4634      	mov	r4, r6
 8014e00:	9501      	str	r5, [sp, #4]
 8014e02:	46ab      	mov	fp, r5
 8014e04:	784a      	ldrb	r2, [r1, #1]
 8014e06:	1c4b      	adds	r3, r1, #1
 8014e08:	9303      	str	r3, [sp, #12]
 8014e0a:	b342      	cbz	r2, 8014e5e <__hexnan+0x88>
 8014e0c:	4610      	mov	r0, r2
 8014e0e:	9105      	str	r1, [sp, #20]
 8014e10:	9204      	str	r2, [sp, #16]
 8014e12:	f7ff fd88 	bl	8014926 <__hexdig_fun>
 8014e16:	2800      	cmp	r0, #0
 8014e18:	d143      	bne.n	8014ea2 <__hexnan+0xcc>
 8014e1a:	9a04      	ldr	r2, [sp, #16]
 8014e1c:	9905      	ldr	r1, [sp, #20]
 8014e1e:	2a20      	cmp	r2, #32
 8014e20:	d818      	bhi.n	8014e54 <__hexnan+0x7e>
 8014e22:	9b01      	ldr	r3, [sp, #4]
 8014e24:	459b      	cmp	fp, r3
 8014e26:	dd13      	ble.n	8014e50 <__hexnan+0x7a>
 8014e28:	454c      	cmp	r4, r9
 8014e2a:	d206      	bcs.n	8014e3a <__hexnan+0x64>
 8014e2c:	2d07      	cmp	r5, #7
 8014e2e:	dc04      	bgt.n	8014e3a <__hexnan+0x64>
 8014e30:	462a      	mov	r2, r5
 8014e32:	4649      	mov	r1, r9
 8014e34:	4620      	mov	r0, r4
 8014e36:	f7ff ffa9 	bl	8014d8c <L_shift>
 8014e3a:	4544      	cmp	r4, r8
 8014e3c:	d944      	bls.n	8014ec8 <__hexnan+0xf2>
 8014e3e:	2300      	movs	r3, #0
 8014e40:	f1a4 0904 	sub.w	r9, r4, #4
 8014e44:	f844 3c04 	str.w	r3, [r4, #-4]
 8014e48:	f8cd b004 	str.w	fp, [sp, #4]
 8014e4c:	464c      	mov	r4, r9
 8014e4e:	461d      	mov	r5, r3
 8014e50:	9903      	ldr	r1, [sp, #12]
 8014e52:	e7d7      	b.n	8014e04 <__hexnan+0x2e>
 8014e54:	2a29      	cmp	r2, #41	; 0x29
 8014e56:	d14a      	bne.n	8014eee <__hexnan+0x118>
 8014e58:	3102      	adds	r1, #2
 8014e5a:	f8ca 1000 	str.w	r1, [sl]
 8014e5e:	f1bb 0f00 	cmp.w	fp, #0
 8014e62:	d044      	beq.n	8014eee <__hexnan+0x118>
 8014e64:	454c      	cmp	r4, r9
 8014e66:	d206      	bcs.n	8014e76 <__hexnan+0xa0>
 8014e68:	2d07      	cmp	r5, #7
 8014e6a:	dc04      	bgt.n	8014e76 <__hexnan+0xa0>
 8014e6c:	462a      	mov	r2, r5
 8014e6e:	4649      	mov	r1, r9
 8014e70:	4620      	mov	r0, r4
 8014e72:	f7ff ff8b 	bl	8014d8c <L_shift>
 8014e76:	4544      	cmp	r4, r8
 8014e78:	d928      	bls.n	8014ecc <__hexnan+0xf6>
 8014e7a:	4643      	mov	r3, r8
 8014e7c:	f854 2b04 	ldr.w	r2, [r4], #4
 8014e80:	f843 2b04 	str.w	r2, [r3], #4
 8014e84:	42a6      	cmp	r6, r4
 8014e86:	d2f9      	bcs.n	8014e7c <__hexnan+0xa6>
 8014e88:	2200      	movs	r2, #0
 8014e8a:	f843 2b04 	str.w	r2, [r3], #4
 8014e8e:	429e      	cmp	r6, r3
 8014e90:	d2fb      	bcs.n	8014e8a <__hexnan+0xb4>
 8014e92:	6833      	ldr	r3, [r6, #0]
 8014e94:	b91b      	cbnz	r3, 8014e9e <__hexnan+0xc8>
 8014e96:	4546      	cmp	r6, r8
 8014e98:	d127      	bne.n	8014eea <__hexnan+0x114>
 8014e9a:	2301      	movs	r3, #1
 8014e9c:	6033      	str	r3, [r6, #0]
 8014e9e:	2005      	movs	r0, #5
 8014ea0:	e026      	b.n	8014ef0 <__hexnan+0x11a>
 8014ea2:	3501      	adds	r5, #1
 8014ea4:	2d08      	cmp	r5, #8
 8014ea6:	f10b 0b01 	add.w	fp, fp, #1
 8014eaa:	dd06      	ble.n	8014eba <__hexnan+0xe4>
 8014eac:	4544      	cmp	r4, r8
 8014eae:	d9cf      	bls.n	8014e50 <__hexnan+0x7a>
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	f844 3c04 	str.w	r3, [r4, #-4]
 8014eb6:	2501      	movs	r5, #1
 8014eb8:	3c04      	subs	r4, #4
 8014eba:	6822      	ldr	r2, [r4, #0]
 8014ebc:	f000 000f 	and.w	r0, r0, #15
 8014ec0:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8014ec4:	6020      	str	r0, [r4, #0]
 8014ec6:	e7c3      	b.n	8014e50 <__hexnan+0x7a>
 8014ec8:	2508      	movs	r5, #8
 8014eca:	e7c1      	b.n	8014e50 <__hexnan+0x7a>
 8014ecc:	9b02      	ldr	r3, [sp, #8]
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d0df      	beq.n	8014e92 <__hexnan+0xbc>
 8014ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8014ed6:	f1c3 0320 	rsb	r3, r3, #32
 8014eda:	fa22 f303 	lsr.w	r3, r2, r3
 8014ede:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8014ee2:	401a      	ands	r2, r3
 8014ee4:	f847 2c04 	str.w	r2, [r7, #-4]
 8014ee8:	e7d3      	b.n	8014e92 <__hexnan+0xbc>
 8014eea:	3e04      	subs	r6, #4
 8014eec:	e7d1      	b.n	8014e92 <__hexnan+0xbc>
 8014eee:	2004      	movs	r0, #4
 8014ef0:	b007      	add	sp, #28
 8014ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08014ef8 <_findenv_r>:
 8014ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014efc:	4606      	mov	r6, r0
 8014efe:	468a      	mov	sl, r1
 8014f00:	4617      	mov	r7, r2
 8014f02:	f001 fdbd 	bl	8016a80 <__env_lock>
 8014f06:	4b1b      	ldr	r3, [pc, #108]	; (8014f74 <_findenv_r+0x7c>)
 8014f08:	f8d3 8000 	ldr.w	r8, [r3]
 8014f0c:	4699      	mov	r9, r3
 8014f0e:	f1b8 0f00 	cmp.w	r8, #0
 8014f12:	d007      	beq.n	8014f24 <_findenv_r+0x2c>
 8014f14:	4654      	mov	r4, sl
 8014f16:	4623      	mov	r3, r4
 8014f18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f1c:	b332      	cbz	r2, 8014f6c <_findenv_r+0x74>
 8014f1e:	2a3d      	cmp	r2, #61	; 0x3d
 8014f20:	461c      	mov	r4, r3
 8014f22:	d1f8      	bne.n	8014f16 <_findenv_r+0x1e>
 8014f24:	4630      	mov	r0, r6
 8014f26:	f001 fdb1 	bl	8016a8c <__env_unlock>
 8014f2a:	2000      	movs	r0, #0
 8014f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f30:	f108 0804 	add.w	r8, r8, #4
 8014f34:	f8d8 0000 	ldr.w	r0, [r8]
 8014f38:	2800      	cmp	r0, #0
 8014f3a:	d0f3      	beq.n	8014f24 <_findenv_r+0x2c>
 8014f3c:	4622      	mov	r2, r4
 8014f3e:	4651      	mov	r1, sl
 8014f40:	f000 ff7f 	bl	8015e42 <strncmp>
 8014f44:	2800      	cmp	r0, #0
 8014f46:	d1f3      	bne.n	8014f30 <_findenv_r+0x38>
 8014f48:	f8d8 3000 	ldr.w	r3, [r8]
 8014f4c:	191d      	adds	r5, r3, r4
 8014f4e:	5d1b      	ldrb	r3, [r3, r4]
 8014f50:	2b3d      	cmp	r3, #61	; 0x3d
 8014f52:	d1ed      	bne.n	8014f30 <_findenv_r+0x38>
 8014f54:	f8d9 3000 	ldr.w	r3, [r9]
 8014f58:	eba8 0303 	sub.w	r3, r8, r3
 8014f5c:	109b      	asrs	r3, r3, #2
 8014f5e:	4630      	mov	r0, r6
 8014f60:	603b      	str	r3, [r7, #0]
 8014f62:	f001 fd93 	bl	8016a8c <__env_unlock>
 8014f66:	1c68      	adds	r0, r5, #1
 8014f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f6c:	eba4 040a 	sub.w	r4, r4, sl
 8014f70:	e7e0      	b.n	8014f34 <_findenv_r+0x3c>
 8014f72:	bf00      	nop
 8014f74:	2000000c 	.word	0x2000000c

08014f78 <_getenv_r>:
 8014f78:	b507      	push	{r0, r1, r2, lr}
 8014f7a:	aa01      	add	r2, sp, #4
 8014f7c:	f7ff ffbc 	bl	8014ef8 <_findenv_r>
 8014f80:	b003      	add	sp, #12
 8014f82:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08014f88 <_gettimeofday_r>:
 8014f88:	b538      	push	{r3, r4, r5, lr}
 8014f8a:	4c07      	ldr	r4, [pc, #28]	; (8014fa8 <_gettimeofday_r+0x20>)
 8014f8c:	2300      	movs	r3, #0
 8014f8e:	4605      	mov	r5, r0
 8014f90:	4608      	mov	r0, r1
 8014f92:	4611      	mov	r1, r2
 8014f94:	6023      	str	r3, [r4, #0]
 8014f96:	f002 f8f3 	bl	8017180 <_gettimeofday>
 8014f9a:	1c43      	adds	r3, r0, #1
 8014f9c:	d102      	bne.n	8014fa4 <_gettimeofday_r+0x1c>
 8014f9e:	6823      	ldr	r3, [r4, #0]
 8014fa0:	b103      	cbz	r3, 8014fa4 <_gettimeofday_r+0x1c>
 8014fa2:	602b      	str	r3, [r5, #0]
 8014fa4:	bd38      	pop	{r3, r4, r5, pc}
 8014fa6:	bf00      	nop
 8014fa8:	20003930 	.word	0x20003930

08014fac <__gettzinfo>:
 8014fac:	4800      	ldr	r0, [pc, #0]	; (8014fb0 <__gettzinfo+0x4>)
 8014fae:	4770      	bx	lr
 8014fb0:	20000520 	.word	0x20000520

08014fb4 <gmtime_r>:
 8014fb4:	6802      	ldr	r2, [r0, #0]
 8014fb6:	4848      	ldr	r0, [pc, #288]	; (80150d8 <gmtime_r+0x124>)
 8014fb8:	fb92 f3f0 	sdiv	r3, r2, r0
 8014fbc:	fb00 2013 	mls	r0, r0, r3, r2
 8014fc0:	2800      	cmp	r0, #0
 8014fc2:	bfb8      	it	lt
 8014fc4:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8014fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014fca:	bfb8      	it	lt
 8014fcc:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8014fd0:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8014fd4:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8014fd8:	fb90 f2f4 	sdiv	r2, r0, r4
 8014fdc:	fb04 0012 	mls	r0, r4, r2, r0
 8014fe0:	f04f 043c 	mov.w	r4, #60	; 0x3c
 8014fe4:	bfac      	ite	ge
 8014fe6:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 8014fea:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 8014fee:	608a      	str	r2, [r1, #8]
 8014ff0:	fb90 f2f4 	sdiv	r2, r0, r4
 8014ff4:	fb04 0012 	mls	r0, r4, r2, r0
 8014ff8:	604a      	str	r2, [r1, #4]
 8014ffa:	6008      	str	r0, [r1, #0]
 8014ffc:	2207      	movs	r2, #7
 8014ffe:	1cd8      	adds	r0, r3, #3
 8015000:	fb90 f2f2 	sdiv	r2, r0, r2
 8015004:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8015008:	1a82      	subs	r2, r0, r2
 801500a:	618a      	str	r2, [r1, #24]
 801500c:	4a33      	ldr	r2, [pc, #204]	; (80150dc <gmtime_r+0x128>)
 801500e:	4c34      	ldr	r4, [pc, #208]	; (80150e0 <gmtime_r+0x12c>)
 8015010:	fb93 f4f4 	sdiv	r4, r3, r4
 8015014:	fb02 3304 	mla	r3, r2, r4, r3
 8015018:	f648 60ac 	movw	r0, #36524	; 0x8eac
 801501c:	fbb3 f0f0 	udiv	r0, r3, r0
 8015020:	4418      	add	r0, r3
 8015022:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8015026:	fbb3 f2f7 	udiv	r2, r3, r7
 801502a:	1a80      	subs	r0, r0, r2
 801502c:	4a2d      	ldr	r2, [pc, #180]	; (80150e4 <gmtime_r+0x130>)
 801502e:	fbb3 f2f2 	udiv	r2, r3, r2
 8015032:	1a82      	subs	r2, r0, r2
 8015034:	f648 6094 	movw	r0, #36500	; 0x8e94
 8015038:	fbb2 f0f0 	udiv	r0, r2, r0
 801503c:	4403      	add	r3, r0
 801503e:	f240 166d 	movw	r6, #365	; 0x16d
 8015042:	fbb2 f5f6 	udiv	r5, r2, r6
 8015046:	fbb2 f2f7 	udiv	r2, r2, r7
 801504a:	1a9a      	subs	r2, r3, r2
 801504c:	fb06 2315 	mls	r3, r6, r5, r2
 8015050:	2099      	movs	r0, #153	; 0x99
 8015052:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8015056:	1c5e      	adds	r6, r3, #1
 8015058:	3202      	adds	r2, #2
 801505a:	fbb2 f2f0 	udiv	r2, r2, r0
 801505e:	2a0a      	cmp	r2, #10
 8015060:	fb00 f002 	mul.w	r0, r0, r2
 8015064:	f100 0002 	add.w	r0, r0, #2
 8015068:	f04f 0705 	mov.w	r7, #5
 801506c:	fbb0 f0f7 	udiv	r0, r0, r7
 8015070:	eba6 0000 	sub.w	r0, r6, r0
 8015074:	bf34      	ite	cc
 8015076:	2602      	movcc	r6, #2
 8015078:	f06f 0609 	mvncs.w	r6, #9
 801507c:	4416      	add	r6, r2
 801507e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8015082:	fb02 5404 	mla	r4, r2, r4, r5
 8015086:	2e01      	cmp	r6, #1
 8015088:	bf98      	it	ls
 801508a:	3401      	addls	r4, #1
 801508c:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8015090:	d30b      	bcc.n	80150aa <gmtime_r+0xf6>
 8015092:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8015096:	61cb      	str	r3, [r1, #28]
 8015098:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 801509c:	2300      	movs	r3, #0
 801509e:	60c8      	str	r0, [r1, #12]
 80150a0:	614c      	str	r4, [r1, #20]
 80150a2:	610e      	str	r6, [r1, #16]
 80150a4:	620b      	str	r3, [r1, #32]
 80150a6:	4608      	mov	r0, r1
 80150a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80150aa:	07aa      	lsls	r2, r5, #30
 80150ac:	d105      	bne.n	80150ba <gmtime_r+0x106>
 80150ae:	2764      	movs	r7, #100	; 0x64
 80150b0:	fbb5 f2f7 	udiv	r2, r5, r7
 80150b4:	fb07 5212 	mls	r2, r7, r2, r5
 80150b8:	b95a      	cbnz	r2, 80150d2 <gmtime_r+0x11e>
 80150ba:	f44f 77c8 	mov.w	r7, #400	; 0x190
 80150be:	fbb5 f2f7 	udiv	r2, r5, r7
 80150c2:	fb07 5212 	mls	r2, r7, r2, r5
 80150c6:	fab2 f282 	clz	r2, r2
 80150ca:	0952      	lsrs	r2, r2, #5
 80150cc:	333b      	adds	r3, #59	; 0x3b
 80150ce:	4413      	add	r3, r2
 80150d0:	e7e1      	b.n	8015096 <gmtime_r+0xe2>
 80150d2:	2201      	movs	r2, #1
 80150d4:	e7fa      	b.n	80150cc <gmtime_r+0x118>
 80150d6:	bf00      	nop
 80150d8:	00015180 	.word	0x00015180
 80150dc:	fffdc54f 	.word	0xfffdc54f
 80150e0:	00023ab1 	.word	0x00023ab1
 80150e4:	00023ab0 	.word	0x00023ab0

080150e8 <__locale_mb_cur_max>:
 80150e8:	4b04      	ldr	r3, [pc, #16]	; (80150fc <__locale_mb_cur_max+0x14>)
 80150ea:	4a05      	ldr	r2, [pc, #20]	; (8015100 <__locale_mb_cur_max+0x18>)
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	6a1b      	ldr	r3, [r3, #32]
 80150f0:	2b00      	cmp	r3, #0
 80150f2:	bf08      	it	eq
 80150f4:	4613      	moveq	r3, r2
 80150f6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80150fa:	4770      	bx	lr
 80150fc:	20000014 	.word	0x20000014
 8015100:	20000560 	.word	0x20000560

08015104 <__locale_ctype_ptr_l>:
 8015104:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015108:	4770      	bx	lr
	...

0801510c <__locale_ctype_ptr>:
 801510c:	4b04      	ldr	r3, [pc, #16]	; (8015120 <__locale_ctype_ptr+0x14>)
 801510e:	4a05      	ldr	r2, [pc, #20]	; (8015124 <__locale_ctype_ptr+0x18>)
 8015110:	681b      	ldr	r3, [r3, #0]
 8015112:	6a1b      	ldr	r3, [r3, #32]
 8015114:	2b00      	cmp	r3, #0
 8015116:	bf08      	it	eq
 8015118:	4613      	moveq	r3, r2
 801511a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 801511e:	4770      	bx	lr
 8015120:	20000014 	.word	0x20000014
 8015124:	20000560 	.word	0x20000560

08015128 <__localeconv_l>:
 8015128:	30f0      	adds	r0, #240	; 0xf0
 801512a:	4770      	bx	lr

0801512c <_localeconv_r>:
 801512c:	4b04      	ldr	r3, [pc, #16]	; (8015140 <_localeconv_r+0x14>)
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	6a18      	ldr	r0, [r3, #32]
 8015132:	4b04      	ldr	r3, [pc, #16]	; (8015144 <_localeconv_r+0x18>)
 8015134:	2800      	cmp	r0, #0
 8015136:	bf08      	it	eq
 8015138:	4618      	moveq	r0, r3
 801513a:	30f0      	adds	r0, #240	; 0xf0
 801513c:	4770      	bx	lr
 801513e:	bf00      	nop
 8015140:	20000014 	.word	0x20000014
 8015144:	20000560 	.word	0x20000560

08015148 <__retarget_lock_init_recursive>:
 8015148:	4770      	bx	lr

0801514a <__retarget_lock_close_recursive>:
 801514a:	4770      	bx	lr

0801514c <__retarget_lock_acquire>:
 801514c:	4770      	bx	lr

0801514e <__retarget_lock_acquire_recursive>:
 801514e:	4770      	bx	lr

08015150 <__retarget_lock_release>:
 8015150:	4770      	bx	lr

08015152 <__retarget_lock_release_recursive>:
 8015152:	4770      	bx	lr

08015154 <__swhatbuf_r>:
 8015154:	b570      	push	{r4, r5, r6, lr}
 8015156:	460e      	mov	r6, r1
 8015158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801515c:	2900      	cmp	r1, #0
 801515e:	b090      	sub	sp, #64	; 0x40
 8015160:	4614      	mov	r4, r2
 8015162:	461d      	mov	r5, r3
 8015164:	da09      	bge.n	801517a <__swhatbuf_r+0x26>
 8015166:	89b3      	ldrh	r3, [r6, #12]
 8015168:	2200      	movs	r2, #0
 801516a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801516e:	602a      	str	r2, [r5, #0]
 8015170:	d116      	bne.n	80151a0 <__swhatbuf_r+0x4c>
 8015172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015176:	6023      	str	r3, [r4, #0]
 8015178:	e015      	b.n	80151a6 <__swhatbuf_r+0x52>
 801517a:	aa01      	add	r2, sp, #4
 801517c:	f001 fd62 	bl	8016c44 <_fstat_r>
 8015180:	2800      	cmp	r0, #0
 8015182:	dbf0      	blt.n	8015166 <__swhatbuf_r+0x12>
 8015184:	9a02      	ldr	r2, [sp, #8]
 8015186:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801518a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801518e:	425a      	negs	r2, r3
 8015190:	415a      	adcs	r2, r3
 8015192:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015196:	602a      	str	r2, [r5, #0]
 8015198:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801519c:	6023      	str	r3, [r4, #0]
 801519e:	e002      	b.n	80151a6 <__swhatbuf_r+0x52>
 80151a0:	2340      	movs	r3, #64	; 0x40
 80151a2:	6023      	str	r3, [r4, #0]
 80151a4:	4610      	mov	r0, r2
 80151a6:	b010      	add	sp, #64	; 0x40
 80151a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080151ac <__smakebuf_r>:
 80151ac:	898b      	ldrh	r3, [r1, #12]
 80151ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80151b0:	079d      	lsls	r5, r3, #30
 80151b2:	4606      	mov	r6, r0
 80151b4:	460c      	mov	r4, r1
 80151b6:	d507      	bpl.n	80151c8 <__smakebuf_r+0x1c>
 80151b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80151bc:	6023      	str	r3, [r4, #0]
 80151be:	6123      	str	r3, [r4, #16]
 80151c0:	2301      	movs	r3, #1
 80151c2:	6163      	str	r3, [r4, #20]
 80151c4:	b002      	add	sp, #8
 80151c6:	bd70      	pop	{r4, r5, r6, pc}
 80151c8:	ab01      	add	r3, sp, #4
 80151ca:	466a      	mov	r2, sp
 80151cc:	f7ff ffc2 	bl	8015154 <__swhatbuf_r>
 80151d0:	9900      	ldr	r1, [sp, #0]
 80151d2:	4605      	mov	r5, r0
 80151d4:	4630      	mov	r0, r6
 80151d6:	f7fa f88b 	bl	800f2f0 <_malloc_r>
 80151da:	b948      	cbnz	r0, 80151f0 <__smakebuf_r+0x44>
 80151dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80151e0:	059a      	lsls	r2, r3, #22
 80151e2:	d4ef      	bmi.n	80151c4 <__smakebuf_r+0x18>
 80151e4:	f023 0303 	bic.w	r3, r3, #3
 80151e8:	f043 0302 	orr.w	r3, r3, #2
 80151ec:	81a3      	strh	r3, [r4, #12]
 80151ee:	e7e3      	b.n	80151b8 <__smakebuf_r+0xc>
 80151f0:	4b0d      	ldr	r3, [pc, #52]	; (8015228 <__smakebuf_r+0x7c>)
 80151f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80151f4:	89a3      	ldrh	r3, [r4, #12]
 80151f6:	6020      	str	r0, [r4, #0]
 80151f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80151fc:	81a3      	strh	r3, [r4, #12]
 80151fe:	9b00      	ldr	r3, [sp, #0]
 8015200:	6163      	str	r3, [r4, #20]
 8015202:	9b01      	ldr	r3, [sp, #4]
 8015204:	6120      	str	r0, [r4, #16]
 8015206:	b15b      	cbz	r3, 8015220 <__smakebuf_r+0x74>
 8015208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801520c:	4630      	mov	r0, r6
 801520e:	f001 fd2b 	bl	8016c68 <_isatty_r>
 8015212:	b128      	cbz	r0, 8015220 <__smakebuf_r+0x74>
 8015214:	89a3      	ldrh	r3, [r4, #12]
 8015216:	f023 0303 	bic.w	r3, r3, #3
 801521a:	f043 0301 	orr.w	r3, r3, #1
 801521e:	81a3      	strh	r3, [r4, #12]
 8015220:	89a3      	ldrh	r3, [r4, #12]
 8015222:	431d      	orrs	r5, r3
 8015224:	81a5      	strh	r5, [r4, #12]
 8015226:	e7cd      	b.n	80151c4 <__smakebuf_r+0x18>
 8015228:	08014211 	.word	0x08014211

0801522c <__ascii_mbtowc>:
 801522c:	b082      	sub	sp, #8
 801522e:	b901      	cbnz	r1, 8015232 <__ascii_mbtowc+0x6>
 8015230:	a901      	add	r1, sp, #4
 8015232:	b142      	cbz	r2, 8015246 <__ascii_mbtowc+0x1a>
 8015234:	b14b      	cbz	r3, 801524a <__ascii_mbtowc+0x1e>
 8015236:	7813      	ldrb	r3, [r2, #0]
 8015238:	600b      	str	r3, [r1, #0]
 801523a:	7812      	ldrb	r2, [r2, #0]
 801523c:	1c10      	adds	r0, r2, #0
 801523e:	bf18      	it	ne
 8015240:	2001      	movne	r0, #1
 8015242:	b002      	add	sp, #8
 8015244:	4770      	bx	lr
 8015246:	4610      	mov	r0, r2
 8015248:	e7fb      	b.n	8015242 <__ascii_mbtowc+0x16>
 801524a:	f06f 0001 	mvn.w	r0, #1
 801524e:	e7f8      	b.n	8015242 <__ascii_mbtowc+0x16>

08015250 <memmove>:
 8015250:	4288      	cmp	r0, r1
 8015252:	b510      	push	{r4, lr}
 8015254:	eb01 0302 	add.w	r3, r1, r2
 8015258:	d803      	bhi.n	8015262 <memmove+0x12>
 801525a:	1e42      	subs	r2, r0, #1
 801525c:	4299      	cmp	r1, r3
 801525e:	d10c      	bne.n	801527a <memmove+0x2a>
 8015260:	bd10      	pop	{r4, pc}
 8015262:	4298      	cmp	r0, r3
 8015264:	d2f9      	bcs.n	801525a <memmove+0xa>
 8015266:	1881      	adds	r1, r0, r2
 8015268:	1ad2      	subs	r2, r2, r3
 801526a:	42d3      	cmn	r3, r2
 801526c:	d100      	bne.n	8015270 <memmove+0x20>
 801526e:	bd10      	pop	{r4, pc}
 8015270:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015274:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015278:	e7f7      	b.n	801526a <memmove+0x1a>
 801527a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801527e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015282:	e7eb      	b.n	801525c <memmove+0xc>

08015284 <_Balloc>:
 8015284:	b570      	push	{r4, r5, r6, lr}
 8015286:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015288:	4604      	mov	r4, r0
 801528a:	460e      	mov	r6, r1
 801528c:	b93d      	cbnz	r5, 801529e <_Balloc+0x1a>
 801528e:	2010      	movs	r0, #16
 8015290:	f7fa f81e 	bl	800f2d0 <malloc>
 8015294:	6260      	str	r0, [r4, #36]	; 0x24
 8015296:	6045      	str	r5, [r0, #4]
 8015298:	6085      	str	r5, [r0, #8]
 801529a:	6005      	str	r5, [r0, #0]
 801529c:	60c5      	str	r5, [r0, #12]
 801529e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80152a0:	68eb      	ldr	r3, [r5, #12]
 80152a2:	b183      	cbz	r3, 80152c6 <_Balloc+0x42>
 80152a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80152a6:	68db      	ldr	r3, [r3, #12]
 80152a8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80152ac:	b9b8      	cbnz	r0, 80152de <_Balloc+0x5a>
 80152ae:	2101      	movs	r1, #1
 80152b0:	fa01 f506 	lsl.w	r5, r1, r6
 80152b4:	1d6a      	adds	r2, r5, #5
 80152b6:	0092      	lsls	r2, r2, #2
 80152b8:	4620      	mov	r0, r4
 80152ba:	f001 fba3 	bl	8016a04 <_calloc_r>
 80152be:	b160      	cbz	r0, 80152da <_Balloc+0x56>
 80152c0:	6046      	str	r6, [r0, #4]
 80152c2:	6085      	str	r5, [r0, #8]
 80152c4:	e00e      	b.n	80152e4 <_Balloc+0x60>
 80152c6:	2221      	movs	r2, #33	; 0x21
 80152c8:	2104      	movs	r1, #4
 80152ca:	4620      	mov	r0, r4
 80152cc:	f001 fb9a 	bl	8016a04 <_calloc_r>
 80152d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80152d2:	60e8      	str	r0, [r5, #12]
 80152d4:	68db      	ldr	r3, [r3, #12]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d1e4      	bne.n	80152a4 <_Balloc+0x20>
 80152da:	2000      	movs	r0, #0
 80152dc:	bd70      	pop	{r4, r5, r6, pc}
 80152de:	6802      	ldr	r2, [r0, #0]
 80152e0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80152e4:	2300      	movs	r3, #0
 80152e6:	6103      	str	r3, [r0, #16]
 80152e8:	60c3      	str	r3, [r0, #12]
 80152ea:	bd70      	pop	{r4, r5, r6, pc}

080152ec <_Bfree>:
 80152ec:	b570      	push	{r4, r5, r6, lr}
 80152ee:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80152f0:	4606      	mov	r6, r0
 80152f2:	460d      	mov	r5, r1
 80152f4:	b93c      	cbnz	r4, 8015306 <_Bfree+0x1a>
 80152f6:	2010      	movs	r0, #16
 80152f8:	f7f9 ffea 	bl	800f2d0 <malloc>
 80152fc:	6270      	str	r0, [r6, #36]	; 0x24
 80152fe:	6044      	str	r4, [r0, #4]
 8015300:	6084      	str	r4, [r0, #8]
 8015302:	6004      	str	r4, [r0, #0]
 8015304:	60c4      	str	r4, [r0, #12]
 8015306:	b13d      	cbz	r5, 8015318 <_Bfree+0x2c>
 8015308:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801530a:	686a      	ldr	r2, [r5, #4]
 801530c:	68db      	ldr	r3, [r3, #12]
 801530e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015312:	6029      	str	r1, [r5, #0]
 8015314:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015318:	bd70      	pop	{r4, r5, r6, pc}

0801531a <__multadd>:
 801531a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801531e:	690d      	ldr	r5, [r1, #16]
 8015320:	461f      	mov	r7, r3
 8015322:	4606      	mov	r6, r0
 8015324:	460c      	mov	r4, r1
 8015326:	f101 0e14 	add.w	lr, r1, #20
 801532a:	2300      	movs	r3, #0
 801532c:	f8de 0000 	ldr.w	r0, [lr]
 8015330:	b281      	uxth	r1, r0
 8015332:	fb02 7101 	mla	r1, r2, r1, r7
 8015336:	0c0f      	lsrs	r7, r1, #16
 8015338:	0c00      	lsrs	r0, r0, #16
 801533a:	fb02 7000 	mla	r0, r2, r0, r7
 801533e:	b289      	uxth	r1, r1
 8015340:	3301      	adds	r3, #1
 8015342:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015346:	429d      	cmp	r5, r3
 8015348:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801534c:	f84e 1b04 	str.w	r1, [lr], #4
 8015350:	dcec      	bgt.n	801532c <__multadd+0x12>
 8015352:	b1d7      	cbz	r7, 801538a <__multadd+0x70>
 8015354:	68a3      	ldr	r3, [r4, #8]
 8015356:	429d      	cmp	r5, r3
 8015358:	db12      	blt.n	8015380 <__multadd+0x66>
 801535a:	6861      	ldr	r1, [r4, #4]
 801535c:	4630      	mov	r0, r6
 801535e:	3101      	adds	r1, #1
 8015360:	f7ff ff90 	bl	8015284 <_Balloc>
 8015364:	6922      	ldr	r2, [r4, #16]
 8015366:	3202      	adds	r2, #2
 8015368:	f104 010c 	add.w	r1, r4, #12
 801536c:	4680      	mov	r8, r0
 801536e:	0092      	lsls	r2, r2, #2
 8015370:	300c      	adds	r0, #12
 8015372:	f7fa f9cb 	bl	800f70c <memcpy>
 8015376:	4621      	mov	r1, r4
 8015378:	4630      	mov	r0, r6
 801537a:	f7ff ffb7 	bl	80152ec <_Bfree>
 801537e:	4644      	mov	r4, r8
 8015380:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015384:	3501      	adds	r5, #1
 8015386:	615f      	str	r7, [r3, #20]
 8015388:	6125      	str	r5, [r4, #16]
 801538a:	4620      	mov	r0, r4
 801538c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015390 <__s2b>:
 8015390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015394:	460c      	mov	r4, r1
 8015396:	4615      	mov	r5, r2
 8015398:	461f      	mov	r7, r3
 801539a:	2209      	movs	r2, #9
 801539c:	3308      	adds	r3, #8
 801539e:	4606      	mov	r6, r0
 80153a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80153a4:	2100      	movs	r1, #0
 80153a6:	2201      	movs	r2, #1
 80153a8:	429a      	cmp	r2, r3
 80153aa:	db20      	blt.n	80153ee <__s2b+0x5e>
 80153ac:	4630      	mov	r0, r6
 80153ae:	f7ff ff69 	bl	8015284 <_Balloc>
 80153b2:	9b08      	ldr	r3, [sp, #32]
 80153b4:	6143      	str	r3, [r0, #20]
 80153b6:	2d09      	cmp	r5, #9
 80153b8:	f04f 0301 	mov.w	r3, #1
 80153bc:	6103      	str	r3, [r0, #16]
 80153be:	dd19      	ble.n	80153f4 <__s2b+0x64>
 80153c0:	f104 0909 	add.w	r9, r4, #9
 80153c4:	46c8      	mov	r8, r9
 80153c6:	442c      	add	r4, r5
 80153c8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80153cc:	4601      	mov	r1, r0
 80153ce:	3b30      	subs	r3, #48	; 0x30
 80153d0:	220a      	movs	r2, #10
 80153d2:	4630      	mov	r0, r6
 80153d4:	f7ff ffa1 	bl	801531a <__multadd>
 80153d8:	45a0      	cmp	r8, r4
 80153da:	d1f5      	bne.n	80153c8 <__s2b+0x38>
 80153dc:	f1a5 0408 	sub.w	r4, r5, #8
 80153e0:	444c      	add	r4, r9
 80153e2:	1b2d      	subs	r5, r5, r4
 80153e4:	1963      	adds	r3, r4, r5
 80153e6:	42bb      	cmp	r3, r7
 80153e8:	db07      	blt.n	80153fa <__s2b+0x6a>
 80153ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80153ee:	0052      	lsls	r2, r2, #1
 80153f0:	3101      	adds	r1, #1
 80153f2:	e7d9      	b.n	80153a8 <__s2b+0x18>
 80153f4:	340a      	adds	r4, #10
 80153f6:	2509      	movs	r5, #9
 80153f8:	e7f3      	b.n	80153e2 <__s2b+0x52>
 80153fa:	f814 3b01 	ldrb.w	r3, [r4], #1
 80153fe:	4601      	mov	r1, r0
 8015400:	3b30      	subs	r3, #48	; 0x30
 8015402:	220a      	movs	r2, #10
 8015404:	4630      	mov	r0, r6
 8015406:	f7ff ff88 	bl	801531a <__multadd>
 801540a:	e7eb      	b.n	80153e4 <__s2b+0x54>

0801540c <__hi0bits>:
 801540c:	0c02      	lsrs	r2, r0, #16
 801540e:	0412      	lsls	r2, r2, #16
 8015410:	4603      	mov	r3, r0
 8015412:	b9b2      	cbnz	r2, 8015442 <__hi0bits+0x36>
 8015414:	0403      	lsls	r3, r0, #16
 8015416:	2010      	movs	r0, #16
 8015418:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801541c:	bf04      	itt	eq
 801541e:	021b      	lsleq	r3, r3, #8
 8015420:	3008      	addeq	r0, #8
 8015422:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8015426:	bf04      	itt	eq
 8015428:	011b      	lsleq	r3, r3, #4
 801542a:	3004      	addeq	r0, #4
 801542c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015430:	bf04      	itt	eq
 8015432:	009b      	lsleq	r3, r3, #2
 8015434:	3002      	addeq	r0, #2
 8015436:	2b00      	cmp	r3, #0
 8015438:	db06      	blt.n	8015448 <__hi0bits+0x3c>
 801543a:	005b      	lsls	r3, r3, #1
 801543c:	d503      	bpl.n	8015446 <__hi0bits+0x3a>
 801543e:	3001      	adds	r0, #1
 8015440:	4770      	bx	lr
 8015442:	2000      	movs	r0, #0
 8015444:	e7e8      	b.n	8015418 <__hi0bits+0xc>
 8015446:	2020      	movs	r0, #32
 8015448:	4770      	bx	lr

0801544a <__lo0bits>:
 801544a:	6803      	ldr	r3, [r0, #0]
 801544c:	f013 0207 	ands.w	r2, r3, #7
 8015450:	4601      	mov	r1, r0
 8015452:	d00b      	beq.n	801546c <__lo0bits+0x22>
 8015454:	07da      	lsls	r2, r3, #31
 8015456:	d423      	bmi.n	80154a0 <__lo0bits+0x56>
 8015458:	0798      	lsls	r0, r3, #30
 801545a:	bf49      	itett	mi
 801545c:	085b      	lsrmi	r3, r3, #1
 801545e:	089b      	lsrpl	r3, r3, #2
 8015460:	2001      	movmi	r0, #1
 8015462:	600b      	strmi	r3, [r1, #0]
 8015464:	bf5c      	itt	pl
 8015466:	600b      	strpl	r3, [r1, #0]
 8015468:	2002      	movpl	r0, #2
 801546a:	4770      	bx	lr
 801546c:	b298      	uxth	r0, r3
 801546e:	b9a8      	cbnz	r0, 801549c <__lo0bits+0x52>
 8015470:	0c1b      	lsrs	r3, r3, #16
 8015472:	2010      	movs	r0, #16
 8015474:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015478:	bf04      	itt	eq
 801547a:	0a1b      	lsreq	r3, r3, #8
 801547c:	3008      	addeq	r0, #8
 801547e:	071a      	lsls	r2, r3, #28
 8015480:	bf04      	itt	eq
 8015482:	091b      	lsreq	r3, r3, #4
 8015484:	3004      	addeq	r0, #4
 8015486:	079a      	lsls	r2, r3, #30
 8015488:	bf04      	itt	eq
 801548a:	089b      	lsreq	r3, r3, #2
 801548c:	3002      	addeq	r0, #2
 801548e:	07da      	lsls	r2, r3, #31
 8015490:	d402      	bmi.n	8015498 <__lo0bits+0x4e>
 8015492:	085b      	lsrs	r3, r3, #1
 8015494:	d006      	beq.n	80154a4 <__lo0bits+0x5a>
 8015496:	3001      	adds	r0, #1
 8015498:	600b      	str	r3, [r1, #0]
 801549a:	4770      	bx	lr
 801549c:	4610      	mov	r0, r2
 801549e:	e7e9      	b.n	8015474 <__lo0bits+0x2a>
 80154a0:	2000      	movs	r0, #0
 80154a2:	4770      	bx	lr
 80154a4:	2020      	movs	r0, #32
 80154a6:	4770      	bx	lr

080154a8 <__i2b>:
 80154a8:	b510      	push	{r4, lr}
 80154aa:	460c      	mov	r4, r1
 80154ac:	2101      	movs	r1, #1
 80154ae:	f7ff fee9 	bl	8015284 <_Balloc>
 80154b2:	2201      	movs	r2, #1
 80154b4:	6144      	str	r4, [r0, #20]
 80154b6:	6102      	str	r2, [r0, #16]
 80154b8:	bd10      	pop	{r4, pc}

080154ba <__multiply>:
 80154ba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154be:	4614      	mov	r4, r2
 80154c0:	690a      	ldr	r2, [r1, #16]
 80154c2:	6923      	ldr	r3, [r4, #16]
 80154c4:	429a      	cmp	r2, r3
 80154c6:	bfb8      	it	lt
 80154c8:	460b      	movlt	r3, r1
 80154ca:	4689      	mov	r9, r1
 80154cc:	bfbc      	itt	lt
 80154ce:	46a1      	movlt	r9, r4
 80154d0:	461c      	movlt	r4, r3
 80154d2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80154d6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80154da:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80154de:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80154e2:	eb07 060a 	add.w	r6, r7, sl
 80154e6:	429e      	cmp	r6, r3
 80154e8:	bfc8      	it	gt
 80154ea:	3101      	addgt	r1, #1
 80154ec:	f7ff feca 	bl	8015284 <_Balloc>
 80154f0:	f100 0514 	add.w	r5, r0, #20
 80154f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80154f8:	462b      	mov	r3, r5
 80154fa:	2200      	movs	r2, #0
 80154fc:	4543      	cmp	r3, r8
 80154fe:	d316      	bcc.n	801552e <__multiply+0x74>
 8015500:	f104 0214 	add.w	r2, r4, #20
 8015504:	f109 0114 	add.w	r1, r9, #20
 8015508:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 801550c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8015510:	9301      	str	r3, [sp, #4]
 8015512:	9c01      	ldr	r4, [sp, #4]
 8015514:	4294      	cmp	r4, r2
 8015516:	4613      	mov	r3, r2
 8015518:	d80c      	bhi.n	8015534 <__multiply+0x7a>
 801551a:	2e00      	cmp	r6, #0
 801551c:	dd03      	ble.n	8015526 <__multiply+0x6c>
 801551e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015522:	2b00      	cmp	r3, #0
 8015524:	d054      	beq.n	80155d0 <__multiply+0x116>
 8015526:	6106      	str	r6, [r0, #16]
 8015528:	b003      	add	sp, #12
 801552a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801552e:	f843 2b04 	str.w	r2, [r3], #4
 8015532:	e7e3      	b.n	80154fc <__multiply+0x42>
 8015534:	f8b3 a000 	ldrh.w	sl, [r3]
 8015538:	3204      	adds	r2, #4
 801553a:	f1ba 0f00 	cmp.w	sl, #0
 801553e:	d020      	beq.n	8015582 <__multiply+0xc8>
 8015540:	46ae      	mov	lr, r5
 8015542:	4689      	mov	r9, r1
 8015544:	f04f 0c00 	mov.w	ip, #0
 8015548:	f859 4b04 	ldr.w	r4, [r9], #4
 801554c:	f8be b000 	ldrh.w	fp, [lr]
 8015550:	b2a3      	uxth	r3, r4
 8015552:	fb0a b303 	mla	r3, sl, r3, fp
 8015556:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801555a:	f8de 4000 	ldr.w	r4, [lr]
 801555e:	4463      	add	r3, ip
 8015560:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8015564:	fb0a c40b 	mla	r4, sl, fp, ip
 8015568:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801556c:	b29b      	uxth	r3, r3
 801556e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015572:	454f      	cmp	r7, r9
 8015574:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8015578:	f84e 3b04 	str.w	r3, [lr], #4
 801557c:	d8e4      	bhi.n	8015548 <__multiply+0x8e>
 801557e:	f8ce c000 	str.w	ip, [lr]
 8015582:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8015586:	f1b9 0f00 	cmp.w	r9, #0
 801558a:	d01f      	beq.n	80155cc <__multiply+0x112>
 801558c:	682b      	ldr	r3, [r5, #0]
 801558e:	46ae      	mov	lr, r5
 8015590:	468c      	mov	ip, r1
 8015592:	f04f 0a00 	mov.w	sl, #0
 8015596:	f8bc 4000 	ldrh.w	r4, [ip]
 801559a:	f8be b002 	ldrh.w	fp, [lr, #2]
 801559e:	fb09 b404 	mla	r4, r9, r4, fp
 80155a2:	44a2      	add	sl, r4
 80155a4:	b29b      	uxth	r3, r3
 80155a6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80155aa:	f84e 3b04 	str.w	r3, [lr], #4
 80155ae:	f85c 3b04 	ldr.w	r3, [ip], #4
 80155b2:	f8be 4000 	ldrh.w	r4, [lr]
 80155b6:	0c1b      	lsrs	r3, r3, #16
 80155b8:	fb09 4303 	mla	r3, r9, r3, r4
 80155bc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80155c0:	4567      	cmp	r7, ip
 80155c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80155c6:	d8e6      	bhi.n	8015596 <__multiply+0xdc>
 80155c8:	f8ce 3000 	str.w	r3, [lr]
 80155cc:	3504      	adds	r5, #4
 80155ce:	e7a0      	b.n	8015512 <__multiply+0x58>
 80155d0:	3e01      	subs	r6, #1
 80155d2:	e7a2      	b.n	801551a <__multiply+0x60>

080155d4 <__pow5mult>:
 80155d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80155d8:	4615      	mov	r5, r2
 80155da:	f012 0203 	ands.w	r2, r2, #3
 80155de:	4606      	mov	r6, r0
 80155e0:	460f      	mov	r7, r1
 80155e2:	d007      	beq.n	80155f4 <__pow5mult+0x20>
 80155e4:	3a01      	subs	r2, #1
 80155e6:	4c21      	ldr	r4, [pc, #132]	; (801566c <__pow5mult+0x98>)
 80155e8:	2300      	movs	r3, #0
 80155ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80155ee:	f7ff fe94 	bl	801531a <__multadd>
 80155f2:	4607      	mov	r7, r0
 80155f4:	10ad      	asrs	r5, r5, #2
 80155f6:	d035      	beq.n	8015664 <__pow5mult+0x90>
 80155f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80155fa:	b93c      	cbnz	r4, 801560c <__pow5mult+0x38>
 80155fc:	2010      	movs	r0, #16
 80155fe:	f7f9 fe67 	bl	800f2d0 <malloc>
 8015602:	6270      	str	r0, [r6, #36]	; 0x24
 8015604:	6044      	str	r4, [r0, #4]
 8015606:	6084      	str	r4, [r0, #8]
 8015608:	6004      	str	r4, [r0, #0]
 801560a:	60c4      	str	r4, [r0, #12]
 801560c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8015610:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015614:	b94c      	cbnz	r4, 801562a <__pow5mult+0x56>
 8015616:	f240 2171 	movw	r1, #625	; 0x271
 801561a:	4630      	mov	r0, r6
 801561c:	f7ff ff44 	bl	80154a8 <__i2b>
 8015620:	2300      	movs	r3, #0
 8015622:	f8c8 0008 	str.w	r0, [r8, #8]
 8015626:	4604      	mov	r4, r0
 8015628:	6003      	str	r3, [r0, #0]
 801562a:	f04f 0800 	mov.w	r8, #0
 801562e:	07eb      	lsls	r3, r5, #31
 8015630:	d50a      	bpl.n	8015648 <__pow5mult+0x74>
 8015632:	4639      	mov	r1, r7
 8015634:	4622      	mov	r2, r4
 8015636:	4630      	mov	r0, r6
 8015638:	f7ff ff3f 	bl	80154ba <__multiply>
 801563c:	4639      	mov	r1, r7
 801563e:	4681      	mov	r9, r0
 8015640:	4630      	mov	r0, r6
 8015642:	f7ff fe53 	bl	80152ec <_Bfree>
 8015646:	464f      	mov	r7, r9
 8015648:	106d      	asrs	r5, r5, #1
 801564a:	d00b      	beq.n	8015664 <__pow5mult+0x90>
 801564c:	6820      	ldr	r0, [r4, #0]
 801564e:	b938      	cbnz	r0, 8015660 <__pow5mult+0x8c>
 8015650:	4622      	mov	r2, r4
 8015652:	4621      	mov	r1, r4
 8015654:	4630      	mov	r0, r6
 8015656:	f7ff ff30 	bl	80154ba <__multiply>
 801565a:	6020      	str	r0, [r4, #0]
 801565c:	f8c0 8000 	str.w	r8, [r0]
 8015660:	4604      	mov	r4, r0
 8015662:	e7e4      	b.n	801562e <__pow5mult+0x5a>
 8015664:	4638      	mov	r0, r7
 8015666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801566a:	bf00      	nop
 801566c:	08017c18 	.word	0x08017c18

08015670 <__lshift>:
 8015670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015674:	460c      	mov	r4, r1
 8015676:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801567a:	6923      	ldr	r3, [r4, #16]
 801567c:	6849      	ldr	r1, [r1, #4]
 801567e:	eb0a 0903 	add.w	r9, sl, r3
 8015682:	68a3      	ldr	r3, [r4, #8]
 8015684:	4607      	mov	r7, r0
 8015686:	4616      	mov	r6, r2
 8015688:	f109 0501 	add.w	r5, r9, #1
 801568c:	42ab      	cmp	r3, r5
 801568e:	db31      	blt.n	80156f4 <__lshift+0x84>
 8015690:	4638      	mov	r0, r7
 8015692:	f7ff fdf7 	bl	8015284 <_Balloc>
 8015696:	2200      	movs	r2, #0
 8015698:	4680      	mov	r8, r0
 801569a:	f100 0314 	add.w	r3, r0, #20
 801569e:	4611      	mov	r1, r2
 80156a0:	4552      	cmp	r2, sl
 80156a2:	db2a      	blt.n	80156fa <__lshift+0x8a>
 80156a4:	6920      	ldr	r0, [r4, #16]
 80156a6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80156aa:	f104 0114 	add.w	r1, r4, #20
 80156ae:	f016 021f 	ands.w	r2, r6, #31
 80156b2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80156b6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80156ba:	d022      	beq.n	8015702 <__lshift+0x92>
 80156bc:	f1c2 0c20 	rsb	ip, r2, #32
 80156c0:	2000      	movs	r0, #0
 80156c2:	680e      	ldr	r6, [r1, #0]
 80156c4:	4096      	lsls	r6, r2
 80156c6:	4330      	orrs	r0, r6
 80156c8:	f843 0b04 	str.w	r0, [r3], #4
 80156cc:	f851 0b04 	ldr.w	r0, [r1], #4
 80156d0:	458e      	cmp	lr, r1
 80156d2:	fa20 f00c 	lsr.w	r0, r0, ip
 80156d6:	d8f4      	bhi.n	80156c2 <__lshift+0x52>
 80156d8:	6018      	str	r0, [r3, #0]
 80156da:	b108      	cbz	r0, 80156e0 <__lshift+0x70>
 80156dc:	f109 0502 	add.w	r5, r9, #2
 80156e0:	3d01      	subs	r5, #1
 80156e2:	4638      	mov	r0, r7
 80156e4:	f8c8 5010 	str.w	r5, [r8, #16]
 80156e8:	4621      	mov	r1, r4
 80156ea:	f7ff fdff 	bl	80152ec <_Bfree>
 80156ee:	4640      	mov	r0, r8
 80156f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80156f4:	3101      	adds	r1, #1
 80156f6:	005b      	lsls	r3, r3, #1
 80156f8:	e7c8      	b.n	801568c <__lshift+0x1c>
 80156fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80156fe:	3201      	adds	r2, #1
 8015700:	e7ce      	b.n	80156a0 <__lshift+0x30>
 8015702:	3b04      	subs	r3, #4
 8015704:	f851 2b04 	ldr.w	r2, [r1], #4
 8015708:	f843 2f04 	str.w	r2, [r3, #4]!
 801570c:	458e      	cmp	lr, r1
 801570e:	d8f9      	bhi.n	8015704 <__lshift+0x94>
 8015710:	e7e6      	b.n	80156e0 <__lshift+0x70>

08015712 <__mcmp>:
 8015712:	6903      	ldr	r3, [r0, #16]
 8015714:	690a      	ldr	r2, [r1, #16]
 8015716:	1a9b      	subs	r3, r3, r2
 8015718:	b530      	push	{r4, r5, lr}
 801571a:	d10c      	bne.n	8015736 <__mcmp+0x24>
 801571c:	0092      	lsls	r2, r2, #2
 801571e:	3014      	adds	r0, #20
 8015720:	3114      	adds	r1, #20
 8015722:	1884      	adds	r4, r0, r2
 8015724:	4411      	add	r1, r2
 8015726:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801572a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801572e:	4295      	cmp	r5, r2
 8015730:	d003      	beq.n	801573a <__mcmp+0x28>
 8015732:	d305      	bcc.n	8015740 <__mcmp+0x2e>
 8015734:	2301      	movs	r3, #1
 8015736:	4618      	mov	r0, r3
 8015738:	bd30      	pop	{r4, r5, pc}
 801573a:	42a0      	cmp	r0, r4
 801573c:	d3f3      	bcc.n	8015726 <__mcmp+0x14>
 801573e:	e7fa      	b.n	8015736 <__mcmp+0x24>
 8015740:	f04f 33ff 	mov.w	r3, #4294967295
 8015744:	e7f7      	b.n	8015736 <__mcmp+0x24>

08015746 <__mdiff>:
 8015746:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801574a:	460d      	mov	r5, r1
 801574c:	4607      	mov	r7, r0
 801574e:	4611      	mov	r1, r2
 8015750:	4628      	mov	r0, r5
 8015752:	4614      	mov	r4, r2
 8015754:	f7ff ffdd 	bl	8015712 <__mcmp>
 8015758:	1e06      	subs	r6, r0, #0
 801575a:	d108      	bne.n	801576e <__mdiff+0x28>
 801575c:	4631      	mov	r1, r6
 801575e:	4638      	mov	r0, r7
 8015760:	f7ff fd90 	bl	8015284 <_Balloc>
 8015764:	2301      	movs	r3, #1
 8015766:	6103      	str	r3, [r0, #16]
 8015768:	6146      	str	r6, [r0, #20]
 801576a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801576e:	bfa4      	itt	ge
 8015770:	4623      	movge	r3, r4
 8015772:	462c      	movge	r4, r5
 8015774:	4638      	mov	r0, r7
 8015776:	6861      	ldr	r1, [r4, #4]
 8015778:	bfa6      	itte	ge
 801577a:	461d      	movge	r5, r3
 801577c:	2600      	movge	r6, #0
 801577e:	2601      	movlt	r6, #1
 8015780:	f7ff fd80 	bl	8015284 <_Balloc>
 8015784:	692b      	ldr	r3, [r5, #16]
 8015786:	60c6      	str	r6, [r0, #12]
 8015788:	6926      	ldr	r6, [r4, #16]
 801578a:	f105 0914 	add.w	r9, r5, #20
 801578e:	f104 0214 	add.w	r2, r4, #20
 8015792:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015796:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801579a:	f100 0514 	add.w	r5, r0, #20
 801579e:	f04f 0c00 	mov.w	ip, #0
 80157a2:	f852 ab04 	ldr.w	sl, [r2], #4
 80157a6:	f859 4b04 	ldr.w	r4, [r9], #4
 80157aa:	fa1c f18a 	uxtah	r1, ip, sl
 80157ae:	b2a3      	uxth	r3, r4
 80157b0:	1ac9      	subs	r1, r1, r3
 80157b2:	0c23      	lsrs	r3, r4, #16
 80157b4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80157b8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80157bc:	b289      	uxth	r1, r1
 80157be:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80157c2:	45c8      	cmp	r8, r9
 80157c4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80157c8:	4696      	mov	lr, r2
 80157ca:	f845 3b04 	str.w	r3, [r5], #4
 80157ce:	d8e8      	bhi.n	80157a2 <__mdiff+0x5c>
 80157d0:	45be      	cmp	lr, r7
 80157d2:	d305      	bcc.n	80157e0 <__mdiff+0x9a>
 80157d4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80157d8:	b18b      	cbz	r3, 80157fe <__mdiff+0xb8>
 80157da:	6106      	str	r6, [r0, #16]
 80157dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80157e0:	f85e 1b04 	ldr.w	r1, [lr], #4
 80157e4:	fa1c f381 	uxtah	r3, ip, r1
 80157e8:	141a      	asrs	r2, r3, #16
 80157ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80157ee:	b29b      	uxth	r3, r3
 80157f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80157f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80157f8:	f845 3b04 	str.w	r3, [r5], #4
 80157fc:	e7e8      	b.n	80157d0 <__mdiff+0x8a>
 80157fe:	3e01      	subs	r6, #1
 8015800:	e7e8      	b.n	80157d4 <__mdiff+0x8e>
	...

08015804 <__ulp>:
 8015804:	4b10      	ldr	r3, [pc, #64]	; (8015848 <__ulp+0x44>)
 8015806:	400b      	ands	r3, r1
 8015808:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801580c:	2b00      	cmp	r3, #0
 801580e:	dd02      	ble.n	8015816 <__ulp+0x12>
 8015810:	2000      	movs	r0, #0
 8015812:	4619      	mov	r1, r3
 8015814:	4770      	bx	lr
 8015816:	425b      	negs	r3, r3
 8015818:	151b      	asrs	r3, r3, #20
 801581a:	2b13      	cmp	r3, #19
 801581c:	f04f 0000 	mov.w	r0, #0
 8015820:	f04f 0100 	mov.w	r1, #0
 8015824:	dc04      	bgt.n	8015830 <__ulp+0x2c>
 8015826:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 801582a:	fa42 f103 	asr.w	r1, r2, r3
 801582e:	4770      	bx	lr
 8015830:	3b14      	subs	r3, #20
 8015832:	2b1e      	cmp	r3, #30
 8015834:	f04f 0201 	mov.w	r2, #1
 8015838:	bfda      	itte	le
 801583a:	f1c3 031f 	rsble	r3, r3, #31
 801583e:	fa02 f303 	lslle.w	r3, r2, r3
 8015842:	4613      	movgt	r3, r2
 8015844:	4618      	mov	r0, r3
 8015846:	4770      	bx	lr
 8015848:	7ff00000 	.word	0x7ff00000

0801584c <__b2d>:
 801584c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015850:	6907      	ldr	r7, [r0, #16]
 8015852:	f100 0914 	add.w	r9, r0, #20
 8015856:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 801585a:	f1a7 0804 	sub.w	r8, r7, #4
 801585e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8015862:	4630      	mov	r0, r6
 8015864:	f7ff fdd2 	bl	801540c <__hi0bits>
 8015868:	f1c0 0320 	rsb	r3, r0, #32
 801586c:	280a      	cmp	r0, #10
 801586e:	600b      	str	r3, [r1, #0]
 8015870:	491e      	ldr	r1, [pc, #120]	; (80158ec <__b2d+0xa0>)
 8015872:	dc17      	bgt.n	80158a4 <__b2d+0x58>
 8015874:	f1c0 0e0b 	rsb	lr, r0, #11
 8015878:	45c1      	cmp	r9, r8
 801587a:	fa26 f30e 	lsr.w	r3, r6, lr
 801587e:	bf38      	it	cc
 8015880:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8015884:	ea43 0501 	orr.w	r5, r3, r1
 8015888:	bf28      	it	cs
 801588a:	2200      	movcs	r2, #0
 801588c:	f100 0315 	add.w	r3, r0, #21
 8015890:	fa06 f303 	lsl.w	r3, r6, r3
 8015894:	fa22 f20e 	lsr.w	r2, r2, lr
 8015898:	ea43 0402 	orr.w	r4, r3, r2
 801589c:	4620      	mov	r0, r4
 801589e:	4629      	mov	r1, r5
 80158a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158a4:	45c1      	cmp	r9, r8
 80158a6:	bf3a      	itte	cc
 80158a8:	f1a7 0808 	subcc.w	r8, r7, #8
 80158ac:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80158b0:	2200      	movcs	r2, #0
 80158b2:	f1b0 030b 	subs.w	r3, r0, #11
 80158b6:	d015      	beq.n	80158e4 <__b2d+0x98>
 80158b8:	409e      	lsls	r6, r3
 80158ba:	f1c3 0720 	rsb	r7, r3, #32
 80158be:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 80158c2:	fa22 f107 	lsr.w	r1, r2, r7
 80158c6:	45c8      	cmp	r8, r9
 80158c8:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 80158cc:	ea46 0501 	orr.w	r5, r6, r1
 80158d0:	bf8c      	ite	hi
 80158d2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80158d6:	2100      	movls	r1, #0
 80158d8:	fa02 f003 	lsl.w	r0, r2, r3
 80158dc:	40f9      	lsrs	r1, r7
 80158de:	ea40 0401 	orr.w	r4, r0, r1
 80158e2:	e7db      	b.n	801589c <__b2d+0x50>
 80158e4:	ea46 0501 	orr.w	r5, r6, r1
 80158e8:	4614      	mov	r4, r2
 80158ea:	e7d7      	b.n	801589c <__b2d+0x50>
 80158ec:	3ff00000 	.word	0x3ff00000

080158f0 <__d2b>:
 80158f0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80158f4:	2101      	movs	r1, #1
 80158f6:	461c      	mov	r4, r3
 80158f8:	4690      	mov	r8, r2
 80158fa:	9e08      	ldr	r6, [sp, #32]
 80158fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80158fe:	f7ff fcc1 	bl	8015284 <_Balloc>
 8015902:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8015906:	f3c4 540a 	ubfx	r4, r4, #20, #11
 801590a:	4607      	mov	r7, r0
 801590c:	bb34      	cbnz	r4, 801595c <__d2b+0x6c>
 801590e:	9201      	str	r2, [sp, #4]
 8015910:	f1b8 0f00 	cmp.w	r8, #0
 8015914:	d027      	beq.n	8015966 <__d2b+0x76>
 8015916:	a802      	add	r0, sp, #8
 8015918:	f840 8d08 	str.w	r8, [r0, #-8]!
 801591c:	f7ff fd95 	bl	801544a <__lo0bits>
 8015920:	9900      	ldr	r1, [sp, #0]
 8015922:	b1f0      	cbz	r0, 8015962 <__d2b+0x72>
 8015924:	9a01      	ldr	r2, [sp, #4]
 8015926:	f1c0 0320 	rsb	r3, r0, #32
 801592a:	fa02 f303 	lsl.w	r3, r2, r3
 801592e:	430b      	orrs	r3, r1
 8015930:	40c2      	lsrs	r2, r0
 8015932:	617b      	str	r3, [r7, #20]
 8015934:	9201      	str	r2, [sp, #4]
 8015936:	9b01      	ldr	r3, [sp, #4]
 8015938:	61bb      	str	r3, [r7, #24]
 801593a:	2b00      	cmp	r3, #0
 801593c:	bf14      	ite	ne
 801593e:	2102      	movne	r1, #2
 8015940:	2101      	moveq	r1, #1
 8015942:	6139      	str	r1, [r7, #16]
 8015944:	b1c4      	cbz	r4, 8015978 <__d2b+0x88>
 8015946:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801594a:	4404      	add	r4, r0
 801594c:	6034      	str	r4, [r6, #0]
 801594e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015952:	6028      	str	r0, [r5, #0]
 8015954:	4638      	mov	r0, r7
 8015956:	b002      	add	sp, #8
 8015958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801595c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015960:	e7d5      	b.n	801590e <__d2b+0x1e>
 8015962:	6179      	str	r1, [r7, #20]
 8015964:	e7e7      	b.n	8015936 <__d2b+0x46>
 8015966:	a801      	add	r0, sp, #4
 8015968:	f7ff fd6f 	bl	801544a <__lo0bits>
 801596c:	9b01      	ldr	r3, [sp, #4]
 801596e:	617b      	str	r3, [r7, #20]
 8015970:	2101      	movs	r1, #1
 8015972:	6139      	str	r1, [r7, #16]
 8015974:	3020      	adds	r0, #32
 8015976:	e7e5      	b.n	8015944 <__d2b+0x54>
 8015978:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801597c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015980:	6030      	str	r0, [r6, #0]
 8015982:	6918      	ldr	r0, [r3, #16]
 8015984:	f7ff fd42 	bl	801540c <__hi0bits>
 8015988:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801598c:	e7e1      	b.n	8015952 <__d2b+0x62>

0801598e <__ratio>:
 801598e:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8015992:	4688      	mov	r8, r1
 8015994:	4669      	mov	r1, sp
 8015996:	4681      	mov	r9, r0
 8015998:	f7ff ff58 	bl	801584c <__b2d>
 801599c:	460d      	mov	r5, r1
 801599e:	4604      	mov	r4, r0
 80159a0:	a901      	add	r1, sp, #4
 80159a2:	4640      	mov	r0, r8
 80159a4:	f7ff ff52 	bl	801584c <__b2d>
 80159a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80159ac:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80159b0:	9e00      	ldr	r6, [sp, #0]
 80159b2:	1a9a      	subs	r2, r3, r2
 80159b4:	9b01      	ldr	r3, [sp, #4]
 80159b6:	1af3      	subs	r3, r6, r3
 80159b8:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80159bc:	2b00      	cmp	r3, #0
 80159be:	bfd6      	itet	le
 80159c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80159c4:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 80159c8:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 80159cc:	4602      	mov	r2, r0
 80159ce:	460b      	mov	r3, r1
 80159d0:	4620      	mov	r0, r4
 80159d2:	4629      	mov	r1, r5
 80159d4:	f7ea ff46 	bl	8000864 <__aeabi_ddiv>
 80159d8:	b002      	add	sp, #8
 80159da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

080159de <__copybits>:
 80159de:	3901      	subs	r1, #1
 80159e0:	b510      	push	{r4, lr}
 80159e2:	1149      	asrs	r1, r1, #5
 80159e4:	6914      	ldr	r4, [r2, #16]
 80159e6:	3101      	adds	r1, #1
 80159e8:	f102 0314 	add.w	r3, r2, #20
 80159ec:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80159f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80159f4:	42a3      	cmp	r3, r4
 80159f6:	4602      	mov	r2, r0
 80159f8:	d303      	bcc.n	8015a02 <__copybits+0x24>
 80159fa:	2300      	movs	r3, #0
 80159fc:	428a      	cmp	r2, r1
 80159fe:	d305      	bcc.n	8015a0c <__copybits+0x2e>
 8015a00:	bd10      	pop	{r4, pc}
 8015a02:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a06:	f840 2b04 	str.w	r2, [r0], #4
 8015a0a:	e7f3      	b.n	80159f4 <__copybits+0x16>
 8015a0c:	f842 3b04 	str.w	r3, [r2], #4
 8015a10:	e7f4      	b.n	80159fc <__copybits+0x1e>

08015a12 <__any_on>:
 8015a12:	f100 0214 	add.w	r2, r0, #20
 8015a16:	6900      	ldr	r0, [r0, #16]
 8015a18:	114b      	asrs	r3, r1, #5
 8015a1a:	4298      	cmp	r0, r3
 8015a1c:	b510      	push	{r4, lr}
 8015a1e:	db11      	blt.n	8015a44 <__any_on+0x32>
 8015a20:	dd0a      	ble.n	8015a38 <__any_on+0x26>
 8015a22:	f011 011f 	ands.w	r1, r1, #31
 8015a26:	d007      	beq.n	8015a38 <__any_on+0x26>
 8015a28:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015a2c:	fa24 f001 	lsr.w	r0, r4, r1
 8015a30:	fa00 f101 	lsl.w	r1, r0, r1
 8015a34:	428c      	cmp	r4, r1
 8015a36:	d10b      	bne.n	8015a50 <__any_on+0x3e>
 8015a38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015a3c:	4293      	cmp	r3, r2
 8015a3e:	d803      	bhi.n	8015a48 <__any_on+0x36>
 8015a40:	2000      	movs	r0, #0
 8015a42:	bd10      	pop	{r4, pc}
 8015a44:	4603      	mov	r3, r0
 8015a46:	e7f7      	b.n	8015a38 <__any_on+0x26>
 8015a48:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015a4c:	2900      	cmp	r1, #0
 8015a4e:	d0f5      	beq.n	8015a3c <__any_on+0x2a>
 8015a50:	2001      	movs	r0, #1
 8015a52:	bd10      	pop	{r4, pc}

08015a54 <_realloc_r>:
 8015a54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a58:	4682      	mov	sl, r0
 8015a5a:	460c      	mov	r4, r1
 8015a5c:	b929      	cbnz	r1, 8015a6a <_realloc_r+0x16>
 8015a5e:	4611      	mov	r1, r2
 8015a60:	b003      	add	sp, #12
 8015a62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a66:	f7f9 bc43 	b.w	800f2f0 <_malloc_r>
 8015a6a:	9201      	str	r2, [sp, #4]
 8015a6c:	f7fa f8be 	bl	800fbec <__malloc_lock>
 8015a70:	9a01      	ldr	r2, [sp, #4]
 8015a72:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8015a76:	f102 080b 	add.w	r8, r2, #11
 8015a7a:	f1b8 0f16 	cmp.w	r8, #22
 8015a7e:	f1a4 0908 	sub.w	r9, r4, #8
 8015a82:	f025 0603 	bic.w	r6, r5, #3
 8015a86:	d90a      	bls.n	8015a9e <_realloc_r+0x4a>
 8015a88:	f038 0807 	bics.w	r8, r8, #7
 8015a8c:	d509      	bpl.n	8015aa2 <_realloc_r+0x4e>
 8015a8e:	230c      	movs	r3, #12
 8015a90:	f8ca 3000 	str.w	r3, [sl]
 8015a94:	2700      	movs	r7, #0
 8015a96:	4638      	mov	r0, r7
 8015a98:	b003      	add	sp, #12
 8015a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a9e:	f04f 0810 	mov.w	r8, #16
 8015aa2:	4590      	cmp	r8, r2
 8015aa4:	d3f3      	bcc.n	8015a8e <_realloc_r+0x3a>
 8015aa6:	45b0      	cmp	r8, r6
 8015aa8:	f340 8145 	ble.w	8015d36 <_realloc_r+0x2e2>
 8015aac:	4ba8      	ldr	r3, [pc, #672]	; (8015d50 <_realloc_r+0x2fc>)
 8015aae:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8015ab2:	eb09 0106 	add.w	r1, r9, r6
 8015ab6:	4571      	cmp	r1, lr
 8015ab8:	469b      	mov	fp, r3
 8015aba:	684b      	ldr	r3, [r1, #4]
 8015abc:	d005      	beq.n	8015aca <_realloc_r+0x76>
 8015abe:	f023 0001 	bic.w	r0, r3, #1
 8015ac2:	4408      	add	r0, r1
 8015ac4:	6840      	ldr	r0, [r0, #4]
 8015ac6:	07c7      	lsls	r7, r0, #31
 8015ac8:	d447      	bmi.n	8015b5a <_realloc_r+0x106>
 8015aca:	f023 0303 	bic.w	r3, r3, #3
 8015ace:	4571      	cmp	r1, lr
 8015ad0:	eb06 0703 	add.w	r7, r6, r3
 8015ad4:	d119      	bne.n	8015b0a <_realloc_r+0xb6>
 8015ad6:	f108 0010 	add.w	r0, r8, #16
 8015ada:	4287      	cmp	r7, r0
 8015adc:	db3f      	blt.n	8015b5e <_realloc_r+0x10a>
 8015ade:	eb09 0308 	add.w	r3, r9, r8
 8015ae2:	eba7 0708 	sub.w	r7, r7, r8
 8015ae6:	f047 0701 	orr.w	r7, r7, #1
 8015aea:	f8cb 3008 	str.w	r3, [fp, #8]
 8015aee:	605f      	str	r7, [r3, #4]
 8015af0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015af4:	f003 0301 	and.w	r3, r3, #1
 8015af8:	ea43 0308 	orr.w	r3, r3, r8
 8015afc:	f844 3c04 	str.w	r3, [r4, #-4]
 8015b00:	4650      	mov	r0, sl
 8015b02:	f7fa f879 	bl	800fbf8 <__malloc_unlock>
 8015b06:	4627      	mov	r7, r4
 8015b08:	e7c5      	b.n	8015a96 <_realloc_r+0x42>
 8015b0a:	45b8      	cmp	r8, r7
 8015b0c:	dc27      	bgt.n	8015b5e <_realloc_r+0x10a>
 8015b0e:	68cb      	ldr	r3, [r1, #12]
 8015b10:	688a      	ldr	r2, [r1, #8]
 8015b12:	60d3      	str	r3, [r2, #12]
 8015b14:	609a      	str	r2, [r3, #8]
 8015b16:	eba7 0008 	sub.w	r0, r7, r8
 8015b1a:	280f      	cmp	r0, #15
 8015b1c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8015b20:	eb09 0207 	add.w	r2, r9, r7
 8015b24:	f240 8109 	bls.w	8015d3a <_realloc_r+0x2e6>
 8015b28:	eb09 0108 	add.w	r1, r9, r8
 8015b2c:	f003 0301 	and.w	r3, r3, #1
 8015b30:	ea43 0308 	orr.w	r3, r3, r8
 8015b34:	f040 0001 	orr.w	r0, r0, #1
 8015b38:	f8c9 3004 	str.w	r3, [r9, #4]
 8015b3c:	6048      	str	r0, [r1, #4]
 8015b3e:	6853      	ldr	r3, [r2, #4]
 8015b40:	f043 0301 	orr.w	r3, r3, #1
 8015b44:	6053      	str	r3, [r2, #4]
 8015b46:	3108      	adds	r1, #8
 8015b48:	4650      	mov	r0, sl
 8015b4a:	f7fe fc8f 	bl	801446c <_free_r>
 8015b4e:	4650      	mov	r0, sl
 8015b50:	f7fa f852 	bl	800fbf8 <__malloc_unlock>
 8015b54:	f109 0708 	add.w	r7, r9, #8
 8015b58:	e79d      	b.n	8015a96 <_realloc_r+0x42>
 8015b5a:	2300      	movs	r3, #0
 8015b5c:	4619      	mov	r1, r3
 8015b5e:	07e8      	lsls	r0, r5, #31
 8015b60:	f100 8084 	bmi.w	8015c6c <_realloc_r+0x218>
 8015b64:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8015b68:	eba9 0505 	sub.w	r5, r9, r5
 8015b6c:	6868      	ldr	r0, [r5, #4]
 8015b6e:	f020 0003 	bic.w	r0, r0, #3
 8015b72:	4430      	add	r0, r6
 8015b74:	2900      	cmp	r1, #0
 8015b76:	d076      	beq.n	8015c66 <_realloc_r+0x212>
 8015b78:	4571      	cmp	r1, lr
 8015b7a:	d150      	bne.n	8015c1e <_realloc_r+0x1ca>
 8015b7c:	4403      	add	r3, r0
 8015b7e:	f108 0110 	add.w	r1, r8, #16
 8015b82:	428b      	cmp	r3, r1
 8015b84:	db6f      	blt.n	8015c66 <_realloc_r+0x212>
 8015b86:	462f      	mov	r7, r5
 8015b88:	68ea      	ldr	r2, [r5, #12]
 8015b8a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8015b8e:	60ca      	str	r2, [r1, #12]
 8015b90:	6091      	str	r1, [r2, #8]
 8015b92:	1f32      	subs	r2, r6, #4
 8015b94:	2a24      	cmp	r2, #36	; 0x24
 8015b96:	d83b      	bhi.n	8015c10 <_realloc_r+0x1bc>
 8015b98:	2a13      	cmp	r2, #19
 8015b9a:	d936      	bls.n	8015c0a <_realloc_r+0x1b6>
 8015b9c:	6821      	ldr	r1, [r4, #0]
 8015b9e:	60a9      	str	r1, [r5, #8]
 8015ba0:	6861      	ldr	r1, [r4, #4]
 8015ba2:	60e9      	str	r1, [r5, #12]
 8015ba4:	2a1b      	cmp	r2, #27
 8015ba6:	d81c      	bhi.n	8015be2 <_realloc_r+0x18e>
 8015ba8:	f105 0210 	add.w	r2, r5, #16
 8015bac:	f104 0108 	add.w	r1, r4, #8
 8015bb0:	6808      	ldr	r0, [r1, #0]
 8015bb2:	6010      	str	r0, [r2, #0]
 8015bb4:	6848      	ldr	r0, [r1, #4]
 8015bb6:	6050      	str	r0, [r2, #4]
 8015bb8:	6889      	ldr	r1, [r1, #8]
 8015bba:	6091      	str	r1, [r2, #8]
 8015bbc:	eb05 0208 	add.w	r2, r5, r8
 8015bc0:	eba3 0308 	sub.w	r3, r3, r8
 8015bc4:	f043 0301 	orr.w	r3, r3, #1
 8015bc8:	f8cb 2008 	str.w	r2, [fp, #8]
 8015bcc:	6053      	str	r3, [r2, #4]
 8015bce:	686b      	ldr	r3, [r5, #4]
 8015bd0:	f003 0301 	and.w	r3, r3, #1
 8015bd4:	ea43 0308 	orr.w	r3, r3, r8
 8015bd8:	606b      	str	r3, [r5, #4]
 8015bda:	4650      	mov	r0, sl
 8015bdc:	f7fa f80c 	bl	800fbf8 <__malloc_unlock>
 8015be0:	e759      	b.n	8015a96 <_realloc_r+0x42>
 8015be2:	68a1      	ldr	r1, [r4, #8]
 8015be4:	6129      	str	r1, [r5, #16]
 8015be6:	68e1      	ldr	r1, [r4, #12]
 8015be8:	6169      	str	r1, [r5, #20]
 8015bea:	2a24      	cmp	r2, #36	; 0x24
 8015bec:	bf01      	itttt	eq
 8015bee:	6922      	ldreq	r2, [r4, #16]
 8015bf0:	61aa      	streq	r2, [r5, #24]
 8015bf2:	6960      	ldreq	r0, [r4, #20]
 8015bf4:	61e8      	streq	r0, [r5, #28]
 8015bf6:	bf19      	ittee	ne
 8015bf8:	f105 0218 	addne.w	r2, r5, #24
 8015bfc:	f104 0110 	addne.w	r1, r4, #16
 8015c00:	f105 0220 	addeq.w	r2, r5, #32
 8015c04:	f104 0118 	addeq.w	r1, r4, #24
 8015c08:	e7d2      	b.n	8015bb0 <_realloc_r+0x15c>
 8015c0a:	463a      	mov	r2, r7
 8015c0c:	4621      	mov	r1, r4
 8015c0e:	e7cf      	b.n	8015bb0 <_realloc_r+0x15c>
 8015c10:	4621      	mov	r1, r4
 8015c12:	4638      	mov	r0, r7
 8015c14:	9301      	str	r3, [sp, #4]
 8015c16:	f7ff fb1b 	bl	8015250 <memmove>
 8015c1a:	9b01      	ldr	r3, [sp, #4]
 8015c1c:	e7ce      	b.n	8015bbc <_realloc_r+0x168>
 8015c1e:	18c7      	adds	r7, r0, r3
 8015c20:	45b8      	cmp	r8, r7
 8015c22:	dc20      	bgt.n	8015c66 <_realloc_r+0x212>
 8015c24:	68cb      	ldr	r3, [r1, #12]
 8015c26:	688a      	ldr	r2, [r1, #8]
 8015c28:	60d3      	str	r3, [r2, #12]
 8015c2a:	609a      	str	r2, [r3, #8]
 8015c2c:	4628      	mov	r0, r5
 8015c2e:	68eb      	ldr	r3, [r5, #12]
 8015c30:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8015c34:	60d3      	str	r3, [r2, #12]
 8015c36:	609a      	str	r2, [r3, #8]
 8015c38:	1f32      	subs	r2, r6, #4
 8015c3a:	2a24      	cmp	r2, #36	; 0x24
 8015c3c:	d842      	bhi.n	8015cc4 <_realloc_r+0x270>
 8015c3e:	2a13      	cmp	r2, #19
 8015c40:	d93e      	bls.n	8015cc0 <_realloc_r+0x26c>
 8015c42:	6823      	ldr	r3, [r4, #0]
 8015c44:	60ab      	str	r3, [r5, #8]
 8015c46:	6863      	ldr	r3, [r4, #4]
 8015c48:	60eb      	str	r3, [r5, #12]
 8015c4a:	2a1b      	cmp	r2, #27
 8015c4c:	d824      	bhi.n	8015c98 <_realloc_r+0x244>
 8015c4e:	f105 0010 	add.w	r0, r5, #16
 8015c52:	f104 0308 	add.w	r3, r4, #8
 8015c56:	681a      	ldr	r2, [r3, #0]
 8015c58:	6002      	str	r2, [r0, #0]
 8015c5a:	685a      	ldr	r2, [r3, #4]
 8015c5c:	6042      	str	r2, [r0, #4]
 8015c5e:	689b      	ldr	r3, [r3, #8]
 8015c60:	6083      	str	r3, [r0, #8]
 8015c62:	46a9      	mov	r9, r5
 8015c64:	e757      	b.n	8015b16 <_realloc_r+0xc2>
 8015c66:	4580      	cmp	r8, r0
 8015c68:	4607      	mov	r7, r0
 8015c6a:	dddf      	ble.n	8015c2c <_realloc_r+0x1d8>
 8015c6c:	4611      	mov	r1, r2
 8015c6e:	4650      	mov	r0, sl
 8015c70:	f7f9 fb3e 	bl	800f2f0 <_malloc_r>
 8015c74:	4607      	mov	r7, r0
 8015c76:	2800      	cmp	r0, #0
 8015c78:	d0af      	beq.n	8015bda <_realloc_r+0x186>
 8015c7a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015c7e:	f023 0301 	bic.w	r3, r3, #1
 8015c82:	f1a0 0208 	sub.w	r2, r0, #8
 8015c86:	444b      	add	r3, r9
 8015c88:	429a      	cmp	r2, r3
 8015c8a:	d11f      	bne.n	8015ccc <_realloc_r+0x278>
 8015c8c:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8015c90:	f027 0703 	bic.w	r7, r7, #3
 8015c94:	4437      	add	r7, r6
 8015c96:	e73e      	b.n	8015b16 <_realloc_r+0xc2>
 8015c98:	68a3      	ldr	r3, [r4, #8]
 8015c9a:	612b      	str	r3, [r5, #16]
 8015c9c:	68e3      	ldr	r3, [r4, #12]
 8015c9e:	616b      	str	r3, [r5, #20]
 8015ca0:	2a24      	cmp	r2, #36	; 0x24
 8015ca2:	bf01      	itttt	eq
 8015ca4:	6923      	ldreq	r3, [r4, #16]
 8015ca6:	61ab      	streq	r3, [r5, #24]
 8015ca8:	6962      	ldreq	r2, [r4, #20]
 8015caa:	61ea      	streq	r2, [r5, #28]
 8015cac:	bf19      	ittee	ne
 8015cae:	f105 0018 	addne.w	r0, r5, #24
 8015cb2:	f104 0310 	addne.w	r3, r4, #16
 8015cb6:	f105 0020 	addeq.w	r0, r5, #32
 8015cba:	f104 0318 	addeq.w	r3, r4, #24
 8015cbe:	e7ca      	b.n	8015c56 <_realloc_r+0x202>
 8015cc0:	4623      	mov	r3, r4
 8015cc2:	e7c8      	b.n	8015c56 <_realloc_r+0x202>
 8015cc4:	4621      	mov	r1, r4
 8015cc6:	f7ff fac3 	bl	8015250 <memmove>
 8015cca:	e7ca      	b.n	8015c62 <_realloc_r+0x20e>
 8015ccc:	1f32      	subs	r2, r6, #4
 8015cce:	2a24      	cmp	r2, #36	; 0x24
 8015cd0:	d82d      	bhi.n	8015d2e <_realloc_r+0x2da>
 8015cd2:	2a13      	cmp	r2, #19
 8015cd4:	d928      	bls.n	8015d28 <_realloc_r+0x2d4>
 8015cd6:	6823      	ldr	r3, [r4, #0]
 8015cd8:	6003      	str	r3, [r0, #0]
 8015cda:	6863      	ldr	r3, [r4, #4]
 8015cdc:	6043      	str	r3, [r0, #4]
 8015cde:	2a1b      	cmp	r2, #27
 8015ce0:	d80e      	bhi.n	8015d00 <_realloc_r+0x2ac>
 8015ce2:	f100 0308 	add.w	r3, r0, #8
 8015ce6:	f104 0208 	add.w	r2, r4, #8
 8015cea:	6811      	ldr	r1, [r2, #0]
 8015cec:	6019      	str	r1, [r3, #0]
 8015cee:	6851      	ldr	r1, [r2, #4]
 8015cf0:	6059      	str	r1, [r3, #4]
 8015cf2:	6892      	ldr	r2, [r2, #8]
 8015cf4:	609a      	str	r2, [r3, #8]
 8015cf6:	4621      	mov	r1, r4
 8015cf8:	4650      	mov	r0, sl
 8015cfa:	f7fe fbb7 	bl	801446c <_free_r>
 8015cfe:	e76c      	b.n	8015bda <_realloc_r+0x186>
 8015d00:	68a3      	ldr	r3, [r4, #8]
 8015d02:	6083      	str	r3, [r0, #8]
 8015d04:	68e3      	ldr	r3, [r4, #12]
 8015d06:	60c3      	str	r3, [r0, #12]
 8015d08:	2a24      	cmp	r2, #36	; 0x24
 8015d0a:	bf01      	itttt	eq
 8015d0c:	6923      	ldreq	r3, [r4, #16]
 8015d0e:	6103      	streq	r3, [r0, #16]
 8015d10:	6961      	ldreq	r1, [r4, #20]
 8015d12:	6141      	streq	r1, [r0, #20]
 8015d14:	bf19      	ittee	ne
 8015d16:	f100 0310 	addne.w	r3, r0, #16
 8015d1a:	f104 0210 	addne.w	r2, r4, #16
 8015d1e:	f100 0318 	addeq.w	r3, r0, #24
 8015d22:	f104 0218 	addeq.w	r2, r4, #24
 8015d26:	e7e0      	b.n	8015cea <_realloc_r+0x296>
 8015d28:	4603      	mov	r3, r0
 8015d2a:	4622      	mov	r2, r4
 8015d2c:	e7dd      	b.n	8015cea <_realloc_r+0x296>
 8015d2e:	4621      	mov	r1, r4
 8015d30:	f7ff fa8e 	bl	8015250 <memmove>
 8015d34:	e7df      	b.n	8015cf6 <_realloc_r+0x2a2>
 8015d36:	4637      	mov	r7, r6
 8015d38:	e6ed      	b.n	8015b16 <_realloc_r+0xc2>
 8015d3a:	f003 0301 	and.w	r3, r3, #1
 8015d3e:	431f      	orrs	r7, r3
 8015d40:	f8c9 7004 	str.w	r7, [r9, #4]
 8015d44:	6853      	ldr	r3, [r2, #4]
 8015d46:	f043 0301 	orr.w	r3, r3, #1
 8015d4a:	6053      	str	r3, [r2, #4]
 8015d4c:	e6ff      	b.n	8015b4e <_realloc_r+0xfa>
 8015d4e:	bf00      	nop
 8015d50:	20000108 	.word	0x20000108

08015d54 <siscanf>:
 8015d54:	b40e      	push	{r1, r2, r3}
 8015d56:	b530      	push	{r4, r5, lr}
 8015d58:	b09c      	sub	sp, #112	; 0x70
 8015d5a:	ac1f      	add	r4, sp, #124	; 0x7c
 8015d5c:	f44f 7201 	mov.w	r2, #516	; 0x204
 8015d60:	f854 5b04 	ldr.w	r5, [r4], #4
 8015d64:	f8ad 2014 	strh.w	r2, [sp, #20]
 8015d68:	9002      	str	r0, [sp, #8]
 8015d6a:	9006      	str	r0, [sp, #24]
 8015d6c:	f7ea fa3a 	bl	80001e4 <strlen>
 8015d70:	4b0b      	ldr	r3, [pc, #44]	; (8015da0 <siscanf+0x4c>)
 8015d72:	9003      	str	r0, [sp, #12]
 8015d74:	9007      	str	r0, [sp, #28]
 8015d76:	930b      	str	r3, [sp, #44]	; 0x2c
 8015d78:	480a      	ldr	r0, [pc, #40]	; (8015da4 <siscanf+0x50>)
 8015d7a:	9401      	str	r4, [sp, #4]
 8015d7c:	2300      	movs	r3, #0
 8015d7e:	930f      	str	r3, [sp, #60]	; 0x3c
 8015d80:	9314      	str	r3, [sp, #80]	; 0x50
 8015d82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015d86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8015d8a:	462a      	mov	r2, r5
 8015d8c:	4623      	mov	r3, r4
 8015d8e:	a902      	add	r1, sp, #8
 8015d90:	6800      	ldr	r0, [r0, #0]
 8015d92:	f000 fa19 	bl	80161c8 <__ssvfiscanf_r>
 8015d96:	b01c      	add	sp, #112	; 0x70
 8015d98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015d9c:	b003      	add	sp, #12
 8015d9e:	4770      	bx	lr
 8015da0:	08015dcb 	.word	0x08015dcb
 8015da4:	20000014 	.word	0x20000014

08015da8 <__sread>:
 8015da8:	b510      	push	{r4, lr}
 8015daa:	460c      	mov	r4, r1
 8015dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015db0:	f000 ffb6 	bl	8016d20 <_read_r>
 8015db4:	2800      	cmp	r0, #0
 8015db6:	bfab      	itete	ge
 8015db8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015dba:	89a3      	ldrhlt	r3, [r4, #12]
 8015dbc:	181b      	addge	r3, r3, r0
 8015dbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015dc2:	bfac      	ite	ge
 8015dc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8015dc6:	81a3      	strhlt	r3, [r4, #12]
 8015dc8:	bd10      	pop	{r4, pc}

08015dca <__seofread>:
 8015dca:	2000      	movs	r0, #0
 8015dcc:	4770      	bx	lr

08015dce <__swrite>:
 8015dce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015dd2:	461f      	mov	r7, r3
 8015dd4:	898b      	ldrh	r3, [r1, #12]
 8015dd6:	05db      	lsls	r3, r3, #23
 8015dd8:	4605      	mov	r5, r0
 8015dda:	460c      	mov	r4, r1
 8015ddc:	4616      	mov	r6, r2
 8015dde:	d505      	bpl.n	8015dec <__swrite+0x1e>
 8015de0:	2302      	movs	r3, #2
 8015de2:	2200      	movs	r2, #0
 8015de4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015de8:	f000 ff5c 	bl	8016ca4 <_lseek_r>
 8015dec:	89a3      	ldrh	r3, [r4, #12]
 8015dee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015df2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015df6:	81a3      	strh	r3, [r4, #12]
 8015df8:	4632      	mov	r2, r6
 8015dfa:	463b      	mov	r3, r7
 8015dfc:	4628      	mov	r0, r5
 8015dfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015e02:	f000 bded 	b.w	80169e0 <_write_r>

08015e06 <__sseek>:
 8015e06:	b510      	push	{r4, lr}
 8015e08:	460c      	mov	r4, r1
 8015e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e0e:	f000 ff49 	bl	8016ca4 <_lseek_r>
 8015e12:	1c43      	adds	r3, r0, #1
 8015e14:	89a3      	ldrh	r3, [r4, #12]
 8015e16:	bf15      	itete	ne
 8015e18:	6560      	strne	r0, [r4, #84]	; 0x54
 8015e1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015e1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015e22:	81a3      	strheq	r3, [r4, #12]
 8015e24:	bf18      	it	ne
 8015e26:	81a3      	strhne	r3, [r4, #12]
 8015e28:	bd10      	pop	{r4, pc}

08015e2a <__sclose>:
 8015e2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015e2e:	f000 be17 	b.w	8016a60 <_close_r>

08015e32 <strcpy>:
 8015e32:	4603      	mov	r3, r0
 8015e34:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015e38:	f803 2b01 	strb.w	r2, [r3], #1
 8015e3c:	2a00      	cmp	r2, #0
 8015e3e:	d1f9      	bne.n	8015e34 <strcpy+0x2>
 8015e40:	4770      	bx	lr

08015e42 <strncmp>:
 8015e42:	b510      	push	{r4, lr}
 8015e44:	b16a      	cbz	r2, 8015e62 <strncmp+0x20>
 8015e46:	3901      	subs	r1, #1
 8015e48:	1884      	adds	r4, r0, r2
 8015e4a:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015e4e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015e52:	4293      	cmp	r3, r2
 8015e54:	d103      	bne.n	8015e5e <strncmp+0x1c>
 8015e56:	42a0      	cmp	r0, r4
 8015e58:	d001      	beq.n	8015e5e <strncmp+0x1c>
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	d1f5      	bne.n	8015e4a <strncmp+0x8>
 8015e5e:	1a98      	subs	r0, r3, r2
 8015e60:	bd10      	pop	{r4, pc}
 8015e62:	4610      	mov	r0, r2
 8015e64:	bd10      	pop	{r4, pc}

08015e66 <_strtoul_l.isra.0>:
 8015e66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e6a:	4680      	mov	r8, r0
 8015e6c:	4689      	mov	r9, r1
 8015e6e:	4692      	mov	sl, r2
 8015e70:	461e      	mov	r6, r3
 8015e72:	460f      	mov	r7, r1
 8015e74:	463d      	mov	r5, r7
 8015e76:	9808      	ldr	r0, [sp, #32]
 8015e78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015e7c:	f7ff f942 	bl	8015104 <__locale_ctype_ptr_l>
 8015e80:	4420      	add	r0, r4
 8015e82:	7843      	ldrb	r3, [r0, #1]
 8015e84:	f013 0308 	ands.w	r3, r3, #8
 8015e88:	d10a      	bne.n	8015ea0 <_strtoul_l.isra.0+0x3a>
 8015e8a:	2c2d      	cmp	r4, #45	; 0x2d
 8015e8c:	d10a      	bne.n	8015ea4 <_strtoul_l.isra.0+0x3e>
 8015e8e:	782c      	ldrb	r4, [r5, #0]
 8015e90:	2301      	movs	r3, #1
 8015e92:	1cbd      	adds	r5, r7, #2
 8015e94:	b15e      	cbz	r6, 8015eae <_strtoul_l.isra.0+0x48>
 8015e96:	2e10      	cmp	r6, #16
 8015e98:	d113      	bne.n	8015ec2 <_strtoul_l.isra.0+0x5c>
 8015e9a:	2c30      	cmp	r4, #48	; 0x30
 8015e9c:	d009      	beq.n	8015eb2 <_strtoul_l.isra.0+0x4c>
 8015e9e:	e010      	b.n	8015ec2 <_strtoul_l.isra.0+0x5c>
 8015ea0:	462f      	mov	r7, r5
 8015ea2:	e7e7      	b.n	8015e74 <_strtoul_l.isra.0+0xe>
 8015ea4:	2c2b      	cmp	r4, #43	; 0x2b
 8015ea6:	bf04      	itt	eq
 8015ea8:	782c      	ldrbeq	r4, [r5, #0]
 8015eaa:	1cbd      	addeq	r5, r7, #2
 8015eac:	e7f2      	b.n	8015e94 <_strtoul_l.isra.0+0x2e>
 8015eae:	2c30      	cmp	r4, #48	; 0x30
 8015eb0:	d125      	bne.n	8015efe <_strtoul_l.isra.0+0x98>
 8015eb2:	782a      	ldrb	r2, [r5, #0]
 8015eb4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8015eb8:	2a58      	cmp	r2, #88	; 0x58
 8015eba:	d14a      	bne.n	8015f52 <_strtoul_l.isra.0+0xec>
 8015ebc:	786c      	ldrb	r4, [r5, #1]
 8015ebe:	2610      	movs	r6, #16
 8015ec0:	3502      	adds	r5, #2
 8015ec2:	f04f 31ff 	mov.w	r1, #4294967295
 8015ec6:	2700      	movs	r7, #0
 8015ec8:	fbb1 f1f6 	udiv	r1, r1, r6
 8015ecc:	fb06 fe01 	mul.w	lr, r6, r1
 8015ed0:	ea6f 0e0e 	mvn.w	lr, lr
 8015ed4:	4638      	mov	r0, r7
 8015ed6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8015eda:	2a09      	cmp	r2, #9
 8015edc:	d811      	bhi.n	8015f02 <_strtoul_l.isra.0+0x9c>
 8015ede:	4614      	mov	r4, r2
 8015ee0:	42a6      	cmp	r6, r4
 8015ee2:	dd1d      	ble.n	8015f20 <_strtoul_l.isra.0+0xba>
 8015ee4:	2f00      	cmp	r7, #0
 8015ee6:	db18      	blt.n	8015f1a <_strtoul_l.isra.0+0xb4>
 8015ee8:	4281      	cmp	r1, r0
 8015eea:	d316      	bcc.n	8015f1a <_strtoul_l.isra.0+0xb4>
 8015eec:	d101      	bne.n	8015ef2 <_strtoul_l.isra.0+0x8c>
 8015eee:	45a6      	cmp	lr, r4
 8015ef0:	db13      	blt.n	8015f1a <_strtoul_l.isra.0+0xb4>
 8015ef2:	fb00 4006 	mla	r0, r0, r6, r4
 8015ef6:	2701      	movs	r7, #1
 8015ef8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015efc:	e7eb      	b.n	8015ed6 <_strtoul_l.isra.0+0x70>
 8015efe:	260a      	movs	r6, #10
 8015f00:	e7df      	b.n	8015ec2 <_strtoul_l.isra.0+0x5c>
 8015f02:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8015f06:	2a19      	cmp	r2, #25
 8015f08:	d801      	bhi.n	8015f0e <_strtoul_l.isra.0+0xa8>
 8015f0a:	3c37      	subs	r4, #55	; 0x37
 8015f0c:	e7e8      	b.n	8015ee0 <_strtoul_l.isra.0+0x7a>
 8015f0e:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8015f12:	2a19      	cmp	r2, #25
 8015f14:	d804      	bhi.n	8015f20 <_strtoul_l.isra.0+0xba>
 8015f16:	3c57      	subs	r4, #87	; 0x57
 8015f18:	e7e2      	b.n	8015ee0 <_strtoul_l.isra.0+0x7a>
 8015f1a:	f04f 37ff 	mov.w	r7, #4294967295
 8015f1e:	e7eb      	b.n	8015ef8 <_strtoul_l.isra.0+0x92>
 8015f20:	2f00      	cmp	r7, #0
 8015f22:	da09      	bge.n	8015f38 <_strtoul_l.isra.0+0xd2>
 8015f24:	2322      	movs	r3, #34	; 0x22
 8015f26:	f8c8 3000 	str.w	r3, [r8]
 8015f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8015f2e:	f1ba 0f00 	cmp.w	sl, #0
 8015f32:	d107      	bne.n	8015f44 <_strtoul_l.isra.0+0xde>
 8015f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f38:	b103      	cbz	r3, 8015f3c <_strtoul_l.isra.0+0xd6>
 8015f3a:	4240      	negs	r0, r0
 8015f3c:	f1ba 0f00 	cmp.w	sl, #0
 8015f40:	d00c      	beq.n	8015f5c <_strtoul_l.isra.0+0xf6>
 8015f42:	b127      	cbz	r7, 8015f4e <_strtoul_l.isra.0+0xe8>
 8015f44:	3d01      	subs	r5, #1
 8015f46:	f8ca 5000 	str.w	r5, [sl]
 8015f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015f4e:	464d      	mov	r5, r9
 8015f50:	e7f9      	b.n	8015f46 <_strtoul_l.isra.0+0xe0>
 8015f52:	2430      	movs	r4, #48	; 0x30
 8015f54:	2e00      	cmp	r6, #0
 8015f56:	d1b4      	bne.n	8015ec2 <_strtoul_l.isra.0+0x5c>
 8015f58:	2608      	movs	r6, #8
 8015f5a:	e7b2      	b.n	8015ec2 <_strtoul_l.isra.0+0x5c>
 8015f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08015f60 <_strtoul_r>:
 8015f60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015f62:	4c06      	ldr	r4, [pc, #24]	; (8015f7c <_strtoul_r+0x1c>)
 8015f64:	4d06      	ldr	r5, [pc, #24]	; (8015f80 <_strtoul_r+0x20>)
 8015f66:	6824      	ldr	r4, [r4, #0]
 8015f68:	6a24      	ldr	r4, [r4, #32]
 8015f6a:	2c00      	cmp	r4, #0
 8015f6c:	bf08      	it	eq
 8015f6e:	462c      	moveq	r4, r5
 8015f70:	9400      	str	r4, [sp, #0]
 8015f72:	f7ff ff78 	bl	8015e66 <_strtoul_l.isra.0>
 8015f76:	b003      	add	sp, #12
 8015f78:	bd30      	pop	{r4, r5, pc}
 8015f7a:	bf00      	nop
 8015f7c:	20000014 	.word	0x20000014
 8015f80:	20000560 	.word	0x20000560

08015f84 <strtoul>:
 8015f84:	4b08      	ldr	r3, [pc, #32]	; (8015fa8 <strtoul+0x24>)
 8015f86:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015f88:	681c      	ldr	r4, [r3, #0]
 8015f8a:	4d08      	ldr	r5, [pc, #32]	; (8015fac <strtoul+0x28>)
 8015f8c:	6a23      	ldr	r3, [r4, #32]
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	bf08      	it	eq
 8015f92:	462b      	moveq	r3, r5
 8015f94:	9300      	str	r3, [sp, #0]
 8015f96:	4613      	mov	r3, r2
 8015f98:	460a      	mov	r2, r1
 8015f9a:	4601      	mov	r1, r0
 8015f9c:	4620      	mov	r0, r4
 8015f9e:	f7ff ff62 	bl	8015e66 <_strtoul_l.isra.0>
 8015fa2:	b003      	add	sp, #12
 8015fa4:	bd30      	pop	{r4, r5, pc}
 8015fa6:	bf00      	nop
 8015fa8:	20000014 	.word	0x20000014
 8015fac:	20000560 	.word	0x20000560

08015fb0 <__ssprint_r>:
 8015fb0:	6893      	ldr	r3, [r2, #8]
 8015fb2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fb6:	4681      	mov	r9, r0
 8015fb8:	460c      	mov	r4, r1
 8015fba:	4617      	mov	r7, r2
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d060      	beq.n	8016082 <__ssprint_r+0xd2>
 8015fc0:	f04f 0b00 	mov.w	fp, #0
 8015fc4:	f8d2 a000 	ldr.w	sl, [r2]
 8015fc8:	465e      	mov	r6, fp
 8015fca:	b356      	cbz	r6, 8016022 <__ssprint_r+0x72>
 8015fcc:	68a3      	ldr	r3, [r4, #8]
 8015fce:	429e      	cmp	r6, r3
 8015fd0:	d344      	bcc.n	801605c <__ssprint_r+0xac>
 8015fd2:	89a2      	ldrh	r2, [r4, #12]
 8015fd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015fd8:	d03e      	beq.n	8016058 <__ssprint_r+0xa8>
 8015fda:	6825      	ldr	r5, [r4, #0]
 8015fdc:	6921      	ldr	r1, [r4, #16]
 8015fde:	eba5 0801 	sub.w	r8, r5, r1
 8015fe2:	6965      	ldr	r5, [r4, #20]
 8015fe4:	2302      	movs	r3, #2
 8015fe6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015fea:	fb95 f5f3 	sdiv	r5, r5, r3
 8015fee:	f108 0301 	add.w	r3, r8, #1
 8015ff2:	4433      	add	r3, r6
 8015ff4:	429d      	cmp	r5, r3
 8015ff6:	bf38      	it	cc
 8015ff8:	461d      	movcc	r5, r3
 8015ffa:	0553      	lsls	r3, r2, #21
 8015ffc:	d546      	bpl.n	801608c <__ssprint_r+0xdc>
 8015ffe:	4629      	mov	r1, r5
 8016000:	4648      	mov	r0, r9
 8016002:	f7f9 f975 	bl	800f2f0 <_malloc_r>
 8016006:	b998      	cbnz	r0, 8016030 <__ssprint_r+0x80>
 8016008:	230c      	movs	r3, #12
 801600a:	f8c9 3000 	str.w	r3, [r9]
 801600e:	89a3      	ldrh	r3, [r4, #12]
 8016010:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016014:	81a3      	strh	r3, [r4, #12]
 8016016:	2300      	movs	r3, #0
 8016018:	60bb      	str	r3, [r7, #8]
 801601a:	607b      	str	r3, [r7, #4]
 801601c:	f04f 30ff 	mov.w	r0, #4294967295
 8016020:	e031      	b.n	8016086 <__ssprint_r+0xd6>
 8016022:	f8da b000 	ldr.w	fp, [sl]
 8016026:	f8da 6004 	ldr.w	r6, [sl, #4]
 801602a:	f10a 0a08 	add.w	sl, sl, #8
 801602e:	e7cc      	b.n	8015fca <__ssprint_r+0x1a>
 8016030:	4642      	mov	r2, r8
 8016032:	6921      	ldr	r1, [r4, #16]
 8016034:	9001      	str	r0, [sp, #4]
 8016036:	f7f9 fb69 	bl	800f70c <memcpy>
 801603a:	89a2      	ldrh	r2, [r4, #12]
 801603c:	9b01      	ldr	r3, [sp, #4]
 801603e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8016042:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8016046:	81a2      	strh	r2, [r4, #12]
 8016048:	6123      	str	r3, [r4, #16]
 801604a:	6165      	str	r5, [r4, #20]
 801604c:	4443      	add	r3, r8
 801604e:	eba5 0508 	sub.w	r5, r5, r8
 8016052:	6023      	str	r3, [r4, #0]
 8016054:	60a5      	str	r5, [r4, #8]
 8016056:	4633      	mov	r3, r6
 8016058:	429e      	cmp	r6, r3
 801605a:	d200      	bcs.n	801605e <__ssprint_r+0xae>
 801605c:	4633      	mov	r3, r6
 801605e:	461a      	mov	r2, r3
 8016060:	4659      	mov	r1, fp
 8016062:	6820      	ldr	r0, [r4, #0]
 8016064:	9301      	str	r3, [sp, #4]
 8016066:	f7ff f8f3 	bl	8015250 <memmove>
 801606a:	68a2      	ldr	r2, [r4, #8]
 801606c:	9b01      	ldr	r3, [sp, #4]
 801606e:	1ad2      	subs	r2, r2, r3
 8016070:	60a2      	str	r2, [r4, #8]
 8016072:	6822      	ldr	r2, [r4, #0]
 8016074:	4413      	add	r3, r2
 8016076:	6023      	str	r3, [r4, #0]
 8016078:	68bb      	ldr	r3, [r7, #8]
 801607a:	1b9e      	subs	r6, r3, r6
 801607c:	60be      	str	r6, [r7, #8]
 801607e:	2e00      	cmp	r6, #0
 8016080:	d1cf      	bne.n	8016022 <__ssprint_r+0x72>
 8016082:	2000      	movs	r0, #0
 8016084:	6078      	str	r0, [r7, #4]
 8016086:	b003      	add	sp, #12
 8016088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801608c:	462a      	mov	r2, r5
 801608e:	4648      	mov	r0, r9
 8016090:	f7ff fce0 	bl	8015a54 <_realloc_r>
 8016094:	4603      	mov	r3, r0
 8016096:	2800      	cmp	r0, #0
 8016098:	d1d6      	bne.n	8016048 <__ssprint_r+0x98>
 801609a:	6921      	ldr	r1, [r4, #16]
 801609c:	4648      	mov	r0, r9
 801609e:	f7fe f9e5 	bl	801446c <_free_r>
 80160a2:	e7b1      	b.n	8016008 <__ssprint_r+0x58>

080160a4 <_sungetc_r>:
 80160a4:	b538      	push	{r3, r4, r5, lr}
 80160a6:	1c4b      	adds	r3, r1, #1
 80160a8:	4614      	mov	r4, r2
 80160aa:	d103      	bne.n	80160b4 <_sungetc_r+0x10>
 80160ac:	f04f 35ff 	mov.w	r5, #4294967295
 80160b0:	4628      	mov	r0, r5
 80160b2:	bd38      	pop	{r3, r4, r5, pc}
 80160b4:	8993      	ldrh	r3, [r2, #12]
 80160b6:	f023 0320 	bic.w	r3, r3, #32
 80160ba:	8193      	strh	r3, [r2, #12]
 80160bc:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80160be:	6852      	ldr	r2, [r2, #4]
 80160c0:	b2cd      	uxtb	r5, r1
 80160c2:	b18b      	cbz	r3, 80160e8 <_sungetc_r+0x44>
 80160c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80160c6:	429a      	cmp	r2, r3
 80160c8:	da08      	bge.n	80160dc <_sungetc_r+0x38>
 80160ca:	6823      	ldr	r3, [r4, #0]
 80160cc:	1e5a      	subs	r2, r3, #1
 80160ce:	6022      	str	r2, [r4, #0]
 80160d0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80160d4:	6863      	ldr	r3, [r4, #4]
 80160d6:	3301      	adds	r3, #1
 80160d8:	6063      	str	r3, [r4, #4]
 80160da:	e7e9      	b.n	80160b0 <_sungetc_r+0xc>
 80160dc:	4621      	mov	r1, r4
 80160de:	f000 fc01 	bl	80168e4 <__submore>
 80160e2:	2800      	cmp	r0, #0
 80160e4:	d0f1      	beq.n	80160ca <_sungetc_r+0x26>
 80160e6:	e7e1      	b.n	80160ac <_sungetc_r+0x8>
 80160e8:	6921      	ldr	r1, [r4, #16]
 80160ea:	6823      	ldr	r3, [r4, #0]
 80160ec:	b151      	cbz	r1, 8016104 <_sungetc_r+0x60>
 80160ee:	4299      	cmp	r1, r3
 80160f0:	d208      	bcs.n	8016104 <_sungetc_r+0x60>
 80160f2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80160f6:	428d      	cmp	r5, r1
 80160f8:	d104      	bne.n	8016104 <_sungetc_r+0x60>
 80160fa:	3b01      	subs	r3, #1
 80160fc:	3201      	adds	r2, #1
 80160fe:	6023      	str	r3, [r4, #0]
 8016100:	6062      	str	r2, [r4, #4]
 8016102:	e7d5      	b.n	80160b0 <_sungetc_r+0xc>
 8016104:	63e3      	str	r3, [r4, #60]	; 0x3c
 8016106:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801610a:	6363      	str	r3, [r4, #52]	; 0x34
 801610c:	2303      	movs	r3, #3
 801610e:	63a3      	str	r3, [r4, #56]	; 0x38
 8016110:	4623      	mov	r3, r4
 8016112:	6422      	str	r2, [r4, #64]	; 0x40
 8016114:	f803 5f46 	strb.w	r5, [r3, #70]!
 8016118:	6023      	str	r3, [r4, #0]
 801611a:	2301      	movs	r3, #1
 801611c:	e7dc      	b.n	80160d8 <_sungetc_r+0x34>

0801611e <__ssrefill_r>:
 801611e:	b510      	push	{r4, lr}
 8016120:	460c      	mov	r4, r1
 8016122:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8016124:	b169      	cbz	r1, 8016142 <__ssrefill_r+0x24>
 8016126:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801612a:	4299      	cmp	r1, r3
 801612c:	d001      	beq.n	8016132 <__ssrefill_r+0x14>
 801612e:	f7fe f99d 	bl	801446c <_free_r>
 8016132:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016134:	6063      	str	r3, [r4, #4]
 8016136:	2000      	movs	r0, #0
 8016138:	6360      	str	r0, [r4, #52]	; 0x34
 801613a:	b113      	cbz	r3, 8016142 <__ssrefill_r+0x24>
 801613c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801613e:	6023      	str	r3, [r4, #0]
 8016140:	bd10      	pop	{r4, pc}
 8016142:	6923      	ldr	r3, [r4, #16]
 8016144:	6023      	str	r3, [r4, #0]
 8016146:	2300      	movs	r3, #0
 8016148:	6063      	str	r3, [r4, #4]
 801614a:	89a3      	ldrh	r3, [r4, #12]
 801614c:	f043 0320 	orr.w	r3, r3, #32
 8016150:	81a3      	strh	r3, [r4, #12]
 8016152:	f04f 30ff 	mov.w	r0, #4294967295
 8016156:	bd10      	pop	{r4, pc}

08016158 <_sfread_r>:
 8016158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801615c:	4615      	mov	r5, r2
 801615e:	435d      	muls	r5, r3
 8016160:	4682      	mov	sl, r0
 8016162:	4691      	mov	r9, r2
 8016164:	4698      	mov	r8, r3
 8016166:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8016168:	d029      	beq.n	80161be <_sfread_r+0x66>
 801616a:	460f      	mov	r7, r1
 801616c:	462e      	mov	r6, r5
 801616e:	f04f 0b00 	mov.w	fp, #0
 8016172:	6863      	ldr	r3, [r4, #4]
 8016174:	429e      	cmp	r6, r3
 8016176:	d80c      	bhi.n	8016192 <_sfread_r+0x3a>
 8016178:	4632      	mov	r2, r6
 801617a:	6821      	ldr	r1, [r4, #0]
 801617c:	4638      	mov	r0, r7
 801617e:	f7f9 fac5 	bl	800f70c <memcpy>
 8016182:	6863      	ldr	r3, [r4, #4]
 8016184:	6825      	ldr	r5, [r4, #0]
 8016186:	1b9b      	subs	r3, r3, r6
 8016188:	4435      	add	r5, r6
 801618a:	6025      	str	r5, [r4, #0]
 801618c:	6063      	str	r3, [r4, #4]
 801618e:	4645      	mov	r5, r8
 8016190:	e015      	b.n	80161be <_sfread_r+0x66>
 8016192:	461a      	mov	r2, r3
 8016194:	6821      	ldr	r1, [r4, #0]
 8016196:	9301      	str	r3, [sp, #4]
 8016198:	4638      	mov	r0, r7
 801619a:	f7f9 fab7 	bl	800f70c <memcpy>
 801619e:	9b01      	ldr	r3, [sp, #4]
 80161a0:	6822      	ldr	r2, [r4, #0]
 80161a2:	441a      	add	r2, r3
 80161a4:	e884 0804 	stmia.w	r4, {r2, fp}
 80161a8:	4621      	mov	r1, r4
 80161aa:	4650      	mov	r0, sl
 80161ac:	441f      	add	r7, r3
 80161ae:	1af6      	subs	r6, r6, r3
 80161b0:	f7ff ffb5 	bl	801611e <__ssrefill_r>
 80161b4:	2800      	cmp	r0, #0
 80161b6:	d0dc      	beq.n	8016172 <_sfread_r+0x1a>
 80161b8:	1bad      	subs	r5, r5, r6
 80161ba:	fbb5 f5f9 	udiv	r5, r5, r9
 80161be:	4628      	mov	r0, r5
 80161c0:	b003      	add	sp, #12
 80161c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080161c8 <__ssvfiscanf_r>:
 80161c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161cc:	461e      	mov	r6, r3
 80161ce:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80161d2:	b0d7      	sub	sp, #348	; 0x15c
 80161d4:	049c      	lsls	r4, r3, #18
 80161d6:	9003      	str	r0, [sp, #12]
 80161d8:	460d      	mov	r5, r1
 80161da:	d406      	bmi.n	80161ea <__ssvfiscanf_r+0x22>
 80161dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80161e0:	818b      	strh	r3, [r1, #12]
 80161e2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80161e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80161e8:	664b      	str	r3, [r1, #100]	; 0x64
 80161ea:	2300      	movs	r3, #0
 80161ec:	9206      	str	r2, [sp, #24]
 80161ee:	9305      	str	r3, [sp, #20]
 80161f0:	4699      	mov	r9, r3
 80161f2:	4698      	mov	r8, r3
 80161f4:	9304      	str	r3, [sp, #16]
 80161f6:	9a06      	ldr	r2, [sp, #24]
 80161f8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80161fc:	9206      	str	r2, [sp, #24]
 80161fe:	9309      	str	r3, [sp, #36]	; 0x24
 8016200:	2b00      	cmp	r3, #0
 8016202:	f000 8099 	beq.w	8016338 <__ssvfiscanf_r+0x170>
 8016206:	f7fe ff81 	bl	801510c <__locale_ctype_ptr>
 801620a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801620c:	4418      	add	r0, r3
 801620e:	7844      	ldrb	r4, [r0, #1]
 8016210:	f014 0408 	ands.w	r4, r4, #8
 8016214:	d019      	beq.n	801624a <__ssvfiscanf_r+0x82>
 8016216:	686b      	ldr	r3, [r5, #4]
 8016218:	2b00      	cmp	r3, #0
 801621a:	dd0f      	ble.n	801623c <__ssvfiscanf_r+0x74>
 801621c:	f7fe ff76 	bl	801510c <__locale_ctype_ptr>
 8016220:	682b      	ldr	r3, [r5, #0]
 8016222:	781a      	ldrb	r2, [r3, #0]
 8016224:	4410      	add	r0, r2
 8016226:	7842      	ldrb	r2, [r0, #1]
 8016228:	0710      	lsls	r0, r2, #28
 801622a:	d5e4      	bpl.n	80161f6 <__ssvfiscanf_r+0x2e>
 801622c:	686a      	ldr	r2, [r5, #4]
 801622e:	3301      	adds	r3, #1
 8016230:	3a01      	subs	r2, #1
 8016232:	f108 0801 	add.w	r8, r8, #1
 8016236:	606a      	str	r2, [r5, #4]
 8016238:	602b      	str	r3, [r5, #0]
 801623a:	e7ec      	b.n	8016216 <__ssvfiscanf_r+0x4e>
 801623c:	4629      	mov	r1, r5
 801623e:	9803      	ldr	r0, [sp, #12]
 8016240:	f7ff ff6d 	bl	801611e <__ssrefill_r>
 8016244:	2800      	cmp	r0, #0
 8016246:	d0e9      	beq.n	801621c <__ssvfiscanf_r+0x54>
 8016248:	e7d5      	b.n	80161f6 <__ssvfiscanf_r+0x2e>
 801624a:	2b25      	cmp	r3, #37	; 0x25
 801624c:	d16a      	bne.n	8016324 <__ssvfiscanf_r+0x15c>
 801624e:	9b06      	ldr	r3, [sp, #24]
 8016250:	46a2      	mov	sl, r4
 8016252:	4627      	mov	r7, r4
 8016254:	220a      	movs	r2, #10
 8016256:	9906      	ldr	r1, [sp, #24]
 8016258:	781c      	ldrb	r4, [r3, #0]
 801625a:	3101      	adds	r1, #1
 801625c:	2c63      	cmp	r4, #99	; 0x63
 801625e:	9106      	str	r1, [sp, #24]
 8016260:	f000 80f8 	beq.w	8016454 <__ssvfiscanf_r+0x28c>
 8016264:	d82c      	bhi.n	80162c0 <__ssvfiscanf_r+0xf8>
 8016266:	2c39      	cmp	r4, #57	; 0x39
 8016268:	d80a      	bhi.n	8016280 <__ssvfiscanf_r+0xb8>
 801626a:	2c30      	cmp	r4, #48	; 0x30
 801626c:	f080 808c 	bcs.w	8016388 <__ssvfiscanf_r+0x1c0>
 8016270:	2c25      	cmp	r4, #37	; 0x25
 8016272:	d057      	beq.n	8016324 <__ssvfiscanf_r+0x15c>
 8016274:	2c2a      	cmp	r4, #42	; 0x2a
 8016276:	d07d      	beq.n	8016374 <__ssvfiscanf_r+0x1ac>
 8016278:	b954      	cbnz	r4, 8016290 <__ssvfiscanf_r+0xc8>
 801627a:	f04f 33ff 	mov.w	r3, #4294967295
 801627e:	e06f      	b.n	8016360 <__ssvfiscanf_r+0x198>
 8016280:	2c4f      	cmp	r4, #79	; 0x4f
 8016282:	f000 8085 	beq.w	8016390 <__ssvfiscanf_r+0x1c8>
 8016286:	d80e      	bhi.n	80162a6 <__ssvfiscanf_r+0xde>
 8016288:	2c44      	cmp	r4, #68	; 0x44
 801628a:	d009      	beq.n	80162a0 <__ssvfiscanf_r+0xd8>
 801628c:	2c4c      	cmp	r4, #76	; 0x4c
 801628e:	d02b      	beq.n	80162e8 <__ssvfiscanf_r+0x120>
 8016290:	f7fe ff3c 	bl	801510c <__locale_ctype_ptr>
 8016294:	4420      	add	r0, r4
 8016296:	7843      	ldrb	r3, [r0, #1]
 8016298:	f003 0303 	and.w	r3, r3, #3
 801629c:	2b01      	cmp	r3, #1
 801629e:	d118      	bne.n	80162d2 <__ssvfiscanf_r+0x10a>
 80162a0:	f04a 0a01 	orr.w	sl, sl, #1
 80162a4:	e015      	b.n	80162d2 <__ssvfiscanf_r+0x10a>
 80162a6:	2c58      	cmp	r4, #88	; 0x58
 80162a8:	d02f      	beq.n	801630a <__ssvfiscanf_r+0x142>
 80162aa:	2c5b      	cmp	r4, #91	; 0x5b
 80162ac:	d1f0      	bne.n	8016290 <__ssvfiscanf_r+0xc8>
 80162ae:	9906      	ldr	r1, [sp, #24]
 80162b0:	a816      	add	r0, sp, #88	; 0x58
 80162b2:	f000 fd47 	bl	8016d44 <__sccl>
 80162b6:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 80162ba:	9006      	str	r0, [sp, #24]
 80162bc:	2401      	movs	r4, #1
 80162be:	e074      	b.n	80163aa <__ssvfiscanf_r+0x1e2>
 80162c0:	2c6e      	cmp	r4, #110	; 0x6e
 80162c2:	f000 80cb 	beq.w	801645c <__ssvfiscanf_r+0x294>
 80162c6:	d812      	bhi.n	80162ee <__ssvfiscanf_r+0x126>
 80162c8:	2c68      	cmp	r4, #104	; 0x68
 80162ca:	d05a      	beq.n	8016382 <__ssvfiscanf_r+0x1ba>
 80162cc:	d803      	bhi.n	80162d6 <__ssvfiscanf_r+0x10e>
 80162ce:	2c64      	cmp	r4, #100	; 0x64
 80162d0:	d1de      	bne.n	8016290 <__ssvfiscanf_r+0xc8>
 80162d2:	4ba7      	ldr	r3, [pc, #668]	; (8016570 <__ssvfiscanf_r+0x3a8>)
 80162d4:	e064      	b.n	80163a0 <__ssvfiscanf_r+0x1d8>
 80162d6:	2c69      	cmp	r4, #105	; 0x69
 80162d8:	d01e      	beq.n	8016318 <__ssvfiscanf_r+0x150>
 80162da:	2c6c      	cmp	r4, #108	; 0x6c
 80162dc:	d1d8      	bne.n	8016290 <__ssvfiscanf_r+0xc8>
 80162de:	7859      	ldrb	r1, [r3, #1]
 80162e0:	296c      	cmp	r1, #108	; 0x6c
 80162e2:	d14b      	bne.n	801637c <__ssvfiscanf_r+0x1b4>
 80162e4:	3302      	adds	r3, #2
 80162e6:	9306      	str	r3, [sp, #24]
 80162e8:	f04a 0a02 	orr.w	sl, sl, #2
 80162ec:	e044      	b.n	8016378 <__ssvfiscanf_r+0x1b0>
 80162ee:	2c73      	cmp	r4, #115	; 0x73
 80162f0:	d05a      	beq.n	80163a8 <__ssvfiscanf_r+0x1e0>
 80162f2:	d806      	bhi.n	8016302 <__ssvfiscanf_r+0x13a>
 80162f4:	2c6f      	cmp	r4, #111	; 0x6f
 80162f6:	d04d      	beq.n	8016394 <__ssvfiscanf_r+0x1cc>
 80162f8:	2c70      	cmp	r4, #112	; 0x70
 80162fa:	d1c9      	bne.n	8016290 <__ssvfiscanf_r+0xc8>
 80162fc:	f44a 7a08 	orr.w	sl, sl, #544	; 0x220
 8016300:	e005      	b.n	801630e <__ssvfiscanf_r+0x146>
 8016302:	2c75      	cmp	r4, #117	; 0x75
 8016304:	d04b      	beq.n	801639e <__ssvfiscanf_r+0x1d6>
 8016306:	2c78      	cmp	r4, #120	; 0x78
 8016308:	d1c2      	bne.n	8016290 <__ssvfiscanf_r+0xc8>
 801630a:	f44a 7a00 	orr.w	sl, sl, #512	; 0x200
 801630e:	4b99      	ldr	r3, [pc, #612]	; (8016574 <__ssvfiscanf_r+0x3ac>)
 8016310:	9305      	str	r3, [sp, #20]
 8016312:	f04f 0910 	mov.w	r9, #16
 8016316:	e003      	b.n	8016320 <__ssvfiscanf_r+0x158>
 8016318:	4b95      	ldr	r3, [pc, #596]	; (8016570 <__ssvfiscanf_r+0x3a8>)
 801631a:	9305      	str	r3, [sp, #20]
 801631c:	f04f 0900 	mov.w	r9, #0
 8016320:	2403      	movs	r4, #3
 8016322:	e042      	b.n	80163aa <__ssvfiscanf_r+0x1e2>
 8016324:	686b      	ldr	r3, [r5, #4]
 8016326:	2b00      	cmp	r3, #0
 8016328:	dd0a      	ble.n	8016340 <__ssvfiscanf_r+0x178>
 801632a:	682b      	ldr	r3, [r5, #0]
 801632c:	9a06      	ldr	r2, [sp, #24]
 801632e:	7819      	ldrb	r1, [r3, #0]
 8016330:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8016334:	4291      	cmp	r1, r2
 8016336:	d015      	beq.n	8016364 <__ssvfiscanf_r+0x19c>
 8016338:	9804      	ldr	r0, [sp, #16]
 801633a:	b057      	add	sp, #348	; 0x15c
 801633c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016340:	4629      	mov	r1, r5
 8016342:	9803      	ldr	r0, [sp, #12]
 8016344:	f7ff feeb 	bl	801611e <__ssrefill_r>
 8016348:	2800      	cmp	r0, #0
 801634a:	d0ee      	beq.n	801632a <__ssvfiscanf_r+0x162>
 801634c:	9b04      	ldr	r3, [sp, #16]
 801634e:	2b00      	cmp	r3, #0
 8016350:	d093      	beq.n	801627a <__ssvfiscanf_r+0xb2>
 8016352:	89ab      	ldrh	r3, [r5, #12]
 8016354:	f013 0f40 	tst.w	r3, #64	; 0x40
 8016358:	9b04      	ldr	r3, [sp, #16]
 801635a:	bf18      	it	ne
 801635c:	f04f 33ff 	movne.w	r3, #4294967295
 8016360:	9304      	str	r3, [sp, #16]
 8016362:	e7e9      	b.n	8016338 <__ssvfiscanf_r+0x170>
 8016364:	686a      	ldr	r2, [r5, #4]
 8016366:	3301      	adds	r3, #1
 8016368:	3a01      	subs	r2, #1
 801636a:	606a      	str	r2, [r5, #4]
 801636c:	602b      	str	r3, [r5, #0]
 801636e:	f108 0801 	add.w	r8, r8, #1
 8016372:	e740      	b.n	80161f6 <__ssvfiscanf_r+0x2e>
 8016374:	f04a 0a10 	orr.w	sl, sl, #16
 8016378:	9b06      	ldr	r3, [sp, #24]
 801637a:	e76c      	b.n	8016256 <__ssvfiscanf_r+0x8e>
 801637c:	f04a 0a01 	orr.w	sl, sl, #1
 8016380:	e7fa      	b.n	8016378 <__ssvfiscanf_r+0x1b0>
 8016382:	f04a 0a04 	orr.w	sl, sl, #4
 8016386:	e7f7      	b.n	8016378 <__ssvfiscanf_r+0x1b0>
 8016388:	fb02 4707 	mla	r7, r2, r7, r4
 801638c:	3f30      	subs	r7, #48	; 0x30
 801638e:	e7f3      	b.n	8016378 <__ssvfiscanf_r+0x1b0>
 8016390:	f04a 0a01 	orr.w	sl, sl, #1
 8016394:	4b77      	ldr	r3, [pc, #476]	; (8016574 <__ssvfiscanf_r+0x3ac>)
 8016396:	9305      	str	r3, [sp, #20]
 8016398:	f04f 0908 	mov.w	r9, #8
 801639c:	e7c0      	b.n	8016320 <__ssvfiscanf_r+0x158>
 801639e:	4b75      	ldr	r3, [pc, #468]	; (8016574 <__ssvfiscanf_r+0x3ac>)
 80163a0:	9305      	str	r3, [sp, #20]
 80163a2:	f04f 090a 	mov.w	r9, #10
 80163a6:	e7bb      	b.n	8016320 <__ssvfiscanf_r+0x158>
 80163a8:	2402      	movs	r4, #2
 80163aa:	686b      	ldr	r3, [r5, #4]
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	dd71      	ble.n	8016494 <__ssvfiscanf_r+0x2cc>
 80163b0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80163b4:	d107      	bne.n	80163c6 <__ssvfiscanf_r+0x1fe>
 80163b6:	f7fe fea9 	bl	801510c <__locale_ctype_ptr>
 80163ba:	682b      	ldr	r3, [r5, #0]
 80163bc:	781a      	ldrb	r2, [r3, #0]
 80163be:	4410      	add	r0, r2
 80163c0:	7842      	ldrb	r2, [r0, #1]
 80163c2:	0711      	lsls	r1, r2, #28
 80163c4:	d46d      	bmi.n	80164a2 <__ssvfiscanf_r+0x2da>
 80163c6:	2c02      	cmp	r4, #2
 80163c8:	f000 8113 	beq.w	80165f2 <__ssvfiscanf_r+0x42a>
 80163cc:	2c03      	cmp	r4, #3
 80163ce:	f000 81c7 	beq.w	8016760 <__ssvfiscanf_r+0x598>
 80163d2:	2c01      	cmp	r4, #1
 80163d4:	f00a 0410 	and.w	r4, sl, #16
 80163d8:	f000 80ba 	beq.w	8016550 <__ssvfiscanf_r+0x388>
 80163dc:	2f00      	cmp	r7, #0
 80163de:	bf08      	it	eq
 80163e0:	2701      	moveq	r7, #1
 80163e2:	f01a 0a01 	ands.w	sl, sl, #1
 80163e6:	f000 8087 	beq.w	80164f8 <__ssvfiscanf_r+0x330>
 80163ea:	2208      	movs	r2, #8
 80163ec:	2100      	movs	r1, #0
 80163ee:	a80a      	add	r0, sp, #40	; 0x28
 80163f0:	f7f9 f997 	bl	800f722 <memset>
 80163f4:	2c00      	cmp	r4, #0
 80163f6:	d166      	bne.n	80164c6 <__ssvfiscanf_r+0x2fe>
 80163f8:	f8d6 b000 	ldr.w	fp, [r6]
 80163fc:	3604      	adds	r6, #4
 80163fe:	2300      	movs	r3, #0
 8016400:	2f00      	cmp	r7, #0
 8016402:	d071      	beq.n	80164e8 <__ssvfiscanf_r+0x320>
 8016404:	9307      	str	r3, [sp, #28]
 8016406:	f7fe fe6f 	bl	80150e8 <__locale_mb_cur_max>
 801640a:	9b07      	ldr	r3, [sp, #28]
 801640c:	4283      	cmp	r3, r0
 801640e:	d09d      	beq.n	801634c <__ssvfiscanf_r+0x184>
 8016410:	682a      	ldr	r2, [r5, #0]
 8016412:	a80c      	add	r0, sp, #48	; 0x30
 8016414:	f812 1b01 	ldrb.w	r1, [r2], #1
 8016418:	54c1      	strb	r1, [r0, r3]
 801641a:	f103 0a01 	add.w	sl, r3, #1
 801641e:	686b      	ldr	r3, [r5, #4]
 8016420:	3b01      	subs	r3, #1
 8016422:	e885 000c 	stmia.w	r5, {r2, r3}
 8016426:	ab0a      	add	r3, sp, #40	; 0x28
 8016428:	4602      	mov	r2, r0
 801642a:	9300      	str	r3, [sp, #0]
 801642c:	4659      	mov	r1, fp
 801642e:	4653      	mov	r3, sl
 8016430:	9803      	ldr	r0, [sp, #12]
 8016432:	f000 fc49 	bl	8016cc8 <_mbrtowc_r>
 8016436:	1c42      	adds	r2, r0, #1
 8016438:	d088      	beq.n	801634c <__ssvfiscanf_r+0x184>
 801643a:	2800      	cmp	r0, #0
 801643c:	d146      	bne.n	80164cc <__ssvfiscanf_r+0x304>
 801643e:	b90c      	cbnz	r4, 8016444 <__ssvfiscanf_r+0x27c>
 8016440:	f8cb 4000 	str.w	r4, [fp]
 8016444:	44d0      	add	r8, sl
 8016446:	3f01      	subs	r7, #1
 8016448:	b90c      	cbnz	r4, 801644e <__ssvfiscanf_r+0x286>
 801644a:	f10b 0b04 	add.w	fp, fp, #4
 801644e:	f04f 0a00 	mov.w	sl, #0
 8016452:	e03d      	b.n	80164d0 <__ssvfiscanf_r+0x308>
 8016454:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8016458:	2400      	movs	r4, #0
 801645a:	e7a6      	b.n	80163aa <__ssvfiscanf_r+0x1e2>
 801645c:	f01a 0f10 	tst.w	sl, #16
 8016460:	f47f aec9 	bne.w	80161f6 <__ssvfiscanf_r+0x2e>
 8016464:	f01a 0f04 	tst.w	sl, #4
 8016468:	6832      	ldr	r2, [r6, #0]
 801646a:	f106 0304 	add.w	r3, r6, #4
 801646e:	d003      	beq.n	8016478 <__ssvfiscanf_r+0x2b0>
 8016470:	f8a2 8000 	strh.w	r8, [r2]
 8016474:	461e      	mov	r6, r3
 8016476:	e6be      	b.n	80161f6 <__ssvfiscanf_r+0x2e>
 8016478:	f01a 0f01 	tst.w	sl, #1
 801647c:	d002      	beq.n	8016484 <__ssvfiscanf_r+0x2bc>
 801647e:	f8c2 8000 	str.w	r8, [r2]
 8016482:	e7f7      	b.n	8016474 <__ssvfiscanf_r+0x2ac>
 8016484:	f01a 0f02 	tst.w	sl, #2
 8016488:	d0f9      	beq.n	801647e <__ssvfiscanf_r+0x2b6>
 801648a:	4640      	mov	r0, r8
 801648c:	17c1      	asrs	r1, r0, #31
 801648e:	e9c2 0100 	strd	r0, r1, [r2]
 8016492:	e7ef      	b.n	8016474 <__ssvfiscanf_r+0x2ac>
 8016494:	4629      	mov	r1, r5
 8016496:	9803      	ldr	r0, [sp, #12]
 8016498:	f7ff fe41 	bl	801611e <__ssrefill_r>
 801649c:	2800      	cmp	r0, #0
 801649e:	d087      	beq.n	80163b0 <__ssvfiscanf_r+0x1e8>
 80164a0:	e754      	b.n	801634c <__ssvfiscanf_r+0x184>
 80164a2:	686a      	ldr	r2, [r5, #4]
 80164a4:	3a01      	subs	r2, #1
 80164a6:	2a00      	cmp	r2, #0
 80164a8:	f108 0801 	add.w	r8, r8, #1
 80164ac:	606a      	str	r2, [r5, #4]
 80164ae:	dd02      	ble.n	80164b6 <__ssvfiscanf_r+0x2ee>
 80164b0:	3301      	adds	r3, #1
 80164b2:	602b      	str	r3, [r5, #0]
 80164b4:	e77f      	b.n	80163b6 <__ssvfiscanf_r+0x1ee>
 80164b6:	4629      	mov	r1, r5
 80164b8:	9803      	ldr	r0, [sp, #12]
 80164ba:	f7ff fe30 	bl	801611e <__ssrefill_r>
 80164be:	2800      	cmp	r0, #0
 80164c0:	f43f af79 	beq.w	80163b6 <__ssvfiscanf_r+0x1ee>
 80164c4:	e742      	b.n	801634c <__ssvfiscanf_r+0x184>
 80164c6:	f04f 0b00 	mov.w	fp, #0
 80164ca:	e798      	b.n	80163fe <__ssvfiscanf_r+0x236>
 80164cc:	3002      	adds	r0, #2
 80164ce:	d1b9      	bne.n	8016444 <__ssvfiscanf_r+0x27c>
 80164d0:	686b      	ldr	r3, [r5, #4]
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	dc0e      	bgt.n	80164f4 <__ssvfiscanf_r+0x32c>
 80164d6:	4629      	mov	r1, r5
 80164d8:	9803      	ldr	r0, [sp, #12]
 80164da:	f7ff fe20 	bl	801611e <__ssrefill_r>
 80164de:	b148      	cbz	r0, 80164f4 <__ssvfiscanf_r+0x32c>
 80164e0:	f1ba 0f00 	cmp.w	sl, #0
 80164e4:	f47f af32 	bne.w	801634c <__ssvfiscanf_r+0x184>
 80164e8:	2c00      	cmp	r4, #0
 80164ea:	f47f ae84 	bne.w	80161f6 <__ssvfiscanf_r+0x2e>
 80164ee:	9b04      	ldr	r3, [sp, #16]
 80164f0:	3301      	adds	r3, #1
 80164f2:	e67f      	b.n	80161f4 <__ssvfiscanf_r+0x2c>
 80164f4:	4653      	mov	r3, sl
 80164f6:	e783      	b.n	8016400 <__ssvfiscanf_r+0x238>
 80164f8:	b1cc      	cbz	r4, 801652e <__ssvfiscanf_r+0x366>
 80164fa:	4654      	mov	r4, sl
 80164fc:	686b      	ldr	r3, [r5, #4]
 80164fe:	682a      	ldr	r2, [r5, #0]
 8016500:	42bb      	cmp	r3, r7
 8016502:	da0e      	bge.n	8016522 <__ssvfiscanf_r+0x35a>
 8016504:	441c      	add	r4, r3
 8016506:	1aff      	subs	r7, r7, r3
 8016508:	4413      	add	r3, r2
 801650a:	602b      	str	r3, [r5, #0]
 801650c:	4629      	mov	r1, r5
 801650e:	9803      	ldr	r0, [sp, #12]
 8016510:	f7ff fe05 	bl	801611e <__ssrefill_r>
 8016514:	2800      	cmp	r0, #0
 8016516:	d0f1      	beq.n	80164fc <__ssvfiscanf_r+0x334>
 8016518:	2c00      	cmp	r4, #0
 801651a:	f43f af17 	beq.w	801634c <__ssvfiscanf_r+0x184>
 801651e:	44a0      	add	r8, r4
 8016520:	e669      	b.n	80161f6 <__ssvfiscanf_r+0x2e>
 8016522:	1bdb      	subs	r3, r3, r7
 8016524:	443c      	add	r4, r7
 8016526:	4417      	add	r7, r2
 8016528:	606b      	str	r3, [r5, #4]
 801652a:	602f      	str	r7, [r5, #0]
 801652c:	e7f7      	b.n	801651e <__ssvfiscanf_r+0x356>
 801652e:	9500      	str	r5, [sp, #0]
 8016530:	463b      	mov	r3, r7
 8016532:	2201      	movs	r2, #1
 8016534:	6831      	ldr	r1, [r6, #0]
 8016536:	9803      	ldr	r0, [sp, #12]
 8016538:	1d34      	adds	r4, r6, #4
 801653a:	f7ff fe0d 	bl	8016158 <_sfread_r>
 801653e:	2800      	cmp	r0, #0
 8016540:	f43f af04 	beq.w	801634c <__ssvfiscanf_r+0x184>
 8016544:	4480      	add	r8, r0
 8016546:	9b04      	ldr	r3, [sp, #16]
 8016548:	3301      	adds	r3, #1
 801654a:	9304      	str	r3, [sp, #16]
 801654c:	4626      	mov	r6, r4
 801654e:	e652      	b.n	80161f6 <__ssvfiscanf_r+0x2e>
 8016550:	2f00      	cmp	r7, #0
 8016552:	bf08      	it	eq
 8016554:	f04f 37ff 	moveq.w	r7, #4294967295
 8016558:	b1fc      	cbz	r4, 801659a <__ssvfiscanf_r+0x3d2>
 801655a:	2400      	movs	r4, #0
 801655c:	f10d 0a58 	add.w	sl, sp, #88	; 0x58
 8016560:	682b      	ldr	r3, [r5, #0]
 8016562:	781a      	ldrb	r2, [r3, #0]
 8016564:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8016568:	b932      	cbnz	r2, 8016578 <__ssvfiscanf_r+0x3b0>
 801656a:	2c00      	cmp	r4, #0
 801656c:	d1d7      	bne.n	801651e <__ssvfiscanf_r+0x356>
 801656e:	e6e3      	b.n	8016338 <__ssvfiscanf_r+0x170>
 8016570:	08010d31 	.word	0x08010d31
 8016574:	08015f61 	.word	0x08015f61
 8016578:	686a      	ldr	r2, [r5, #4]
 801657a:	3401      	adds	r4, #1
 801657c:	3a01      	subs	r2, #1
 801657e:	3301      	adds	r3, #1
 8016580:	42a7      	cmp	r7, r4
 8016582:	606a      	str	r2, [r5, #4]
 8016584:	602b      	str	r3, [r5, #0]
 8016586:	d0ca      	beq.n	801651e <__ssvfiscanf_r+0x356>
 8016588:	2a00      	cmp	r2, #0
 801658a:	dce9      	bgt.n	8016560 <__ssvfiscanf_r+0x398>
 801658c:	4629      	mov	r1, r5
 801658e:	9803      	ldr	r0, [sp, #12]
 8016590:	f7ff fdc5 	bl	801611e <__ssrefill_r>
 8016594:	2800      	cmp	r0, #0
 8016596:	d0e3      	beq.n	8016560 <__ssvfiscanf_r+0x398>
 8016598:	e7c1      	b.n	801651e <__ssvfiscanf_r+0x356>
 801659a:	6834      	ldr	r4, [r6, #0]
 801659c:	f106 0a04 	add.w	sl, r6, #4
 80165a0:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
 80165a4:	4626      	mov	r6, r4
 80165a6:	682b      	ldr	r3, [r5, #0]
 80165a8:	781a      	ldrb	r2, [r3, #0]
 80165aa:	f81b 2002 	ldrb.w	r2, [fp, r2]
 80165ae:	b1b2      	cbz	r2, 80165de <__ssvfiscanf_r+0x416>
 80165b0:	686a      	ldr	r2, [r5, #4]
 80165b2:	3a01      	subs	r2, #1
 80165b4:	606a      	str	r2, [r5, #4]
 80165b6:	1c5a      	adds	r2, r3, #1
 80165b8:	602a      	str	r2, [r5, #0]
 80165ba:	781b      	ldrb	r3, [r3, #0]
 80165bc:	f806 3b01 	strb.w	r3, [r6], #1
 80165c0:	1bbb      	subs	r3, r7, r6
 80165c2:	42dc      	cmn	r4, r3
 80165c4:	d00b      	beq.n	80165de <__ssvfiscanf_r+0x416>
 80165c6:	686b      	ldr	r3, [r5, #4]
 80165c8:	2b00      	cmp	r3, #0
 80165ca:	dcec      	bgt.n	80165a6 <__ssvfiscanf_r+0x3de>
 80165cc:	4629      	mov	r1, r5
 80165ce:	9803      	ldr	r0, [sp, #12]
 80165d0:	f7ff fda5 	bl	801611e <__ssrefill_r>
 80165d4:	2800      	cmp	r0, #0
 80165d6:	d0e6      	beq.n	80165a6 <__ssvfiscanf_r+0x3de>
 80165d8:	42b4      	cmp	r4, r6
 80165da:	f43f aeb7 	beq.w	801634c <__ssvfiscanf_r+0x184>
 80165de:	1b34      	subs	r4, r6, r4
 80165e0:	f43f aeaa 	beq.w	8016338 <__ssvfiscanf_r+0x170>
 80165e4:	2300      	movs	r3, #0
 80165e6:	7033      	strb	r3, [r6, #0]
 80165e8:	9b04      	ldr	r3, [sp, #16]
 80165ea:	3301      	adds	r3, #1
 80165ec:	9304      	str	r3, [sp, #16]
 80165ee:	4656      	mov	r6, sl
 80165f0:	e795      	b.n	801651e <__ssvfiscanf_r+0x356>
 80165f2:	2f00      	cmp	r7, #0
 80165f4:	bf08      	it	eq
 80165f6:	f04f 37ff 	moveq.w	r7, #4294967295
 80165fa:	f01a 0b01 	ands.w	fp, sl, #1
 80165fe:	f00a 0410 	and.w	r4, sl, #16
 8016602:	d06a      	beq.n	80166da <__ssvfiscanf_r+0x512>
 8016604:	2208      	movs	r2, #8
 8016606:	2100      	movs	r1, #0
 8016608:	a80a      	add	r0, sp, #40	; 0x28
 801660a:	f7f9 f88a 	bl	800f722 <memset>
 801660e:	2c00      	cmp	r4, #0
 8016610:	d13e      	bne.n	8016690 <__ssvfiscanf_r+0x4c8>
 8016612:	f8d6 a000 	ldr.w	sl, [r6]
 8016616:	3604      	adds	r6, #4
 8016618:	2300      	movs	r3, #0
 801661a:	9307      	str	r3, [sp, #28]
 801661c:	f7fe fd76 	bl	801510c <__locale_ctype_ptr>
 8016620:	682a      	ldr	r2, [r5, #0]
 8016622:	7812      	ldrb	r2, [r2, #0]
 8016624:	4410      	add	r0, r2
 8016626:	7842      	ldrb	r2, [r0, #1]
 8016628:	0711      	lsls	r1, r2, #28
 801662a:	d42b      	bmi.n	8016684 <__ssvfiscanf_r+0x4bc>
 801662c:	9b07      	ldr	r3, [sp, #28]
 801662e:	b34f      	cbz	r7, 8016684 <__ssvfiscanf_r+0x4bc>
 8016630:	9307      	str	r3, [sp, #28]
 8016632:	f7fe fd59 	bl	80150e8 <__locale_mb_cur_max>
 8016636:	9b07      	ldr	r3, [sp, #28]
 8016638:	4283      	cmp	r3, r0
 801663a:	f43f ae87 	beq.w	801634c <__ssvfiscanf_r+0x184>
 801663e:	682a      	ldr	r2, [r5, #0]
 8016640:	a80c      	add	r0, sp, #48	; 0x30
 8016642:	f812 1b01 	ldrb.w	r1, [r2], #1
 8016646:	54c1      	strb	r1, [r0, r3]
 8016648:	f103 0b01 	add.w	fp, r3, #1
 801664c:	686b      	ldr	r3, [r5, #4]
 801664e:	3b01      	subs	r3, #1
 8016650:	e885 000c 	stmia.w	r5, {r2, r3}
 8016654:	ab0a      	add	r3, sp, #40	; 0x28
 8016656:	9300      	str	r3, [sp, #0]
 8016658:	4602      	mov	r2, r0
 801665a:	465b      	mov	r3, fp
 801665c:	4651      	mov	r1, sl
 801665e:	9803      	ldr	r0, [sp, #12]
 8016660:	f000 fb32 	bl	8016cc8 <_mbrtowc_r>
 8016664:	1c43      	adds	r3, r0, #1
 8016666:	f43f ae71 	beq.w	801634c <__ssvfiscanf_r+0x184>
 801666a:	b9a0      	cbnz	r0, 8016696 <__ssvfiscanf_r+0x4ce>
 801666c:	f8ca 0000 	str.w	r0, [sl]
 8016670:	f8da 0000 	ldr.w	r0, [sl]
 8016674:	f000 fb08 	bl	8016c88 <iswspace>
 8016678:	4603      	mov	r3, r0
 801667a:	b1c8      	cbz	r0, 80166b0 <__ssvfiscanf_r+0x4e8>
 801667c:	af0c      	add	r7, sp, #48	; 0x30
 801667e:	f1bb 0f00 	cmp.w	fp, #0
 8016682:	d10c      	bne.n	801669e <__ssvfiscanf_r+0x4d6>
 8016684:	2c00      	cmp	r4, #0
 8016686:	f47f adb6 	bne.w	80161f6 <__ssvfiscanf_r+0x2e>
 801668a:	f8ca 4000 	str.w	r4, [sl]
 801668e:	e72e      	b.n	80164ee <__ssvfiscanf_r+0x326>
 8016690:	f10d 0a24 	add.w	sl, sp, #36	; 0x24
 8016694:	e7c0      	b.n	8016618 <__ssvfiscanf_r+0x450>
 8016696:	3002      	adds	r0, #2
 8016698:	d1ea      	bne.n	8016670 <__ssvfiscanf_r+0x4a8>
 801669a:	465b      	mov	r3, fp
 801669c:	e00e      	b.n	80166bc <__ssvfiscanf_r+0x4f4>
 801669e:	f10b 3bff 	add.w	fp, fp, #4294967295
 80166a2:	462a      	mov	r2, r5
 80166a4:	f817 100b 	ldrb.w	r1, [r7, fp]
 80166a8:	9803      	ldr	r0, [sp, #12]
 80166aa:	f7ff fcfb 	bl	80160a4 <_sungetc_r>
 80166ae:	e7e6      	b.n	801667e <__ssvfiscanf_r+0x4b6>
 80166b0:	44d8      	add	r8, fp
 80166b2:	3f01      	subs	r7, #1
 80166b4:	b914      	cbnz	r4, 80166bc <__ssvfiscanf_r+0x4f4>
 80166b6:	f10a 0a04 	add.w	sl, sl, #4
 80166ba:	4623      	mov	r3, r4
 80166bc:	686a      	ldr	r2, [r5, #4]
 80166be:	2a00      	cmp	r2, #0
 80166c0:	dcab      	bgt.n	801661a <__ssvfiscanf_r+0x452>
 80166c2:	4629      	mov	r1, r5
 80166c4:	9803      	ldr	r0, [sp, #12]
 80166c6:	9307      	str	r3, [sp, #28]
 80166c8:	f7ff fd29 	bl	801611e <__ssrefill_r>
 80166cc:	9b07      	ldr	r3, [sp, #28]
 80166ce:	2800      	cmp	r0, #0
 80166d0:	d0a3      	beq.n	801661a <__ssvfiscanf_r+0x452>
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	f47f ae3a 	bne.w	801634c <__ssvfiscanf_r+0x184>
 80166d8:	e7d4      	b.n	8016684 <__ssvfiscanf_r+0x4bc>
 80166da:	2c00      	cmp	r4, #0
 80166dc:	d136      	bne.n	801674c <__ssvfiscanf_r+0x584>
 80166de:	f8d6 a000 	ldr.w	sl, [r6]
 80166e2:	1d34      	adds	r4, r6, #4
 80166e4:	4656      	mov	r6, sl
 80166e6:	f7fe fd11 	bl	801510c <__locale_ctype_ptr>
 80166ea:	682a      	ldr	r2, [r5, #0]
 80166ec:	7813      	ldrb	r3, [r2, #0]
 80166ee:	4418      	add	r0, r3
 80166f0:	7843      	ldrb	r3, [r0, #1]
 80166f2:	071b      	lsls	r3, r3, #28
 80166f4:	d414      	bmi.n	8016720 <__ssvfiscanf_r+0x558>
 80166f6:	686b      	ldr	r3, [r5, #4]
 80166f8:	3b01      	subs	r3, #1
 80166fa:	606b      	str	r3, [r5, #4]
 80166fc:	1c53      	adds	r3, r2, #1
 80166fe:	602b      	str	r3, [r5, #0]
 8016700:	7813      	ldrb	r3, [r2, #0]
 8016702:	f806 3b01 	strb.w	r3, [r6], #1
 8016706:	1bbb      	subs	r3, r7, r6
 8016708:	eb1a 0f03 	cmn.w	sl, r3
 801670c:	d008      	beq.n	8016720 <__ssvfiscanf_r+0x558>
 801670e:	686b      	ldr	r3, [r5, #4]
 8016710:	2b00      	cmp	r3, #0
 8016712:	dce8      	bgt.n	80166e6 <__ssvfiscanf_r+0x51e>
 8016714:	4629      	mov	r1, r5
 8016716:	9803      	ldr	r0, [sp, #12]
 8016718:	f7ff fd01 	bl	801611e <__ssrefill_r>
 801671c:	2800      	cmp	r0, #0
 801671e:	d0e2      	beq.n	80166e6 <__ssvfiscanf_r+0x51e>
 8016720:	2300      	movs	r3, #0
 8016722:	7033      	strb	r3, [r6, #0]
 8016724:	eba6 060a 	sub.w	r6, r6, sl
 8016728:	44b0      	add	r8, r6
 801672a:	e70c      	b.n	8016546 <__ssvfiscanf_r+0x37e>
 801672c:	686a      	ldr	r2, [r5, #4]
 801672e:	f10b 0b01 	add.w	fp, fp, #1
 8016732:	3a01      	subs	r2, #1
 8016734:	3301      	adds	r3, #1
 8016736:	455f      	cmp	r7, fp
 8016738:	606a      	str	r2, [r5, #4]
 801673a:	602b      	str	r3, [r5, #0]
 801673c:	d00e      	beq.n	801675c <__ssvfiscanf_r+0x594>
 801673e:	2a00      	cmp	r2, #0
 8016740:	dc04      	bgt.n	801674c <__ssvfiscanf_r+0x584>
 8016742:	4629      	mov	r1, r5
 8016744:	9803      	ldr	r0, [sp, #12]
 8016746:	f7ff fcea 	bl	801611e <__ssrefill_r>
 801674a:	b938      	cbnz	r0, 801675c <__ssvfiscanf_r+0x594>
 801674c:	f7fe fcde 	bl	801510c <__locale_ctype_ptr>
 8016750:	682b      	ldr	r3, [r5, #0]
 8016752:	781a      	ldrb	r2, [r3, #0]
 8016754:	4410      	add	r0, r2
 8016756:	7842      	ldrb	r2, [r0, #1]
 8016758:	0712      	lsls	r2, r2, #28
 801675a:	d5e7      	bpl.n	801672c <__ssvfiscanf_r+0x564>
 801675c:	44d8      	add	r8, fp
 801675e:	e54a      	b.n	80161f6 <__ssvfiscanf_r+0x2e>
 8016760:	1e7b      	subs	r3, r7, #1
 8016762:	2b26      	cmp	r3, #38	; 0x26
 8016764:	bf88      	it	hi
 8016766:	f1a7 0327 	subhi.w	r3, r7, #39	; 0x27
 801676a:	f44a 6458 	orr.w	r4, sl, #3456	; 0xd80
 801676e:	bf8c      	ite	hi
 8016770:	2727      	movhi	r7, #39	; 0x27
 8016772:	2300      	movls	r3, #0
 8016774:	f04f 0b00 	mov.w	fp, #0
 8016778:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 801677c:	6829      	ldr	r1, [r5, #0]
 801677e:	780a      	ldrb	r2, [r1, #0]
 8016780:	2a39      	cmp	r2, #57	; 0x39
 8016782:	d82d      	bhi.n	80167e0 <__ssvfiscanf_r+0x618>
 8016784:	2a38      	cmp	r2, #56	; 0x38
 8016786:	d270      	bcs.n	801686a <__ssvfiscanf_r+0x6a2>
 8016788:	2a30      	cmp	r2, #48	; 0x30
 801678a:	d045      	beq.n	8016818 <__ssvfiscanf_r+0x650>
 801678c:	d867      	bhi.n	801685e <__ssvfiscanf_r+0x696>
 801678e:	2a2b      	cmp	r2, #43	; 0x2b
 8016790:	d072      	beq.n	8016878 <__ssvfiscanf_r+0x6b0>
 8016792:	2a2d      	cmp	r2, #45	; 0x2d
 8016794:	d070      	beq.n	8016878 <__ssvfiscanf_r+0x6b0>
 8016796:	05e3      	lsls	r3, r4, #23
 8016798:	d50f      	bpl.n	80167ba <__ssvfiscanf_r+0x5f2>
 801679a:	ab0c      	add	r3, sp, #48	; 0x30
 801679c:	459a      	cmp	sl, r3
 801679e:	d908      	bls.n	80167b2 <__ssvfiscanf_r+0x5ea>
 80167a0:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 80167a4:	9803      	ldr	r0, [sp, #12]
 80167a6:	462a      	mov	r2, r5
 80167a8:	f7ff fc7c 	bl	80160a4 <_sungetc_r>
 80167ac:	f10a 37ff 	add.w	r7, sl, #4294967295
 80167b0:	46ba      	mov	sl, r7
 80167b2:	ab0c      	add	r3, sp, #48	; 0x30
 80167b4:	459a      	cmp	sl, r3
 80167b6:	f43f adbf 	beq.w	8016338 <__ssvfiscanf_r+0x170>
 80167ba:	f014 0210 	ands.w	r2, r4, #16
 80167be:	f040 8085 	bne.w	80168cc <__ssvfiscanf_r+0x704>
 80167c2:	464b      	mov	r3, r9
 80167c4:	a90c      	add	r1, sp, #48	; 0x30
 80167c6:	9803      	ldr	r0, [sp, #12]
 80167c8:	9f05      	ldr	r7, [sp, #20]
 80167ca:	f88a 2000 	strb.w	r2, [sl]
 80167ce:	47b8      	blx	r7
 80167d0:	f014 0f20 	tst.w	r4, #32
 80167d4:	f106 0304 	add.w	r3, r6, #4
 80167d8:	d05c      	beq.n	8016894 <__ssvfiscanf_r+0x6cc>
 80167da:	6832      	ldr	r2, [r6, #0]
 80167dc:	6010      	str	r0, [r2, #0]
 80167de:	e05d      	b.n	801689c <__ssvfiscanf_r+0x6d4>
 80167e0:	2a58      	cmp	r2, #88	; 0x58
 80167e2:	d00d      	beq.n	8016800 <__ssvfiscanf_r+0x638>
 80167e4:	d806      	bhi.n	80167f4 <__ssvfiscanf_r+0x62c>
 80167e6:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 80167ea:	2805      	cmp	r0, #5
 80167ec:	d8d3      	bhi.n	8016796 <__ssvfiscanf_r+0x5ce>
 80167ee:	f1b9 0f0a 	cmp.w	r9, #10
 80167f2:	e03f      	b.n	8016874 <__ssvfiscanf_r+0x6ac>
 80167f4:	2a61      	cmp	r2, #97	; 0x61
 80167f6:	d3ce      	bcc.n	8016796 <__ssvfiscanf_r+0x5ce>
 80167f8:	2a66      	cmp	r2, #102	; 0x66
 80167fa:	d9f8      	bls.n	80167ee <__ssvfiscanf_r+0x626>
 80167fc:	2a78      	cmp	r2, #120	; 0x78
 80167fe:	d1ca      	bne.n	8016796 <__ssvfiscanf_r+0x5ce>
 8016800:	f404 60c0 	and.w	r0, r4, #1536	; 0x600
 8016804:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8016808:	d1c5      	bne.n	8016796 <__ssvfiscanf_r+0x5ce>
 801680a:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 801680e:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 8016812:	f04f 0910 	mov.w	r9, #16
 8016816:	e00c      	b.n	8016832 <__ssvfiscanf_r+0x66a>
 8016818:	0520      	lsls	r0, r4, #20
 801681a:	d50a      	bpl.n	8016832 <__ssvfiscanf_r+0x66a>
 801681c:	f1b9 0f00 	cmp.w	r9, #0
 8016820:	d103      	bne.n	801682a <__ssvfiscanf_r+0x662>
 8016822:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8016826:	f04f 0908 	mov.w	r9, #8
 801682a:	0560      	lsls	r0, r4, #21
 801682c:	d506      	bpl.n	801683c <__ssvfiscanf_r+0x674>
 801682e:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 8016832:	f88a 2000 	strb.w	r2, [sl]
 8016836:	f10a 0a01 	add.w	sl, sl, #1
 801683a:	e006      	b.n	801684a <__ssvfiscanf_r+0x682>
 801683c:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 8016840:	b10b      	cbz	r3, 8016846 <__ssvfiscanf_r+0x67e>
 8016842:	3b01      	subs	r3, #1
 8016844:	3701      	adds	r7, #1
 8016846:	f10b 0b01 	add.w	fp, fp, #1
 801684a:	686a      	ldr	r2, [r5, #4]
 801684c:	3a01      	subs	r2, #1
 801684e:	2a00      	cmp	r2, #0
 8016850:	606a      	str	r2, [r5, #4]
 8016852:	dd16      	ble.n	8016882 <__ssvfiscanf_r+0x6ba>
 8016854:	3101      	adds	r1, #1
 8016856:	6029      	str	r1, [r5, #0]
 8016858:	3f01      	subs	r7, #1
 801685a:	d18f      	bne.n	801677c <__ssvfiscanf_r+0x5b4>
 801685c:	e79b      	b.n	8016796 <__ssvfiscanf_r+0x5ce>
 801685e:	481f      	ldr	r0, [pc, #124]	; (80168dc <__ssvfiscanf_r+0x714>)
 8016860:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8016864:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8016868:	e7e3      	b.n	8016832 <__ssvfiscanf_r+0x66a>
 801686a:	481c      	ldr	r0, [pc, #112]	; (80168dc <__ssvfiscanf_r+0x714>)
 801686c:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8016870:	f1b9 0f08 	cmp.w	r9, #8
 8016874:	dcf6      	bgt.n	8016864 <__ssvfiscanf_r+0x69c>
 8016876:	e78e      	b.n	8016796 <__ssvfiscanf_r+0x5ce>
 8016878:	0620      	lsls	r0, r4, #24
 801687a:	d58c      	bpl.n	8016796 <__ssvfiscanf_r+0x5ce>
 801687c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 8016880:	e7d7      	b.n	8016832 <__ssvfiscanf_r+0x66a>
 8016882:	4629      	mov	r1, r5
 8016884:	9803      	ldr	r0, [sp, #12]
 8016886:	9307      	str	r3, [sp, #28]
 8016888:	f7ff fc49 	bl	801611e <__ssrefill_r>
 801688c:	9b07      	ldr	r3, [sp, #28]
 801688e:	2800      	cmp	r0, #0
 8016890:	d0e2      	beq.n	8016858 <__ssvfiscanf_r+0x690>
 8016892:	e780      	b.n	8016796 <__ssvfiscanf_r+0x5ce>
 8016894:	0767      	lsls	r7, r4, #29
 8016896:	d503      	bpl.n	80168a0 <__ssvfiscanf_r+0x6d8>
 8016898:	6832      	ldr	r2, [r6, #0]
 801689a:	8010      	strh	r0, [r2, #0]
 801689c:	461e      	mov	r6, r3
 801689e:	e012      	b.n	80168c6 <__ssvfiscanf_r+0x6fe>
 80168a0:	f014 0201 	ands.w	r2, r4, #1
 80168a4:	d199      	bne.n	80167da <__ssvfiscanf_r+0x612>
 80168a6:	07a1      	lsls	r1, r4, #30
 80168a8:	d597      	bpl.n	80167da <__ssvfiscanf_r+0x612>
 80168aa:	9b05      	ldr	r3, [sp, #20]
 80168ac:	9803      	ldr	r0, [sp, #12]
 80168ae:	4619      	mov	r1, r3
 80168b0:	4b0b      	ldr	r3, [pc, #44]	; (80168e0 <__ssvfiscanf_r+0x718>)
 80168b2:	4299      	cmp	r1, r3
 80168b4:	464b      	mov	r3, r9
 80168b6:	a90c      	add	r1, sp, #48	; 0x30
 80168b8:	d10d      	bne.n	80168d6 <__ssvfiscanf_r+0x70e>
 80168ba:	f000 fbc9 	bl	8017050 <_strtoull_r>
 80168be:	6833      	ldr	r3, [r6, #0]
 80168c0:	e9c3 0100 	strd	r0, r1, [r3]
 80168c4:	3604      	adds	r6, #4
 80168c6:	9b04      	ldr	r3, [sp, #16]
 80168c8:	3301      	adds	r3, #1
 80168ca:	9304      	str	r3, [sp, #16]
 80168cc:	ab0c      	add	r3, sp, #48	; 0x30
 80168ce:	ebaa 0a03 	sub.w	sl, sl, r3
 80168d2:	44d3      	add	fp, sl
 80168d4:	e742      	b.n	801675c <__ssvfiscanf_r+0x594>
 80168d6:	f000 fb09 	bl	8016eec <_strtoll_r>
 80168da:	e7f0      	b.n	80168be <__ssvfiscanf_r+0x6f6>
 80168dc:	08017c24 	.word	0x08017c24
 80168e0:	08015f61 	.word	0x08015f61

080168e4 <__submore>:
 80168e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168e8:	460c      	mov	r4, r1
 80168ea:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80168ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80168f0:	4299      	cmp	r1, r3
 80168f2:	d11e      	bne.n	8016932 <__submore+0x4e>
 80168f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80168f8:	f7f8 fcfa 	bl	800f2f0 <_malloc_r>
 80168fc:	b918      	cbnz	r0, 8016906 <__submore+0x22>
 80168fe:	f04f 30ff 	mov.w	r0, #4294967295
 8016902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016906:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801690a:	63a3      	str	r3, [r4, #56]	; 0x38
 801690c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8016910:	6360      	str	r0, [r4, #52]	; 0x34
 8016912:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8016916:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801691a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801691e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8016922:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8016926:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801692a:	6020      	str	r0, [r4, #0]
 801692c:	2000      	movs	r0, #0
 801692e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016932:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8016934:	0077      	lsls	r7, r6, #1
 8016936:	463a      	mov	r2, r7
 8016938:	f7ff f88c 	bl	8015a54 <_realloc_r>
 801693c:	4605      	mov	r5, r0
 801693e:	2800      	cmp	r0, #0
 8016940:	d0dd      	beq.n	80168fe <__submore+0x1a>
 8016942:	eb00 0806 	add.w	r8, r0, r6
 8016946:	4601      	mov	r1, r0
 8016948:	4632      	mov	r2, r6
 801694a:	4640      	mov	r0, r8
 801694c:	f7f8 fede 	bl	800f70c <memcpy>
 8016950:	f8c4 8000 	str.w	r8, [r4]
 8016954:	6365      	str	r5, [r4, #52]	; 0x34
 8016956:	63a7      	str	r7, [r4, #56]	; 0x38
 8016958:	e7e8      	b.n	801692c <__submore+0x48>

0801695a <__sprint_r>:
 801695a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801695e:	6893      	ldr	r3, [r2, #8]
 8016960:	4680      	mov	r8, r0
 8016962:	460f      	mov	r7, r1
 8016964:	4614      	mov	r4, r2
 8016966:	b91b      	cbnz	r3, 8016970 <__sprint_r+0x16>
 8016968:	6053      	str	r3, [r2, #4]
 801696a:	4618      	mov	r0, r3
 801696c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016970:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8016972:	049d      	lsls	r5, r3, #18
 8016974:	d523      	bpl.n	80169be <__sprint_r+0x64>
 8016976:	6815      	ldr	r5, [r2, #0]
 8016978:	68a0      	ldr	r0, [r4, #8]
 801697a:	3508      	adds	r5, #8
 801697c:	b920      	cbnz	r0, 8016988 <__sprint_r+0x2e>
 801697e:	2300      	movs	r3, #0
 8016980:	60a3      	str	r3, [r4, #8]
 8016982:	6063      	str	r3, [r4, #4]
 8016984:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016988:	f855 6c04 	ldr.w	r6, [r5, #-4]
 801698c:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8016990:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8016994:	f04f 0900 	mov.w	r9, #0
 8016998:	45ca      	cmp	sl, r9
 801699a:	dc05      	bgt.n	80169a8 <__sprint_r+0x4e>
 801699c:	68a3      	ldr	r3, [r4, #8]
 801699e:	f026 0603 	bic.w	r6, r6, #3
 80169a2:	1b9e      	subs	r6, r3, r6
 80169a4:	60a6      	str	r6, [r4, #8]
 80169a6:	e7e7      	b.n	8016978 <__sprint_r+0x1e>
 80169a8:	463a      	mov	r2, r7
 80169aa:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80169ae:	4640      	mov	r0, r8
 80169b0:	f000 f91f 	bl	8016bf2 <_fputwc_r>
 80169b4:	1c43      	adds	r3, r0, #1
 80169b6:	d0e2      	beq.n	801697e <__sprint_r+0x24>
 80169b8:	f109 0901 	add.w	r9, r9, #1
 80169bc:	e7ec      	b.n	8016998 <__sprint_r+0x3e>
 80169be:	f7fd fe11 	bl	80145e4 <__sfvwrite_r>
 80169c2:	e7dc      	b.n	801697e <__sprint_r+0x24>

080169c4 <__ascii_wctomb>:
 80169c4:	b149      	cbz	r1, 80169da <__ascii_wctomb+0x16>
 80169c6:	2aff      	cmp	r2, #255	; 0xff
 80169c8:	bf85      	ittet	hi
 80169ca:	238a      	movhi	r3, #138	; 0x8a
 80169cc:	6003      	strhi	r3, [r0, #0]
 80169ce:	700a      	strbls	r2, [r1, #0]
 80169d0:	f04f 30ff 	movhi.w	r0, #4294967295
 80169d4:	bf98      	it	ls
 80169d6:	2001      	movls	r0, #1
 80169d8:	4770      	bx	lr
 80169da:	4608      	mov	r0, r1
 80169dc:	4770      	bx	lr
	...

080169e0 <_write_r>:
 80169e0:	b538      	push	{r3, r4, r5, lr}
 80169e2:	4c07      	ldr	r4, [pc, #28]	; (8016a00 <_write_r+0x20>)
 80169e4:	4605      	mov	r5, r0
 80169e6:	4608      	mov	r0, r1
 80169e8:	4611      	mov	r1, r2
 80169ea:	2200      	movs	r2, #0
 80169ec:	6022      	str	r2, [r4, #0]
 80169ee:	461a      	mov	r2, r3
 80169f0:	f7f8 faa1 	bl	800ef36 <_write>
 80169f4:	1c43      	adds	r3, r0, #1
 80169f6:	d102      	bne.n	80169fe <_write_r+0x1e>
 80169f8:	6823      	ldr	r3, [r4, #0]
 80169fa:	b103      	cbz	r3, 80169fe <_write_r+0x1e>
 80169fc:	602b      	str	r3, [r5, #0]
 80169fe:	bd38      	pop	{r3, r4, r5, pc}
 8016a00:	20003930 	.word	0x20003930

08016a04 <_calloc_r>:
 8016a04:	b510      	push	{r4, lr}
 8016a06:	4351      	muls	r1, r2
 8016a08:	f7f8 fc72 	bl	800f2f0 <_malloc_r>
 8016a0c:	4604      	mov	r4, r0
 8016a0e:	b198      	cbz	r0, 8016a38 <_calloc_r+0x34>
 8016a10:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8016a14:	f022 0203 	bic.w	r2, r2, #3
 8016a18:	3a04      	subs	r2, #4
 8016a1a:	2a24      	cmp	r2, #36	; 0x24
 8016a1c:	d81b      	bhi.n	8016a56 <_calloc_r+0x52>
 8016a1e:	2a13      	cmp	r2, #19
 8016a20:	d917      	bls.n	8016a52 <_calloc_r+0x4e>
 8016a22:	2100      	movs	r1, #0
 8016a24:	2a1b      	cmp	r2, #27
 8016a26:	6001      	str	r1, [r0, #0]
 8016a28:	6041      	str	r1, [r0, #4]
 8016a2a:	d807      	bhi.n	8016a3c <_calloc_r+0x38>
 8016a2c:	f100 0308 	add.w	r3, r0, #8
 8016a30:	2200      	movs	r2, #0
 8016a32:	601a      	str	r2, [r3, #0]
 8016a34:	605a      	str	r2, [r3, #4]
 8016a36:	609a      	str	r2, [r3, #8]
 8016a38:	4620      	mov	r0, r4
 8016a3a:	bd10      	pop	{r4, pc}
 8016a3c:	2a24      	cmp	r2, #36	; 0x24
 8016a3e:	6081      	str	r1, [r0, #8]
 8016a40:	60c1      	str	r1, [r0, #12]
 8016a42:	bf11      	iteee	ne
 8016a44:	f100 0310 	addne.w	r3, r0, #16
 8016a48:	6101      	streq	r1, [r0, #16]
 8016a4a:	f100 0318 	addeq.w	r3, r0, #24
 8016a4e:	6141      	streq	r1, [r0, #20]
 8016a50:	e7ee      	b.n	8016a30 <_calloc_r+0x2c>
 8016a52:	4603      	mov	r3, r0
 8016a54:	e7ec      	b.n	8016a30 <_calloc_r+0x2c>
 8016a56:	2100      	movs	r1, #0
 8016a58:	f7f8 fe63 	bl	800f722 <memset>
 8016a5c:	e7ec      	b.n	8016a38 <_calloc_r+0x34>
	...

08016a60 <_close_r>:
 8016a60:	b538      	push	{r3, r4, r5, lr}
 8016a62:	4c06      	ldr	r4, [pc, #24]	; (8016a7c <_close_r+0x1c>)
 8016a64:	2300      	movs	r3, #0
 8016a66:	4605      	mov	r5, r0
 8016a68:	4608      	mov	r0, r1
 8016a6a:	6023      	str	r3, [r4, #0]
 8016a6c:	f7f8 faac 	bl	800efc8 <_close>
 8016a70:	1c43      	adds	r3, r0, #1
 8016a72:	d102      	bne.n	8016a7a <_close_r+0x1a>
 8016a74:	6823      	ldr	r3, [r4, #0]
 8016a76:	b103      	cbz	r3, 8016a7a <_close_r+0x1a>
 8016a78:	602b      	str	r3, [r5, #0]
 8016a7a:	bd38      	pop	{r3, r4, r5, pc}
 8016a7c:	20003930 	.word	0x20003930

08016a80 <__env_lock>:
 8016a80:	4801      	ldr	r0, [pc, #4]	; (8016a88 <__env_lock+0x8>)
 8016a82:	f7fe bb64 	b.w	801514e <__retarget_lock_acquire_recursive>
 8016a86:	bf00      	nop
 8016a88:	20003926 	.word	0x20003926

08016a8c <__env_unlock>:
 8016a8c:	4801      	ldr	r0, [pc, #4]	; (8016a94 <__env_unlock+0x8>)
 8016a8e:	f7fe bb60 	b.w	8015152 <__retarget_lock_release_recursive>
 8016a92:	bf00      	nop
 8016a94:	20003926 	.word	0x20003926

08016a98 <_fclose_r>:
 8016a98:	b570      	push	{r4, r5, r6, lr}
 8016a9a:	4605      	mov	r5, r0
 8016a9c:	460c      	mov	r4, r1
 8016a9e:	b911      	cbnz	r1, 8016aa6 <_fclose_r+0xe>
 8016aa0:	2600      	movs	r6, #0
 8016aa2:	4630      	mov	r0, r6
 8016aa4:	bd70      	pop	{r4, r5, r6, pc}
 8016aa6:	b118      	cbz	r0, 8016ab0 <_fclose_r+0x18>
 8016aa8:	6983      	ldr	r3, [r0, #24]
 8016aaa:	b90b      	cbnz	r3, 8016ab0 <_fclose_r+0x18>
 8016aac:	f7fd fc08 	bl	80142c0 <__sinit>
 8016ab0:	4b2c      	ldr	r3, [pc, #176]	; (8016b64 <_fclose_r+0xcc>)
 8016ab2:	429c      	cmp	r4, r3
 8016ab4:	d114      	bne.n	8016ae0 <_fclose_r+0x48>
 8016ab6:	686c      	ldr	r4, [r5, #4]
 8016ab8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016aba:	07d8      	lsls	r0, r3, #31
 8016abc:	d405      	bmi.n	8016aca <_fclose_r+0x32>
 8016abe:	89a3      	ldrh	r3, [r4, #12]
 8016ac0:	0599      	lsls	r1, r3, #22
 8016ac2:	d402      	bmi.n	8016aca <_fclose_r+0x32>
 8016ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016ac6:	f7fe fb42 	bl	801514e <__retarget_lock_acquire_recursive>
 8016aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016ace:	b98b      	cbnz	r3, 8016af4 <_fclose_r+0x5c>
 8016ad0:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8016ad2:	f016 0601 	ands.w	r6, r6, #1
 8016ad6:	d1e3      	bne.n	8016aa0 <_fclose_r+0x8>
 8016ad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016ada:	f7fe fb3a 	bl	8015152 <__retarget_lock_release_recursive>
 8016ade:	e7e0      	b.n	8016aa2 <_fclose_r+0xa>
 8016ae0:	4b21      	ldr	r3, [pc, #132]	; (8016b68 <_fclose_r+0xd0>)
 8016ae2:	429c      	cmp	r4, r3
 8016ae4:	d101      	bne.n	8016aea <_fclose_r+0x52>
 8016ae6:	68ac      	ldr	r4, [r5, #8]
 8016ae8:	e7e6      	b.n	8016ab8 <_fclose_r+0x20>
 8016aea:	4b20      	ldr	r3, [pc, #128]	; (8016b6c <_fclose_r+0xd4>)
 8016aec:	429c      	cmp	r4, r3
 8016aee:	bf08      	it	eq
 8016af0:	68ec      	ldreq	r4, [r5, #12]
 8016af2:	e7e1      	b.n	8016ab8 <_fclose_r+0x20>
 8016af4:	4621      	mov	r1, r4
 8016af6:	4628      	mov	r0, r5
 8016af8:	f7fd fabc 	bl	8014074 <__sflush_r>
 8016afc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016afe:	4606      	mov	r6, r0
 8016b00:	b133      	cbz	r3, 8016b10 <_fclose_r+0x78>
 8016b02:	6a21      	ldr	r1, [r4, #32]
 8016b04:	4628      	mov	r0, r5
 8016b06:	4798      	blx	r3
 8016b08:	2800      	cmp	r0, #0
 8016b0a:	bfb8      	it	lt
 8016b0c:	f04f 36ff 	movlt.w	r6, #4294967295
 8016b10:	89a3      	ldrh	r3, [r4, #12]
 8016b12:	061a      	lsls	r2, r3, #24
 8016b14:	d503      	bpl.n	8016b1e <_fclose_r+0x86>
 8016b16:	6921      	ldr	r1, [r4, #16]
 8016b18:	4628      	mov	r0, r5
 8016b1a:	f7fd fca7 	bl	801446c <_free_r>
 8016b1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016b20:	b141      	cbz	r1, 8016b34 <_fclose_r+0x9c>
 8016b22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016b26:	4299      	cmp	r1, r3
 8016b28:	d002      	beq.n	8016b30 <_fclose_r+0x98>
 8016b2a:	4628      	mov	r0, r5
 8016b2c:	f7fd fc9e 	bl	801446c <_free_r>
 8016b30:	2300      	movs	r3, #0
 8016b32:	6363      	str	r3, [r4, #52]	; 0x34
 8016b34:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8016b36:	b121      	cbz	r1, 8016b42 <_fclose_r+0xaa>
 8016b38:	4628      	mov	r0, r5
 8016b3a:	f7fd fc97 	bl	801446c <_free_r>
 8016b3e:	2300      	movs	r3, #0
 8016b40:	64a3      	str	r3, [r4, #72]	; 0x48
 8016b42:	f7fd fba5 	bl	8014290 <__sfp_lock_acquire>
 8016b46:	2300      	movs	r3, #0
 8016b48:	81a3      	strh	r3, [r4, #12]
 8016b4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016b4c:	07db      	lsls	r3, r3, #31
 8016b4e:	d402      	bmi.n	8016b56 <_fclose_r+0xbe>
 8016b50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016b52:	f7fe fafe 	bl	8015152 <__retarget_lock_release_recursive>
 8016b56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016b58:	f7fe faf7 	bl	801514a <__retarget_lock_close_recursive>
 8016b5c:	f7fd fb9e 	bl	801429c <__sfp_lock_release>
 8016b60:	e79f      	b.n	8016aa2 <_fclose_r+0xa>
 8016b62:	bf00      	nop
 8016b64:	08017ad8 	.word	0x08017ad8
 8016b68:	08017af8 	.word	0x08017af8
 8016b6c:	08017ab8 	.word	0x08017ab8

08016b70 <__fputwc>:
 8016b70:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016b74:	4680      	mov	r8, r0
 8016b76:	460e      	mov	r6, r1
 8016b78:	4614      	mov	r4, r2
 8016b7a:	f7fe fab5 	bl	80150e8 <__locale_mb_cur_max>
 8016b7e:	2801      	cmp	r0, #1
 8016b80:	d11c      	bne.n	8016bbc <__fputwc+0x4c>
 8016b82:	1e73      	subs	r3, r6, #1
 8016b84:	2bfe      	cmp	r3, #254	; 0xfe
 8016b86:	d819      	bhi.n	8016bbc <__fputwc+0x4c>
 8016b88:	f88d 6004 	strb.w	r6, [sp, #4]
 8016b8c:	4605      	mov	r5, r0
 8016b8e:	2700      	movs	r7, #0
 8016b90:	f10d 0904 	add.w	r9, sp, #4
 8016b94:	42af      	cmp	r7, r5
 8016b96:	d020      	beq.n	8016bda <__fputwc+0x6a>
 8016b98:	68a3      	ldr	r3, [r4, #8]
 8016b9a:	f817 1009 	ldrb.w	r1, [r7, r9]
 8016b9e:	3b01      	subs	r3, #1
 8016ba0:	2b00      	cmp	r3, #0
 8016ba2:	60a3      	str	r3, [r4, #8]
 8016ba4:	da04      	bge.n	8016bb0 <__fputwc+0x40>
 8016ba6:	69a2      	ldr	r2, [r4, #24]
 8016ba8:	4293      	cmp	r3, r2
 8016baa:	db1a      	blt.n	8016be2 <__fputwc+0x72>
 8016bac:	290a      	cmp	r1, #10
 8016bae:	d018      	beq.n	8016be2 <__fputwc+0x72>
 8016bb0:	6823      	ldr	r3, [r4, #0]
 8016bb2:	1c5a      	adds	r2, r3, #1
 8016bb4:	6022      	str	r2, [r4, #0]
 8016bb6:	7019      	strb	r1, [r3, #0]
 8016bb8:	3701      	adds	r7, #1
 8016bba:	e7eb      	b.n	8016b94 <__fputwc+0x24>
 8016bbc:	4632      	mov	r2, r6
 8016bbe:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8016bc2:	a901      	add	r1, sp, #4
 8016bc4:	4640      	mov	r0, r8
 8016bc6:	f000 fab3 	bl	8017130 <_wcrtomb_r>
 8016bca:	1c42      	adds	r2, r0, #1
 8016bcc:	4605      	mov	r5, r0
 8016bce:	d1de      	bne.n	8016b8e <__fputwc+0x1e>
 8016bd0:	89a3      	ldrh	r3, [r4, #12]
 8016bd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016bd6:	81a3      	strh	r3, [r4, #12]
 8016bd8:	4606      	mov	r6, r0
 8016bda:	4630      	mov	r0, r6
 8016bdc:	b003      	add	sp, #12
 8016bde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016be2:	4622      	mov	r2, r4
 8016be4:	4640      	mov	r0, r8
 8016be6:	f000 fa45 	bl	8017074 <__swbuf_r>
 8016bea:	1c43      	adds	r3, r0, #1
 8016bec:	d1e4      	bne.n	8016bb8 <__fputwc+0x48>
 8016bee:	4606      	mov	r6, r0
 8016bf0:	e7f3      	b.n	8016bda <__fputwc+0x6a>

08016bf2 <_fputwc_r>:
 8016bf2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8016bf4:	07db      	lsls	r3, r3, #31
 8016bf6:	b570      	push	{r4, r5, r6, lr}
 8016bf8:	4605      	mov	r5, r0
 8016bfa:	460e      	mov	r6, r1
 8016bfc:	4614      	mov	r4, r2
 8016bfe:	d405      	bmi.n	8016c0c <_fputwc_r+0x1a>
 8016c00:	8993      	ldrh	r3, [r2, #12]
 8016c02:	0598      	lsls	r0, r3, #22
 8016c04:	d402      	bmi.n	8016c0c <_fputwc_r+0x1a>
 8016c06:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8016c08:	f7fe faa1 	bl	801514e <__retarget_lock_acquire_recursive>
 8016c0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016c10:	0499      	lsls	r1, r3, #18
 8016c12:	d406      	bmi.n	8016c22 <_fputwc_r+0x30>
 8016c14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016c18:	81a3      	strh	r3, [r4, #12]
 8016c1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016c1c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8016c20:	6663      	str	r3, [r4, #100]	; 0x64
 8016c22:	4622      	mov	r2, r4
 8016c24:	4628      	mov	r0, r5
 8016c26:	4631      	mov	r1, r6
 8016c28:	f7ff ffa2 	bl	8016b70 <__fputwc>
 8016c2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016c2e:	07da      	lsls	r2, r3, #31
 8016c30:	4605      	mov	r5, r0
 8016c32:	d405      	bmi.n	8016c40 <_fputwc_r+0x4e>
 8016c34:	89a3      	ldrh	r3, [r4, #12]
 8016c36:	059b      	lsls	r3, r3, #22
 8016c38:	d402      	bmi.n	8016c40 <_fputwc_r+0x4e>
 8016c3a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016c3c:	f7fe fa89 	bl	8015152 <__retarget_lock_release_recursive>
 8016c40:	4628      	mov	r0, r5
 8016c42:	bd70      	pop	{r4, r5, r6, pc}

08016c44 <_fstat_r>:
 8016c44:	b538      	push	{r3, r4, r5, lr}
 8016c46:	4c07      	ldr	r4, [pc, #28]	; (8016c64 <_fstat_r+0x20>)
 8016c48:	2300      	movs	r3, #0
 8016c4a:	4605      	mov	r5, r0
 8016c4c:	4608      	mov	r0, r1
 8016c4e:	4611      	mov	r1, r2
 8016c50:	6023      	str	r3, [r4, #0]
 8016c52:	f7f8 f9c4 	bl	800efde <_fstat>
 8016c56:	1c43      	adds	r3, r0, #1
 8016c58:	d102      	bne.n	8016c60 <_fstat_r+0x1c>
 8016c5a:	6823      	ldr	r3, [r4, #0]
 8016c5c:	b103      	cbz	r3, 8016c60 <_fstat_r+0x1c>
 8016c5e:	602b      	str	r3, [r5, #0]
 8016c60:	bd38      	pop	{r3, r4, r5, pc}
 8016c62:	bf00      	nop
 8016c64:	20003930 	.word	0x20003930

08016c68 <_isatty_r>:
 8016c68:	b538      	push	{r3, r4, r5, lr}
 8016c6a:	4c06      	ldr	r4, [pc, #24]	; (8016c84 <_isatty_r+0x1c>)
 8016c6c:	2300      	movs	r3, #0
 8016c6e:	4605      	mov	r5, r0
 8016c70:	4608      	mov	r0, r1
 8016c72:	6023      	str	r3, [r4, #0]
 8016c74:	f7f8 f9c2 	bl	800effc <_isatty>
 8016c78:	1c43      	adds	r3, r0, #1
 8016c7a:	d102      	bne.n	8016c82 <_isatty_r+0x1a>
 8016c7c:	6823      	ldr	r3, [r4, #0]
 8016c7e:	b103      	cbz	r3, 8016c82 <_isatty_r+0x1a>
 8016c80:	602b      	str	r3, [r5, #0]
 8016c82:	bd38      	pop	{r3, r4, r5, pc}
 8016c84:	20003930 	.word	0x20003930

08016c88 <iswspace>:
 8016c88:	28ff      	cmp	r0, #255	; 0xff
 8016c8a:	b510      	push	{r4, lr}
 8016c8c:	4604      	mov	r4, r0
 8016c8e:	d806      	bhi.n	8016c9e <iswspace+0x16>
 8016c90:	f7fe fa3c 	bl	801510c <__locale_ctype_ptr>
 8016c94:	4420      	add	r0, r4
 8016c96:	7840      	ldrb	r0, [r0, #1]
 8016c98:	f000 0008 	and.w	r0, r0, #8
 8016c9c:	bd10      	pop	{r4, pc}
 8016c9e:	2000      	movs	r0, #0
 8016ca0:	bd10      	pop	{r4, pc}
	...

08016ca4 <_lseek_r>:
 8016ca4:	b538      	push	{r3, r4, r5, lr}
 8016ca6:	4c07      	ldr	r4, [pc, #28]	; (8016cc4 <_lseek_r+0x20>)
 8016ca8:	4605      	mov	r5, r0
 8016caa:	4608      	mov	r0, r1
 8016cac:	4611      	mov	r1, r2
 8016cae:	2200      	movs	r2, #0
 8016cb0:	6022      	str	r2, [r4, #0]
 8016cb2:	461a      	mov	r2, r3
 8016cb4:	f7f8 f9ac 	bl	800f010 <_lseek>
 8016cb8:	1c43      	adds	r3, r0, #1
 8016cba:	d102      	bne.n	8016cc2 <_lseek_r+0x1e>
 8016cbc:	6823      	ldr	r3, [r4, #0]
 8016cbe:	b103      	cbz	r3, 8016cc2 <_lseek_r+0x1e>
 8016cc0:	602b      	str	r3, [r5, #0]
 8016cc2:	bd38      	pop	{r3, r4, r5, pc}
 8016cc4:	20003930 	.word	0x20003930

08016cc8 <_mbrtowc_r>:
 8016cc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016cca:	9d08      	ldr	r5, [sp, #32]
 8016ccc:	4c11      	ldr	r4, [pc, #68]	; (8016d14 <_mbrtowc_r+0x4c>)
 8016cce:	4606      	mov	r6, r0
 8016cd0:	4617      	mov	r7, r2
 8016cd2:	b9a2      	cbnz	r2, 8016cfe <_mbrtowc_r+0x36>
 8016cd4:	6823      	ldr	r3, [r4, #0]
 8016cd6:	4a10      	ldr	r2, [pc, #64]	; (8016d18 <_mbrtowc_r+0x50>)
 8016cd8:	6a1b      	ldr	r3, [r3, #32]
 8016cda:	9500      	str	r5, [sp, #0]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	bf08      	it	eq
 8016ce0:	4613      	moveq	r3, r2
 8016ce2:	4a0e      	ldr	r2, [pc, #56]	; (8016d1c <_mbrtowc_r+0x54>)
 8016ce4:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 8016ce8:	4639      	mov	r1, r7
 8016cea:	2301      	movs	r3, #1
 8016cec:	47a0      	blx	r4
 8016cee:	1c43      	adds	r3, r0, #1
 8016cf0:	bf01      	itttt	eq
 8016cf2:	2300      	moveq	r3, #0
 8016cf4:	602b      	streq	r3, [r5, #0]
 8016cf6:	238a      	moveq	r3, #138	; 0x8a
 8016cf8:	6033      	streq	r3, [r6, #0]
 8016cfa:	b003      	add	sp, #12
 8016cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016cfe:	6824      	ldr	r4, [r4, #0]
 8016d00:	4f05      	ldr	r7, [pc, #20]	; (8016d18 <_mbrtowc_r+0x50>)
 8016d02:	6a24      	ldr	r4, [r4, #32]
 8016d04:	9500      	str	r5, [sp, #0]
 8016d06:	2c00      	cmp	r4, #0
 8016d08:	bf08      	it	eq
 8016d0a:	463c      	moveq	r4, r7
 8016d0c:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8016d10:	e7ec      	b.n	8016cec <_mbrtowc_r+0x24>
 8016d12:	bf00      	nop
 8016d14:	20000014 	.word	0x20000014
 8016d18:	20000560 	.word	0x20000560
 8016d1c:	080179a1 	.word	0x080179a1

08016d20 <_read_r>:
 8016d20:	b538      	push	{r3, r4, r5, lr}
 8016d22:	4c07      	ldr	r4, [pc, #28]	; (8016d40 <_read_r+0x20>)
 8016d24:	4605      	mov	r5, r0
 8016d26:	4608      	mov	r0, r1
 8016d28:	4611      	mov	r1, r2
 8016d2a:	2200      	movs	r2, #0
 8016d2c:	6022      	str	r2, [r4, #0]
 8016d2e:	461a      	mov	r2, r3
 8016d30:	f7f8 f8e4 	bl	800eefc <_read>
 8016d34:	1c43      	adds	r3, r0, #1
 8016d36:	d102      	bne.n	8016d3e <_read_r+0x1e>
 8016d38:	6823      	ldr	r3, [r4, #0]
 8016d3a:	b103      	cbz	r3, 8016d3e <_read_r+0x1e>
 8016d3c:	602b      	str	r3, [r5, #0]
 8016d3e:	bd38      	pop	{r3, r4, r5, pc}
 8016d40:	20003930 	.word	0x20003930

08016d44 <__sccl>:
 8016d44:	b570      	push	{r4, r5, r6, lr}
 8016d46:	780b      	ldrb	r3, [r1, #0]
 8016d48:	2b5e      	cmp	r3, #94	; 0x5e
 8016d4a:	bf13      	iteet	ne
 8016d4c:	1c4a      	addne	r2, r1, #1
 8016d4e:	1c8a      	addeq	r2, r1, #2
 8016d50:	784b      	ldrbeq	r3, [r1, #1]
 8016d52:	2100      	movne	r1, #0
 8016d54:	bf08      	it	eq
 8016d56:	2101      	moveq	r1, #1
 8016d58:	1e44      	subs	r4, r0, #1
 8016d5a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8016d5e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8016d62:	42a5      	cmp	r5, r4
 8016d64:	d1fb      	bne.n	8016d5e <__sccl+0x1a>
 8016d66:	b913      	cbnz	r3, 8016d6e <__sccl+0x2a>
 8016d68:	3a01      	subs	r2, #1
 8016d6a:	4610      	mov	r0, r2
 8016d6c:	bd70      	pop	{r4, r5, r6, pc}
 8016d6e:	f081 0401 	eor.w	r4, r1, #1
 8016d72:	54c4      	strb	r4, [r0, r3]
 8016d74:	4611      	mov	r1, r2
 8016d76:	780d      	ldrb	r5, [r1, #0]
 8016d78:	2d2d      	cmp	r5, #45	; 0x2d
 8016d7a:	f101 0201 	add.w	r2, r1, #1
 8016d7e:	d006      	beq.n	8016d8e <__sccl+0x4a>
 8016d80:	2d5d      	cmp	r5, #93	; 0x5d
 8016d82:	d0f2      	beq.n	8016d6a <__sccl+0x26>
 8016d84:	b90d      	cbnz	r5, 8016d8a <__sccl+0x46>
 8016d86:	460a      	mov	r2, r1
 8016d88:	e7ef      	b.n	8016d6a <__sccl+0x26>
 8016d8a:	462b      	mov	r3, r5
 8016d8c:	e7f1      	b.n	8016d72 <__sccl+0x2e>
 8016d8e:	784e      	ldrb	r6, [r1, #1]
 8016d90:	2e5d      	cmp	r6, #93	; 0x5d
 8016d92:	d0fa      	beq.n	8016d8a <__sccl+0x46>
 8016d94:	42b3      	cmp	r3, r6
 8016d96:	dcf8      	bgt.n	8016d8a <__sccl+0x46>
 8016d98:	3102      	adds	r1, #2
 8016d9a:	3301      	adds	r3, #1
 8016d9c:	429e      	cmp	r6, r3
 8016d9e:	54c4      	strb	r4, [r0, r3]
 8016da0:	dcfb      	bgt.n	8016d9a <__sccl+0x56>
 8016da2:	e7e8      	b.n	8016d76 <__sccl+0x32>

08016da4 <_strtoll_l.isra.0>:
 8016da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016da8:	b087      	sub	sp, #28
 8016daa:	4688      	mov	r8, r1
 8016dac:	9005      	str	r0, [sp, #20]
 8016dae:	4693      	mov	fp, r2
 8016db0:	461f      	mov	r7, r3
 8016db2:	4689      	mov	r9, r1
 8016db4:	464d      	mov	r5, r9
 8016db6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8016db8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016dbc:	f7fe f9a2 	bl	8015104 <__locale_ctype_ptr_l>
 8016dc0:	4420      	add	r0, r4
 8016dc2:	7846      	ldrb	r6, [r0, #1]
 8016dc4:	f016 0608 	ands.w	r6, r6, #8
 8016dc8:	d10b      	bne.n	8016de2 <_strtoll_l.isra.0+0x3e>
 8016dca:	2c2d      	cmp	r4, #45	; 0x2d
 8016dcc:	d10b      	bne.n	8016de6 <_strtoll_l.isra.0+0x42>
 8016dce:	782c      	ldrb	r4, [r5, #0]
 8016dd0:	2601      	movs	r6, #1
 8016dd2:	f109 0502 	add.w	r5, r9, #2
 8016dd6:	b167      	cbz	r7, 8016df2 <_strtoll_l.isra.0+0x4e>
 8016dd8:	2f10      	cmp	r7, #16
 8016dda:	d114      	bne.n	8016e06 <_strtoll_l.isra.0+0x62>
 8016ddc:	2c30      	cmp	r4, #48	; 0x30
 8016dde:	d00a      	beq.n	8016df6 <_strtoll_l.isra.0+0x52>
 8016de0:	e011      	b.n	8016e06 <_strtoll_l.isra.0+0x62>
 8016de2:	46a9      	mov	r9, r5
 8016de4:	e7e6      	b.n	8016db4 <_strtoll_l.isra.0+0x10>
 8016de6:	2c2b      	cmp	r4, #43	; 0x2b
 8016de8:	bf04      	itt	eq
 8016dea:	782c      	ldrbeq	r4, [r5, #0]
 8016dec:	f109 0502 	addeq.w	r5, r9, #2
 8016df0:	e7f1      	b.n	8016dd6 <_strtoll_l.isra.0+0x32>
 8016df2:	2c30      	cmp	r4, #48	; 0x30
 8016df4:	d144      	bne.n	8016e80 <_strtoll_l.isra.0+0xdc>
 8016df6:	782b      	ldrb	r3, [r5, #0]
 8016df8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016dfc:	2b58      	cmp	r3, #88	; 0x58
 8016dfe:	d170      	bne.n	8016ee2 <_strtoll_l.isra.0+0x13e>
 8016e00:	786c      	ldrb	r4, [r5, #1]
 8016e02:	2710      	movs	r7, #16
 8016e04:	3502      	adds	r5, #2
 8016e06:	2e00      	cmp	r6, #0
 8016e08:	d03c      	beq.n	8016e84 <_strtoll_l.isra.0+0xe0>
 8016e0a:	f04f 0a00 	mov.w	sl, #0
 8016e0e:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8016e12:	463a      	mov	r2, r7
 8016e14:	17fb      	asrs	r3, r7, #31
 8016e16:	4650      	mov	r0, sl
 8016e18:	4649      	mov	r1, r9
 8016e1a:	e9cd 2300 	strd	r2, r3, [sp]
 8016e1e:	f7ea fa13 	bl	8001248 <__aeabi_uldivmod>
 8016e22:	17fb      	asrs	r3, r7, #31
 8016e24:	9204      	str	r2, [sp, #16]
 8016e26:	4650      	mov	r0, sl
 8016e28:	463a      	mov	r2, r7
 8016e2a:	4649      	mov	r1, r9
 8016e2c:	f7ea fa0c 	bl	8001248 <__aeabi_uldivmod>
 8016e30:	2300      	movs	r3, #0
 8016e32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016e36:	2000      	movs	r0, #0
 8016e38:	2100      	movs	r1, #0
 8016e3a:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8016e3e:	2a09      	cmp	r2, #9
 8016e40:	d825      	bhi.n	8016e8e <_strtoll_l.isra.0+0xea>
 8016e42:	4614      	mov	r4, r2
 8016e44:	42a7      	cmp	r7, r4
 8016e46:	dd31      	ble.n	8016eac <_strtoll_l.isra.0+0x108>
 8016e48:	1c5a      	adds	r2, r3, #1
 8016e4a:	d016      	beq.n	8016e7a <_strtoll_l.isra.0+0xd6>
 8016e4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016e50:	428b      	cmp	r3, r1
 8016e52:	bf08      	it	eq
 8016e54:	4282      	cmpeq	r2, r0
 8016e56:	d326      	bcc.n	8016ea6 <_strtoll_l.isra.0+0x102>
 8016e58:	d102      	bne.n	8016e60 <_strtoll_l.isra.0+0xbc>
 8016e5a:	9b04      	ldr	r3, [sp, #16]
 8016e5c:	42a3      	cmp	r3, r4
 8016e5e:	db22      	blt.n	8016ea6 <_strtoll_l.isra.0+0x102>
 8016e60:	9b00      	ldr	r3, [sp, #0]
 8016e62:	9a01      	ldr	r2, [sp, #4]
 8016e64:	434b      	muls	r3, r1
 8016e66:	fb00 3302 	mla	r3, r0, r2, r3
 8016e6a:	9a00      	ldr	r2, [sp, #0]
 8016e6c:	fba2 0100 	umull	r0, r1, r2, r0
 8016e70:	4419      	add	r1, r3
 8016e72:	1900      	adds	r0, r0, r4
 8016e74:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8016e78:	2301      	movs	r3, #1
 8016e7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e7e:	e7dc      	b.n	8016e3a <_strtoll_l.isra.0+0x96>
 8016e80:	270a      	movs	r7, #10
 8016e82:	e7c0      	b.n	8016e06 <_strtoll_l.isra.0+0x62>
 8016e84:	f04f 3aff 	mov.w	sl, #4294967295
 8016e88:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8016e8c:	e7c1      	b.n	8016e12 <_strtoll_l.isra.0+0x6e>
 8016e8e:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8016e92:	2a19      	cmp	r2, #25
 8016e94:	d801      	bhi.n	8016e9a <_strtoll_l.isra.0+0xf6>
 8016e96:	3c37      	subs	r4, #55	; 0x37
 8016e98:	e7d4      	b.n	8016e44 <_strtoll_l.isra.0+0xa0>
 8016e9a:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8016e9e:	2a19      	cmp	r2, #25
 8016ea0:	d804      	bhi.n	8016eac <_strtoll_l.isra.0+0x108>
 8016ea2:	3c57      	subs	r4, #87	; 0x57
 8016ea4:	e7ce      	b.n	8016e44 <_strtoll_l.isra.0+0xa0>
 8016ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8016eaa:	e7e6      	b.n	8016e7a <_strtoll_l.isra.0+0xd6>
 8016eac:	1c5a      	adds	r2, r3, #1
 8016eae:	d10a      	bne.n	8016ec6 <_strtoll_l.isra.0+0x122>
 8016eb0:	9a05      	ldr	r2, [sp, #20]
 8016eb2:	2322      	movs	r3, #34	; 0x22
 8016eb4:	6013      	str	r3, [r2, #0]
 8016eb6:	4650      	mov	r0, sl
 8016eb8:	4649      	mov	r1, r9
 8016eba:	f1bb 0f00 	cmp.w	fp, #0
 8016ebe:	d10a      	bne.n	8016ed6 <_strtoll_l.isra.0+0x132>
 8016ec0:	b007      	add	sp, #28
 8016ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ec6:	b116      	cbz	r6, 8016ece <_strtoll_l.isra.0+0x12a>
 8016ec8:	4240      	negs	r0, r0
 8016eca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8016ece:	f1bb 0f00 	cmp.w	fp, #0
 8016ed2:	d0f5      	beq.n	8016ec0 <_strtoll_l.isra.0+0x11c>
 8016ed4:	b11b      	cbz	r3, 8016ede <_strtoll_l.isra.0+0x13a>
 8016ed6:	3d01      	subs	r5, #1
 8016ed8:	f8cb 5000 	str.w	r5, [fp]
 8016edc:	e7f0      	b.n	8016ec0 <_strtoll_l.isra.0+0x11c>
 8016ede:	4645      	mov	r5, r8
 8016ee0:	e7fa      	b.n	8016ed8 <_strtoll_l.isra.0+0x134>
 8016ee2:	2430      	movs	r4, #48	; 0x30
 8016ee4:	2f00      	cmp	r7, #0
 8016ee6:	d18e      	bne.n	8016e06 <_strtoll_l.isra.0+0x62>
 8016ee8:	2708      	movs	r7, #8
 8016eea:	e78c      	b.n	8016e06 <_strtoll_l.isra.0+0x62>

08016eec <_strtoll_r>:
 8016eec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016eee:	4c06      	ldr	r4, [pc, #24]	; (8016f08 <_strtoll_r+0x1c>)
 8016ef0:	4d06      	ldr	r5, [pc, #24]	; (8016f0c <_strtoll_r+0x20>)
 8016ef2:	6824      	ldr	r4, [r4, #0]
 8016ef4:	6a24      	ldr	r4, [r4, #32]
 8016ef6:	2c00      	cmp	r4, #0
 8016ef8:	bf08      	it	eq
 8016efa:	462c      	moveq	r4, r5
 8016efc:	9400      	str	r4, [sp, #0]
 8016efe:	f7ff ff51 	bl	8016da4 <_strtoll_l.isra.0>
 8016f02:	b003      	add	sp, #12
 8016f04:	bd30      	pop	{r4, r5, pc}
 8016f06:	bf00      	nop
 8016f08:	20000014 	.word	0x20000014
 8016f0c:	20000560 	.word	0x20000560

08016f10 <_strtoull_l.isra.0>:
 8016f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f14:	b085      	sub	sp, #20
 8016f16:	4688      	mov	r8, r1
 8016f18:	9003      	str	r0, [sp, #12]
 8016f1a:	4691      	mov	r9, r2
 8016f1c:	461f      	mov	r7, r3
 8016f1e:	468b      	mov	fp, r1
 8016f20:	465d      	mov	r5, fp
 8016f22:	980e      	ldr	r0, [sp, #56]	; 0x38
 8016f24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016f28:	f7fe f8ec 	bl	8015104 <__locale_ctype_ptr_l>
 8016f2c:	4420      	add	r0, r4
 8016f2e:	7846      	ldrb	r6, [r0, #1]
 8016f30:	f016 0608 	ands.w	r6, r6, #8
 8016f34:	d10b      	bne.n	8016f4e <_strtoull_l.isra.0+0x3e>
 8016f36:	2c2d      	cmp	r4, #45	; 0x2d
 8016f38:	d10b      	bne.n	8016f52 <_strtoull_l.isra.0+0x42>
 8016f3a:	782c      	ldrb	r4, [r5, #0]
 8016f3c:	2601      	movs	r6, #1
 8016f3e:	f10b 0502 	add.w	r5, fp, #2
 8016f42:	b167      	cbz	r7, 8016f5e <_strtoull_l.isra.0+0x4e>
 8016f44:	2f10      	cmp	r7, #16
 8016f46:	d114      	bne.n	8016f72 <_strtoull_l.isra.0+0x62>
 8016f48:	2c30      	cmp	r4, #48	; 0x30
 8016f4a:	d00a      	beq.n	8016f62 <_strtoull_l.isra.0+0x52>
 8016f4c:	e011      	b.n	8016f72 <_strtoull_l.isra.0+0x62>
 8016f4e:	46ab      	mov	fp, r5
 8016f50:	e7e6      	b.n	8016f20 <_strtoull_l.isra.0+0x10>
 8016f52:	2c2b      	cmp	r4, #43	; 0x2b
 8016f54:	bf04      	itt	eq
 8016f56:	782c      	ldrbeq	r4, [r5, #0]
 8016f58:	f10b 0502 	addeq.w	r5, fp, #2
 8016f5c:	e7f1      	b.n	8016f42 <_strtoull_l.isra.0+0x32>
 8016f5e:	2c30      	cmp	r4, #48	; 0x30
 8016f60:	d141      	bne.n	8016fe6 <_strtoull_l.isra.0+0xd6>
 8016f62:	782b      	ldrb	r3, [r5, #0]
 8016f64:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016f68:	2b58      	cmp	r3, #88	; 0x58
 8016f6a:	d16c      	bne.n	8017046 <_strtoull_l.isra.0+0x136>
 8016f6c:	786c      	ldrb	r4, [r5, #1]
 8016f6e:	2710      	movs	r7, #16
 8016f70:	3502      	adds	r5, #2
 8016f72:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8016f76:	463a      	mov	r2, r7
 8016f78:	465b      	mov	r3, fp
 8016f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8016f7e:	f04f 31ff 	mov.w	r1, #4294967295
 8016f82:	f7ea f961 	bl	8001248 <__aeabi_uldivmod>
 8016f86:	463a      	mov	r2, r7
 8016f88:	e9cd 0100 	strd	r0, r1, [sp]
 8016f8c:	465b      	mov	r3, fp
 8016f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8016f92:	f04f 31ff 	mov.w	r1, #4294967295
 8016f96:	f7ea f957 	bl	8001248 <__aeabi_uldivmod>
 8016f9a:	46ba      	mov	sl, r7
 8016f9c:	4694      	mov	ip, r2
 8016f9e:	2300      	movs	r3, #0
 8016fa0:	2000      	movs	r0, #0
 8016fa2:	2100      	movs	r1, #0
 8016fa4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8016fa8:	f1be 0f09 	cmp.w	lr, #9
 8016fac:	d81d      	bhi.n	8016fea <_strtoull_l.isra.0+0xda>
 8016fae:	4674      	mov	r4, lr
 8016fb0:	42a7      	cmp	r7, r4
 8016fb2:	dd2b      	ble.n	801700c <_strtoull_l.isra.0+0xfc>
 8016fb4:	2b00      	cmp	r3, #0
 8016fb6:	db26      	blt.n	8017006 <_strtoull_l.isra.0+0xf6>
 8016fb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016fbc:	428b      	cmp	r3, r1
 8016fbe:	bf08      	it	eq
 8016fc0:	4282      	cmpeq	r2, r0
 8016fc2:	d320      	bcc.n	8017006 <_strtoull_l.isra.0+0xf6>
 8016fc4:	d101      	bne.n	8016fca <_strtoull_l.isra.0+0xba>
 8016fc6:	45a4      	cmp	ip, r4
 8016fc8:	db1d      	blt.n	8017006 <_strtoull_l.isra.0+0xf6>
 8016fca:	fb0a f301 	mul.w	r3, sl, r1
 8016fce:	fb00 330b 	mla	r3, r0, fp, r3
 8016fd2:	fbaa 0100 	umull	r0, r1, sl, r0
 8016fd6:	4419      	add	r1, r3
 8016fd8:	1900      	adds	r0, r0, r4
 8016fda:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8016fde:	2301      	movs	r3, #1
 8016fe0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016fe4:	e7de      	b.n	8016fa4 <_strtoull_l.isra.0+0x94>
 8016fe6:	270a      	movs	r7, #10
 8016fe8:	e7c3      	b.n	8016f72 <_strtoull_l.isra.0+0x62>
 8016fea:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8016fee:	f1be 0f19 	cmp.w	lr, #25
 8016ff2:	d801      	bhi.n	8016ff8 <_strtoull_l.isra.0+0xe8>
 8016ff4:	3c37      	subs	r4, #55	; 0x37
 8016ff6:	e7db      	b.n	8016fb0 <_strtoull_l.isra.0+0xa0>
 8016ff8:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8016ffc:	f1be 0f19 	cmp.w	lr, #25
 8017000:	d804      	bhi.n	801700c <_strtoull_l.isra.0+0xfc>
 8017002:	3c57      	subs	r4, #87	; 0x57
 8017004:	e7d4      	b.n	8016fb0 <_strtoull_l.isra.0+0xa0>
 8017006:	f04f 33ff 	mov.w	r3, #4294967295
 801700a:	e7e9      	b.n	8016fe0 <_strtoull_l.isra.0+0xd0>
 801700c:	2b00      	cmp	r3, #0
 801700e:	da0c      	bge.n	801702a <_strtoull_l.isra.0+0x11a>
 8017010:	9a03      	ldr	r2, [sp, #12]
 8017012:	2322      	movs	r3, #34	; 0x22
 8017014:	6013      	str	r3, [r2, #0]
 8017016:	f04f 30ff 	mov.w	r0, #4294967295
 801701a:	f04f 31ff 	mov.w	r1, #4294967295
 801701e:	f1b9 0f00 	cmp.w	r9, #0
 8017022:	d10a      	bne.n	801703a <_strtoull_l.isra.0+0x12a>
 8017024:	b005      	add	sp, #20
 8017026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801702a:	b116      	cbz	r6, 8017032 <_strtoull_l.isra.0+0x122>
 801702c:	4240      	negs	r0, r0
 801702e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8017032:	f1b9 0f00 	cmp.w	r9, #0
 8017036:	d0f5      	beq.n	8017024 <_strtoull_l.isra.0+0x114>
 8017038:	b11b      	cbz	r3, 8017042 <_strtoull_l.isra.0+0x132>
 801703a:	3d01      	subs	r5, #1
 801703c:	f8c9 5000 	str.w	r5, [r9]
 8017040:	e7f0      	b.n	8017024 <_strtoull_l.isra.0+0x114>
 8017042:	4645      	mov	r5, r8
 8017044:	e7fa      	b.n	801703c <_strtoull_l.isra.0+0x12c>
 8017046:	2430      	movs	r4, #48	; 0x30
 8017048:	2f00      	cmp	r7, #0
 801704a:	d192      	bne.n	8016f72 <_strtoull_l.isra.0+0x62>
 801704c:	2708      	movs	r7, #8
 801704e:	e790      	b.n	8016f72 <_strtoull_l.isra.0+0x62>

08017050 <_strtoull_r>:
 8017050:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017052:	4c06      	ldr	r4, [pc, #24]	; (801706c <_strtoull_r+0x1c>)
 8017054:	4d06      	ldr	r5, [pc, #24]	; (8017070 <_strtoull_r+0x20>)
 8017056:	6824      	ldr	r4, [r4, #0]
 8017058:	6a24      	ldr	r4, [r4, #32]
 801705a:	2c00      	cmp	r4, #0
 801705c:	bf08      	it	eq
 801705e:	462c      	moveq	r4, r5
 8017060:	9400      	str	r4, [sp, #0]
 8017062:	f7ff ff55 	bl	8016f10 <_strtoull_l.isra.0>
 8017066:	b003      	add	sp, #12
 8017068:	bd30      	pop	{r4, r5, pc}
 801706a:	bf00      	nop
 801706c:	20000014 	.word	0x20000014
 8017070:	20000560 	.word	0x20000560

08017074 <__swbuf_r>:
 8017074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017076:	460e      	mov	r6, r1
 8017078:	4614      	mov	r4, r2
 801707a:	4605      	mov	r5, r0
 801707c:	b118      	cbz	r0, 8017086 <__swbuf_r+0x12>
 801707e:	6983      	ldr	r3, [r0, #24]
 8017080:	b90b      	cbnz	r3, 8017086 <__swbuf_r+0x12>
 8017082:	f7fd f91d 	bl	80142c0 <__sinit>
 8017086:	4b27      	ldr	r3, [pc, #156]	; (8017124 <__swbuf_r+0xb0>)
 8017088:	429c      	cmp	r4, r3
 801708a:	d12f      	bne.n	80170ec <__swbuf_r+0x78>
 801708c:	686c      	ldr	r4, [r5, #4]
 801708e:	69a3      	ldr	r3, [r4, #24]
 8017090:	60a3      	str	r3, [r4, #8]
 8017092:	89a3      	ldrh	r3, [r4, #12]
 8017094:	0719      	lsls	r1, r3, #28
 8017096:	d533      	bpl.n	8017100 <__swbuf_r+0x8c>
 8017098:	6923      	ldr	r3, [r4, #16]
 801709a:	2b00      	cmp	r3, #0
 801709c:	d030      	beq.n	8017100 <__swbuf_r+0x8c>
 801709e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80170a2:	b2f6      	uxtb	r6, r6
 80170a4:	049a      	lsls	r2, r3, #18
 80170a6:	4637      	mov	r7, r6
 80170a8:	d534      	bpl.n	8017114 <__swbuf_r+0xa0>
 80170aa:	6923      	ldr	r3, [r4, #16]
 80170ac:	6820      	ldr	r0, [r4, #0]
 80170ae:	1ac0      	subs	r0, r0, r3
 80170b0:	6963      	ldr	r3, [r4, #20]
 80170b2:	4298      	cmp	r0, r3
 80170b4:	db04      	blt.n	80170c0 <__swbuf_r+0x4c>
 80170b6:	4621      	mov	r1, r4
 80170b8:	4628      	mov	r0, r5
 80170ba:	f7fd f86d 	bl	8014198 <_fflush_r>
 80170be:	bb28      	cbnz	r0, 801710c <__swbuf_r+0x98>
 80170c0:	68a3      	ldr	r3, [r4, #8]
 80170c2:	3b01      	subs	r3, #1
 80170c4:	60a3      	str	r3, [r4, #8]
 80170c6:	6823      	ldr	r3, [r4, #0]
 80170c8:	1c5a      	adds	r2, r3, #1
 80170ca:	6022      	str	r2, [r4, #0]
 80170cc:	701e      	strb	r6, [r3, #0]
 80170ce:	6963      	ldr	r3, [r4, #20]
 80170d0:	3001      	adds	r0, #1
 80170d2:	4298      	cmp	r0, r3
 80170d4:	d004      	beq.n	80170e0 <__swbuf_r+0x6c>
 80170d6:	89a3      	ldrh	r3, [r4, #12]
 80170d8:	07db      	lsls	r3, r3, #31
 80170da:	d519      	bpl.n	8017110 <__swbuf_r+0x9c>
 80170dc:	2e0a      	cmp	r6, #10
 80170de:	d117      	bne.n	8017110 <__swbuf_r+0x9c>
 80170e0:	4621      	mov	r1, r4
 80170e2:	4628      	mov	r0, r5
 80170e4:	f7fd f858 	bl	8014198 <_fflush_r>
 80170e8:	b190      	cbz	r0, 8017110 <__swbuf_r+0x9c>
 80170ea:	e00f      	b.n	801710c <__swbuf_r+0x98>
 80170ec:	4b0e      	ldr	r3, [pc, #56]	; (8017128 <__swbuf_r+0xb4>)
 80170ee:	429c      	cmp	r4, r3
 80170f0:	d101      	bne.n	80170f6 <__swbuf_r+0x82>
 80170f2:	68ac      	ldr	r4, [r5, #8]
 80170f4:	e7cb      	b.n	801708e <__swbuf_r+0x1a>
 80170f6:	4b0d      	ldr	r3, [pc, #52]	; (801712c <__swbuf_r+0xb8>)
 80170f8:	429c      	cmp	r4, r3
 80170fa:	bf08      	it	eq
 80170fc:	68ec      	ldreq	r4, [r5, #12]
 80170fe:	e7c6      	b.n	801708e <__swbuf_r+0x1a>
 8017100:	4621      	mov	r1, r4
 8017102:	4628      	mov	r0, r5
 8017104:	f7fc f8d4 	bl	80132b0 <__swsetup_r>
 8017108:	2800      	cmp	r0, #0
 801710a:	d0c8      	beq.n	801709e <__swbuf_r+0x2a>
 801710c:	f04f 37ff 	mov.w	r7, #4294967295
 8017110:	4638      	mov	r0, r7
 8017112:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017114:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017118:	81a3      	strh	r3, [r4, #12]
 801711a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801711c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8017120:	6663      	str	r3, [r4, #100]	; 0x64
 8017122:	e7c2      	b.n	80170aa <__swbuf_r+0x36>
 8017124:	08017ad8 	.word	0x08017ad8
 8017128:	08017af8 	.word	0x08017af8
 801712c:	08017ab8 	.word	0x08017ab8

08017130 <_wcrtomb_r>:
 8017130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017132:	4605      	mov	r5, r0
 8017134:	b085      	sub	sp, #20
 8017136:	461e      	mov	r6, r3
 8017138:	460f      	mov	r7, r1
 801713a:	4c0f      	ldr	r4, [pc, #60]	; (8017178 <_wcrtomb_r+0x48>)
 801713c:	b991      	cbnz	r1, 8017164 <_wcrtomb_r+0x34>
 801713e:	6822      	ldr	r2, [r4, #0]
 8017140:	490e      	ldr	r1, [pc, #56]	; (801717c <_wcrtomb_r+0x4c>)
 8017142:	6a12      	ldr	r2, [r2, #32]
 8017144:	2a00      	cmp	r2, #0
 8017146:	bf08      	it	eq
 8017148:	460a      	moveq	r2, r1
 801714a:	a901      	add	r1, sp, #4
 801714c:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8017150:	463a      	mov	r2, r7
 8017152:	47a0      	blx	r4
 8017154:	1c43      	adds	r3, r0, #1
 8017156:	bf01      	itttt	eq
 8017158:	2300      	moveq	r3, #0
 801715a:	6033      	streq	r3, [r6, #0]
 801715c:	238a      	moveq	r3, #138	; 0x8a
 801715e:	602b      	streq	r3, [r5, #0]
 8017160:	b005      	add	sp, #20
 8017162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017164:	6824      	ldr	r4, [r4, #0]
 8017166:	4f05      	ldr	r7, [pc, #20]	; (801717c <_wcrtomb_r+0x4c>)
 8017168:	6a24      	ldr	r4, [r4, #32]
 801716a:	2c00      	cmp	r4, #0
 801716c:	bf08      	it	eq
 801716e:	463c      	moveq	r4, r7
 8017170:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8017174:	e7ed      	b.n	8017152 <_wcrtomb_r+0x22>
 8017176:	bf00      	nop
 8017178:	20000014 	.word	0x20000014
 801717c:	20000560 	.word	0x20000560

08017180 <_gettimeofday>:
 8017180:	4b02      	ldr	r3, [pc, #8]	; (801718c <_gettimeofday+0xc>)
 8017182:	2258      	movs	r2, #88	; 0x58
 8017184:	601a      	str	r2, [r3, #0]
 8017186:	f04f 30ff 	mov.w	r0, #4294967295
 801718a:	4770      	bx	lr
 801718c:	20003930 	.word	0x20003930

08017190 <_init>:
 8017190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017192:	bf00      	nop
 8017194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017196:	bc08      	pop	{r3}
 8017198:	469e      	mov	lr, r3
 801719a:	4770      	bx	lr

0801719c <_fini>:
 801719c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801719e:	bf00      	nop
 80171a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80171a2:	bc08      	pop	{r3}
 80171a4:	469e      	mov	lr, r3
 80171a6:	4770      	bx	lr
