Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 27 17:45:51 2024
| Host         : DESKTOP-5VNL0D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_smart_farm_timing_summary_routed.rpt -pb top_module_of_smart_farm_timing_summary_routed.pb -rpx top_module_of_smart_farm_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_smart_farm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.187      -35.650                     22                 1227        0.156        0.000                      0                 1227        4.500        0.000                       0                   801  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.187      -35.650                     22                 1227        0.156        0.000                      0                 1227        4.500        0.000                       0                   801  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -2.187ns,  Total Violation      -35.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/humidity_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[4]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/humidity_reg[4]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[6]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/humidity_reg[6]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[7]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/humidity_reg[7]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[0]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.845ns  (logic 2.052ns (29.978%)  route 4.793ns (70.022%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.343    16.986    dht11_control_instance/dth11/ed_n_54
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X55Y60         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[6]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X55Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.799    dht11_control_instance/dth11/temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.155ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.848ns  (logic 2.052ns (29.964%)  route 4.796ns (70.036%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.346    16.989    dht11_control_instance/dth11/ed_n_54
    SLICE_X54Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X54Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.835    dht11_control_instance/dth11/humidity_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                 -2.155    

Slack (VIOLATED) :        -2.155ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.848ns  (logic 2.052ns (29.964%)  route 4.796ns (70.036%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.620    10.141    dht11_control_instance/dth11/CLK
    SLICE_X58Y64         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  dht11_control_instance/dth11/count_usec_reg[3]/Q
                         net (fo=3, routed)           0.680    11.280    dht11_control_instance/dth11/count_usec_reg[3]
    SLICE_X59Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.404 r  dht11_control_instance/dth11/temp_data[22]_i_8/O
                         net (fo=3, routed)           0.849    12.253    dht11_control_instance/dth11/temp_data[22]_i_8_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  dht11_control_instance/dth11/temp_data[22]_i_3/O
                         net (fo=13, routed)          0.660    13.037    dht11_control_instance/dth11/ed/temperature_reg[1]_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.161 r  dht11_control_instance/dth11/ed/temp_data[19]_i_1/O
                         net (fo=4, routed)           0.377    13.538    dht11_control_instance/dth11/ed/D[3]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    13.662 r  dht11_control_instance/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=3, routed)           0.878    14.540    dht11_control_instance/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X55Y64         LUT6 (Prop_lut6_I0_O)        0.124    14.664 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.664    dht11_control_instance/dth11/ed_n_58
    SLICE_X55Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.211 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.434    15.645    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X54Y62         LUT6 (Prop_lut6_I5_O)        0.302    15.947 f  dht11_control_instance/dth11/ed/humidity[7]_i_2/O
                         net (fo=1, routed)           0.572    16.519    dht11_control_instance/dth11/ed/humidity[7]_i_2_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I1_O)        0.124    16.643 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=16, routed)          0.346    16.989    dht11_control_instance/dth11/ed_n_54
    SLICE_X54Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         1.440    14.781    dht11_control_instance/dth11/CLK
    SLICE_X54Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[2]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X54Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.835    dht11_control_instance/dth11/humidity_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -16.989    
  -------------------------------------------------------------------
                         slack                                 -2.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 btn1/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/ed_btn/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.969%)  route 0.125ns (47.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.554     1.437    btn1/ed_btn/CLK
    SLICE_X55Y72         FDCE                                         r  btn1/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  btn1/ed_btn/ff_cur_reg/Q
                         net (fo=3, routed)           0.125     1.703    btn1/ed_btn/p_0_in[1]
    SLICE_X57Y71         FDCE                                         r  btn1/ed_btn/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.822     1.950    btn1/ed_btn/CLK
    SLICE_X57Y71         FDCE                                         r  btn1/ed_btn/ff_old_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X57Y71         FDCE (Hold_fdce_C_D)         0.075     1.547    btn1/ed_btn/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 btn1/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/ed_btn/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.655%)  route 0.132ns (48.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.554     1.437    btn1/CLK
    SLICE_X53Y72         FDCE                                         r  btn1/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  btn1/debounced_btn_reg/Q
                         net (fo=1, routed)           0.132     1.710    btn1/ed_btn/ff_cur_reg_0
    SLICE_X55Y72         FDCE                                         r  btn1/ed_btn/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.821     1.949    btn1/ed_btn/CLK
    SLICE_X55Y72         FDCE                                         r  btn1/ed_btn/ff_cur_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X55Y72         FDCE (Hold_fdce_C_D)         0.070     1.541    btn1/ed_btn/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 btn0/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn0/ed_btn/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.593%)  route 0.370ns (72.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.548     1.431    btn0/ed_btn/CLK
    SLICE_X37Y75         FDCE                                         r  btn0/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  btn0/ed_btn/ff_cur_reg/Q
                         net (fo=2, routed)           0.370     1.942    btn0/ed_btn/p_0_in[1]
    SLICE_X35Y76         FDCE                                         r  btn0/ed_btn/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.813     1.941    btn0/ed_btn/CLK
    SLICE_X35Y76         FDCE                                         r  btn0/ed_btn/ff_old_reg/C
                         clock pessimism             -0.249     1.692    
    SLICE_X35Y76         FDCE (Hold_fdce_C_D)         0.075     1.767    btn0/ed_btn/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.606%)  route 0.126ns (46.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.588     6.471    lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/CLK
    SLICE_X63Y83         FDCE                                         r  lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_cur_reg/Q
                         net (fo=2, routed)           0.126     6.744    lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/p_0_in[1]
    SLICE_X60Y83         FDCE                                         r  lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.855     6.982    lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/CLK
    SLICE_X60Y83         FDCE                                         r  lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.504    
    SLICE_X60Y83         FDCE (Hold_fdce_C_D)         0.063     6.567    lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/comm_go_edge/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.567    
                         arrival time                           6.744    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dht11_control_instance/dth11/ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.590     1.473    dht11_control_instance/dth11/ed/CLK
    SLICE_X65Y62         FDCE                                         r  dht11_control_instance/dth11/ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  dht11_control_instance/dth11/ed/ff_cur_reg/Q
                         net (fo=9, routed)           0.122     1.737    dht11_control_instance/dth11/ed/p_0_in[1]
    SLICE_X63Y61         FDCE                                         r  dht11_control_instance/dth11/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.861     1.989    dht11_control_instance/dth11/ed/CLK
    SLICE_X63Y61         FDCE                                         r  dht11_control_instance/dth11/ed/ff_old_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.070     1.560    dht11_control_instance/dth11/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 led_control_instance/control_manual_led_pwm/ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_control_instance/control_manual_led_pwm/ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.549     1.432    led_control_instance/control_manual_led_pwm/ed/CLK
    SLICE_X37Y76         FDCE                                         r  led_control_instance/control_manual_led_pwm/ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  led_control_instance/control_manual_led_pwm/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.121     1.694    led_control_instance/control_manual_led_pwm/ed/p_0_in[1]
    SLICE_X37Y77         FDCE                                         r  led_control_instance/control_manual_led_pwm/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.816     1.944    led_control_instance/control_manual_led_pwm/ed/CLK
    SLICE_X37Y77         FDCE                                         r  led_control_instance/control_manual_led_pwm/ed/ff_old_reg/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y77         FDCE (Hold_fdce_C_D)         0.070     1.517    led_control_instance/control_manual_led_pwm/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.328ns  (logic 0.194ns (59.211%)  route 0.134ns (40.790%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.582     6.465    led_height_control_instance/step_motor_control_instance/msec_clk/CLK
    SLICE_X3Y24          FDCE                                         r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.146     6.611 r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.134     6.745    led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.048     6.793 r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource[2]_i_1/O
                         net (fo=1, routed)           0.000     6.793    led_height_control_instance/step_motor_control_instance/msec_clk/p_0_in__2[2]
    SLICE_X2Y24          FDCE                                         r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.850     6.977    led_height_control_instance/step_motor_control_instance/msec_clk/CLK
    SLICE_X2Y24          FDCE                                         r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.478    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.135     6.613    led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.793    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcd_display_control_instance/send_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_display_control_instance/i2c_lcd_send_byte_0/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.583     1.466    lcd_display_control_instance/CLK
    SLICE_X63Y78         FDRE                                         r  lcd_display_control_instance/send_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  lcd_display_control_instance/send_buffer_reg[4]/Q
                         net (fo=1, routed)           0.108     1.715    lcd_display_control_instance/i2c_lcd_send_byte_0/data_reg[7]_0[4]
    SLICE_X63Y79         LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  lcd_display_control_instance/i2c_lcd_send_byte_0/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.760    lcd_display_control_instance/i2c_lcd_send_byte_0/data0_in[4]
    SLICE_X63Y79         FDCE                                         r  lcd_display_control_instance/i2c_lcd_send_byte_0/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.852     1.980    lcd_display_control_instance/i2c_lcd_send_byte_0/CLK
    SLICE_X63Y79         FDCE                                         r  lcd_display_control_instance/i2c_lcd_send_byte_0/data_reg[4]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y79         FDCE (Hold_fdce_C_D)         0.092     1.573    lcd_display_control_instance/i2c_lcd_send_byte_0/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.191ns (58.834%)  route 0.134ns (41.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.582     6.465    led_height_control_instance/step_motor_control_instance/msec_clk/CLK
    SLICE_X3Y24          FDCE                                         r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.146     6.611 r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.134     6.745    led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[0]
    SLICE_X2Y24          LUT3 (Prop_lut3_I1_O)        0.045     6.790 r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource[1]_i_1/O
                         net (fo=1, routed)           0.000     6.790    led_height_control_instance/step_motor_control_instance/msec_clk/p_0_in__2[1]
    SLICE_X2Y24          FDCE                                         r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.850     6.977    led_height_control_instance/step_motor_control_instance/msec_clk/CLK
    SLICE_X2Y24          FDCE                                         r  led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.478    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.124     6.602    led_height_control_instance/step_motor_control_instance/msec_clk/cnt_clksource_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.602    
                         arrival time                           6.790    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 led_height_control_instance/step_motor_control_instance/usec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_height_control_instance/step_motor_control_instance/usec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.777%)  route 0.136ns (48.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.583     6.466    led_height_control_instance/step_motor_control_instance/usec_clk/ed/CLK
    SLICE_X4Y27          FDCE                                         r  led_height_control_instance/step_motor_control_instance/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.146     6.612 r  led_height_control_instance/step_motor_control_instance/usec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.136     6.748    led_height_control_instance/step_motor_control_instance/usec_clk/ed/msec_clk/ed_source/p_0_in[1]
    SLICE_X4Y27          FDCE                                         r  led_height_control_instance/step_motor_control_instance/usec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=800, routed)         0.851     6.978    led_height_control_instance/step_motor_control_instance/usec_clk/ed/CLK
    SLICE_X4Y27          FDCE                                         r  led_height_control_instance/step_motor_control_instance/usec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.082     6.548    led_height_control_instance/step_motor_control_instance/usec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.548    
                         arrival time                           6.748    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      cds_and_water_level_control_instance/xadc_cds/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y70   btn0/clk_div_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y72   btn0/clk_div_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y72   btn0/clk_div_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y73   btn0/clk_div_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y73   btn0/clk_div_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y73   btn0/clk_div_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y73   btn0/clk_div_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X49Y74   btn0/clk_div_reg[16]/C
Low Pulse Width   Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X54Y35   electric_fan_control_instance/dir_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X54Y35   electric_fan_control_instance/dir_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X46Y40   electric_fan_control_instance/control_servo_pwm/cnt_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X46Y42   electric_fan_control_instance/control_servo_pwm/cnt_temp_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X46Y42   electric_fan_control_instance/control_servo_pwm/cnt_temp_reg[11]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/counter_usec5_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/counter_usec5_reg[1]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X64Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/I2C_master_0/counter_usec5_reg[2]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X36Y70   led_control_instance/control_manual_led_pwm/cnt_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X46Y40   electric_fan_control_instance/control_servo_pwm/cnt_temp_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X51Y35   electric_fan_control_instance/dir_duty_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X51Y35   electric_fan_control_instance/direction_of_fan_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X62Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X63Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X62Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[2]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X62Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[3]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X62Y87   lcd_display_control_instance/i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X62Y86   lcd_display_control_instance/i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[5]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X62Y86   lcd_display_control_instance/i2c_lcd_send_byte_0/usec_clk/cnt_sysclk_reg[6]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X59Y61   dht11_control_instance/dth11/usec_clk/ed/ff_old_reg/C



