#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 28 13:43:07 2018
# Process ID: 6292
# Current directory: Z:/github/Vivado/UPDOWN_7SEG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9212 Z:\github\Vivado\UPDOWN_7SEG\UPDOWN_7SEG.xpr
# Log file: Z:/github/Vivado/UPDOWN_7SEG/vivado.log
# Journal file: Z:/github/Vivado/UPDOWN_7SEG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/github/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
close_project
open_project Z:/github/Vivado/CNT60_ALL/CNT60_ALL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
close_project
open_project Z:/github/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
close_project
open_project Z:/github/Vivado/CNT60_ALL/CNT60_ALL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
add_files -norecurse Z:/github/Vivado/CNT60_ALL/dcount.v
add_files -norecurse Z:/github/Vivado/CNT60_ALL/CNT60_2.v
add_files -norecurse Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v
add_files -norecurse Z:/github/Vivado/CNT60_ALL/DECODER7.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v
set_property -name {xsim.simulate.runtime} -value {0ns} -objects [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 28 15:15:40 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 15:15:40 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_CNT60_ALL_behav -key {Behavioral:sim_1:Functional:TEST_CNT60_ALL} -tclbatch {TEST_CNT60_ALL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_CNT60_ALL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
                   0 clk=0 reset=0 dec=1 count60=0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_CNT60_ALL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.590 ; gain = 38.590
run all
                  50 clk=1 reset=0 dec=1 count60=0 0
                 100 clk=0 reset=1 dec=1 count60=0 0
                 150 clk=1 reset=1 dec=1 count60=0 0
                 200 clk=0 reset=1 dec=1 count60=0 0
                 250 clk=1 reset=1 dec=1 count60=0 0
                 300 clk=0 reset=1 dec=1 count60=0 0
                 350 clk=1 reset=1 dec=1 count60=0 0
                 400 clk=0 reset=1 dec=1 count60=0 0
                 450 clk=1 reset=1 dec=1 count60=0 1
                 500 clk=0 reset=1 dec=1 count60=0 1
                 550 clk=1 reset=1 dec=1 count60=0 1
                 600 clk=0 reset=1 dec=1 count60=0 1
                 650 clk=1 reset=1 dec=1 count60=0 1
                 700 clk=0 reset=1 dec=1 count60=0 1
                 750 clk=1 reset=1 dec=1 count60=0 1
                 800 clk=0 reset=1 dec=1 count60=0 1
                 850 clk=1 reset=1 dec=1 count60=0 2
                 900 clk=0 reset=1 dec=1 count60=0 2
                 950 clk=1 reset=1 dec=1 count60=0 2
                1000 clk=0 reset=1 dec=1 count60=0 2
                1050 clk=1 reset=1 dec=1 count60=0 2
                1100 clk=0 reset=1 dec=1 count60=0 2
                1150 clk=1 reset=1 dec=1 count60=0 2
                1200 clk=0 reset=1 dec=1 count60=0 2
                1250 clk=1 reset=1 dec=1 count60=0 3
                1300 clk=0 reset=1 dec=1 count60=0 3
                1350 clk=1 reset=1 dec=1 count60=0 3
                1400 clk=0 reset=1 dec=1 count60=0 3
                1450 clk=1 reset=1 dec=1 count60=0 3
                1500 clk=0 reset=1 dec=1 count60=0 3
                1550 clk=1 reset=1 dec=1 count60=0 3
                1600 clk=0 reset=1 dec=1 count60=0 3
                1650 clk=1 reset=1 dec=1 count60=0 4
                1700 clk=0 reset=1 dec=1 count60=0 4
                1750 clk=1 reset=1 dec=1 count60=0 4
                1800 clk=0 reset=1 dec=1 count60=0 4
                1850 clk=1 reset=1 dec=1 count60=0 4
                1900 clk=0 reset=1 dec=1 count60=0 4
                1950 clk=1 reset=1 dec=1 count60=0 4
                2000 clk=0 reset=1 dec=1 count60=0 4
                2050 clk=1 reset=1 dec=1 count60=0 5
                2100 clk=0 reset=1 dec=1 count60=0 5
                2150 clk=1 reset=1 dec=1 count60=0 5
                2200 clk=0 reset=1 dec=1 count60=0 5
                2250 clk=1 reset=1 dec=1 count60=0 5
                2300 clk=0 reset=1 dec=1 count60=0 5
                2350 clk=1 reset=1 dec=1 count60=0 5
                2400 clk=0 reset=1 dec=1 count60=0 5
                2450 clk=1 reset=1 dec=1 count60=0 6
                2500 clk=0 reset=1 dec=1 count60=0 6
                2550 clk=1 reset=1 dec=1 count60=0 6
                2600 clk=0 reset=1 dec=1 count60=0 6
                2650 clk=1 reset=1 dec=1 count60=0 6
                2700 clk=0 reset=1 dec=1 count60=0 6
                2750 clk=1 reset=1 dec=1 count60=0 6
                2800 clk=0 reset=1 dec=1 count60=0 6
                2850 clk=1 reset=1 dec=1 count60=0 7
                2900 clk=0 reset=1 dec=1 count60=0 7
                2950 clk=1 reset=1 dec=1 count60=0 7
                3000 clk=0 reset=1 dec=1 count60=0 7
                3050 clk=1 reset=1 dec=1 count60=0 7
                3100 clk=0 reset=1 dec=1 count60=0 7
                3150 clk=1 reset=1 dec=1 count60=0 7
                3200 clk=0 reset=1 dec=1 count60=0 7
                3250 clk=1 reset=1 dec=1 count60=0 8
                3300 clk=0 reset=1 dec=1 count60=0 8
                3350 clk=1 reset=1 dec=1 count60=0 8
                3400 clk=0 reset=1 dec=1 count60=0 8
                3450 clk=1 reset=1 dec=1 count60=0 8
                3500 clk=0 reset=1 dec=1 count60=0 8
                3550 clk=1 reset=1 dec=1 count60=0 8
                3600 clk=0 reset=1 dec=1 count60=0 8
                3650 clk=1 reset=1 dec=1 count60=0 9
                3700 clk=0 reset=1 dec=1 count60=0 9
                3750 clk=1 reset=1 dec=1 count60=0 9
                3800 clk=0 reset=1 dec=1 count60=0 9
                3850 clk=1 reset=1 dec=1 count60=0 9
                3900 clk=0 reset=1 dec=1 count60=0 9
                3950 clk=1 reset=1 dec=1 count60=0 9
                4000 clk=0 reset=1 dec=1 count60=0 9
                4050 clk=1 reset=1 dec=1 count60=1 0
                4100 clk=0 reset=1 dec=1 count60=1 0
                4150 clk=1 reset=1 dec=1 count60=1 0
                4200 clk=0 reset=1 dec=1 count60=1 0
                4250 clk=1 reset=1 dec=1 count60=1 0
                4300 clk=0 reset=1 dec=1 count60=1 0
                4350 clk=1 reset=1 dec=1 count60=1 0
                4400 clk=0 reset=1 dec=1 count60=1 0
                4450 clk=1 reset=1 dec=1 count60=1 1
                4500 clk=0 reset=1 dec=1 count60=1 1
                4550 clk=1 reset=1 dec=1 count60=1 1
                4600 clk=0 reset=1 dec=1 count60=1 1
                4650 clk=1 reset=1 dec=1 count60=1 1
                4700 clk=0 reset=1 dec=1 count60=1 1
                4750 clk=1 reset=1 dec=1 count60=1 1
                4800 clk=0 reset=1 dec=1 count60=1 1
                4850 clk=1 reset=1 dec=1 count60=1 2
                4900 clk=0 reset=1 dec=1 count60=1 2
                4950 clk=1 reset=1 dec=1 count60=1 2
                5000 clk=0 reset=1 dec=1 count60=1 2
                5050 clk=1 reset=1 dec=1 count60=1 2
                5100 clk=0 reset=1 dec=1 count60=1 2
                5150 clk=1 reset=1 dec=1 count60=1 2
                5200 clk=0 reset=1 dec=1 count60=1 2
                5250 clk=1 reset=1 dec=1 count60=1 3
                5300 clk=0 reset=1 dec=1 count60=1 3
                5350 clk=1 reset=1 dec=1 count60=1 3
                5400 clk=0 reset=1 dec=1 count60=1 3
                5450 clk=1 reset=1 dec=1 count60=1 3
                5500 clk=0 reset=1 dec=1 count60=1 3
                5550 clk=1 reset=1 dec=1 count60=1 3
                5600 clk=0 reset=1 dec=1 count60=1 3
                5650 clk=1 reset=1 dec=1 count60=1 4
                5700 clk=0 reset=1 dec=1 count60=1 4
                5750 clk=1 reset=1 dec=1 count60=1 4
                5800 clk=0 reset=1 dec=1 count60=1 4
                5850 clk=1 reset=1 dec=1 count60=1 4
                5900 clk=0 reset=1 dec=1 count60=1 4
                5950 clk=1 reset=1 dec=1 count60=1 4
                6000 clk=0 reset=1 dec=1 count60=1 4
                6050 clk=1 reset=1 dec=1 count60=1 5
                6100 clk=0 reset=1 dec=1 count60=1 5
                6150 clk=1 reset=1 dec=1 count60=1 5
                6200 clk=0 reset=1 dec=1 count60=1 5
                6250 clk=1 reset=1 dec=1 count60=1 5
                6300 clk=0 reset=1 dec=1 count60=1 5
                6350 clk=1 reset=1 dec=1 count60=1 5
                6400 clk=0 reset=1 dec=1 count60=1 5
                6450 clk=1 reset=1 dec=1 count60=1 6
                6500 clk=0 reset=1 dec=1 count60=1 6
                6550 clk=1 reset=1 dec=1 count60=1 6
                6600 clk=0 reset=1 dec=1 count60=1 6
                6650 clk=1 reset=1 dec=1 count60=1 6
                6700 clk=0 reset=1 dec=1 count60=1 6
                6750 clk=1 reset=1 dec=1 count60=1 6
                6800 clk=0 reset=1 dec=1 count60=1 6
                6850 clk=1 reset=1 dec=1 count60=1 7
                6900 clk=0 reset=1 dec=1 count60=1 7
                6950 clk=1 reset=1 dec=1 count60=1 7
                7000 clk=0 reset=1 dec=1 count60=1 7
                7050 clk=1 reset=1 dec=1 count60=1 7
                7100 clk=0 reset=1 dec=1 count60=1 7
                7150 clk=1 reset=1 dec=1 count60=1 7
                7200 clk=0 reset=1 dec=1 count60=1 7
                7250 clk=1 reset=1 dec=1 count60=1 8
                7300 clk=0 reset=1 dec=1 count60=1 8
                7350 clk=1 reset=1 dec=1 count60=1 8
                7400 clk=0 reset=1 dec=1 count60=1 8
                7450 clk=1 reset=1 dec=1 count60=1 8
                7500 clk=0 reset=1 dec=1 count60=1 8
                7550 clk=1 reset=1 dec=1 count60=1 8
                7600 clk=0 reset=1 dec=1 count60=1 8
                7650 clk=1 reset=1 dec=1 count60=1 9
                7700 clk=0 reset=1 dec=1 count60=1 9
                7750 clk=1 reset=1 dec=1 count60=1 9
                7800 clk=0 reset=1 dec=1 count60=1 9
                7850 clk=1 reset=1 dec=1 count60=1 9
                7900 clk=0 reset=1 dec=1 count60=1 9
                7950 clk=1 reset=1 dec=1 count60=1 9
                8000 clk=0 reset=1 dec=1 count60=1 9
                8050 clk=1 reset=1 dec=1 count60=2 0
                8100 clk=0 reset=1 dec=1 count60=2 0
                8150 clk=1 reset=1 dec=1 count60=2 0
                8200 clk=0 reset=1 dec=1 count60=2 0
                8250 clk=1 reset=1 dec=1 count60=2 0
                8300 clk=0 reset=1 dec=1 count60=2 0
                8350 clk=1 reset=1 dec=1 count60=2 0
                8400 clk=0 reset=1 dec=1 count60=2 0
                8450 clk=1 reset=1 dec=1 count60=2 1
                8500 clk=0 reset=1 dec=1 count60=2 1
                8550 clk=1 reset=1 dec=1 count60=2 1
                8600 clk=0 reset=1 dec=1 count60=2 1
                8650 clk=1 reset=1 dec=1 count60=2 1
                8700 clk=0 reset=1 dec=1 count60=2 1
                8750 clk=1 reset=1 dec=1 count60=2 1
                8800 clk=0 reset=1 dec=1 count60=2 1
                8850 clk=1 reset=1 dec=1 count60=2 2
                8900 clk=0 reset=1 dec=1 count60=2 2
                8950 clk=1 reset=1 dec=1 count60=2 2
                9000 clk=0 reset=1 dec=1 count60=2 2
                9050 clk=1 reset=1 dec=1 count60=2 2
                9100 clk=0 reset=1 dec=1 count60=2 2
                9150 clk=1 reset=1 dec=1 count60=2 2
                9200 clk=0 reset=1 dec=1 count60=2 2
                9250 clk=1 reset=1 dec=1 count60=2 3
                9300 clk=0 reset=1 dec=1 count60=2 3
                9350 clk=1 reset=1 dec=1 count60=2 3
                9400 clk=0 reset=1 dec=1 count60=2 3
                9450 clk=1 reset=1 dec=1 count60=2 3
                9500 clk=0 reset=1 dec=1 count60=2 3
                9550 clk=1 reset=1 dec=1 count60=2 3
                9600 clk=0 reset=1 dec=1 count60=2 3
                9650 clk=1 reset=1 dec=1 count60=2 4
                9700 clk=0 reset=1 dec=1 count60=2 4
                9750 clk=1 reset=1 dec=1 count60=2 4
                9800 clk=0 reset=1 dec=1 count60=2 4
                9850 clk=1 reset=1 dec=1 count60=2 4
                9900 clk=0 reset=1 dec=1 count60=2 4
                9950 clk=1 reset=1 dec=1 count60=2 4
               10000 clk=0 reset=1 dec=1 count60=2 4
               10050 clk=1 reset=1 dec=1 count60=2 5
               10100 clk=0 reset=1 dec=1 count60=2 5
               10150 clk=1 reset=1 dec=1 count60=2 5
               10200 clk=0 reset=1 dec=1 count60=2 5
               10250 clk=1 reset=1 dec=1 count60=2 5
               10300 clk=0 reset=1 dec=1 count60=2 5
               10350 clk=1 reset=1 dec=1 count60=2 5
               10400 clk=0 reset=1 dec=1 count60=2 5
               10450 clk=1 reset=1 dec=1 count60=2 6
               10500 clk=0 reset=1 dec=1 count60=2 6
               10550 clk=1 reset=1 dec=1 count60=2 6
               10600 clk=0 reset=1 dec=1 count60=2 6
               10650 clk=1 reset=1 dec=1 count60=2 6
               10700 clk=0 reset=1 dec=1 count60=2 6
               10750 clk=1 reset=1 dec=1 count60=2 6
               10800 clk=0 reset=1 dec=1 count60=2 6
               10850 clk=1 reset=1 dec=1 count60=2 7
               10900 clk=0 reset=1 dec=1 count60=2 7
               10950 clk=1 reset=1 dec=1 count60=2 7
               11000 clk=0 reset=1 dec=1 count60=2 7
               11050 clk=1 reset=1 dec=1 count60=2 7
               11100 clk=0 reset=1 dec=1 count60=2 7
               11150 clk=1 reset=1 dec=1 count60=2 7
               11200 clk=0 reset=1 dec=1 count60=2 7
               11250 clk=1 reset=1 dec=1 count60=2 8
               11300 clk=0 reset=1 dec=1 count60=2 8
               11350 clk=1 reset=1 dec=1 count60=2 8
               11400 clk=0 reset=1 dec=1 count60=2 8
               11450 clk=1 reset=1 dec=1 count60=2 8
               11500 clk=0 reset=1 dec=1 count60=2 8
               11550 clk=1 reset=1 dec=1 count60=2 8
               11600 clk=0 reset=1 dec=1 count60=2 8
               11650 clk=1 reset=1 dec=1 count60=2 9
               11700 clk=0 reset=1 dec=1 count60=2 9
               11750 clk=1 reset=1 dec=1 count60=2 9
               11800 clk=0 reset=1 dec=1 count60=2 9
               11850 clk=1 reset=1 dec=1 count60=2 9
               11900 clk=0 reset=1 dec=1 count60=2 9
               11950 clk=1 reset=1 dec=1 count60=2 9
               12000 clk=0 reset=1 dec=1 count60=2 9
               12050 clk=1 reset=1 dec=1 count60=3 0
               12100 clk=0 reset=1 dec=1 count60=3 0
               12150 clk=1 reset=1 dec=1 count60=3 0
               12200 clk=0 reset=1 dec=1 count60=3 0
               12250 clk=1 reset=1 dec=1 count60=3 0
               12300 clk=0 reset=1 dec=1 count60=3 0
               12350 clk=1 reset=1 dec=1 count60=3 0
               12400 clk=0 reset=1 dec=1 count60=3 0
               12450 clk=1 reset=1 dec=1 count60=3 1
               12500 clk=0 reset=1 dec=1 count60=3 1
               12550 clk=1 reset=1 dec=1 count60=3 1
               12600 clk=0 reset=1 dec=1 count60=3 1
               12650 clk=1 reset=1 dec=1 count60=3 1
               12700 clk=0 reset=1 dec=1 count60=3 1
               12750 clk=1 reset=1 dec=1 count60=3 1
               12800 clk=0 reset=1 dec=1 count60=3 1
               12850 clk=1 reset=1 dec=1 count60=3 2
               12900 clk=0 reset=1 dec=1 count60=3 2
               12950 clk=1 reset=1 dec=1 count60=3 2
               13000 clk=0 reset=1 dec=1 count60=3 2
               13050 clk=1 reset=1 dec=1 count60=3 2
               13100 clk=0 reset=1 dec=1 count60=3 2
               13150 clk=1 reset=1 dec=1 count60=3 2
               13200 clk=0 reset=1 dec=1 count60=3 2
               13250 clk=1 reset=1 dec=1 count60=3 3
               13300 clk=0 reset=1 dec=1 count60=3 3
               13350 clk=1 reset=1 dec=1 count60=3 3
               13400 clk=0 reset=1 dec=1 count60=3 3
               13450 clk=1 reset=1 dec=1 count60=3 3
               13500 clk=0 reset=1 dec=1 count60=3 3
               13550 clk=1 reset=1 dec=1 count60=3 3
               13600 clk=0 reset=1 dec=1 count60=3 3
               13650 clk=1 reset=1 dec=1 count60=3 4
               13700 clk=0 reset=1 dec=1 count60=3 4
               13750 clk=1 reset=1 dec=1 count60=3 4
               13800 clk=0 reset=1 dec=1 count60=3 4
               13850 clk=1 reset=1 dec=1 count60=3 4
               13900 clk=0 reset=1 dec=1 count60=3 4
               13950 clk=1 reset=1 dec=1 count60=3 4
               14000 clk=0 reset=1 dec=1 count60=3 4
               14050 clk=1 reset=1 dec=1 count60=3 5
               14100 clk=0 reset=1 dec=1 count60=3 5
               14150 clk=1 reset=1 dec=1 count60=3 5
               14200 clk=0 reset=1 dec=1 count60=3 5
               14250 clk=1 reset=1 dec=1 count60=3 5
               14300 clk=0 reset=1 dec=1 count60=3 5
               14350 clk=1 reset=1 dec=1 count60=3 5
               14400 clk=0 reset=1 dec=1 count60=3 5
               14450 clk=1 reset=1 dec=1 count60=3 6
               14500 clk=0 reset=1 dec=1 count60=3 6
               14550 clk=1 reset=1 dec=1 count60=3 6
               14600 clk=0 reset=1 dec=1 count60=3 6
               14650 clk=1 reset=1 dec=1 count60=3 6
               14700 clk=0 reset=1 dec=1 count60=3 6
               14750 clk=1 reset=1 dec=1 count60=3 6
               14800 clk=0 reset=1 dec=1 count60=3 6
               14850 clk=1 reset=1 dec=1 count60=3 7
               14900 clk=0 reset=1 dec=1 count60=3 7
               14950 clk=1 reset=1 dec=1 count60=3 7
               15000 clk=0 reset=1 dec=1 count60=3 7
               15050 clk=1 reset=1 dec=1 count60=3 7
               15100 clk=0 reset=1 dec=1 count60=3 7
               15150 clk=1 reset=1 dec=1 count60=3 7
               15200 clk=0 reset=1 dec=1 count60=3 7
               15250 clk=1 reset=1 dec=1 count60=3 8
               15300 clk=0 reset=1 dec=1 count60=3 8
               15350 clk=1 reset=1 dec=1 count60=3 8
               15400 clk=0 reset=1 dec=1 count60=3 8
               15450 clk=1 reset=1 dec=1 count60=3 8
               15500 clk=0 reset=1 dec=1 count60=3 8
               15550 clk=1 reset=1 dec=1 count60=3 8
               15600 clk=0 reset=1 dec=1 count60=3 8
               15650 clk=1 reset=1 dec=1 count60=3 9
               15700 clk=0 reset=1 dec=1 count60=3 9
               15750 clk=1 reset=1 dec=1 count60=3 9
               15800 clk=0 reset=1 dec=1 count60=3 9
               15850 clk=1 reset=1 dec=1 count60=3 9
               15900 clk=0 reset=1 dec=1 count60=3 9
               15950 clk=1 reset=1 dec=1 count60=3 9
               16000 clk=0 reset=1 dec=1 count60=3 9
               16050 clk=1 reset=1 dec=1 count60=4 0
               16100 clk=0 reset=1 dec=1 count60=4 0
               16150 clk=1 reset=1 dec=1 count60=4 0
               16200 clk=0 reset=1 dec=1 count60=4 0
               16250 clk=1 reset=1 dec=1 count60=4 0
               16300 clk=0 reset=1 dec=1 count60=4 0
               16350 clk=1 reset=1 dec=1 count60=4 0
               16400 clk=0 reset=1 dec=1 count60=4 0
               16450 clk=1 reset=1 dec=1 count60=4 1
               16500 clk=0 reset=1 dec=1 count60=4 1
               16550 clk=1 reset=1 dec=1 count60=4 1
               16600 clk=0 reset=1 dec=1 count60=4 1
               16650 clk=1 reset=1 dec=1 count60=4 1
               16700 clk=0 reset=1 dec=1 count60=4 1
               16750 clk=1 reset=1 dec=1 count60=4 1
               16800 clk=0 reset=1 dec=1 count60=4 1
               16850 clk=1 reset=1 dec=1 count60=4 2
               16900 clk=0 reset=1 dec=1 count60=4 2
               16950 clk=1 reset=1 dec=1 count60=4 2
               17000 clk=0 reset=1 dec=1 count60=4 2
               17050 clk=1 reset=1 dec=1 count60=4 2
               17100 clk=0 reset=1 dec=1 count60=4 2
               17150 clk=1 reset=1 dec=1 count60=4 2
               17200 clk=0 reset=1 dec=1 count60=4 2
               17250 clk=1 reset=1 dec=1 count60=4 3
               17300 clk=0 reset=1 dec=1 count60=4 3
               17350 clk=1 reset=1 dec=1 count60=4 3
               17400 clk=0 reset=1 dec=1 count60=4 3
               17450 clk=1 reset=1 dec=1 count60=4 3
               17500 clk=0 reset=1 dec=1 count60=4 3
               17550 clk=1 reset=1 dec=1 count60=4 3
               17600 clk=0 reset=1 dec=1 count60=4 3
               17650 clk=1 reset=1 dec=1 count60=4 4
               17700 clk=0 reset=1 dec=1 count60=4 4
               17750 clk=1 reset=1 dec=1 count60=4 4
               17800 clk=0 reset=1 dec=1 count60=4 4
               17850 clk=1 reset=1 dec=1 count60=4 4
               17900 clk=0 reset=1 dec=1 count60=4 4
               17950 clk=1 reset=1 dec=1 count60=4 4
               18000 clk=0 reset=1 dec=1 count60=4 4
               18050 clk=1 reset=1 dec=1 count60=4 5
               18100 clk=0 reset=1 dec=1 count60=4 5
               18150 clk=1 reset=1 dec=1 count60=4 5
               18200 clk=0 reset=1 dec=1 count60=4 5
               18250 clk=1 reset=1 dec=1 count60=4 5
               18300 clk=0 reset=1 dec=1 count60=4 5
               18350 clk=1 reset=1 dec=1 count60=4 5
               18400 clk=0 reset=1 dec=1 count60=4 5
               18450 clk=1 reset=1 dec=1 count60=4 6
               18500 clk=0 reset=1 dec=1 count60=4 6
               18550 clk=1 reset=1 dec=1 count60=4 6
               18600 clk=0 reset=1 dec=1 count60=4 6
               18650 clk=1 reset=1 dec=1 count60=4 6
               18700 clk=0 reset=1 dec=1 count60=4 6
               18750 clk=1 reset=1 dec=1 count60=4 6
               18800 clk=0 reset=1 dec=1 count60=4 6
               18850 clk=1 reset=1 dec=1 count60=4 7
               18900 clk=0 reset=1 dec=1 count60=4 7
               18950 clk=1 reset=1 dec=1 count60=4 7
               19000 clk=0 reset=1 dec=1 count60=4 7
               19050 clk=1 reset=1 dec=1 count60=4 7
               19100 clk=0 reset=1 dec=1 count60=4 7
               19150 clk=1 reset=1 dec=1 count60=4 7
               19200 clk=0 reset=1 dec=1 count60=4 7
               19250 clk=1 reset=1 dec=1 count60=4 8
               19300 clk=0 reset=1 dec=1 count60=4 8
               19350 clk=1 reset=1 dec=1 count60=4 8
               19400 clk=0 reset=1 dec=1 count60=4 8
               19450 clk=1 reset=1 dec=1 count60=4 8
               19500 clk=0 reset=1 dec=1 count60=4 8
               19550 clk=1 reset=1 dec=1 count60=4 8
               19600 clk=0 reset=1 dec=1 count60=4 8
               19650 clk=1 reset=1 dec=1 count60=4 9
               19700 clk=0 reset=1 dec=1 count60=4 9
               19750 clk=1 reset=1 dec=1 count60=4 9
               19800 clk=0 reset=1 dec=1 count60=4 9
               19850 clk=1 reset=1 dec=1 count60=4 9
               19900 clk=0 reset=1 dec=1 count60=4 9
               19950 clk=1 reset=1 dec=1 count60=4 9
               20000 clk=0 reset=1 dec=1 count60=4 9
               20050 clk=1 reset=1 dec=1 count60=5 0
               20100 clk=0 reset=1 dec=1 count60=5 0
               20150 clk=1 reset=1 dec=1 count60=5 0
               20200 clk=0 reset=1 dec=1 count60=5 0
               20250 clk=1 reset=1 dec=1 count60=5 0
               20300 clk=0 reset=1 dec=1 count60=5 0
               20350 clk=1 reset=1 dec=1 count60=5 0
               20400 clk=0 reset=1 dec=1 count60=5 0
               20450 clk=1 reset=1 dec=1 count60=5 1
               20500 clk=0 reset=1 dec=1 count60=5 1
               20550 clk=1 reset=1 dec=1 count60=5 1
               20600 clk=0 reset=1 dec=1 count60=5 1
               20650 clk=1 reset=1 dec=1 count60=5 1
               20700 clk=0 reset=1 dec=1 count60=5 1
               20750 clk=1 reset=1 dec=1 count60=5 1
               20800 clk=0 reset=1 dec=1 count60=5 1
               20850 clk=1 reset=1 dec=1 count60=5 2
               20900 clk=0 reset=1 dec=1 count60=5 2
               20950 clk=1 reset=1 dec=1 count60=5 2
               21000 clk=0 reset=1 dec=1 count60=5 2
               21050 clk=1 reset=1 dec=1 count60=5 2
               21100 clk=0 reset=1 dec=1 count60=5 2
               21150 clk=1 reset=1 dec=1 count60=5 2
               21200 clk=0 reset=1 dec=1 count60=5 2
               21250 clk=1 reset=1 dec=1 count60=5 3
               21300 clk=0 reset=1 dec=1 count60=5 3
               21350 clk=1 reset=1 dec=1 count60=5 3
               21400 clk=0 reset=1 dec=1 count60=5 3
               21450 clk=1 reset=1 dec=1 count60=5 3
               21500 clk=0 reset=1 dec=1 count60=5 3
               21550 clk=1 reset=1 dec=1 count60=5 3
               21600 clk=0 reset=1 dec=1 count60=5 3
               21650 clk=1 reset=1 dec=1 count60=5 4
               21700 clk=0 reset=1 dec=1 count60=5 4
               21750 clk=1 reset=1 dec=1 count60=5 4
               21800 clk=0 reset=1 dec=1 count60=5 4
               21850 clk=1 reset=1 dec=1 count60=5 4
               21900 clk=0 reset=1 dec=1 count60=5 4
               21950 clk=1 reset=1 dec=1 count60=5 4
               22000 clk=0 reset=1 dec=1 count60=5 4
               22050 clk=1 reset=1 dec=1 count60=5 5
               22100 clk=0 reset=1 dec=1 count60=5 5
               22150 clk=1 reset=1 dec=1 count60=5 5
               22200 clk=0 reset=1 dec=1 count60=5 5
               22250 clk=1 reset=1 dec=1 count60=5 5
               22300 clk=0 reset=1 dec=1 count60=5 5
               22350 clk=1 reset=1 dec=1 count60=5 5
               22400 clk=0 reset=1 dec=1 count60=5 5
               22450 clk=1 reset=1 dec=1 count60=5 6
               22500 clk=0 reset=1 dec=1 count60=5 6
               22550 clk=1 reset=1 dec=1 count60=5 6
               22600 clk=0 reset=1 dec=1 count60=5 6
               22650 clk=1 reset=1 dec=1 count60=5 6
               22700 clk=0 reset=1 dec=1 count60=5 6
               22750 clk=1 reset=1 dec=1 count60=5 6
               22800 clk=0 reset=1 dec=1 count60=5 6
               22850 clk=1 reset=1 dec=1 count60=5 7
               22900 clk=0 reset=1 dec=1 count60=5 7
               22950 clk=1 reset=1 dec=1 count60=5 7
               23000 clk=0 reset=1 dec=1 count60=5 7
               23050 clk=1 reset=1 dec=1 count60=5 7
               23100 clk=0 reset=1 dec=1 count60=5 7
               23150 clk=1 reset=1 dec=1 count60=5 7
               23200 clk=0 reset=1 dec=1 count60=5 7
               23250 clk=1 reset=1 dec=1 count60=5 8
               23300 clk=0 reset=1 dec=1 count60=5 8
               23350 clk=1 reset=1 dec=1 count60=5 8
               23400 clk=0 reset=1 dec=1 count60=5 8
               23450 clk=1 reset=1 dec=1 count60=5 8
               23500 clk=0 reset=1 dec=1 count60=5 8
               23550 clk=1 reset=1 dec=1 count60=5 8
               23600 clk=0 reset=1 dec=1 count60=5 8
               23650 clk=1 reset=1 dec=1 count60=5 9
               23700 clk=0 reset=1 dec=1 count60=5 9
               23750 clk=1 reset=1 dec=1 count60=5 9
               23800 clk=0 reset=1 dec=1 count60=5 9
               23850 clk=1 reset=1 dec=1 count60=5 9
               23900 clk=0 reset=1 dec=1 count60=5 9
               23950 clk=1 reset=1 dec=1 count60=5 9
               24000 clk=0 reset=1 dec=1 count60=5 9
               24050 clk=1 reset=1 dec=1 count60=0 0
               24100 clk=0 reset=1 dec=1 count60=0 0
               24150 clk=1 reset=1 dec=1 count60=0 0
               24200 clk=0 reset=1 dec=1 count60=0 0
               24250 clk=1 reset=1 dec=1 count60=0 0
               24300 clk=0 reset=1 dec=1 count60=0 0
               24350 clk=1 reset=1 dec=1 count60=0 0
               24400 clk=0 reset=1 dec=1 count60=0 0
               24450 clk=1 reset=1 dec=1 count60=0 1
               24500 clk=0 reset=1 dec=1 count60=0 1
               24550 clk=1 reset=1 dec=1 count60=0 1
               24600 clk=0 reset=1 dec=1 count60=0 1
               24650 clk=1 reset=1 dec=1 count60=0 1
               24700 clk=0 reset=1 dec=1 count60=0 1
               24750 clk=1 reset=1 dec=1 count60=0 1
               24800 clk=0 reset=1 dec=1 count60=0 1
               24850 clk=1 reset=1 dec=1 count60=0 2
               24900 clk=0 reset=1 dec=1 count60=0 2
               24950 clk=1 reset=1 dec=1 count60=0 2
               25000 clk=0 reset=1 dec=1 count60=0 2
               25050 clk=1 reset=1 dec=1 count60=0 2
               25100 clk=0 reset=1 dec=1 count60=0 2
               25150 clk=1 reset=1 dec=1 count60=0 2
               25200 clk=0 reset=1 dec=1 count60=0 2
               25250 clk=1 reset=1 dec=1 count60=0 3
               25300 clk=0 reset=1 dec=1 count60=0 3
               25350 clk=1 reset=1 dec=1 count60=0 3
               25400 clk=0 reset=1 dec=1 count60=0 3
               25450 clk=1 reset=1 dec=1 count60=0 3
               25500 clk=0 reset=1 dec=1 count60=0 3
               25550 clk=1 reset=1 dec=1 count60=0 3
               25600 clk=0 reset=1 dec=1 count60=0 3
               25650 clk=1 reset=1 dec=1 count60=0 4
               25700 clk=0 reset=1 dec=1 count60=0 4
               25750 clk=1 reset=1 dec=1 count60=0 4
               25800 clk=0 reset=1 dec=1 count60=0 4
               25850 clk=1 reset=1 dec=1 count60=0 4
               25900 clk=0 reset=1 dec=1 count60=0 4
               25950 clk=1 reset=1 dec=1 count60=0 4
               26000 clk=0 reset=1 dec=1 count60=0 4
               26050 clk=1 reset=1 dec=1 count60=0 5
               26100 clk=0 reset=1 dec=0 count60=0 5
               26150 clk=1 reset=1 dec=0 count60=0 5
               26200 clk=0 reset=1 dec=0 count60=0 5
               26250 clk=1 reset=1 dec=0 count60=0 5
               26300 clk=0 reset=1 dec=0 count60=0 5
               26350 clk=1 reset=1 dec=0 count60=0 5
               26400 clk=0 reset=1 dec=0 count60=0 5
               26450 clk=1 reset=1 dec=0 count60=0 4
               26500 clk=0 reset=1 dec=0 count60=0 4
               26550 clk=1 reset=1 dec=0 count60=0 4
               26600 clk=0 reset=1 dec=0 count60=0 4
               26650 clk=1 reset=1 dec=0 count60=0 4
               26700 clk=0 reset=1 dec=0 count60=0 4
               26750 clk=1 reset=1 dec=0 count60=0 4
               26800 clk=0 reset=1 dec=0 count60=0 4
               26850 clk=1 reset=1 dec=0 count60=0 3
               26900 clk=0 reset=1 dec=0 count60=0 3
               26950 clk=1 reset=1 dec=0 count60=0 3
               27000 clk=0 reset=1 dec=0 count60=0 3
               27050 clk=1 reset=1 dec=0 count60=0 3
               27100 clk=0 reset=1 dec=0 count60=0 3
               27150 clk=1 reset=1 dec=0 count60=0 3
               27200 clk=0 reset=1 dec=0 count60=0 3
               27250 clk=1 reset=1 dec=0 count60=0 2
               27300 clk=0 reset=1 dec=0 count60=0 2
               27350 clk=1 reset=1 dec=0 count60=0 2
               27400 clk=0 reset=1 dec=0 count60=0 2
               27450 clk=1 reset=1 dec=0 count60=0 2
               27500 clk=0 reset=1 dec=0 count60=0 2
               27550 clk=1 reset=1 dec=0 count60=0 2
               27600 clk=0 reset=1 dec=0 count60=0 2
               27650 clk=1 reset=1 dec=0 count60=0 1
               27700 clk=0 reset=1 dec=0 count60=0 1
               27750 clk=1 reset=1 dec=0 count60=0 1
               27800 clk=0 reset=1 dec=0 count60=0 1
               27850 clk=1 reset=1 dec=0 count60=0 1
               27900 clk=0 reset=1 dec=0 count60=0 1
               27950 clk=1 reset=1 dec=0 count60=0 1
               28000 clk=0 reset=1 dec=0 count60=0 1
               28050 clk=1 reset=1 dec=0 count60=0 0
               28100 clk=0 reset=1 dec=0 count60=0 0
               28150 clk=1 reset=1 dec=0 count60=0 0
               28200 clk=0 reset=1 dec=0 count60=0 0
               28250 clk=1 reset=1 dec=0 count60=0 0
               28300 clk=0 reset=1 dec=0 count60=0 0
               28350 clk=1 reset=1 dec=0 count60=0 0
               28400 clk=0 reset=1 dec=0 count60=0 0
               28450 clk=1 reset=1 dec=0 count60=5 9
               28500 clk=0 reset=1 dec=0 count60=5 9
               28550 clk=1 reset=1 dec=0 count60=5 9
               28600 clk=0 reset=1 dec=0 count60=5 9
               28650 clk=1 reset=1 dec=0 count60=5 9
               28700 clk=0 reset=1 dec=0 count60=5 9
               28750 clk=1 reset=1 dec=0 count60=5 9
               28800 clk=0 reset=1 dec=0 count60=5 9
               28850 clk=1 reset=1 dec=0 count60=5 8
               28900 clk=0 reset=1 dec=0 count60=5 8
               28950 clk=1 reset=1 dec=0 count60=5 8
               29000 clk=0 reset=1 dec=0 count60=5 8
               29050 clk=1 reset=1 dec=0 count60=5 8
               29100 clk=0 reset=1 dec=0 count60=5 8
               29150 clk=1 reset=1 dec=0 count60=5 8
               29200 clk=0 reset=1 dec=0 count60=5 8
               29250 clk=1 reset=1 dec=0 count60=5 7
               29300 clk=0 reset=1 dec=0 count60=5 7
               29350 clk=1 reset=1 dec=0 count60=5 7
               29400 clk=0 reset=1 dec=0 count60=5 7
               29450 clk=1 reset=1 dec=0 count60=5 7
               29500 clk=0 reset=1 dec=0 count60=5 7
               29550 clk=1 reset=1 dec=0 count60=5 7
               29600 clk=0 reset=1 dec=0 count60=5 7
               29650 clk=1 reset=1 dec=0 count60=5 6
               29700 clk=0 reset=1 dec=0 count60=5 6
               29750 clk=1 reset=1 dec=0 count60=5 6
               29800 clk=0 reset=1 dec=0 count60=5 6
               29850 clk=1 reset=1 dec=0 count60=5 6
               29900 clk=0 reset=1 dec=0 count60=5 6
               29950 clk=1 reset=1 dec=0 count60=5 6
               30000 clk=0 reset=1 dec=0 count60=5 6
               30050 clk=1 reset=1 dec=0 count60=5 5
$finish called at time : 30100 ns : File "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" Line 20
run 10 us
               30100 clk=0 reset=1 dec=0 count60=5 5
               30150 clk=1 reset=1 dec=0 count60=5 5
               30200 clk=0 reset=1 dec=0 count60=5 5
               30250 clk=1 reset=1 dec=0 count60=5 5
               30300 clk=0 reset=1 dec=0 count60=5 5
               30350 clk=1 reset=1 dec=0 count60=5 5
               30400 clk=0 reset=1 dec=0 count60=5 5
               30450 clk=1 reset=1 dec=0 count60=5 4
               30500 clk=0 reset=1 dec=0 count60=5 4
               30550 clk=1 reset=1 dec=0 count60=5 4
               30600 clk=0 reset=1 dec=0 count60=5 4
               30650 clk=1 reset=1 dec=0 count60=5 4
               30700 clk=0 reset=1 dec=0 count60=5 4
               30750 clk=1 reset=1 dec=0 count60=5 4
               30800 clk=0 reset=1 dec=0 count60=5 4
               30850 clk=1 reset=1 dec=0 count60=5 3
               30900 clk=0 reset=1 dec=0 count60=5 3
               30950 clk=1 reset=1 dec=0 count60=5 3
               31000 clk=0 reset=1 dec=0 count60=5 3
               31050 clk=1 reset=1 dec=0 count60=5 3
               31100 clk=0 reset=1 dec=0 count60=5 3
               31150 clk=1 reset=1 dec=0 count60=5 3
               31200 clk=0 reset=1 dec=0 count60=5 3
               31250 clk=1 reset=1 dec=0 count60=5 2
               31300 clk=0 reset=1 dec=0 count60=5 2
               31350 clk=1 reset=1 dec=0 count60=5 2
               31400 clk=0 reset=1 dec=0 count60=5 2
               31450 clk=1 reset=1 dec=0 count60=5 2
               31500 clk=0 reset=1 dec=0 count60=5 2
               31550 clk=1 reset=1 dec=0 count60=5 2
               31600 clk=0 reset=1 dec=0 count60=5 2
               31650 clk=1 reset=1 dec=0 count60=5 1
               31700 clk=0 reset=1 dec=0 count60=5 1
               31750 clk=1 reset=1 dec=0 count60=5 1
               31800 clk=0 reset=1 dec=0 count60=5 1
               31850 clk=1 reset=1 dec=0 count60=5 1
               31900 clk=0 reset=1 dec=0 count60=5 1
               31950 clk=1 reset=1 dec=0 count60=5 1
               32000 clk=0 reset=1 dec=0 count60=5 1
               32050 clk=1 reset=1 dec=0 count60=5 0
               32100 clk=0 reset=1 dec=0 count60=5 0
               32150 clk=1 reset=1 dec=0 count60=5 0
               32200 clk=0 reset=1 dec=0 count60=5 0
               32250 clk=1 reset=1 dec=0 count60=5 0
               32300 clk=0 reset=1 dec=0 count60=5 0
               32350 clk=1 reset=1 dec=0 count60=5 0
               32400 clk=0 reset=1 dec=0 count60=5 0
               32450 clk=1 reset=1 dec=0 count60=4 9
               32500 clk=0 reset=1 dec=0 count60=4 9
               32550 clk=1 reset=1 dec=0 count60=4 9
               32600 clk=0 reset=1 dec=0 count60=4 9
               32650 clk=1 reset=1 dec=0 count60=4 9
               32700 clk=0 reset=1 dec=0 count60=4 9
               32750 clk=1 reset=1 dec=0 count60=4 9
               32800 clk=0 reset=1 dec=0 count60=4 9
               32850 clk=1 reset=1 dec=0 count60=4 8
               32900 clk=0 reset=1 dec=0 count60=4 8
               32950 clk=1 reset=1 dec=0 count60=4 8
               33000 clk=0 reset=1 dec=0 count60=4 8
               33050 clk=1 reset=1 dec=0 count60=4 8
               33100 clk=0 reset=1 dec=0 count60=4 8
               33150 clk=1 reset=1 dec=0 count60=4 8
               33200 clk=0 reset=1 dec=0 count60=4 8
               33250 clk=1 reset=1 dec=0 count60=4 7
               33300 clk=0 reset=1 dec=0 count60=4 7
               33350 clk=1 reset=1 dec=0 count60=4 7
               33400 clk=0 reset=1 dec=0 count60=4 7
               33450 clk=1 reset=1 dec=0 count60=4 7
               33500 clk=0 reset=1 dec=0 count60=4 7
               33550 clk=1 reset=1 dec=0 count60=4 7
               33600 clk=0 reset=1 dec=0 count60=4 7
               33650 clk=1 reset=1 dec=0 count60=4 6
               33700 clk=0 reset=1 dec=0 count60=4 6
               33750 clk=1 reset=1 dec=0 count60=4 6
               33800 clk=0 reset=1 dec=0 count60=4 6
               33850 clk=1 reset=1 dec=0 count60=4 6
               33900 clk=0 reset=1 dec=0 count60=4 6
               33950 clk=1 reset=1 dec=0 count60=4 6
               34000 clk=0 reset=1 dec=0 count60=4 6
               34050 clk=1 reset=1 dec=0 count60=4 5
               34100 clk=0 reset=1 dec=0 count60=4 5
               34150 clk=1 reset=1 dec=0 count60=4 5
               34200 clk=0 reset=1 dec=0 count60=4 5
               34250 clk=1 reset=1 dec=0 count60=4 5
               34300 clk=0 reset=1 dec=0 count60=4 5
               34350 clk=1 reset=1 dec=0 count60=4 5
               34400 clk=0 reset=1 dec=0 count60=4 5
               34450 clk=1 reset=1 dec=0 count60=4 4
               34500 clk=0 reset=1 dec=0 count60=4 4
               34550 clk=1 reset=1 dec=0 count60=4 4
               34600 clk=0 reset=1 dec=0 count60=4 4
               34650 clk=1 reset=1 dec=0 count60=4 4
               34700 clk=0 reset=1 dec=0 count60=4 4
               34750 clk=1 reset=1 dec=0 count60=4 4
               34800 clk=0 reset=1 dec=0 count60=4 4
               34850 clk=1 reset=1 dec=0 count60=4 3
               34900 clk=0 reset=1 dec=0 count60=4 3
               34950 clk=1 reset=1 dec=0 count60=4 3
               35000 clk=0 reset=1 dec=0 count60=4 3
               35050 clk=1 reset=1 dec=0 count60=4 3
               35100 clk=0 reset=1 dec=0 count60=4 3
               35150 clk=1 reset=1 dec=0 count60=4 3
               35200 clk=0 reset=1 dec=0 count60=4 3
               35250 clk=1 reset=1 dec=0 count60=4 2
               35300 clk=0 reset=1 dec=0 count60=4 2
               35350 clk=1 reset=1 dec=0 count60=4 2
               35400 clk=0 reset=1 dec=0 count60=4 2
               35450 clk=1 reset=1 dec=0 count60=4 2
               35500 clk=0 reset=1 dec=0 count60=4 2
               35550 clk=1 reset=1 dec=0 count60=4 2
               35600 clk=0 reset=1 dec=0 count60=4 2
               35650 clk=1 reset=1 dec=0 count60=4 1
               35700 clk=0 reset=1 dec=0 count60=4 1
               35750 clk=1 reset=1 dec=0 count60=4 1
               35800 clk=0 reset=1 dec=0 count60=4 1
               35850 clk=1 reset=1 dec=0 count60=4 1
               35900 clk=0 reset=1 dec=0 count60=4 1
               35950 clk=1 reset=1 dec=0 count60=4 1
               36000 clk=0 reset=1 dec=0 count60=4 1
               36050 clk=1 reset=1 dec=0 count60=4 0
               36100 clk=0 reset=1 dec=0 count60=4 0
               36150 clk=1 reset=1 dec=0 count60=4 0
               36200 clk=0 reset=1 dec=0 count60=4 0
               36250 clk=1 reset=1 dec=0 count60=4 0
               36300 clk=0 reset=1 dec=0 count60=4 0
               36350 clk=1 reset=1 dec=0 count60=4 0
               36400 clk=0 reset=1 dec=0 count60=4 0
               36450 clk=1 reset=1 dec=0 count60=3 9
               36500 clk=0 reset=1 dec=0 count60=3 9
               36550 clk=1 reset=1 dec=0 count60=3 9
               36600 clk=0 reset=1 dec=0 count60=3 9
               36650 clk=1 reset=1 dec=0 count60=3 9
               36700 clk=0 reset=1 dec=0 count60=3 9
               36750 clk=1 reset=1 dec=0 count60=3 9
               36800 clk=0 reset=1 dec=0 count60=3 9
               36850 clk=1 reset=1 dec=0 count60=3 8
               36900 clk=0 reset=1 dec=0 count60=3 8
               36950 clk=1 reset=1 dec=0 count60=3 8
               37000 clk=0 reset=1 dec=0 count60=3 8
               37050 clk=1 reset=1 dec=0 count60=3 8
               37100 clk=0 reset=1 dec=0 count60=3 8
               37150 clk=1 reset=1 dec=0 count60=3 8
               37200 clk=0 reset=1 dec=0 count60=3 8
               37250 clk=1 reset=1 dec=0 count60=3 7
               37300 clk=0 reset=1 dec=0 count60=3 7
               37350 clk=1 reset=1 dec=0 count60=3 7
               37400 clk=0 reset=1 dec=0 count60=3 7
               37450 clk=1 reset=1 dec=0 count60=3 7
               37500 clk=0 reset=1 dec=0 count60=3 7
               37550 clk=1 reset=1 dec=0 count60=3 7
               37600 clk=0 reset=1 dec=0 count60=3 7
               37650 clk=1 reset=1 dec=0 count60=3 6
               37700 clk=0 reset=1 dec=0 count60=3 6
               37750 clk=1 reset=1 dec=0 count60=3 6
               37800 clk=0 reset=1 dec=0 count60=3 6
               37850 clk=1 reset=1 dec=0 count60=3 6
               37900 clk=0 reset=1 dec=0 count60=3 6
               37950 clk=1 reset=1 dec=0 count60=3 6
               38000 clk=0 reset=1 dec=0 count60=3 6
               38050 clk=1 reset=1 dec=0 count60=3 5
               38100 clk=0 reset=1 dec=0 count60=3 5
               38150 clk=1 reset=1 dec=0 count60=3 5
               38200 clk=0 reset=1 dec=0 count60=3 5
               38250 clk=1 reset=1 dec=0 count60=3 5
               38300 clk=0 reset=1 dec=0 count60=3 5
               38350 clk=1 reset=1 dec=0 count60=3 5
               38400 clk=0 reset=1 dec=0 count60=3 5
               38450 clk=1 reset=1 dec=0 count60=3 4
               38500 clk=0 reset=1 dec=0 count60=3 4
               38550 clk=1 reset=1 dec=0 count60=3 4
               38600 clk=0 reset=1 dec=0 count60=3 4
               38650 clk=1 reset=1 dec=0 count60=3 4
               38700 clk=0 reset=1 dec=0 count60=3 4
               38750 clk=1 reset=1 dec=0 count60=3 4
               38800 clk=0 reset=1 dec=0 count60=3 4
               38850 clk=1 reset=1 dec=0 count60=3 3
               38900 clk=0 reset=1 dec=0 count60=3 3
               38950 clk=1 reset=1 dec=0 count60=3 3
               39000 clk=0 reset=1 dec=0 count60=3 3
               39050 clk=1 reset=1 dec=0 count60=3 3
               39100 clk=0 reset=1 dec=0 count60=3 3
               39150 clk=1 reset=1 dec=0 count60=3 3
               39200 clk=0 reset=1 dec=0 count60=3 3
               39250 clk=1 reset=1 dec=0 count60=3 2
               39300 clk=0 reset=1 dec=0 count60=3 2
               39350 clk=1 reset=1 dec=0 count60=3 2
               39400 clk=0 reset=1 dec=0 count60=3 2
               39450 clk=1 reset=1 dec=0 count60=3 2
               39500 clk=0 reset=1 dec=0 count60=3 2
               39550 clk=1 reset=1 dec=0 count60=3 2
               39600 clk=0 reset=1 dec=0 count60=3 2
               39650 clk=1 reset=1 dec=0 count60=3 1
               39700 clk=0 reset=1 dec=0 count60=3 1
               39750 clk=1 reset=1 dec=0 count60=3 1
               39800 clk=0 reset=1 dec=0 count60=3 1
               39850 clk=1 reset=1 dec=0 count60=3 1
               39900 clk=0 reset=1 dec=0 count60=3 1
               39950 clk=1 reset=1 dec=0 count60=3 1
               40000 clk=0 reset=1 dec=0 count60=3 1
               40050 clk=1 reset=1 dec=0 count60=3 0
               40100 clk=0 reset=1 dec=0 count60=3 0
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 28 15:26:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 15:26:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_CNT60_ALL_behav -key {Behavioral:sim_1:Functional:TEST_CNT60_ALL} -tclbatch {TEST_CNT60_ALL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_CNT60_ALL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
                   0 clk=0 reset=0 dec=1 count60=0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_CNT60_ALL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.078 ; gain = 0.000
run all
                  50 clk=1 reset=0 dec=1 count60=0 0
                 100 clk=0 reset=1 dec=1 count60=0 0
                 150 clk=1 reset=1 dec=1 count60=0 0
                 200 clk=0 reset=1 dec=1 count60=0 0
                 250 clk=1 reset=1 dec=1 count60=0 0
                 300 clk=0 reset=1 dec=1 count60=0 0
                 350 clk=1 reset=1 dec=1 count60=0 0
                 400 clk=0 reset=1 dec=1 count60=0 0
                 450 clk=1 reset=1 dec=1 count60=0 1
                 500 clk=0 reset=1 dec=1 count60=0 1
                 550 clk=1 reset=1 dec=1 count60=0 1
                 600 clk=0 reset=1 dec=1 count60=0 1
                 650 clk=1 reset=1 dec=1 count60=0 1
                 700 clk=0 reset=1 dec=1 count60=0 1
                 750 clk=1 reset=1 dec=1 count60=0 1
                 800 clk=0 reset=1 dec=1 count60=0 1
                 850 clk=1 reset=1 dec=1 count60=0 2
                 900 clk=0 reset=1 dec=1 count60=0 2
                 950 clk=1 reset=1 dec=1 count60=0 2
                1000 clk=0 reset=1 dec=1 count60=0 2
                1050 clk=1 reset=1 dec=1 count60=0 2
                1100 clk=0 reset=1 dec=1 count60=0 2
                1150 clk=1 reset=1 dec=1 count60=0 2
                1200 clk=0 reset=1 dec=1 count60=0 2
                1250 clk=1 reset=1 dec=1 count60=0 3
                1300 clk=0 reset=1 dec=1 count60=0 3
                1350 clk=1 reset=1 dec=1 count60=0 3
                1400 clk=0 reset=1 dec=1 count60=0 3
                1450 clk=1 reset=1 dec=1 count60=0 3
                1500 clk=0 reset=1 dec=1 count60=0 3
                1550 clk=1 reset=1 dec=1 count60=0 3
                1600 clk=0 reset=1 dec=1 count60=0 3
                1650 clk=1 reset=1 dec=1 count60=0 4
                1700 clk=0 reset=1 dec=1 count60=0 4
                1750 clk=1 reset=1 dec=1 count60=0 4
                1800 clk=0 reset=1 dec=1 count60=0 4
                1850 clk=1 reset=1 dec=1 count60=0 4
                1900 clk=0 reset=1 dec=1 count60=0 4
                1950 clk=1 reset=1 dec=1 count60=0 4
                2000 clk=0 reset=1 dec=1 count60=0 4
                2050 clk=1 reset=1 dec=1 count60=0 5
                2100 clk=0 reset=1 dec=1 count60=0 5
                2150 clk=1 reset=1 dec=1 count60=0 5
                2200 clk=0 reset=1 dec=1 count60=0 5
                2250 clk=1 reset=1 dec=1 count60=0 5
                2300 clk=0 reset=1 dec=1 count60=0 5
                2350 clk=1 reset=1 dec=1 count60=0 5
                2400 clk=0 reset=1 dec=1 count60=0 5
                2450 clk=1 reset=1 dec=1 count60=0 6
                2500 clk=0 reset=1 dec=1 count60=0 6
                2550 clk=1 reset=1 dec=1 count60=0 6
                2600 clk=0 reset=1 dec=1 count60=0 6
                2650 clk=1 reset=1 dec=1 count60=0 6
                2700 clk=0 reset=1 dec=1 count60=0 6
                2750 clk=1 reset=1 dec=1 count60=0 6
                2800 clk=0 reset=1 dec=1 count60=0 6
                2850 clk=1 reset=1 dec=1 count60=0 7
                2900 clk=0 reset=1 dec=1 count60=0 7
                2950 clk=1 reset=1 dec=1 count60=0 7
                3000 clk=0 reset=1 dec=1 count60=0 7
                3050 clk=1 reset=1 dec=1 count60=0 7
                3100 clk=0 reset=1 dec=1 count60=0 7
                3150 clk=1 reset=1 dec=1 count60=0 7
                3200 clk=0 reset=1 dec=1 count60=0 7
                3250 clk=1 reset=1 dec=1 count60=0 8
                3300 clk=0 reset=1 dec=1 count60=0 8
                3350 clk=1 reset=1 dec=1 count60=0 8
                3400 clk=0 reset=1 dec=1 count60=0 8
                3450 clk=1 reset=1 dec=1 count60=0 8
                3500 clk=0 reset=1 dec=1 count60=0 8
                3550 clk=1 reset=1 dec=1 count60=0 8
                3600 clk=0 reset=1 dec=1 count60=0 8
                3650 clk=1 reset=1 dec=1 count60=0 9
                3700 clk=0 reset=1 dec=1 count60=0 9
                3750 clk=1 reset=1 dec=1 count60=0 9
                3800 clk=0 reset=1 dec=1 count60=0 9
                3850 clk=1 reset=1 dec=1 count60=0 9
                3900 clk=0 reset=1 dec=1 count60=0 9
                3950 clk=1 reset=1 dec=1 count60=0 9
                4000 clk=0 reset=1 dec=1 count60=0 9
                4050 clk=1 reset=1 dec=1 count60=1 0
                4100 clk=0 reset=1 dec=1 count60=1 0
                4150 clk=1 reset=1 dec=1 count60=1 0
                4200 clk=0 reset=1 dec=1 count60=1 0
                4250 clk=1 reset=1 dec=1 count60=1 0
                4300 clk=0 reset=1 dec=1 count60=1 0
                4350 clk=1 reset=1 dec=1 count60=1 0
                4400 clk=0 reset=1 dec=1 count60=1 0
                4450 clk=1 reset=1 dec=1 count60=1 1
                4500 clk=0 reset=1 dec=1 count60=1 1
                4550 clk=1 reset=1 dec=1 count60=1 1
                4600 clk=0 reset=1 dec=1 count60=1 1
                4650 clk=1 reset=1 dec=1 count60=1 1
                4700 clk=0 reset=1 dec=1 count60=1 1
                4750 clk=1 reset=1 dec=1 count60=1 1
                4800 clk=0 reset=1 dec=1 count60=1 1
                4850 clk=1 reset=1 dec=1 count60=1 2
                4900 clk=0 reset=1 dec=1 count60=1 2
                4950 clk=1 reset=1 dec=1 count60=1 2
                5000 clk=0 reset=1 dec=1 count60=1 2
                5050 clk=1 reset=1 dec=1 count60=1 2
                5100 clk=0 reset=1 dec=1 count60=1 2
                5150 clk=1 reset=1 dec=1 count60=1 2
                5200 clk=0 reset=1 dec=1 count60=1 2
                5250 clk=1 reset=1 dec=1 count60=1 3
                5300 clk=0 reset=1 dec=1 count60=1 3
                5350 clk=1 reset=1 dec=1 count60=1 3
                5400 clk=0 reset=1 dec=1 count60=1 3
                5450 clk=1 reset=1 dec=1 count60=1 3
                5500 clk=0 reset=1 dec=1 count60=1 3
                5550 clk=1 reset=1 dec=1 count60=1 3
                5600 clk=0 reset=1 dec=1 count60=1 3
                5650 clk=1 reset=1 dec=1 count60=1 4
                5700 clk=0 reset=1 dec=1 count60=1 4
                5750 clk=1 reset=1 dec=1 count60=1 4
                5800 clk=0 reset=1 dec=1 count60=1 4
                5850 clk=1 reset=1 dec=1 count60=1 4
                5900 clk=0 reset=1 dec=1 count60=1 4
                5950 clk=1 reset=1 dec=1 count60=1 4
                6000 clk=0 reset=1 dec=1 count60=1 4
                6050 clk=1 reset=1 dec=1 count60=1 5
                6100 clk=0 reset=1 dec=1 count60=1 5
                6150 clk=1 reset=1 dec=1 count60=1 5
                6200 clk=0 reset=1 dec=1 count60=1 5
                6250 clk=1 reset=1 dec=1 count60=1 5
                6300 clk=0 reset=1 dec=1 count60=1 5
                6350 clk=1 reset=1 dec=1 count60=1 5
                6400 clk=0 reset=1 dec=1 count60=1 5
                6450 clk=1 reset=1 dec=1 count60=1 6
                6500 clk=0 reset=1 dec=1 count60=1 6
                6550 clk=1 reset=1 dec=1 count60=1 6
                6600 clk=0 reset=1 dec=1 count60=1 6
                6650 clk=1 reset=1 dec=1 count60=1 6
                6700 clk=0 reset=1 dec=1 count60=1 6
                6750 clk=1 reset=1 dec=1 count60=1 6
                6800 clk=0 reset=1 dec=1 count60=1 6
                6850 clk=1 reset=1 dec=1 count60=1 7
                6900 clk=0 reset=1 dec=1 count60=1 7
                6950 clk=1 reset=1 dec=1 count60=1 7
                7000 clk=0 reset=1 dec=1 count60=1 7
                7050 clk=1 reset=1 dec=1 count60=1 7
                7100 clk=0 reset=1 dec=1 count60=1 7
                7150 clk=1 reset=1 dec=1 count60=1 7
                7200 clk=0 reset=1 dec=1 count60=1 7
                7250 clk=1 reset=1 dec=1 count60=1 8
                7300 clk=0 reset=1 dec=1 count60=1 8
                7350 clk=1 reset=1 dec=1 count60=1 8
                7400 clk=0 reset=1 dec=1 count60=1 8
                7450 clk=1 reset=1 dec=1 count60=1 8
                7500 clk=0 reset=1 dec=1 count60=1 8
                7550 clk=1 reset=1 dec=1 count60=1 8
                7600 clk=0 reset=1 dec=1 count60=1 8
                7650 clk=1 reset=1 dec=1 count60=1 9
                7700 clk=0 reset=1 dec=1 count60=1 9
                7750 clk=1 reset=1 dec=1 count60=1 9
                7800 clk=0 reset=1 dec=1 count60=1 9
                7850 clk=1 reset=1 dec=1 count60=1 9
                7900 clk=0 reset=1 dec=1 count60=1 9
                7950 clk=1 reset=1 dec=1 count60=1 9
                8000 clk=0 reset=1 dec=1 count60=1 9
                8050 clk=1 reset=1 dec=1 count60=2 0
                8100 clk=0 reset=1 dec=1 count60=2 0
                8150 clk=1 reset=1 dec=1 count60=2 0
                8200 clk=0 reset=1 dec=1 count60=2 0
                8250 clk=1 reset=1 dec=1 count60=2 0
                8300 clk=0 reset=1 dec=1 count60=2 0
                8350 clk=1 reset=1 dec=1 count60=2 0
                8400 clk=0 reset=1 dec=1 count60=2 0
                8450 clk=1 reset=1 dec=1 count60=2 1
                8500 clk=0 reset=1 dec=1 count60=2 1
                8550 clk=1 reset=1 dec=1 count60=2 1
                8600 clk=0 reset=1 dec=1 count60=2 1
                8650 clk=1 reset=1 dec=1 count60=2 1
                8700 clk=0 reset=1 dec=1 count60=2 1
                8750 clk=1 reset=1 dec=1 count60=2 1
                8800 clk=0 reset=1 dec=1 count60=2 1
                8850 clk=1 reset=1 dec=1 count60=2 2
                8900 clk=0 reset=1 dec=1 count60=2 2
                8950 clk=1 reset=1 dec=1 count60=2 2
                9000 clk=0 reset=1 dec=1 count60=2 2
                9050 clk=1 reset=1 dec=1 count60=2 2
                9100 clk=0 reset=1 dec=1 count60=2 2
                9150 clk=1 reset=1 dec=1 count60=2 2
                9200 clk=0 reset=1 dec=1 count60=2 2
                9250 clk=1 reset=1 dec=1 count60=2 3
                9300 clk=0 reset=1 dec=1 count60=2 3
                9350 clk=1 reset=1 dec=1 count60=2 3
                9400 clk=0 reset=1 dec=1 count60=2 3
                9450 clk=1 reset=1 dec=1 count60=2 3
                9500 clk=0 reset=1 dec=1 count60=2 3
                9550 clk=1 reset=1 dec=1 count60=2 3
                9600 clk=0 reset=1 dec=1 count60=2 3
                9650 clk=1 reset=1 dec=1 count60=2 4
                9700 clk=0 reset=1 dec=1 count60=2 4
                9750 clk=1 reset=1 dec=1 count60=2 4
                9800 clk=0 reset=1 dec=1 count60=2 4
                9850 clk=1 reset=1 dec=1 count60=2 4
                9900 clk=0 reset=1 dec=1 count60=2 4
                9950 clk=1 reset=1 dec=1 count60=2 4
               10000 clk=0 reset=1 dec=1 count60=2 4
               10050 clk=1 reset=1 dec=1 count60=2 5
               10100 clk=0 reset=1 dec=1 count60=2 5
               10150 clk=1 reset=1 dec=1 count60=2 5
               10200 clk=0 reset=1 dec=1 count60=2 5
               10250 clk=1 reset=1 dec=1 count60=2 5
               10300 clk=0 reset=1 dec=1 count60=2 5
               10350 clk=1 reset=1 dec=1 count60=2 5
               10400 clk=0 reset=1 dec=1 count60=2 5
               10450 clk=1 reset=1 dec=1 count60=2 6
               10500 clk=0 reset=1 dec=1 count60=2 6
               10550 clk=1 reset=1 dec=1 count60=2 6
               10600 clk=0 reset=1 dec=1 count60=2 6
               10650 clk=1 reset=1 dec=1 count60=2 6
               10700 clk=0 reset=1 dec=1 count60=2 6
               10750 clk=1 reset=1 dec=1 count60=2 6
               10800 clk=0 reset=1 dec=1 count60=2 6
               10850 clk=1 reset=1 dec=1 count60=2 7
               10900 clk=0 reset=1 dec=1 count60=2 7
               10950 clk=1 reset=1 dec=1 count60=2 7
               11000 clk=0 reset=1 dec=1 count60=2 7
               11050 clk=1 reset=1 dec=1 count60=2 7
               11100 clk=0 reset=1 dec=1 count60=2 7
               11150 clk=1 reset=1 dec=1 count60=2 7
               11200 clk=0 reset=1 dec=1 count60=2 7
               11250 clk=1 reset=1 dec=1 count60=2 8
               11300 clk=0 reset=1 dec=1 count60=2 8
               11350 clk=1 reset=1 dec=1 count60=2 8
               11400 clk=0 reset=1 dec=1 count60=2 8
               11450 clk=1 reset=1 dec=1 count60=2 8
               11500 clk=0 reset=1 dec=1 count60=2 8
               11550 clk=1 reset=1 dec=1 count60=2 8
               11600 clk=0 reset=1 dec=1 count60=2 8
               11650 clk=1 reset=1 dec=1 count60=2 9
               11700 clk=0 reset=1 dec=1 count60=2 9
               11750 clk=1 reset=1 dec=1 count60=2 9
               11800 clk=0 reset=1 dec=1 count60=2 9
               11850 clk=1 reset=1 dec=1 count60=2 9
               11900 clk=0 reset=1 dec=1 count60=2 9
               11950 clk=1 reset=1 dec=1 count60=2 9
               12000 clk=0 reset=1 dec=1 count60=2 9
               12050 clk=1 reset=1 dec=1 count60=3 0
               12100 clk=0 reset=1 dec=1 count60=3 0
               12150 clk=1 reset=1 dec=1 count60=3 0
               12200 clk=0 reset=1 dec=1 count60=3 0
               12250 clk=1 reset=1 dec=1 count60=3 0
               12300 clk=0 reset=1 dec=1 count60=3 0
               12350 clk=1 reset=1 dec=1 count60=3 0
               12400 clk=0 reset=1 dec=1 count60=3 0
               12450 clk=1 reset=1 dec=1 count60=3 1
               12500 clk=0 reset=1 dec=1 count60=3 1
               12550 clk=1 reset=1 dec=1 count60=3 1
               12600 clk=0 reset=1 dec=1 count60=3 1
               12650 clk=1 reset=1 dec=1 count60=3 1
               12700 clk=0 reset=1 dec=1 count60=3 1
               12750 clk=1 reset=1 dec=1 count60=3 1
               12800 clk=0 reset=1 dec=1 count60=3 1
               12850 clk=1 reset=1 dec=1 count60=3 2
               12900 clk=0 reset=1 dec=1 count60=3 2
               12950 clk=1 reset=1 dec=1 count60=3 2
               13000 clk=0 reset=1 dec=1 count60=3 2
               13050 clk=1 reset=1 dec=1 count60=3 2
               13100 clk=0 reset=1 dec=1 count60=3 2
               13150 clk=1 reset=1 dec=1 count60=3 2
               13200 clk=0 reset=1 dec=1 count60=3 2
               13250 clk=1 reset=1 dec=1 count60=3 3
               13300 clk=0 reset=1 dec=1 count60=3 3
               13350 clk=1 reset=1 dec=1 count60=3 3
               13400 clk=0 reset=1 dec=1 count60=3 3
               13450 clk=1 reset=1 dec=1 count60=3 3
               13500 clk=0 reset=1 dec=1 count60=3 3
               13550 clk=1 reset=1 dec=1 count60=3 3
               13600 clk=0 reset=1 dec=1 count60=3 3
               13650 clk=1 reset=1 dec=1 count60=3 4
               13700 clk=0 reset=1 dec=1 count60=3 4
               13750 clk=1 reset=1 dec=1 count60=3 4
               13800 clk=0 reset=1 dec=1 count60=3 4
               13850 clk=1 reset=1 dec=1 count60=3 4
               13900 clk=0 reset=1 dec=1 count60=3 4
               13950 clk=1 reset=1 dec=1 count60=3 4
               14000 clk=0 reset=1 dec=1 count60=3 4
               14050 clk=1 reset=1 dec=1 count60=3 5
               14100 clk=0 reset=1 dec=1 count60=3 5
               14150 clk=1 reset=1 dec=1 count60=3 5
               14200 clk=0 reset=1 dec=1 count60=3 5
               14250 clk=1 reset=1 dec=1 count60=3 5
               14300 clk=0 reset=1 dec=1 count60=3 5
               14350 clk=1 reset=1 dec=1 count60=3 5
               14400 clk=0 reset=1 dec=1 count60=3 5
               14450 clk=1 reset=1 dec=1 count60=3 6
               14500 clk=0 reset=1 dec=1 count60=3 6
               14550 clk=1 reset=1 dec=1 count60=3 6
               14600 clk=0 reset=1 dec=1 count60=3 6
               14650 clk=1 reset=1 dec=1 count60=3 6
               14700 clk=0 reset=1 dec=1 count60=3 6
               14750 clk=1 reset=1 dec=1 count60=3 6
               14800 clk=0 reset=1 dec=1 count60=3 6
               14850 clk=1 reset=1 dec=1 count60=3 7
               14900 clk=0 reset=1 dec=1 count60=3 7
               14950 clk=1 reset=1 dec=1 count60=3 7
               15000 clk=0 reset=1 dec=1 count60=3 7
               15050 clk=1 reset=1 dec=1 count60=3 7
               15100 clk=0 reset=1 dec=1 count60=3 7
               15150 clk=1 reset=1 dec=1 count60=3 7
               15200 clk=0 reset=1 dec=1 count60=3 7
               15250 clk=1 reset=1 dec=1 count60=3 8
               15300 clk=0 reset=1 dec=1 count60=3 8
               15350 clk=1 reset=1 dec=1 count60=3 8
               15400 clk=0 reset=1 dec=1 count60=3 8
               15450 clk=1 reset=1 dec=1 count60=3 8
               15500 clk=0 reset=1 dec=1 count60=3 8
               15550 clk=1 reset=1 dec=1 count60=3 8
               15600 clk=0 reset=1 dec=1 count60=3 8
               15650 clk=1 reset=1 dec=1 count60=3 9
               15700 clk=0 reset=1 dec=1 count60=3 9
               15750 clk=1 reset=1 dec=1 count60=3 9
               15800 clk=0 reset=1 dec=1 count60=3 9
               15850 clk=1 reset=1 dec=1 count60=3 9
               15900 clk=0 reset=1 dec=1 count60=3 9
               15950 clk=1 reset=1 dec=1 count60=3 9
               16000 clk=0 reset=1 dec=1 count60=3 9
               16050 clk=1 reset=1 dec=1 count60=4 0
               16100 clk=0 reset=1 dec=1 count60=4 0
               16150 clk=1 reset=1 dec=1 count60=4 0
               16200 clk=0 reset=1 dec=1 count60=4 0
               16250 clk=1 reset=1 dec=1 count60=4 0
               16300 clk=0 reset=1 dec=1 count60=4 0
               16350 clk=1 reset=1 dec=1 count60=4 0
               16400 clk=0 reset=1 dec=1 count60=4 0
               16450 clk=1 reset=1 dec=1 count60=4 1
               16500 clk=0 reset=1 dec=1 count60=4 1
               16550 clk=1 reset=1 dec=1 count60=4 1
               16600 clk=0 reset=1 dec=1 count60=4 1
               16650 clk=1 reset=1 dec=1 count60=4 1
               16700 clk=0 reset=1 dec=1 count60=4 1
               16750 clk=1 reset=1 dec=1 count60=4 1
               16800 clk=0 reset=1 dec=1 count60=4 1
               16850 clk=1 reset=1 dec=1 count60=4 2
               16900 clk=0 reset=1 dec=1 count60=4 2
               16950 clk=1 reset=1 dec=1 count60=4 2
               17000 clk=0 reset=1 dec=1 count60=4 2
               17050 clk=1 reset=1 dec=1 count60=4 2
               17100 clk=0 reset=1 dec=1 count60=4 2
               17150 clk=1 reset=1 dec=1 count60=4 2
               17200 clk=0 reset=1 dec=1 count60=4 2
               17250 clk=1 reset=1 dec=1 count60=4 3
               17300 clk=0 reset=1 dec=1 count60=4 3
               17350 clk=1 reset=1 dec=1 count60=4 3
               17400 clk=0 reset=1 dec=1 count60=4 3
               17450 clk=1 reset=1 dec=1 count60=4 3
               17500 clk=0 reset=1 dec=1 count60=4 3
               17550 clk=1 reset=1 dec=1 count60=4 3
               17600 clk=0 reset=1 dec=1 count60=4 3
               17650 clk=1 reset=1 dec=1 count60=4 4
               17700 clk=0 reset=1 dec=1 count60=4 4
               17750 clk=1 reset=1 dec=1 count60=4 4
               17800 clk=0 reset=1 dec=1 count60=4 4
               17850 clk=1 reset=1 dec=1 count60=4 4
               17900 clk=0 reset=1 dec=1 count60=4 4
               17950 clk=1 reset=1 dec=1 count60=4 4
               18000 clk=0 reset=1 dec=1 count60=4 4
               18050 clk=1 reset=1 dec=1 count60=4 5
               18100 clk=0 reset=1 dec=1 count60=4 5
               18150 clk=1 reset=1 dec=1 count60=4 5
               18200 clk=0 reset=1 dec=1 count60=4 5
               18250 clk=1 reset=1 dec=1 count60=4 5
               18300 clk=0 reset=1 dec=1 count60=4 5
               18350 clk=1 reset=1 dec=1 count60=4 5
               18400 clk=0 reset=1 dec=1 count60=4 5
               18450 clk=1 reset=1 dec=1 count60=4 6
               18500 clk=0 reset=1 dec=1 count60=4 6
               18550 clk=1 reset=1 dec=1 count60=4 6
               18600 clk=0 reset=1 dec=1 count60=4 6
               18650 clk=1 reset=1 dec=1 count60=4 6
               18700 clk=0 reset=1 dec=1 count60=4 6
               18750 clk=1 reset=1 dec=1 count60=4 6
               18800 clk=0 reset=1 dec=1 count60=4 6
               18850 clk=1 reset=1 dec=1 count60=4 7
               18900 clk=0 reset=1 dec=1 count60=4 7
               18950 clk=1 reset=1 dec=1 count60=4 7
               19000 clk=0 reset=1 dec=1 count60=4 7
               19050 clk=1 reset=1 dec=1 count60=4 7
               19100 clk=0 reset=1 dec=1 count60=4 7
               19150 clk=1 reset=1 dec=1 count60=4 7
               19200 clk=0 reset=1 dec=1 count60=4 7
               19250 clk=1 reset=1 dec=1 count60=4 8
               19300 clk=0 reset=1 dec=1 count60=4 8
               19350 clk=1 reset=1 dec=1 count60=4 8
               19400 clk=0 reset=1 dec=1 count60=4 8
               19450 clk=1 reset=1 dec=1 count60=4 8
               19500 clk=0 reset=1 dec=1 count60=4 8
               19550 clk=1 reset=1 dec=1 count60=4 8
               19600 clk=0 reset=1 dec=1 count60=4 8
               19650 clk=1 reset=1 dec=1 count60=4 9
               19700 clk=0 reset=1 dec=1 count60=4 9
               19750 clk=1 reset=1 dec=1 count60=4 9
               19800 clk=0 reset=1 dec=1 count60=4 9
               19850 clk=1 reset=1 dec=1 count60=4 9
               19900 clk=0 reset=1 dec=1 count60=4 9
               19950 clk=1 reset=1 dec=1 count60=4 9
               20000 clk=0 reset=1 dec=1 count60=4 9
               20050 clk=1 reset=1 dec=1 count60=5 0
               20100 clk=0 reset=1 dec=1 count60=5 0
               20150 clk=1 reset=1 dec=1 count60=5 0
               20200 clk=0 reset=1 dec=1 count60=5 0
               20250 clk=1 reset=1 dec=1 count60=5 0
               20300 clk=0 reset=1 dec=1 count60=5 0
               20350 clk=1 reset=1 dec=1 count60=5 0
               20400 clk=0 reset=1 dec=1 count60=5 0
               20450 clk=1 reset=1 dec=1 count60=5 1
               20500 clk=0 reset=1 dec=1 count60=5 1
               20550 clk=1 reset=1 dec=1 count60=5 1
               20600 clk=0 reset=1 dec=1 count60=5 1
               20650 clk=1 reset=1 dec=1 count60=5 1
               20700 clk=0 reset=1 dec=1 count60=5 1
               20750 clk=1 reset=1 dec=1 count60=5 1
               20800 clk=0 reset=1 dec=1 count60=5 1
               20850 clk=1 reset=1 dec=1 count60=5 2
               20900 clk=0 reset=1 dec=1 count60=5 2
               20950 clk=1 reset=1 dec=1 count60=5 2
               21000 clk=0 reset=1 dec=1 count60=5 2
               21050 clk=1 reset=1 dec=1 count60=5 2
               21100 clk=0 reset=1 dec=1 count60=5 2
               21150 clk=1 reset=1 dec=1 count60=5 2
               21200 clk=0 reset=1 dec=1 count60=5 2
               21250 clk=1 reset=1 dec=1 count60=5 3
               21300 clk=0 reset=1 dec=1 count60=5 3
               21350 clk=1 reset=1 dec=1 count60=5 3
               21400 clk=0 reset=1 dec=1 count60=5 3
               21450 clk=1 reset=1 dec=1 count60=5 3
               21500 clk=0 reset=1 dec=1 count60=5 3
               21550 clk=1 reset=1 dec=1 count60=5 3
               21600 clk=0 reset=1 dec=1 count60=5 3
               21650 clk=1 reset=1 dec=1 count60=5 4
               21700 clk=0 reset=1 dec=1 count60=5 4
               21750 clk=1 reset=1 dec=1 count60=5 4
               21800 clk=0 reset=1 dec=1 count60=5 4
               21850 clk=1 reset=1 dec=1 count60=5 4
               21900 clk=0 reset=1 dec=1 count60=5 4
               21950 clk=1 reset=1 dec=1 count60=5 4
               22000 clk=0 reset=1 dec=1 count60=5 4
               22050 clk=1 reset=1 dec=1 count60=5 5
               22100 clk=0 reset=1 dec=1 count60=5 5
               22150 clk=1 reset=1 dec=1 count60=5 5
               22200 clk=0 reset=1 dec=1 count60=5 5
               22250 clk=1 reset=1 dec=1 count60=5 5
               22300 clk=0 reset=1 dec=1 count60=5 5
               22350 clk=1 reset=1 dec=1 count60=5 5
               22400 clk=0 reset=1 dec=1 count60=5 5
               22450 clk=1 reset=1 dec=1 count60=5 6
               22500 clk=0 reset=1 dec=1 count60=5 6
               22550 clk=1 reset=1 dec=1 count60=5 6
               22600 clk=0 reset=1 dec=1 count60=5 6
               22650 clk=1 reset=1 dec=1 count60=5 6
               22700 clk=0 reset=1 dec=1 count60=5 6
               22750 clk=1 reset=1 dec=1 count60=5 6
               22800 clk=0 reset=1 dec=1 count60=5 6
               22850 clk=1 reset=1 dec=1 count60=5 7
               22900 clk=0 reset=1 dec=1 count60=5 7
               22950 clk=1 reset=1 dec=1 count60=5 7
               23000 clk=0 reset=1 dec=1 count60=5 7
               23050 clk=1 reset=1 dec=1 count60=5 7
               23100 clk=0 reset=1 dec=1 count60=5 7
               23150 clk=1 reset=1 dec=1 count60=5 7
               23200 clk=0 reset=1 dec=1 count60=5 7
               23250 clk=1 reset=1 dec=1 count60=5 8
               23300 clk=0 reset=1 dec=1 count60=5 8
               23350 clk=1 reset=1 dec=1 count60=5 8
               23400 clk=0 reset=1 dec=1 count60=5 8
               23450 clk=1 reset=1 dec=1 count60=5 8
               23500 clk=0 reset=1 dec=1 count60=5 8
               23550 clk=1 reset=1 dec=1 count60=5 8
               23600 clk=0 reset=1 dec=1 count60=5 8
               23650 clk=1 reset=1 dec=1 count60=5 9
               23700 clk=0 reset=1 dec=1 count60=5 9
               23750 clk=1 reset=1 dec=1 count60=5 9
               23800 clk=0 reset=1 dec=1 count60=5 9
               23850 clk=1 reset=1 dec=1 count60=5 9
               23900 clk=0 reset=1 dec=1 count60=5 9
               23950 clk=1 reset=1 dec=1 count60=5 9
               24000 clk=0 reset=1 dec=1 count60=5 9
               24050 clk=1 reset=1 dec=1 count60=0 0
               24100 clk=0 reset=1 dec=1 count60=0 0
               24150 clk=1 reset=1 dec=1 count60=0 0
               24200 clk=0 reset=1 dec=1 count60=0 0
               24250 clk=1 reset=1 dec=1 count60=0 0
               24300 clk=0 reset=1 dec=1 count60=0 0
               24350 clk=1 reset=1 dec=1 count60=0 0
               24400 clk=0 reset=1 dec=1 count60=0 0
               24450 clk=1 reset=1 dec=1 count60=0 1
               24500 clk=0 reset=1 dec=1 count60=0 1
               24550 clk=1 reset=1 dec=1 count60=0 1
               24600 clk=0 reset=1 dec=1 count60=0 1
               24650 clk=1 reset=1 dec=1 count60=0 1
               24700 clk=0 reset=1 dec=1 count60=0 1
               24750 clk=1 reset=1 dec=1 count60=0 1
               24800 clk=0 reset=1 dec=1 count60=0 1
               24850 clk=1 reset=1 dec=1 count60=0 2
               24900 clk=0 reset=1 dec=1 count60=0 2
               24950 clk=1 reset=1 dec=1 count60=0 2
               25000 clk=0 reset=1 dec=1 count60=0 2
               25050 clk=1 reset=1 dec=1 count60=0 2
               25100 clk=0 reset=1 dec=1 count60=0 2
               25150 clk=1 reset=1 dec=1 count60=0 2
               25200 clk=0 reset=1 dec=1 count60=0 2
               25250 clk=1 reset=1 dec=1 count60=0 3
               25300 clk=0 reset=1 dec=1 count60=0 3
               25350 clk=1 reset=1 dec=1 count60=0 3
               25400 clk=0 reset=1 dec=1 count60=0 3
               25450 clk=1 reset=1 dec=1 count60=0 3
               25500 clk=0 reset=1 dec=1 count60=0 3
               25550 clk=1 reset=1 dec=1 count60=0 3
               25600 clk=0 reset=1 dec=1 count60=0 3
               25650 clk=1 reset=1 dec=1 count60=0 4
               25700 clk=0 reset=1 dec=1 count60=0 4
               25750 clk=1 reset=1 dec=1 count60=0 4
               25800 clk=0 reset=1 dec=1 count60=0 4
               25850 clk=1 reset=1 dec=1 count60=0 4
               25900 clk=0 reset=1 dec=1 count60=0 4
               25950 clk=1 reset=1 dec=1 count60=0 4
               26000 clk=0 reset=1 dec=1 count60=0 4
               26050 clk=1 reset=1 dec=1 count60=0 5
               26100 clk=0 reset=1 dec=0 count60=0 5
               26150 clk=1 reset=1 dec=0 count60=0 5
               26200 clk=0 reset=1 dec=0 count60=0 5
               26250 clk=1 reset=1 dec=0 count60=0 5
               26300 clk=0 reset=1 dec=0 count60=0 5
               26350 clk=1 reset=1 dec=0 count60=0 5
               26400 clk=0 reset=1 dec=0 count60=0 5
               26450 clk=1 reset=1 dec=0 count60=0 4
               26500 clk=0 reset=1 dec=0 count60=0 4
               26550 clk=1 reset=1 dec=0 count60=0 4
               26600 clk=0 reset=1 dec=0 count60=0 4
               26650 clk=1 reset=1 dec=0 count60=0 4
               26700 clk=0 reset=1 dec=0 count60=0 4
               26750 clk=1 reset=1 dec=0 count60=0 4
               26800 clk=0 reset=1 dec=0 count60=0 4
               26850 clk=1 reset=1 dec=0 count60=0 3
               26900 clk=0 reset=1 dec=0 count60=0 3
               26950 clk=1 reset=1 dec=0 count60=0 3
               27000 clk=0 reset=1 dec=0 count60=0 3
               27050 clk=1 reset=1 dec=0 count60=0 3
               27100 clk=0 reset=1 dec=0 count60=0 3
               27150 clk=1 reset=1 dec=0 count60=0 3
               27200 clk=0 reset=1 dec=0 count60=0 3
               27250 clk=1 reset=1 dec=0 count60=0 2
               27300 clk=0 reset=1 dec=0 count60=0 2
               27350 clk=1 reset=1 dec=0 count60=0 2
               27400 clk=0 reset=1 dec=0 count60=0 2
               27450 clk=1 reset=1 dec=0 count60=0 2
               27500 clk=0 reset=1 dec=0 count60=0 2
               27550 clk=1 reset=1 dec=0 count60=0 2
               27600 clk=0 reset=1 dec=0 count60=0 2
               27650 clk=1 reset=1 dec=0 count60=0 1
               27700 clk=0 reset=1 dec=0 count60=0 1
               27750 clk=1 reset=1 dec=0 count60=0 1
               27800 clk=0 reset=1 dec=0 count60=0 1
               27850 clk=1 reset=1 dec=0 count60=0 1
               27900 clk=0 reset=1 dec=0 count60=0 1
               27950 clk=1 reset=1 dec=0 count60=0 1
               28000 clk=0 reset=1 dec=0 count60=0 1
               28050 clk=1 reset=1 dec=0 count60=0 0
               28100 clk=0 reset=1 dec=0 count60=0 0
               28150 clk=1 reset=1 dec=0 count60=0 0
               28200 clk=0 reset=1 dec=0 count60=0 0
               28250 clk=1 reset=1 dec=0 count60=0 0
               28300 clk=0 reset=1 dec=0 count60=0 0
               28350 clk=1 reset=1 dec=0 count60=0 0
               28400 clk=0 reset=1 dec=0 count60=0 0
               28450 clk=1 reset=1 dec=0 count60=5 9
               28500 clk=0 reset=1 dec=0 count60=5 9
               28550 clk=1 reset=1 dec=0 count60=5 9
               28600 clk=0 reset=1 dec=0 count60=5 9
               28650 clk=1 reset=1 dec=0 count60=5 9
               28700 clk=0 reset=1 dec=0 count60=5 9
               28750 clk=1 reset=1 dec=0 count60=5 9
               28800 clk=0 reset=1 dec=0 count60=5 9
               28850 clk=1 reset=1 dec=0 count60=5 8
               28900 clk=0 reset=1 dec=0 count60=5 8
               28950 clk=1 reset=1 dec=0 count60=5 8
               29000 clk=0 reset=1 dec=0 count60=5 8
               29050 clk=1 reset=1 dec=0 count60=5 8
               29100 clk=0 reset=1 dec=0 count60=5 8
               29150 clk=1 reset=1 dec=0 count60=5 8
               29200 clk=0 reset=1 dec=0 count60=5 8
               29250 clk=1 reset=1 dec=0 count60=5 7
               29300 clk=0 reset=1 dec=0 count60=5 7
               29350 clk=1 reset=1 dec=0 count60=5 7
               29400 clk=0 reset=1 dec=0 count60=5 7
               29450 clk=1 reset=1 dec=0 count60=5 7
               29500 clk=0 reset=1 dec=0 count60=5 7
               29550 clk=1 reset=1 dec=0 count60=5 7
               29600 clk=0 reset=1 dec=0 count60=5 7
               29650 clk=1 reset=1 dec=0 count60=5 6
               29700 clk=0 reset=1 dec=0 count60=5 6
               29750 clk=1 reset=1 dec=0 count60=5 6
               29800 clk=0 reset=1 dec=0 count60=5 6
               29850 clk=1 reset=1 dec=0 count60=5 6
               29900 clk=0 reset=1 dec=0 count60=5 6
               29950 clk=1 reset=1 dec=0 count60=5 6
               30000 clk=0 reset=1 dec=0 count60=5 6
               30050 clk=1 reset=1 dec=0 count60=5 5
$finish called at time : 30100 ns : File "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" Line 20
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav
Could not remove the obj directory: boost::filesystem::remove: vZXt@CANZXBvZXgpB: "xsim.dir/TEST_CNT60_ALL_behav/obj\xsim_1.c"

INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 28 15:33:31 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 15:33:31 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_CNT60_ALL_behav -key {Behavioral:sim_1:Functional:TEST_CNT60_ALL} -tclbatch {TEST_CNT60_ALL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_CNT60_ALL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
                   0 clk=0 reset=0 dec=1 count60=0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_CNT60_ALL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.078 ; gain = 0.000
run all
                  50 clk=1 reset=0 dec=1 count60=0 0
                 100 clk=0 reset=1 dec=1 count60=0 0
                 150 clk=1 reset=1 dec=1 count60=0 0
                 200 clk=0 reset=1 dec=1 count60=0 0
                 250 clk=1 reset=1 dec=1 count60=0 0
                 300 clk=0 reset=1 dec=1 count60=0 0
                 350 clk=1 reset=1 dec=1 count60=0 0
                 400 clk=0 reset=1 dec=1 count60=0 0
                 450 clk=1 reset=1 dec=1 count60=0 1
                 500 clk=0 reset=1 dec=1 count60=0 1
                 550 clk=1 reset=1 dec=1 count60=0 1
                 600 clk=0 reset=1 dec=1 count60=0 1
                 650 clk=1 reset=1 dec=1 count60=0 1
                 700 clk=0 reset=1 dec=1 count60=0 1
                 750 clk=1 reset=1 dec=1 count60=0 1
                 800 clk=0 reset=1 dec=1 count60=0 1
                 850 clk=1 reset=1 dec=1 count60=0 2
                 900 clk=0 reset=1 dec=1 count60=0 2
                 950 clk=1 reset=1 dec=1 count60=0 2
                1000 clk=0 reset=1 dec=1 count60=0 2
                1050 clk=1 reset=1 dec=1 count60=0 2
                1100 clk=0 reset=1 dec=1 count60=0 2
                1150 clk=1 reset=1 dec=1 count60=0 2
                1200 clk=0 reset=1 dec=1 count60=0 2
                1250 clk=1 reset=1 dec=1 count60=0 3
                1300 clk=0 reset=1 dec=1 count60=0 3
                1350 clk=1 reset=1 dec=1 count60=0 3
                1400 clk=0 reset=1 dec=1 count60=0 3
                1450 clk=1 reset=1 dec=1 count60=0 3
                1500 clk=0 reset=1 dec=1 count60=0 3
                1550 clk=1 reset=1 dec=1 count60=0 3
                1600 clk=0 reset=1 dec=1 count60=0 3
                1650 clk=1 reset=1 dec=1 count60=0 4
                1700 clk=0 reset=1 dec=1 count60=0 4
                1750 clk=1 reset=1 dec=1 count60=0 4
                1800 clk=0 reset=1 dec=1 count60=0 4
                1850 clk=1 reset=1 dec=1 count60=0 4
                1900 clk=0 reset=1 dec=1 count60=0 4
                1950 clk=1 reset=1 dec=1 count60=0 4
                2000 clk=0 reset=1 dec=1 count60=0 4
                2050 clk=1 reset=1 dec=1 count60=0 5
                2100 clk=0 reset=1 dec=1 count60=0 5
                2150 clk=1 reset=1 dec=1 count60=0 5
                2200 clk=0 reset=1 dec=1 count60=0 5
                2250 clk=1 reset=1 dec=1 count60=0 5
                2300 clk=0 reset=1 dec=1 count60=0 5
                2350 clk=1 reset=1 dec=1 count60=0 5
                2400 clk=0 reset=1 dec=1 count60=0 5
                2450 clk=1 reset=1 dec=1 count60=0 6
                2500 clk=0 reset=1 dec=1 count60=0 6
                2550 clk=1 reset=1 dec=1 count60=0 6
                2600 clk=0 reset=1 dec=1 count60=0 6
                2650 clk=1 reset=1 dec=1 count60=0 6
                2700 clk=0 reset=1 dec=1 count60=0 6
                2750 clk=1 reset=1 dec=1 count60=0 6
                2800 clk=0 reset=1 dec=1 count60=0 6
                2850 clk=1 reset=1 dec=1 count60=0 7
                2900 clk=0 reset=1 dec=1 count60=0 7
                2950 clk=1 reset=1 dec=1 count60=0 7
                3000 clk=0 reset=1 dec=1 count60=0 7
                3050 clk=1 reset=1 dec=1 count60=0 7
                3100 clk=0 reset=1 dec=1 count60=0 7
                3150 clk=1 reset=1 dec=1 count60=0 7
                3200 clk=0 reset=1 dec=1 count60=0 7
                3250 clk=1 reset=1 dec=1 count60=0 8
                3300 clk=0 reset=1 dec=1 count60=0 8
                3350 clk=1 reset=1 dec=1 count60=0 8
                3400 clk=0 reset=1 dec=1 count60=0 8
                3450 clk=1 reset=1 dec=1 count60=0 8
                3500 clk=0 reset=1 dec=1 count60=0 8
                3550 clk=1 reset=1 dec=1 count60=0 8
                3600 clk=0 reset=1 dec=1 count60=0 8
                3650 clk=1 reset=1 dec=1 count60=0 9
                3700 clk=0 reset=1 dec=1 count60=0 9
                3750 clk=1 reset=1 dec=1 count60=0 9
                3800 clk=0 reset=1 dec=1 count60=0 9
                3850 clk=1 reset=1 dec=1 count60=0 9
                3900 clk=0 reset=1 dec=1 count60=0 9
                3950 clk=1 reset=1 dec=1 count60=0 9
                4000 clk=0 reset=1 dec=1 count60=0 9
                4050 clk=1 reset=1 dec=1 count60=1 0
                4100 clk=0 reset=1 dec=1 count60=1 0
                4150 clk=1 reset=1 dec=1 count60=1 0
                4200 clk=0 reset=1 dec=1 count60=1 0
                4250 clk=1 reset=1 dec=1 count60=1 0
                4300 clk=0 reset=1 dec=1 count60=1 0
                4350 clk=1 reset=1 dec=1 count60=1 0
                4400 clk=0 reset=1 dec=1 count60=1 0
                4450 clk=1 reset=1 dec=1 count60=1 1
                4500 clk=0 reset=1 dec=1 count60=1 1
                4550 clk=1 reset=1 dec=1 count60=1 1
                4600 clk=0 reset=1 dec=1 count60=1 1
                4650 clk=1 reset=1 dec=1 count60=1 1
                4700 clk=0 reset=1 dec=1 count60=1 1
                4750 clk=1 reset=1 dec=1 count60=1 1
                4800 clk=0 reset=1 dec=1 count60=1 1
                4850 clk=1 reset=1 dec=1 count60=1 2
                4900 clk=0 reset=1 dec=1 count60=1 2
                4950 clk=1 reset=1 dec=1 count60=1 2
                5000 clk=0 reset=1 dec=1 count60=1 2
                5050 clk=1 reset=1 dec=1 count60=1 2
                5100 clk=0 reset=1 dec=1 count60=1 2
                5150 clk=1 reset=1 dec=1 count60=1 2
                5200 clk=0 reset=1 dec=1 count60=1 2
                5250 clk=1 reset=1 dec=1 count60=1 3
                5300 clk=0 reset=1 dec=1 count60=1 3
                5350 clk=1 reset=1 dec=1 count60=1 3
                5400 clk=0 reset=1 dec=1 count60=1 3
                5450 clk=1 reset=1 dec=1 count60=1 3
                5500 clk=0 reset=1 dec=1 count60=1 3
                5550 clk=1 reset=1 dec=1 count60=1 3
                5600 clk=0 reset=1 dec=1 count60=1 3
                5650 clk=1 reset=1 dec=1 count60=1 4
                5700 clk=0 reset=1 dec=1 count60=1 4
                5750 clk=1 reset=1 dec=1 count60=1 4
                5800 clk=0 reset=1 dec=1 count60=1 4
                5850 clk=1 reset=1 dec=1 count60=1 4
                5900 clk=0 reset=1 dec=1 count60=1 4
                5950 clk=1 reset=1 dec=1 count60=1 4
                6000 clk=0 reset=1 dec=1 count60=1 4
                6050 clk=1 reset=1 dec=1 count60=1 5
                6100 clk=0 reset=1 dec=1 count60=1 5
                6150 clk=1 reset=1 dec=1 count60=1 5
                6200 clk=0 reset=1 dec=1 count60=1 5
                6250 clk=1 reset=1 dec=1 count60=1 5
                6300 clk=0 reset=1 dec=1 count60=1 5
                6350 clk=1 reset=1 dec=1 count60=1 5
                6400 clk=0 reset=1 dec=1 count60=1 5
                6450 clk=1 reset=1 dec=1 count60=1 6
                6500 clk=0 reset=1 dec=1 count60=1 6
                6550 clk=1 reset=1 dec=1 count60=1 6
                6600 clk=0 reset=1 dec=1 count60=1 6
                6650 clk=1 reset=1 dec=1 count60=1 6
                6700 clk=0 reset=1 dec=1 count60=1 6
                6750 clk=1 reset=1 dec=1 count60=1 6
                6800 clk=0 reset=1 dec=1 count60=1 6
                6850 clk=1 reset=1 dec=1 count60=1 7
                6900 clk=0 reset=1 dec=1 count60=1 7
                6950 clk=1 reset=1 dec=1 count60=1 7
                7000 clk=0 reset=1 dec=1 count60=1 7
                7050 clk=1 reset=1 dec=1 count60=1 7
                7100 clk=0 reset=1 dec=1 count60=1 7
                7150 clk=1 reset=1 dec=1 count60=1 7
                7200 clk=0 reset=1 dec=1 count60=1 7
                7250 clk=1 reset=1 dec=1 count60=1 8
                7300 clk=0 reset=1 dec=1 count60=1 8
                7350 clk=1 reset=1 dec=1 count60=1 8
                7400 clk=0 reset=1 dec=1 count60=1 8
                7450 clk=1 reset=1 dec=1 count60=1 8
                7500 clk=0 reset=1 dec=1 count60=1 8
                7550 clk=1 reset=1 dec=1 count60=1 8
                7600 clk=0 reset=1 dec=1 count60=1 8
                7650 clk=1 reset=1 dec=1 count60=1 9
                7700 clk=0 reset=1 dec=1 count60=1 9
                7750 clk=1 reset=1 dec=1 count60=1 9
                7800 clk=0 reset=1 dec=1 count60=1 9
                7850 clk=1 reset=1 dec=1 count60=1 9
                7900 clk=0 reset=1 dec=1 count60=1 9
                7950 clk=1 reset=1 dec=1 count60=1 9
                8000 clk=0 reset=1 dec=1 count60=1 9
                8050 clk=1 reset=1 dec=1 count60=2 0
                8100 clk=0 reset=1 dec=1 count60=2 0
                8150 clk=1 reset=1 dec=1 count60=2 0
                8200 clk=0 reset=1 dec=1 count60=2 0
                8250 clk=1 reset=1 dec=1 count60=2 0
                8300 clk=0 reset=1 dec=1 count60=2 0
                8350 clk=1 reset=1 dec=1 count60=2 0
                8400 clk=0 reset=1 dec=1 count60=2 0
                8450 clk=1 reset=1 dec=1 count60=2 1
                8500 clk=0 reset=1 dec=1 count60=2 1
                8550 clk=1 reset=1 dec=1 count60=2 1
                8600 clk=0 reset=1 dec=1 count60=2 1
                8650 clk=1 reset=1 dec=1 count60=2 1
                8700 clk=0 reset=1 dec=1 count60=2 1
                8750 clk=1 reset=1 dec=1 count60=2 1
                8800 clk=0 reset=1 dec=1 count60=2 1
                8850 clk=1 reset=1 dec=1 count60=2 2
                8900 clk=0 reset=1 dec=1 count60=2 2
                8950 clk=1 reset=1 dec=1 count60=2 2
                9000 clk=0 reset=1 dec=1 count60=2 2
                9050 clk=1 reset=1 dec=1 count60=2 2
                9100 clk=0 reset=1 dec=1 count60=2 2
                9150 clk=1 reset=1 dec=1 count60=2 2
                9200 clk=0 reset=1 dec=1 count60=2 2
                9250 clk=1 reset=1 dec=1 count60=2 3
                9300 clk=0 reset=1 dec=1 count60=2 3
                9350 clk=1 reset=1 dec=1 count60=2 3
                9400 clk=0 reset=1 dec=1 count60=2 3
                9450 clk=1 reset=1 dec=1 count60=2 3
                9500 clk=0 reset=1 dec=1 count60=2 3
                9550 clk=1 reset=1 dec=1 count60=2 3
                9600 clk=0 reset=1 dec=1 count60=2 3
                9650 clk=1 reset=1 dec=1 count60=2 4
                9700 clk=0 reset=1 dec=1 count60=2 4
                9750 clk=1 reset=1 dec=1 count60=2 4
                9800 clk=0 reset=1 dec=1 count60=2 4
                9850 clk=1 reset=1 dec=1 count60=2 4
                9900 clk=0 reset=1 dec=1 count60=2 4
                9950 clk=1 reset=1 dec=1 count60=2 4
               10000 clk=0 reset=1 dec=1 count60=2 4
               10050 clk=1 reset=1 dec=1 count60=2 5
               10100 clk=0 reset=1 dec=1 count60=2 5
               10150 clk=1 reset=1 dec=1 count60=2 5
               10200 clk=0 reset=1 dec=1 count60=2 5
               10250 clk=1 reset=1 dec=1 count60=2 5
               10300 clk=0 reset=1 dec=1 count60=2 5
               10350 clk=1 reset=1 dec=1 count60=2 5
               10400 clk=0 reset=1 dec=1 count60=2 5
               10450 clk=1 reset=1 dec=1 count60=2 6
               10500 clk=0 reset=1 dec=1 count60=2 6
               10550 clk=1 reset=1 dec=1 count60=2 6
               10600 clk=0 reset=1 dec=1 count60=2 6
               10650 clk=1 reset=1 dec=1 count60=2 6
               10700 clk=0 reset=1 dec=1 count60=2 6
               10750 clk=1 reset=1 dec=1 count60=2 6
               10800 clk=0 reset=1 dec=1 count60=2 6
               10850 clk=1 reset=1 dec=1 count60=2 7
               10900 clk=0 reset=1 dec=1 count60=2 7
               10950 clk=1 reset=1 dec=1 count60=2 7
               11000 clk=0 reset=1 dec=1 count60=2 7
               11050 clk=1 reset=1 dec=1 count60=2 7
               11100 clk=0 reset=1 dec=1 count60=2 7
               11150 clk=1 reset=1 dec=1 count60=2 7
               11200 clk=0 reset=1 dec=1 count60=2 7
               11250 clk=1 reset=1 dec=1 count60=2 8
               11300 clk=0 reset=1 dec=1 count60=2 8
               11350 clk=1 reset=1 dec=1 count60=2 8
               11400 clk=0 reset=1 dec=1 count60=2 8
               11450 clk=1 reset=1 dec=1 count60=2 8
               11500 clk=0 reset=1 dec=1 count60=2 8
               11550 clk=1 reset=1 dec=1 count60=2 8
               11600 clk=0 reset=1 dec=1 count60=2 8
               11650 clk=1 reset=1 dec=1 count60=2 9
               11700 clk=0 reset=1 dec=1 count60=2 9
               11750 clk=1 reset=1 dec=1 count60=2 9
               11800 clk=0 reset=1 dec=1 count60=2 9
               11850 clk=1 reset=1 dec=1 count60=2 9
               11900 clk=0 reset=1 dec=1 count60=2 9
               11950 clk=1 reset=1 dec=1 count60=2 9
               12000 clk=0 reset=1 dec=1 count60=2 9
               12050 clk=1 reset=1 dec=1 count60=3 0
               12100 clk=0 reset=1 dec=1 count60=3 0
               12150 clk=1 reset=1 dec=1 count60=3 0
               12200 clk=0 reset=1 dec=1 count60=3 0
               12250 clk=1 reset=1 dec=1 count60=3 0
               12300 clk=0 reset=1 dec=1 count60=3 0
               12350 clk=1 reset=1 dec=1 count60=3 0
               12400 clk=0 reset=1 dec=1 count60=3 0
               12450 clk=1 reset=1 dec=1 count60=3 1
               12500 clk=0 reset=1 dec=1 count60=3 1
               12550 clk=1 reset=1 dec=1 count60=3 1
               12600 clk=0 reset=1 dec=1 count60=3 1
               12650 clk=1 reset=1 dec=1 count60=3 1
               12700 clk=0 reset=1 dec=1 count60=3 1
               12750 clk=1 reset=1 dec=1 count60=3 1
               12800 clk=0 reset=1 dec=1 count60=3 1
               12850 clk=1 reset=1 dec=1 count60=3 2
               12900 clk=0 reset=1 dec=1 count60=3 2
               12950 clk=1 reset=1 dec=1 count60=3 2
               13000 clk=0 reset=1 dec=1 count60=3 2
               13050 clk=1 reset=1 dec=1 count60=3 2
               13100 clk=0 reset=1 dec=1 count60=3 2
               13150 clk=1 reset=1 dec=1 count60=3 2
               13200 clk=0 reset=1 dec=1 count60=3 2
               13250 clk=1 reset=1 dec=1 count60=3 3
               13300 clk=0 reset=1 dec=1 count60=3 3
               13350 clk=1 reset=1 dec=1 count60=3 3
               13400 clk=0 reset=1 dec=1 count60=3 3
               13450 clk=1 reset=1 dec=1 count60=3 3
               13500 clk=0 reset=1 dec=1 count60=3 3
               13550 clk=1 reset=1 dec=1 count60=3 3
               13600 clk=0 reset=1 dec=1 count60=3 3
               13650 clk=1 reset=1 dec=1 count60=3 4
               13700 clk=0 reset=1 dec=1 count60=3 4
               13750 clk=1 reset=1 dec=1 count60=3 4
               13800 clk=0 reset=1 dec=1 count60=3 4
               13850 clk=1 reset=1 dec=1 count60=3 4
               13900 clk=0 reset=1 dec=1 count60=3 4
               13950 clk=1 reset=1 dec=1 count60=3 4
               14000 clk=0 reset=1 dec=1 count60=3 4
               14050 clk=1 reset=1 dec=1 count60=3 5
               14100 clk=0 reset=1 dec=1 count60=3 5
               14150 clk=1 reset=1 dec=1 count60=3 5
               14200 clk=0 reset=1 dec=1 count60=3 5
               14250 clk=1 reset=1 dec=1 count60=3 5
               14300 clk=0 reset=1 dec=1 count60=3 5
               14350 clk=1 reset=1 dec=1 count60=3 5
               14400 clk=0 reset=1 dec=1 count60=3 5
               14450 clk=1 reset=1 dec=1 count60=3 6
               14500 clk=0 reset=1 dec=1 count60=3 6
               14550 clk=1 reset=1 dec=1 count60=3 6
               14600 clk=0 reset=1 dec=1 count60=3 6
               14650 clk=1 reset=1 dec=1 count60=3 6
               14700 clk=0 reset=1 dec=1 count60=3 6
               14750 clk=1 reset=1 dec=1 count60=3 6
               14800 clk=0 reset=1 dec=1 count60=3 6
               14850 clk=1 reset=1 dec=1 count60=3 7
               14900 clk=0 reset=1 dec=1 count60=3 7
               14950 clk=1 reset=1 dec=1 count60=3 7
               15000 clk=0 reset=1 dec=1 count60=3 7
               15050 clk=1 reset=1 dec=1 count60=3 7
               15100 clk=0 reset=1 dec=1 count60=3 7
               15150 clk=1 reset=1 dec=1 count60=3 7
               15200 clk=0 reset=1 dec=1 count60=3 7
               15250 clk=1 reset=1 dec=1 count60=3 8
               15300 clk=0 reset=1 dec=1 count60=3 8
               15350 clk=1 reset=1 dec=1 count60=3 8
               15400 clk=0 reset=1 dec=1 count60=3 8
               15450 clk=1 reset=1 dec=1 count60=3 8
               15500 clk=0 reset=1 dec=1 count60=3 8
               15550 clk=1 reset=1 dec=1 count60=3 8
               15600 clk=0 reset=1 dec=1 count60=3 8
               15650 clk=1 reset=1 dec=1 count60=3 9
               15700 clk=0 reset=1 dec=1 count60=3 9
               15750 clk=1 reset=1 dec=1 count60=3 9
               15800 clk=0 reset=1 dec=1 count60=3 9
               15850 clk=1 reset=1 dec=1 count60=3 9
               15900 clk=0 reset=1 dec=1 count60=3 9
               15950 clk=1 reset=1 dec=1 count60=3 9
               16000 clk=0 reset=1 dec=1 count60=3 9
               16050 clk=1 reset=1 dec=1 count60=4 0
               16100 clk=0 reset=1 dec=1 count60=4 0
               16150 clk=1 reset=1 dec=1 count60=4 0
               16200 clk=0 reset=1 dec=1 count60=4 0
               16250 clk=1 reset=1 dec=1 count60=4 0
               16300 clk=0 reset=1 dec=1 count60=4 0
               16350 clk=1 reset=1 dec=1 count60=4 0
               16400 clk=0 reset=1 dec=1 count60=4 0
               16450 clk=1 reset=1 dec=1 count60=4 1
               16500 clk=0 reset=1 dec=1 count60=4 1
               16550 clk=1 reset=1 dec=1 count60=4 1
               16600 clk=0 reset=1 dec=1 count60=4 1
               16650 clk=1 reset=1 dec=1 count60=4 1
               16700 clk=0 reset=1 dec=1 count60=4 1
               16750 clk=1 reset=1 dec=1 count60=4 1
               16800 clk=0 reset=1 dec=1 count60=4 1
               16850 clk=1 reset=1 dec=1 count60=4 2
               16900 clk=0 reset=1 dec=1 count60=4 2
               16950 clk=1 reset=1 dec=1 count60=4 2
               17000 clk=0 reset=1 dec=1 count60=4 2
               17050 clk=1 reset=1 dec=1 count60=4 2
               17100 clk=0 reset=1 dec=1 count60=4 2
               17150 clk=1 reset=1 dec=1 count60=4 2
               17200 clk=0 reset=1 dec=1 count60=4 2
               17250 clk=1 reset=1 dec=1 count60=4 3
               17300 clk=0 reset=1 dec=1 count60=4 3
               17350 clk=1 reset=1 dec=1 count60=4 3
               17400 clk=0 reset=1 dec=1 count60=4 3
               17450 clk=1 reset=1 dec=1 count60=4 3
               17500 clk=0 reset=1 dec=1 count60=4 3
               17550 clk=1 reset=1 dec=1 count60=4 3
               17600 clk=0 reset=1 dec=1 count60=4 3
               17650 clk=1 reset=1 dec=1 count60=4 4
               17700 clk=0 reset=1 dec=1 count60=4 4
               17750 clk=1 reset=1 dec=1 count60=4 4
               17800 clk=0 reset=1 dec=1 count60=4 4
               17850 clk=1 reset=1 dec=1 count60=4 4
               17900 clk=0 reset=1 dec=1 count60=4 4
               17950 clk=1 reset=1 dec=1 count60=4 4
               18000 clk=0 reset=1 dec=1 count60=4 4
               18050 clk=1 reset=1 dec=1 count60=4 5
               18100 clk=0 reset=1 dec=1 count60=4 5
               18150 clk=1 reset=1 dec=1 count60=4 5
               18200 clk=0 reset=1 dec=1 count60=4 5
               18250 clk=1 reset=1 dec=1 count60=4 5
               18300 clk=0 reset=1 dec=1 count60=4 5
               18350 clk=1 reset=1 dec=1 count60=4 5
               18400 clk=0 reset=1 dec=1 count60=4 5
               18450 clk=1 reset=1 dec=1 count60=4 6
               18500 clk=0 reset=1 dec=1 count60=4 6
               18550 clk=1 reset=1 dec=1 count60=4 6
               18600 clk=0 reset=1 dec=1 count60=4 6
               18650 clk=1 reset=1 dec=1 count60=4 6
               18700 clk=0 reset=1 dec=1 count60=4 6
               18750 clk=1 reset=1 dec=1 count60=4 6
               18800 clk=0 reset=1 dec=1 count60=4 6
               18850 clk=1 reset=1 dec=1 count60=4 7
               18900 clk=0 reset=1 dec=1 count60=4 7
               18950 clk=1 reset=1 dec=1 count60=4 7
               19000 clk=0 reset=1 dec=1 count60=4 7
               19050 clk=1 reset=1 dec=1 count60=4 7
               19100 clk=0 reset=1 dec=1 count60=4 7
               19150 clk=1 reset=1 dec=1 count60=4 7
               19200 clk=0 reset=1 dec=1 count60=4 7
               19250 clk=1 reset=1 dec=1 count60=4 8
               19300 clk=0 reset=1 dec=1 count60=4 8
               19350 clk=1 reset=1 dec=1 count60=4 8
               19400 clk=0 reset=1 dec=1 count60=4 8
               19450 clk=1 reset=1 dec=1 count60=4 8
               19500 clk=0 reset=1 dec=1 count60=4 8
               19550 clk=1 reset=1 dec=1 count60=4 8
               19600 clk=0 reset=1 dec=1 count60=4 8
               19650 clk=1 reset=1 dec=1 count60=4 9
               19700 clk=0 reset=1 dec=1 count60=4 9
               19750 clk=1 reset=1 dec=1 count60=4 9
               19800 clk=0 reset=1 dec=1 count60=4 9
               19850 clk=1 reset=1 dec=1 count60=4 9
               19900 clk=0 reset=1 dec=1 count60=4 9
               19950 clk=1 reset=1 dec=1 count60=4 9
               20000 clk=0 reset=1 dec=1 count60=4 9
               20050 clk=1 reset=1 dec=1 count60=5 0
               20100 clk=0 reset=1 dec=1 count60=5 0
               20150 clk=1 reset=1 dec=1 count60=5 0
               20200 clk=0 reset=1 dec=1 count60=5 0
               20250 clk=1 reset=1 dec=1 count60=5 0
               20300 clk=0 reset=1 dec=1 count60=5 0
               20350 clk=1 reset=1 dec=1 count60=5 0
               20400 clk=0 reset=1 dec=1 count60=5 0
               20450 clk=1 reset=1 dec=1 count60=5 1
               20500 clk=0 reset=1 dec=1 count60=5 1
               20550 clk=1 reset=1 dec=1 count60=5 1
               20600 clk=0 reset=1 dec=1 count60=5 1
               20650 clk=1 reset=1 dec=1 count60=5 1
               20700 clk=0 reset=1 dec=1 count60=5 1
               20750 clk=1 reset=1 dec=1 count60=5 1
               20800 clk=0 reset=1 dec=1 count60=5 1
               20850 clk=1 reset=1 dec=1 count60=5 2
               20900 clk=0 reset=1 dec=1 count60=5 2
               20950 clk=1 reset=1 dec=1 count60=5 2
               21000 clk=0 reset=1 dec=1 count60=5 2
               21050 clk=1 reset=1 dec=1 count60=5 2
               21100 clk=0 reset=1 dec=1 count60=5 2
               21150 clk=1 reset=1 dec=1 count60=5 2
               21200 clk=0 reset=1 dec=1 count60=5 2
               21250 clk=1 reset=1 dec=1 count60=5 3
               21300 clk=0 reset=1 dec=1 count60=5 3
               21350 clk=1 reset=1 dec=1 count60=5 3
               21400 clk=0 reset=1 dec=1 count60=5 3
               21450 clk=1 reset=1 dec=1 count60=5 3
               21500 clk=0 reset=1 dec=1 count60=5 3
               21550 clk=1 reset=1 dec=1 count60=5 3
               21600 clk=0 reset=1 dec=1 count60=5 3
               21650 clk=1 reset=1 dec=1 count60=5 4
               21700 clk=0 reset=1 dec=1 count60=5 4
               21750 clk=1 reset=1 dec=1 count60=5 4
               21800 clk=0 reset=1 dec=1 count60=5 4
               21850 clk=1 reset=1 dec=1 count60=5 4
               21900 clk=0 reset=1 dec=1 count60=5 4
               21950 clk=1 reset=1 dec=1 count60=5 4
               22000 clk=0 reset=1 dec=1 count60=5 4
               22050 clk=1 reset=1 dec=1 count60=5 5
               22100 clk=0 reset=1 dec=1 count60=5 5
               22150 clk=1 reset=1 dec=1 count60=5 5
               22200 clk=0 reset=1 dec=1 count60=5 5
               22250 clk=1 reset=1 dec=1 count60=5 5
               22300 clk=0 reset=1 dec=1 count60=5 5
               22350 clk=1 reset=1 dec=1 count60=5 5
               22400 clk=0 reset=1 dec=1 count60=5 5
               22450 clk=1 reset=1 dec=1 count60=5 6
               22500 clk=0 reset=1 dec=1 count60=5 6
               22550 clk=1 reset=1 dec=1 count60=5 6
               22600 clk=0 reset=1 dec=1 count60=5 6
               22650 clk=1 reset=1 dec=1 count60=5 6
               22700 clk=0 reset=1 dec=1 count60=5 6
               22750 clk=1 reset=1 dec=1 count60=5 6
               22800 clk=0 reset=1 dec=1 count60=5 6
               22850 clk=1 reset=1 dec=1 count60=5 7
               22900 clk=0 reset=1 dec=1 count60=5 7
               22950 clk=1 reset=1 dec=1 count60=5 7
               23000 clk=0 reset=1 dec=1 count60=5 7
               23050 clk=1 reset=1 dec=1 count60=5 7
               23100 clk=0 reset=1 dec=1 count60=5 7
               23150 clk=1 reset=1 dec=1 count60=5 7
               23200 clk=0 reset=1 dec=1 count60=5 7
               23250 clk=1 reset=1 dec=1 count60=5 8
               23300 clk=0 reset=1 dec=1 count60=5 8
               23350 clk=1 reset=1 dec=1 count60=5 8
               23400 clk=0 reset=1 dec=1 count60=5 8
               23450 clk=1 reset=1 dec=1 count60=5 8
               23500 clk=0 reset=1 dec=1 count60=5 8
               23550 clk=1 reset=1 dec=1 count60=5 8
               23600 clk=0 reset=1 dec=1 count60=5 8
               23650 clk=1 reset=1 dec=1 count60=5 9
               23700 clk=0 reset=1 dec=1 count60=5 9
               23750 clk=1 reset=1 dec=1 count60=5 9
               23800 clk=0 reset=1 dec=1 count60=5 9
               23850 clk=1 reset=1 dec=1 count60=5 9
               23900 clk=0 reset=1 dec=1 count60=5 9
               23950 clk=1 reset=1 dec=1 count60=5 9
               24000 clk=0 reset=1 dec=1 count60=5 9
               24050 clk=1 reset=1 dec=1 count60=0 0
               24100 clk=0 reset=1 dec=1 count60=0 0
               24150 clk=1 reset=1 dec=1 count60=0 0
               24200 clk=0 reset=1 dec=1 count60=0 0
               24250 clk=1 reset=1 dec=1 count60=0 0
               24300 clk=0 reset=1 dec=1 count60=0 0
               24350 clk=1 reset=1 dec=1 count60=0 0
               24400 clk=0 reset=1 dec=1 count60=0 0
               24450 clk=1 reset=1 dec=1 count60=0 1
               24500 clk=0 reset=1 dec=1 count60=0 1
               24550 clk=1 reset=1 dec=1 count60=0 1
               24600 clk=0 reset=1 dec=1 count60=0 1
               24650 clk=1 reset=1 dec=1 count60=0 1
               24700 clk=0 reset=1 dec=1 count60=0 1
               24750 clk=1 reset=1 dec=1 count60=0 1
               24800 clk=0 reset=1 dec=1 count60=0 1
               24850 clk=1 reset=1 dec=1 count60=0 2
               24900 clk=0 reset=1 dec=1 count60=0 2
               24950 clk=1 reset=1 dec=1 count60=0 2
               25000 clk=0 reset=1 dec=1 count60=0 2
               25050 clk=1 reset=1 dec=1 count60=0 2
               25100 clk=0 reset=1 dec=1 count60=0 2
               25150 clk=1 reset=1 dec=1 count60=0 2
               25200 clk=0 reset=1 dec=1 count60=0 2
               25250 clk=1 reset=1 dec=1 count60=0 3
               25300 clk=0 reset=1 dec=1 count60=0 3
               25350 clk=1 reset=1 dec=1 count60=0 3
               25400 clk=0 reset=1 dec=1 count60=0 3
               25450 clk=1 reset=1 dec=1 count60=0 3
               25500 clk=0 reset=1 dec=1 count60=0 3
               25550 clk=1 reset=1 dec=1 count60=0 3
               25600 clk=0 reset=1 dec=1 count60=0 3
               25650 clk=1 reset=1 dec=1 count60=0 4
               25700 clk=0 reset=1 dec=1 count60=0 4
               25750 clk=1 reset=1 dec=1 count60=0 4
               25800 clk=0 reset=1 dec=1 count60=0 4
               25850 clk=1 reset=1 dec=1 count60=0 4
               25900 clk=0 reset=1 dec=1 count60=0 4
               25950 clk=1 reset=1 dec=1 count60=0 4
               26000 clk=0 reset=1 dec=1 count60=0 4
               26050 clk=1 reset=1 dec=1 count60=0 5
               26100 clk=0 reset=1 dec=0 count60=0 5
               26150 clk=1 reset=1 dec=0 count60=0 5
               26200 clk=0 reset=1 dec=0 count60=0 5
               26250 clk=1 reset=1 dec=0 count60=0 5
               26300 clk=0 reset=1 dec=0 count60=0 5
               26350 clk=1 reset=1 dec=0 count60=0 5
               26400 clk=0 reset=1 dec=0 count60=0 5
               26450 clk=1 reset=1 dec=0 count60=0 4
               26500 clk=0 reset=1 dec=0 count60=0 4
               26550 clk=1 reset=1 dec=0 count60=0 4
               26600 clk=0 reset=1 dec=0 count60=0 4
               26650 clk=1 reset=1 dec=0 count60=0 4
               26700 clk=0 reset=1 dec=0 count60=0 4
               26750 clk=1 reset=1 dec=0 count60=0 4
               26800 clk=0 reset=1 dec=0 count60=0 4
               26850 clk=1 reset=1 dec=0 count60=0 3
               26900 clk=0 reset=1 dec=0 count60=0 3
               26950 clk=1 reset=1 dec=0 count60=0 3
               27000 clk=0 reset=1 dec=0 count60=0 3
               27050 clk=1 reset=1 dec=0 count60=0 3
               27100 clk=0 reset=1 dec=0 count60=0 3
               27150 clk=1 reset=1 dec=0 count60=0 3
               27200 clk=0 reset=1 dec=0 count60=0 3
               27250 clk=1 reset=1 dec=0 count60=0 2
               27300 clk=0 reset=1 dec=0 count60=0 2
               27350 clk=1 reset=1 dec=0 count60=0 2
               27400 clk=0 reset=1 dec=0 count60=0 2
               27450 clk=1 reset=1 dec=0 count60=0 2
               27500 clk=0 reset=1 dec=0 count60=0 2
               27550 clk=1 reset=1 dec=0 count60=0 2
               27600 clk=0 reset=1 dec=0 count60=0 2
               27650 clk=1 reset=1 dec=0 count60=0 1
               27700 clk=0 reset=1 dec=0 count60=0 1
               27750 clk=1 reset=1 dec=0 count60=0 1
               27800 clk=0 reset=1 dec=0 count60=0 1
               27850 clk=1 reset=1 dec=0 count60=0 1
               27900 clk=0 reset=1 dec=0 count60=0 1
               27950 clk=1 reset=1 dec=0 count60=0 1
               28000 clk=0 reset=1 dec=0 count60=0 1
               28050 clk=1 reset=1 dec=0 count60=0 0
               28100 clk=0 reset=1 dec=0 count60=0 0
               28150 clk=1 reset=1 dec=0 count60=0 0
               28200 clk=0 reset=1 dec=0 count60=0 0
               28250 clk=1 reset=1 dec=0 count60=0 0
               28300 clk=0 reset=1 dec=0 count60=0 0
               28350 clk=1 reset=1 dec=0 count60=0 0
               28400 clk=0 reset=1 dec=0 count60=0 0
               28450 clk=1 reset=1 dec=0 count60=5 9
               28500 clk=0 reset=1 dec=0 count60=5 9
               28550 clk=1 reset=1 dec=0 count60=5 9
               28600 clk=0 reset=1 dec=0 count60=5 9
               28650 clk=1 reset=1 dec=0 count60=5 9
               28700 clk=0 reset=1 dec=0 count60=5 9
               28750 clk=1 reset=1 dec=0 count60=5 9
               28800 clk=0 reset=1 dec=0 count60=5 9
               28850 clk=1 reset=1 dec=0 count60=5 8
               28900 clk=0 reset=1 dec=0 count60=5 8
               28950 clk=1 reset=1 dec=0 count60=5 8
               29000 clk=0 reset=1 dec=0 count60=5 8
               29050 clk=1 reset=1 dec=0 count60=5 8
               29100 clk=0 reset=1 dec=0 count60=5 8
               29150 clk=1 reset=1 dec=0 count60=5 8
               29200 clk=0 reset=1 dec=0 count60=5 8
               29250 clk=1 reset=1 dec=0 count60=5 7
               29300 clk=0 reset=1 dec=0 count60=5 7
               29350 clk=1 reset=1 dec=0 count60=5 7
               29400 clk=0 reset=1 dec=0 count60=5 7
               29450 clk=1 reset=1 dec=0 count60=5 7
               29500 clk=0 reset=1 dec=0 count60=5 7
               29550 clk=1 reset=1 dec=0 count60=5 7
               29600 clk=0 reset=1 dec=0 count60=5 7
               29650 clk=1 reset=1 dec=0 count60=5 6
               29700 clk=0 reset=1 dec=0 count60=5 6
               29750 clk=1 reset=1 dec=0 count60=5 6
               29800 clk=0 reset=1 dec=0 count60=5 6
               29850 clk=1 reset=1 dec=0 count60=5 6
               29900 clk=0 reset=1 dec=0 count60=5 6
               29950 clk=1 reset=1 dec=0 count60=5 6
               30000 clk=0 reset=1 dec=0 count60=5 6
               30050 clk=1 reset=1 dec=0 count60=5 5
$finish called at time : 30100 ns : File "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" Line 20
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project Z:/github/Vivado/CNT60_ALL/CNT60_ALL.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 28 15:36:21 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 15:36:21 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_CNT60_ALL_behav -key {Behavioral:sim_1:Functional:TEST_CNT60_ALL} -tclbatch {TEST_CNT60_ALL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_CNT60_ALL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
                   0 clk=0 reset=0 dec=1 count60=0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_CNT60_ALL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.078 ; gain = 0.000
run all
                  50 clk=1 reset=0 dec=1 count60=0 0
                 100 clk=0 reset=1 dec=1 count60=0 0
                 150 clk=1 reset=1 dec=1 count60=0 0
                 200 clk=0 reset=1 dec=1 count60=0 0
                 250 clk=1 reset=1 dec=1 count60=0 0
                 300 clk=0 reset=1 dec=1 count60=0 0
                 350 clk=1 reset=1 dec=1 count60=0 0
                 400 clk=0 reset=1 dec=1 count60=0 0
                 450 clk=1 reset=1 dec=1 count60=0 1
                 500 clk=0 reset=1 dec=1 count60=0 1
                 550 clk=1 reset=1 dec=1 count60=0 1
                 600 clk=0 reset=1 dec=1 count60=0 1
                 650 clk=1 reset=1 dec=1 count60=0 1
                 700 clk=0 reset=1 dec=1 count60=0 1
                 750 clk=1 reset=1 dec=1 count60=0 1
                 800 clk=0 reset=1 dec=1 count60=0 1
                 850 clk=1 reset=1 dec=1 count60=0 2
                 900 clk=0 reset=1 dec=1 count60=0 2
                 950 clk=1 reset=1 dec=1 count60=0 2
                1000 clk=0 reset=1 dec=1 count60=0 2
                1050 clk=1 reset=1 dec=1 count60=0 2
                1100 clk=0 reset=1 dec=1 count60=0 2
                1150 clk=1 reset=1 dec=1 count60=0 2
                1200 clk=0 reset=1 dec=1 count60=0 2
                1250 clk=1 reset=1 dec=1 count60=0 3
                1300 clk=0 reset=1 dec=1 count60=0 3
                1350 clk=1 reset=1 dec=1 count60=0 3
                1400 clk=0 reset=1 dec=1 count60=0 3
                1450 clk=1 reset=1 dec=1 count60=0 3
                1500 clk=0 reset=1 dec=1 count60=0 3
                1550 clk=1 reset=1 dec=1 count60=0 3
                1600 clk=0 reset=1 dec=1 count60=0 3
                1650 clk=1 reset=1 dec=1 count60=0 4
                1700 clk=0 reset=1 dec=1 count60=0 4
                1750 clk=1 reset=1 dec=1 count60=0 4
                1800 clk=0 reset=1 dec=1 count60=0 4
                1850 clk=1 reset=1 dec=1 count60=0 4
                1900 clk=0 reset=1 dec=1 count60=0 4
                1950 clk=1 reset=1 dec=1 count60=0 4
                2000 clk=0 reset=1 dec=1 count60=0 4
                2050 clk=1 reset=1 dec=1 count60=0 5
                2100 clk=0 reset=1 dec=1 count60=0 5
                2150 clk=1 reset=1 dec=1 count60=0 5
                2200 clk=0 reset=1 dec=1 count60=0 5
                2250 clk=1 reset=1 dec=1 count60=0 5
                2300 clk=0 reset=1 dec=1 count60=0 5
                2350 clk=1 reset=1 dec=1 count60=0 5
                2400 clk=0 reset=1 dec=1 count60=0 5
                2450 clk=1 reset=1 dec=1 count60=0 6
                2500 clk=0 reset=1 dec=1 count60=0 6
                2550 clk=1 reset=1 dec=1 count60=0 6
                2600 clk=0 reset=1 dec=1 count60=0 6
                2650 clk=1 reset=1 dec=1 count60=0 6
                2700 clk=0 reset=1 dec=1 count60=0 6
                2750 clk=1 reset=1 dec=1 count60=0 6
                2800 clk=0 reset=1 dec=1 count60=0 6
                2850 clk=1 reset=1 dec=1 count60=0 7
                2900 clk=0 reset=1 dec=1 count60=0 7
                2950 clk=1 reset=1 dec=1 count60=0 7
                3000 clk=0 reset=1 dec=1 count60=0 7
                3050 clk=1 reset=1 dec=1 count60=0 7
                3100 clk=0 reset=1 dec=1 count60=0 7
                3150 clk=1 reset=1 dec=1 count60=0 7
                3200 clk=0 reset=1 dec=1 count60=0 7
                3250 clk=1 reset=1 dec=1 count60=0 8
                3300 clk=0 reset=1 dec=1 count60=0 8
                3350 clk=1 reset=1 dec=1 count60=0 8
                3400 clk=0 reset=1 dec=1 count60=0 8
                3450 clk=1 reset=1 dec=1 count60=0 8
                3500 clk=0 reset=1 dec=1 count60=0 8
                3550 clk=1 reset=1 dec=1 count60=0 8
                3600 clk=0 reset=1 dec=1 count60=0 8
                3650 clk=1 reset=1 dec=1 count60=0 9
                3700 clk=0 reset=1 dec=1 count60=0 9
                3750 clk=1 reset=1 dec=1 count60=0 9
                3800 clk=0 reset=1 dec=1 count60=0 9
                3850 clk=1 reset=1 dec=1 count60=0 9
                3900 clk=0 reset=1 dec=1 count60=0 9
                3950 clk=1 reset=1 dec=1 count60=0 9
                4000 clk=0 reset=1 dec=1 count60=0 9
                4050 clk=1 reset=1 dec=1 count60=1 0
                4100 clk=0 reset=1 dec=1 count60=1 0
                4150 clk=1 reset=1 dec=1 count60=1 0
                4200 clk=0 reset=1 dec=1 count60=1 0
                4250 clk=1 reset=1 dec=1 count60=1 0
                4300 clk=0 reset=1 dec=1 count60=1 0
                4350 clk=1 reset=1 dec=1 count60=1 0
                4400 clk=0 reset=1 dec=1 count60=1 0
                4450 clk=1 reset=1 dec=1 count60=1 1
                4500 clk=0 reset=1 dec=1 count60=1 1
                4550 clk=1 reset=1 dec=1 count60=1 1
                4600 clk=0 reset=1 dec=1 count60=1 1
                4650 clk=1 reset=1 dec=1 count60=1 1
                4700 clk=0 reset=1 dec=1 count60=1 1
                4750 clk=1 reset=1 dec=1 count60=1 1
                4800 clk=0 reset=1 dec=1 count60=1 1
                4850 clk=1 reset=1 dec=1 count60=1 2
                4900 clk=0 reset=1 dec=1 count60=1 2
                4950 clk=1 reset=1 dec=1 count60=1 2
                5000 clk=0 reset=1 dec=1 count60=1 2
                5050 clk=1 reset=1 dec=1 count60=1 2
                5100 clk=0 reset=1 dec=1 count60=1 2
                5150 clk=1 reset=1 dec=1 count60=1 2
                5200 clk=0 reset=1 dec=1 count60=1 2
                5250 clk=1 reset=1 dec=1 count60=1 3
                5300 clk=0 reset=1 dec=1 count60=1 3
                5350 clk=1 reset=1 dec=1 count60=1 3
                5400 clk=0 reset=1 dec=1 count60=1 3
                5450 clk=1 reset=1 dec=1 count60=1 3
                5500 clk=0 reset=1 dec=1 count60=1 3
                5550 clk=1 reset=1 dec=1 count60=1 3
                5600 clk=0 reset=1 dec=1 count60=1 3
                5650 clk=1 reset=1 dec=1 count60=1 4
                5700 clk=0 reset=1 dec=1 count60=1 4
                5750 clk=1 reset=1 dec=1 count60=1 4
                5800 clk=0 reset=1 dec=1 count60=1 4
                5850 clk=1 reset=1 dec=1 count60=1 4
                5900 clk=0 reset=1 dec=1 count60=1 4
                5950 clk=1 reset=1 dec=1 count60=1 4
                6000 clk=0 reset=1 dec=1 count60=1 4
                6050 clk=1 reset=1 dec=1 count60=1 5
                6100 clk=0 reset=1 dec=1 count60=1 5
                6150 clk=1 reset=1 dec=1 count60=1 5
                6200 clk=0 reset=1 dec=1 count60=1 5
                6250 clk=1 reset=1 dec=1 count60=1 5
                6300 clk=0 reset=1 dec=1 count60=1 5
                6350 clk=1 reset=1 dec=1 count60=1 5
                6400 clk=0 reset=1 dec=1 count60=1 5
                6450 clk=1 reset=1 dec=1 count60=1 6
                6500 clk=0 reset=1 dec=1 count60=1 6
                6550 clk=1 reset=1 dec=1 count60=1 6
                6600 clk=0 reset=1 dec=1 count60=1 6
                6650 clk=1 reset=1 dec=1 count60=1 6
                6700 clk=0 reset=1 dec=1 count60=1 6
                6750 clk=1 reset=1 dec=1 count60=1 6
                6800 clk=0 reset=1 dec=1 count60=1 6
                6850 clk=1 reset=1 dec=1 count60=1 7
                6900 clk=0 reset=1 dec=1 count60=1 7
                6950 clk=1 reset=1 dec=1 count60=1 7
                7000 clk=0 reset=1 dec=1 count60=1 7
                7050 clk=1 reset=1 dec=1 count60=1 7
                7100 clk=0 reset=1 dec=1 count60=1 7
                7150 clk=1 reset=1 dec=1 count60=1 7
                7200 clk=0 reset=1 dec=1 count60=1 7
                7250 clk=1 reset=1 dec=1 count60=1 8
                7300 clk=0 reset=1 dec=1 count60=1 8
                7350 clk=1 reset=1 dec=1 count60=1 8
                7400 clk=0 reset=1 dec=1 count60=1 8
                7450 clk=1 reset=1 dec=1 count60=1 8
                7500 clk=0 reset=1 dec=1 count60=1 8
                7550 clk=1 reset=1 dec=1 count60=1 8
                7600 clk=0 reset=1 dec=1 count60=1 8
                7650 clk=1 reset=1 dec=1 count60=1 9
                7700 clk=0 reset=1 dec=1 count60=1 9
                7750 clk=1 reset=1 dec=1 count60=1 9
                7800 clk=0 reset=1 dec=1 count60=1 9
                7850 clk=1 reset=1 dec=1 count60=1 9
                7900 clk=0 reset=1 dec=1 count60=1 9
                7950 clk=1 reset=1 dec=1 count60=1 9
                8000 clk=0 reset=1 dec=1 count60=1 9
                8050 clk=1 reset=1 dec=1 count60=2 0
                8100 clk=0 reset=1 dec=1 count60=2 0
                8150 clk=1 reset=1 dec=1 count60=2 0
                8200 clk=0 reset=1 dec=1 count60=2 0
                8250 clk=1 reset=1 dec=1 count60=2 0
                8300 clk=0 reset=1 dec=1 count60=2 0
                8350 clk=1 reset=1 dec=1 count60=2 0
                8400 clk=0 reset=1 dec=1 count60=2 0
                8450 clk=1 reset=1 dec=1 count60=2 1
                8500 clk=0 reset=1 dec=1 count60=2 1
                8550 clk=1 reset=1 dec=1 count60=2 1
                8600 clk=0 reset=1 dec=1 count60=2 1
                8650 clk=1 reset=1 dec=1 count60=2 1
                8700 clk=0 reset=1 dec=1 count60=2 1
                8750 clk=1 reset=1 dec=1 count60=2 1
                8800 clk=0 reset=1 dec=1 count60=2 1
                8850 clk=1 reset=1 dec=1 count60=2 2
                8900 clk=0 reset=1 dec=1 count60=2 2
                8950 clk=1 reset=1 dec=1 count60=2 2
                9000 clk=0 reset=1 dec=1 count60=2 2
                9050 clk=1 reset=1 dec=1 count60=2 2
                9100 clk=0 reset=1 dec=1 count60=2 2
                9150 clk=1 reset=1 dec=1 count60=2 2
                9200 clk=0 reset=1 dec=1 count60=2 2
                9250 clk=1 reset=1 dec=1 count60=2 3
                9300 clk=0 reset=1 dec=1 count60=2 3
                9350 clk=1 reset=1 dec=1 count60=2 3
                9400 clk=0 reset=1 dec=1 count60=2 3
                9450 clk=1 reset=1 dec=1 count60=2 3
                9500 clk=0 reset=1 dec=1 count60=2 3
                9550 clk=1 reset=1 dec=1 count60=2 3
                9600 clk=0 reset=1 dec=1 count60=2 3
                9650 clk=1 reset=1 dec=1 count60=2 4
                9700 clk=0 reset=1 dec=1 count60=2 4
                9750 clk=1 reset=1 dec=1 count60=2 4
                9800 clk=0 reset=1 dec=1 count60=2 4
                9850 clk=1 reset=1 dec=1 count60=2 4
                9900 clk=0 reset=1 dec=1 count60=2 4
                9950 clk=1 reset=1 dec=1 count60=2 4
               10000 clk=0 reset=1 dec=1 count60=2 4
               10050 clk=1 reset=1 dec=1 count60=2 5
               10100 clk=0 reset=1 dec=1 count60=2 5
               10150 clk=1 reset=1 dec=1 count60=2 5
               10200 clk=0 reset=1 dec=1 count60=2 5
               10250 clk=1 reset=1 dec=1 count60=2 5
               10300 clk=0 reset=1 dec=1 count60=2 5
               10350 clk=1 reset=1 dec=1 count60=2 5
               10400 clk=0 reset=1 dec=1 count60=2 5
               10450 clk=1 reset=1 dec=1 count60=2 6
               10500 clk=0 reset=1 dec=1 count60=2 6
               10550 clk=1 reset=1 dec=1 count60=2 6
               10600 clk=0 reset=1 dec=1 count60=2 6
               10650 clk=1 reset=1 dec=1 count60=2 6
               10700 clk=0 reset=1 dec=1 count60=2 6
               10750 clk=1 reset=1 dec=1 count60=2 6
               10800 clk=0 reset=1 dec=1 count60=2 6
               10850 clk=1 reset=1 dec=1 count60=2 7
               10900 clk=0 reset=1 dec=1 count60=2 7
               10950 clk=1 reset=1 dec=1 count60=2 7
               11000 clk=0 reset=1 dec=1 count60=2 7
               11050 clk=1 reset=1 dec=1 count60=2 7
               11100 clk=0 reset=1 dec=1 count60=2 7
               11150 clk=1 reset=1 dec=1 count60=2 7
               11200 clk=0 reset=1 dec=1 count60=2 7
               11250 clk=1 reset=1 dec=1 count60=2 8
               11300 clk=0 reset=1 dec=1 count60=2 8
               11350 clk=1 reset=1 dec=1 count60=2 8
               11400 clk=0 reset=1 dec=1 count60=2 8
               11450 clk=1 reset=1 dec=1 count60=2 8
               11500 clk=0 reset=1 dec=1 count60=2 8
               11550 clk=1 reset=1 dec=1 count60=2 8
               11600 clk=0 reset=1 dec=1 count60=2 8
               11650 clk=1 reset=1 dec=1 count60=2 9
               11700 clk=0 reset=1 dec=1 count60=2 9
               11750 clk=1 reset=1 dec=1 count60=2 9
               11800 clk=0 reset=1 dec=1 count60=2 9
               11850 clk=1 reset=1 dec=1 count60=2 9
               11900 clk=0 reset=1 dec=1 count60=2 9
               11950 clk=1 reset=1 dec=1 count60=2 9
               12000 clk=0 reset=1 dec=1 count60=2 9
               12050 clk=1 reset=1 dec=1 count60=3 0
               12100 clk=0 reset=1 dec=1 count60=3 0
               12150 clk=1 reset=1 dec=1 count60=3 0
               12200 clk=0 reset=1 dec=1 count60=3 0
               12250 clk=1 reset=1 dec=1 count60=3 0
               12300 clk=0 reset=1 dec=1 count60=3 0
               12350 clk=1 reset=1 dec=1 count60=3 0
               12400 clk=0 reset=1 dec=1 count60=3 0
               12450 clk=1 reset=1 dec=1 count60=3 1
               12500 clk=0 reset=1 dec=1 count60=3 1
               12550 clk=1 reset=1 dec=1 count60=3 1
               12600 clk=0 reset=1 dec=1 count60=3 1
               12650 clk=1 reset=1 dec=1 count60=3 1
               12700 clk=0 reset=1 dec=1 count60=3 1
               12750 clk=1 reset=1 dec=1 count60=3 1
               12800 clk=0 reset=1 dec=1 count60=3 1
               12850 clk=1 reset=1 dec=1 count60=3 2
               12900 clk=0 reset=1 dec=1 count60=3 2
               12950 clk=1 reset=1 dec=1 count60=3 2
               13000 clk=0 reset=1 dec=1 count60=3 2
               13050 clk=1 reset=1 dec=1 count60=3 2
               13100 clk=0 reset=1 dec=1 count60=3 2
               13150 clk=1 reset=1 dec=1 count60=3 2
               13200 clk=0 reset=1 dec=1 count60=3 2
               13250 clk=1 reset=1 dec=1 count60=3 3
               13300 clk=0 reset=1 dec=1 count60=3 3
               13350 clk=1 reset=1 dec=1 count60=3 3
               13400 clk=0 reset=1 dec=1 count60=3 3
               13450 clk=1 reset=1 dec=1 count60=3 3
               13500 clk=0 reset=1 dec=1 count60=3 3
               13550 clk=1 reset=1 dec=1 count60=3 3
               13600 clk=0 reset=1 dec=1 count60=3 3
               13650 clk=1 reset=1 dec=1 count60=3 4
               13700 clk=0 reset=1 dec=1 count60=3 4
               13750 clk=1 reset=1 dec=1 count60=3 4
               13800 clk=0 reset=1 dec=1 count60=3 4
               13850 clk=1 reset=1 dec=1 count60=3 4
               13900 clk=0 reset=1 dec=1 count60=3 4
               13950 clk=1 reset=1 dec=1 count60=3 4
               14000 clk=0 reset=1 dec=1 count60=3 4
               14050 clk=1 reset=1 dec=1 count60=3 5
               14100 clk=0 reset=1 dec=1 count60=3 5
               14150 clk=1 reset=1 dec=1 count60=3 5
               14200 clk=0 reset=1 dec=1 count60=3 5
               14250 clk=1 reset=1 dec=1 count60=3 5
               14300 clk=0 reset=1 dec=1 count60=3 5
               14350 clk=1 reset=1 dec=1 count60=3 5
               14400 clk=0 reset=1 dec=1 count60=3 5
               14450 clk=1 reset=1 dec=1 count60=3 6
               14500 clk=0 reset=1 dec=1 count60=3 6
               14550 clk=1 reset=1 dec=1 count60=3 6
               14600 clk=0 reset=1 dec=1 count60=3 6
               14650 clk=1 reset=1 dec=1 count60=3 6
               14700 clk=0 reset=1 dec=1 count60=3 6
               14750 clk=1 reset=1 dec=1 count60=3 6
               14800 clk=0 reset=1 dec=1 count60=3 6
               14850 clk=1 reset=1 dec=1 count60=3 7
               14900 clk=0 reset=1 dec=1 count60=3 7
               14950 clk=1 reset=1 dec=1 count60=3 7
               15000 clk=0 reset=1 dec=1 count60=3 7
               15050 clk=1 reset=1 dec=1 count60=3 7
               15100 clk=0 reset=1 dec=1 count60=3 7
               15150 clk=1 reset=1 dec=1 count60=3 7
               15200 clk=0 reset=1 dec=1 count60=3 7
               15250 clk=1 reset=1 dec=1 count60=3 8
               15300 clk=0 reset=1 dec=1 count60=3 8
               15350 clk=1 reset=1 dec=1 count60=3 8
               15400 clk=0 reset=1 dec=1 count60=3 8
               15450 clk=1 reset=1 dec=1 count60=3 8
               15500 clk=0 reset=1 dec=1 count60=3 8
               15550 clk=1 reset=1 dec=1 count60=3 8
               15600 clk=0 reset=1 dec=1 count60=3 8
               15650 clk=1 reset=1 dec=1 count60=3 9
               15700 clk=0 reset=1 dec=1 count60=3 9
               15750 clk=1 reset=1 dec=1 count60=3 9
               15800 clk=0 reset=1 dec=1 count60=3 9
               15850 clk=1 reset=1 dec=1 count60=3 9
               15900 clk=0 reset=1 dec=1 count60=3 9
               15950 clk=1 reset=1 dec=1 count60=3 9
               16000 clk=0 reset=1 dec=1 count60=3 9
               16050 clk=1 reset=1 dec=1 count60=4 0
               16100 clk=0 reset=1 dec=1 count60=4 0
               16150 clk=1 reset=1 dec=1 count60=4 0
               16200 clk=0 reset=1 dec=1 count60=4 0
               16250 clk=1 reset=1 dec=1 count60=4 0
               16300 clk=0 reset=1 dec=1 count60=4 0
               16350 clk=1 reset=1 dec=1 count60=4 0
               16400 clk=0 reset=1 dec=1 count60=4 0
               16450 clk=1 reset=1 dec=1 count60=4 1
               16500 clk=0 reset=1 dec=1 count60=4 1
               16550 clk=1 reset=1 dec=1 count60=4 1
               16600 clk=0 reset=1 dec=1 count60=4 1
               16650 clk=1 reset=1 dec=1 count60=4 1
               16700 clk=0 reset=1 dec=1 count60=4 1
               16750 clk=1 reset=1 dec=1 count60=4 1
               16800 clk=0 reset=1 dec=1 count60=4 1
               16850 clk=1 reset=1 dec=1 count60=4 2
               16900 clk=0 reset=1 dec=1 count60=4 2
               16950 clk=1 reset=1 dec=1 count60=4 2
               17000 clk=0 reset=1 dec=1 count60=4 2
               17050 clk=1 reset=1 dec=1 count60=4 2
               17100 clk=0 reset=1 dec=1 count60=4 2
               17150 clk=1 reset=1 dec=1 count60=4 2
               17200 clk=0 reset=1 dec=1 count60=4 2
               17250 clk=1 reset=1 dec=1 count60=4 3
               17300 clk=0 reset=1 dec=1 count60=4 3
               17350 clk=1 reset=1 dec=1 count60=4 3
               17400 clk=0 reset=1 dec=1 count60=4 3
               17450 clk=1 reset=1 dec=1 count60=4 3
               17500 clk=0 reset=1 dec=1 count60=4 3
               17550 clk=1 reset=1 dec=1 count60=4 3
               17600 clk=0 reset=1 dec=1 count60=4 3
               17650 clk=1 reset=1 dec=1 count60=4 4
               17700 clk=0 reset=1 dec=1 count60=4 4
               17750 clk=1 reset=1 dec=1 count60=4 4
               17800 clk=0 reset=1 dec=1 count60=4 4
               17850 clk=1 reset=1 dec=1 count60=4 4
               17900 clk=0 reset=1 dec=1 count60=4 4
               17950 clk=1 reset=1 dec=1 count60=4 4
               18000 clk=0 reset=1 dec=1 count60=4 4
               18050 clk=1 reset=1 dec=1 count60=4 5
               18100 clk=0 reset=1 dec=1 count60=4 5
               18150 clk=1 reset=1 dec=1 count60=4 5
               18200 clk=0 reset=1 dec=1 count60=4 5
               18250 clk=1 reset=1 dec=1 count60=4 5
               18300 clk=0 reset=1 dec=1 count60=4 5
               18350 clk=1 reset=1 dec=1 count60=4 5
               18400 clk=0 reset=1 dec=1 count60=4 5
               18450 clk=1 reset=1 dec=1 count60=4 6
               18500 clk=0 reset=1 dec=1 count60=4 6
               18550 clk=1 reset=1 dec=1 count60=4 6
               18600 clk=0 reset=1 dec=1 count60=4 6
               18650 clk=1 reset=1 dec=1 count60=4 6
               18700 clk=0 reset=1 dec=1 count60=4 6
               18750 clk=1 reset=1 dec=1 count60=4 6
               18800 clk=0 reset=1 dec=1 count60=4 6
               18850 clk=1 reset=1 dec=1 count60=4 7
               18900 clk=0 reset=1 dec=1 count60=4 7
               18950 clk=1 reset=1 dec=1 count60=4 7
               19000 clk=0 reset=1 dec=1 count60=4 7
               19050 clk=1 reset=1 dec=1 count60=4 7
               19100 clk=0 reset=1 dec=1 count60=4 7
               19150 clk=1 reset=1 dec=1 count60=4 7
               19200 clk=0 reset=1 dec=1 count60=4 7
               19250 clk=1 reset=1 dec=1 count60=4 8
               19300 clk=0 reset=1 dec=1 count60=4 8
               19350 clk=1 reset=1 dec=1 count60=4 8
               19400 clk=0 reset=1 dec=1 count60=4 8
               19450 clk=1 reset=1 dec=1 count60=4 8
               19500 clk=0 reset=1 dec=1 count60=4 8
               19550 clk=1 reset=1 dec=1 count60=4 8
               19600 clk=0 reset=1 dec=1 count60=4 8
               19650 clk=1 reset=1 dec=1 count60=4 9
               19700 clk=0 reset=1 dec=1 count60=4 9
               19750 clk=1 reset=1 dec=1 count60=4 9
               19800 clk=0 reset=1 dec=1 count60=4 9
               19850 clk=1 reset=1 dec=1 count60=4 9
               19900 clk=0 reset=1 dec=1 count60=4 9
               19950 clk=1 reset=1 dec=1 count60=4 9
               20000 clk=0 reset=1 dec=1 count60=4 9
               20050 clk=1 reset=1 dec=1 count60=5 0
               20100 clk=0 reset=1 dec=1 count60=5 0
               20150 clk=1 reset=1 dec=1 count60=5 0
               20200 clk=0 reset=1 dec=1 count60=5 0
               20250 clk=1 reset=1 dec=1 count60=5 0
               20300 clk=0 reset=1 dec=1 count60=5 0
               20350 clk=1 reset=1 dec=1 count60=5 0
               20400 clk=0 reset=1 dec=1 count60=5 0
               20450 clk=1 reset=1 dec=1 count60=5 1
               20500 clk=0 reset=1 dec=1 count60=5 1
               20550 clk=1 reset=1 dec=1 count60=5 1
               20600 clk=0 reset=1 dec=1 count60=5 1
               20650 clk=1 reset=1 dec=1 count60=5 1
               20700 clk=0 reset=1 dec=1 count60=5 1
               20750 clk=1 reset=1 dec=1 count60=5 1
               20800 clk=0 reset=1 dec=1 count60=5 1
               20850 clk=1 reset=1 dec=1 count60=5 2
               20900 clk=0 reset=1 dec=1 count60=5 2
               20950 clk=1 reset=1 dec=1 count60=5 2
               21000 clk=0 reset=1 dec=1 count60=5 2
               21050 clk=1 reset=1 dec=1 count60=5 2
               21100 clk=0 reset=1 dec=1 count60=5 2
               21150 clk=1 reset=1 dec=1 count60=5 2
               21200 clk=0 reset=1 dec=1 count60=5 2
               21250 clk=1 reset=1 dec=1 count60=5 3
               21300 clk=0 reset=1 dec=1 count60=5 3
               21350 clk=1 reset=1 dec=1 count60=5 3
               21400 clk=0 reset=1 dec=1 count60=5 3
               21450 clk=1 reset=1 dec=1 count60=5 3
               21500 clk=0 reset=1 dec=1 count60=5 3
               21550 clk=1 reset=1 dec=1 count60=5 3
               21600 clk=0 reset=1 dec=1 count60=5 3
               21650 clk=1 reset=1 dec=1 count60=5 4
               21700 clk=0 reset=1 dec=1 count60=5 4
               21750 clk=1 reset=1 dec=1 count60=5 4
               21800 clk=0 reset=1 dec=1 count60=5 4
               21850 clk=1 reset=1 dec=1 count60=5 4
               21900 clk=0 reset=1 dec=1 count60=5 4
               21950 clk=1 reset=1 dec=1 count60=5 4
               22000 clk=0 reset=1 dec=1 count60=5 4
               22050 clk=1 reset=1 dec=1 count60=5 5
               22100 clk=0 reset=1 dec=1 count60=5 5
               22150 clk=1 reset=1 dec=1 count60=5 5
               22200 clk=0 reset=1 dec=1 count60=5 5
               22250 clk=1 reset=1 dec=1 count60=5 5
               22300 clk=0 reset=1 dec=1 count60=5 5
               22350 clk=1 reset=1 dec=1 count60=5 5
               22400 clk=0 reset=1 dec=1 count60=5 5
               22450 clk=1 reset=1 dec=1 count60=5 6
               22500 clk=0 reset=1 dec=1 count60=5 6
               22550 clk=1 reset=1 dec=1 count60=5 6
               22600 clk=0 reset=1 dec=1 count60=5 6
               22650 clk=1 reset=1 dec=1 count60=5 6
               22700 clk=0 reset=1 dec=1 count60=5 6
               22750 clk=1 reset=1 dec=1 count60=5 6
               22800 clk=0 reset=1 dec=1 count60=5 6
               22850 clk=1 reset=1 dec=1 count60=5 7
               22900 clk=0 reset=1 dec=1 count60=5 7
               22950 clk=1 reset=1 dec=1 count60=5 7
               23000 clk=0 reset=1 dec=1 count60=5 7
               23050 clk=1 reset=1 dec=1 count60=5 7
               23100 clk=0 reset=1 dec=1 count60=5 7
               23150 clk=1 reset=1 dec=1 count60=5 7
               23200 clk=0 reset=1 dec=1 count60=5 7
               23250 clk=1 reset=1 dec=1 count60=5 8
               23300 clk=0 reset=1 dec=1 count60=5 8
               23350 clk=1 reset=1 dec=1 count60=5 8
               23400 clk=0 reset=1 dec=1 count60=5 8
               23450 clk=1 reset=1 dec=1 count60=5 8
               23500 clk=0 reset=1 dec=1 count60=5 8
               23550 clk=1 reset=1 dec=1 count60=5 8
               23600 clk=0 reset=1 dec=1 count60=5 8
               23650 clk=1 reset=1 dec=1 count60=5 9
               23700 clk=0 reset=1 dec=1 count60=5 9
               23750 clk=1 reset=1 dec=1 count60=5 9
               23800 clk=0 reset=1 dec=1 count60=5 9
               23850 clk=1 reset=1 dec=1 count60=5 9
               23900 clk=0 reset=1 dec=1 count60=5 9
               23950 clk=1 reset=1 dec=1 count60=5 9
               24000 clk=0 reset=1 dec=1 count60=5 9
               24050 clk=1 reset=1 dec=1 count60=0 0
               24100 clk=0 reset=1 dec=1 count60=0 0
               24150 clk=1 reset=1 dec=1 count60=0 0
               24200 clk=0 reset=1 dec=1 count60=0 0
               24250 clk=1 reset=1 dec=1 count60=0 0
               24300 clk=0 reset=1 dec=1 count60=0 0
               24350 clk=1 reset=1 dec=1 count60=0 0
               24400 clk=0 reset=1 dec=1 count60=0 0
               24450 clk=1 reset=1 dec=1 count60=0 1
               24500 clk=0 reset=1 dec=1 count60=0 1
               24550 clk=1 reset=1 dec=1 count60=0 1
               24600 clk=0 reset=1 dec=1 count60=0 1
               24650 clk=1 reset=1 dec=1 count60=0 1
               24700 clk=0 reset=1 dec=1 count60=0 1
               24750 clk=1 reset=1 dec=1 count60=0 1
               24800 clk=0 reset=1 dec=1 count60=0 1
               24850 clk=1 reset=1 dec=1 count60=0 2
               24900 clk=0 reset=1 dec=1 count60=0 2
               24950 clk=1 reset=1 dec=1 count60=0 2
               25000 clk=0 reset=1 dec=1 count60=0 2
               25050 clk=1 reset=1 dec=1 count60=0 2
               25100 clk=0 reset=1 dec=1 count60=0 2
               25150 clk=1 reset=1 dec=1 count60=0 2
               25200 clk=0 reset=1 dec=1 count60=0 2
               25250 clk=1 reset=1 dec=1 count60=0 3
               25300 clk=0 reset=1 dec=1 count60=0 3
               25350 clk=1 reset=1 dec=1 count60=0 3
               25400 clk=0 reset=1 dec=1 count60=0 3
               25450 clk=1 reset=1 dec=1 count60=0 3
               25500 clk=0 reset=1 dec=1 count60=0 3
               25550 clk=1 reset=1 dec=1 count60=0 3
               25600 clk=0 reset=1 dec=1 count60=0 3
               25650 clk=1 reset=1 dec=1 count60=0 4
               25700 clk=0 reset=1 dec=1 count60=0 4
               25750 clk=1 reset=1 dec=1 count60=0 4
               25800 clk=0 reset=1 dec=1 count60=0 4
               25850 clk=1 reset=1 dec=1 count60=0 4
               25900 clk=0 reset=1 dec=1 count60=0 4
               25950 clk=1 reset=1 dec=1 count60=0 4
               26000 clk=0 reset=1 dec=1 count60=0 4
               26050 clk=1 reset=1 dec=1 count60=0 5
               26100 clk=0 reset=1 dec=0 count60=0 5
               26150 clk=1 reset=1 dec=0 count60=0 5
               26200 clk=0 reset=1 dec=0 count60=0 5
               26250 clk=1 reset=1 dec=0 count60=0 5
               26300 clk=0 reset=1 dec=0 count60=0 5
               26350 clk=1 reset=1 dec=0 count60=0 5
               26400 clk=0 reset=1 dec=0 count60=0 5
               26450 clk=1 reset=1 dec=0 count60=0 4
               26500 clk=0 reset=1 dec=0 count60=0 4
               26550 clk=1 reset=1 dec=0 count60=0 4
               26600 clk=0 reset=1 dec=0 count60=0 4
               26650 clk=1 reset=1 dec=0 count60=0 4
               26700 clk=0 reset=1 dec=0 count60=0 4
               26750 clk=1 reset=1 dec=0 count60=0 4
               26800 clk=0 reset=1 dec=0 count60=0 4
               26850 clk=1 reset=1 dec=0 count60=0 3
               26900 clk=0 reset=1 dec=0 count60=0 3
               26950 clk=1 reset=1 dec=0 count60=0 3
               27000 clk=0 reset=1 dec=0 count60=0 3
               27050 clk=1 reset=1 dec=0 count60=0 3
               27100 clk=0 reset=1 dec=0 count60=0 3
               27150 clk=1 reset=1 dec=0 count60=0 3
               27200 clk=0 reset=1 dec=0 count60=0 3
               27250 clk=1 reset=1 dec=0 count60=0 2
               27300 clk=0 reset=1 dec=0 count60=0 2
               27350 clk=1 reset=1 dec=0 count60=0 2
               27400 clk=0 reset=1 dec=0 count60=0 2
               27450 clk=1 reset=1 dec=0 count60=0 2
               27500 clk=0 reset=1 dec=0 count60=0 2
               27550 clk=1 reset=1 dec=0 count60=0 2
               27600 clk=0 reset=1 dec=0 count60=0 2
               27650 clk=1 reset=1 dec=0 count60=0 1
               27700 clk=0 reset=1 dec=0 count60=0 1
               27750 clk=1 reset=1 dec=0 count60=0 1
               27800 clk=0 reset=1 dec=0 count60=0 1
               27850 clk=1 reset=1 dec=0 count60=0 1
               27900 clk=0 reset=1 dec=0 count60=0 1
               27950 clk=1 reset=1 dec=0 count60=0 1
               28000 clk=0 reset=1 dec=0 count60=0 1
               28050 clk=1 reset=1 dec=0 count60=0 0
               28100 clk=0 reset=1 dec=0 count60=0 0
               28150 clk=1 reset=1 dec=0 count60=0 0
               28200 clk=0 reset=1 dec=0 count60=0 0
               28250 clk=1 reset=1 dec=0 count60=0 0
               28300 clk=0 reset=1 dec=0 count60=0 0
               28350 clk=1 reset=1 dec=0 count60=0 0
               28400 clk=0 reset=1 dec=0 count60=0 0
               28450 clk=1 reset=1 dec=0 count60=5 9
               28500 clk=0 reset=1 dec=0 count60=5 9
               28550 clk=1 reset=1 dec=0 count60=5 9
               28600 clk=0 reset=1 dec=0 count60=5 9
               28650 clk=1 reset=1 dec=0 count60=5 9
               28700 clk=0 reset=1 dec=0 count60=5 9
               28750 clk=1 reset=1 dec=0 count60=5 9
               28800 clk=0 reset=1 dec=0 count60=5 9
               28850 clk=1 reset=1 dec=0 count60=5 8
               28900 clk=0 reset=1 dec=0 count60=5 8
               28950 clk=1 reset=1 dec=0 count60=5 8
               29000 clk=0 reset=1 dec=0 count60=5 8
               29050 clk=1 reset=1 dec=0 count60=5 8
               29100 clk=0 reset=1 dec=0 count60=5 8
               29150 clk=1 reset=1 dec=0 count60=5 8
               29200 clk=0 reset=1 dec=0 count60=5 8
               29250 clk=1 reset=1 dec=0 count60=5 7
               29300 clk=0 reset=1 dec=0 count60=5 7
               29350 clk=1 reset=1 dec=0 count60=5 7
               29400 clk=0 reset=1 dec=0 count60=5 7
               29450 clk=1 reset=1 dec=0 count60=5 7
               29500 clk=0 reset=1 dec=0 count60=5 7
               29550 clk=1 reset=1 dec=0 count60=5 7
               29600 clk=0 reset=1 dec=0 count60=5 7
               29650 clk=1 reset=1 dec=0 count60=5 6
               29700 clk=0 reset=1 dec=0 count60=5 6
               29750 clk=1 reset=1 dec=0 count60=5 6
               29800 clk=0 reset=1 dec=0 count60=5 6
               29850 clk=1 reset=1 dec=0 count60=5 6
               29900 clk=0 reset=1 dec=0 count60=5 6
               29950 clk=1 reset=1 dec=0 count60=5 6
               30000 clk=0 reset=1 dec=0 count60=5 6
               30050 clk=1 reset=1 dec=0 count60=5 5
$finish called at time : 30100 ns : File "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" Line 20
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 28 15:42:55 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 15:42:55 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_CNT60_ALL_behav -key {Behavioral:sim_1:Functional:TEST_CNT60_ALL} -tclbatch {TEST_CNT60_ALL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_CNT60_ALL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
                   0 clk=0 reset=0 dec=1 count60=0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_CNT60_ALL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.078 ; gain = 0.000
run all
                  50 clk=1 reset=0 dec=1 count60=0 0
                 100 clk=0 reset=1 dec=1 count60=0 0
                 150 clk=1 reset=1 dec=1 count60=0 0
                 200 clk=0 reset=1 dec=1 count60=0 0
                 250 clk=1 reset=1 dec=1 count60=0 0
                 300 clk=0 reset=1 dec=1 count60=0 0
                 350 clk=1 reset=1 dec=1 count60=0 0
                 400 clk=0 reset=1 dec=1 count60=0 0
                 450 clk=1 reset=1 dec=1 count60=0 1
                 500 clk=0 reset=1 dec=1 count60=0 1
                 550 clk=1 reset=1 dec=1 count60=0 1
                 600 clk=0 reset=1 dec=1 count60=0 1
                 650 clk=1 reset=1 dec=1 count60=0 1
                 700 clk=0 reset=1 dec=1 count60=0 1
                 750 clk=1 reset=1 dec=1 count60=0 1
                 800 clk=0 reset=1 dec=1 count60=0 1
                 850 clk=1 reset=1 dec=1 count60=0 2
                 900 clk=0 reset=1 dec=1 count60=0 2
                 950 clk=1 reset=1 dec=1 count60=0 2
                1000 clk=0 reset=1 dec=1 count60=0 2
                1050 clk=1 reset=1 dec=1 count60=0 2
                1100 clk=0 reset=1 dec=1 count60=0 2
                1150 clk=1 reset=1 dec=1 count60=0 2
                1200 clk=0 reset=1 dec=1 count60=0 2
                1250 clk=1 reset=1 dec=1 count60=0 3
                1300 clk=0 reset=1 dec=1 count60=0 3
                1350 clk=1 reset=1 dec=1 count60=0 3
                1400 clk=0 reset=1 dec=1 count60=0 3
                1450 clk=1 reset=1 dec=1 count60=0 3
                1500 clk=0 reset=1 dec=1 count60=0 3
                1550 clk=1 reset=1 dec=1 count60=0 3
                1600 clk=0 reset=1 dec=1 count60=0 3
                1650 clk=1 reset=1 dec=1 count60=0 4
                1700 clk=0 reset=1 dec=1 count60=0 4
                1750 clk=1 reset=1 dec=1 count60=0 4
                1800 clk=0 reset=1 dec=1 count60=0 4
                1850 clk=1 reset=1 dec=1 count60=0 4
                1900 clk=0 reset=1 dec=1 count60=0 4
                1950 clk=1 reset=1 dec=1 count60=0 4
                2000 clk=0 reset=1 dec=1 count60=0 4
                2050 clk=1 reset=1 dec=1 count60=0 5
                2100 clk=0 reset=1 dec=1 count60=0 5
                2150 clk=1 reset=1 dec=1 count60=0 5
                2200 clk=0 reset=1 dec=1 count60=0 5
                2250 clk=1 reset=1 dec=1 count60=0 5
                2300 clk=0 reset=1 dec=1 count60=0 5
                2350 clk=1 reset=1 dec=1 count60=0 5
                2400 clk=0 reset=1 dec=1 count60=0 5
                2450 clk=1 reset=1 dec=1 count60=0 6
                2500 clk=0 reset=1 dec=1 count60=0 6
                2550 clk=1 reset=1 dec=1 count60=0 6
                2600 clk=0 reset=1 dec=1 count60=0 6
                2650 clk=1 reset=1 dec=1 count60=0 6
                2700 clk=0 reset=1 dec=1 count60=0 6
                2750 clk=1 reset=1 dec=1 count60=0 6
                2800 clk=0 reset=1 dec=1 count60=0 6
                2850 clk=1 reset=1 dec=1 count60=0 7
                2900 clk=0 reset=1 dec=1 count60=0 7
                2950 clk=1 reset=1 dec=1 count60=0 7
                3000 clk=0 reset=1 dec=1 count60=0 7
                3050 clk=1 reset=1 dec=1 count60=0 7
                3100 clk=0 reset=1 dec=1 count60=0 7
                3150 clk=1 reset=1 dec=1 count60=0 7
                3200 clk=0 reset=1 dec=1 count60=0 7
                3250 clk=1 reset=1 dec=1 count60=0 8
                3300 clk=0 reset=1 dec=1 count60=0 8
                3350 clk=1 reset=1 dec=1 count60=0 8
                3400 clk=0 reset=1 dec=1 count60=0 8
                3450 clk=1 reset=1 dec=1 count60=0 8
                3500 clk=0 reset=1 dec=1 count60=0 8
                3550 clk=1 reset=1 dec=1 count60=0 8
                3600 clk=0 reset=1 dec=1 count60=0 8
                3650 clk=1 reset=1 dec=1 count60=0 9
                3700 clk=0 reset=1 dec=1 count60=0 9
                3750 clk=1 reset=1 dec=1 count60=0 9
                3800 clk=0 reset=1 dec=1 count60=0 9
                3850 clk=1 reset=1 dec=1 count60=0 9
                3900 clk=0 reset=1 dec=1 count60=0 9
                3950 clk=1 reset=1 dec=1 count60=0 9
                4000 clk=0 reset=1 dec=1 count60=0 9
                4050 clk=1 reset=1 dec=1 count60=1 0
                4100 clk=0 reset=1 dec=1 count60=1 0
                4150 clk=1 reset=1 dec=1 count60=1 0
                4200 clk=0 reset=1 dec=1 count60=1 0
                4250 clk=1 reset=1 dec=1 count60=1 0
                4300 clk=0 reset=1 dec=1 count60=1 0
                4350 clk=1 reset=1 dec=1 count60=1 0
                4400 clk=0 reset=1 dec=1 count60=1 0
                4450 clk=1 reset=1 dec=1 count60=1 1
                4500 clk=0 reset=1 dec=1 count60=1 1
                4550 clk=1 reset=1 dec=1 count60=1 1
                4600 clk=0 reset=1 dec=1 count60=1 1
                4650 clk=1 reset=1 dec=1 count60=1 1
                4700 clk=0 reset=1 dec=1 count60=1 1
                4750 clk=1 reset=1 dec=1 count60=1 1
                4800 clk=0 reset=1 dec=1 count60=1 1
                4850 clk=1 reset=1 dec=1 count60=1 2
                4900 clk=0 reset=1 dec=1 count60=1 2
                4950 clk=1 reset=1 dec=1 count60=1 2
                5000 clk=0 reset=1 dec=1 count60=1 2
                5050 clk=1 reset=1 dec=1 count60=1 2
                5100 clk=0 reset=1 dec=1 count60=1 2
                5150 clk=1 reset=1 dec=1 count60=1 2
                5200 clk=0 reset=1 dec=1 count60=1 2
                5250 clk=1 reset=1 dec=1 count60=1 3
                5300 clk=0 reset=1 dec=1 count60=1 3
                5350 clk=1 reset=1 dec=1 count60=1 3
                5400 clk=0 reset=1 dec=1 count60=1 3
                5450 clk=1 reset=1 dec=1 count60=1 3
                5500 clk=0 reset=1 dec=1 count60=1 3
                5550 clk=1 reset=1 dec=1 count60=1 3
                5600 clk=0 reset=1 dec=1 count60=1 3
                5650 clk=1 reset=1 dec=1 count60=1 4
                5700 clk=0 reset=1 dec=1 count60=1 4
                5750 clk=1 reset=1 dec=1 count60=1 4
                5800 clk=0 reset=1 dec=1 count60=1 4
                5850 clk=1 reset=1 dec=1 count60=1 4
                5900 clk=0 reset=1 dec=1 count60=1 4
                5950 clk=1 reset=1 dec=1 count60=1 4
                6000 clk=0 reset=1 dec=1 count60=1 4
                6050 clk=1 reset=1 dec=1 count60=1 5
                6100 clk=0 reset=1 dec=1 count60=1 5
                6150 clk=1 reset=1 dec=1 count60=1 5
                6200 clk=0 reset=1 dec=1 count60=1 5
                6250 clk=1 reset=1 dec=1 count60=1 5
                6300 clk=0 reset=1 dec=1 count60=1 5
                6350 clk=1 reset=1 dec=1 count60=1 5
                6400 clk=0 reset=1 dec=1 count60=1 5
                6450 clk=1 reset=1 dec=1 count60=1 6
                6500 clk=0 reset=1 dec=1 count60=1 6
                6550 clk=1 reset=1 dec=1 count60=1 6
                6600 clk=0 reset=1 dec=1 count60=1 6
                6650 clk=1 reset=1 dec=1 count60=1 6
                6700 clk=0 reset=1 dec=1 count60=1 6
                6750 clk=1 reset=1 dec=1 count60=1 6
                6800 clk=0 reset=1 dec=1 count60=1 6
                6850 clk=1 reset=1 dec=1 count60=1 7
                6900 clk=0 reset=1 dec=1 count60=1 7
                6950 clk=1 reset=1 dec=1 count60=1 7
                7000 clk=0 reset=1 dec=1 count60=1 7
                7050 clk=1 reset=1 dec=1 count60=1 7
                7100 clk=0 reset=1 dec=1 count60=1 7
                7150 clk=1 reset=1 dec=1 count60=1 7
                7200 clk=0 reset=1 dec=1 count60=1 7
                7250 clk=1 reset=1 dec=1 count60=1 8
                7300 clk=0 reset=1 dec=1 count60=1 8
                7350 clk=1 reset=1 dec=1 count60=1 8
                7400 clk=0 reset=1 dec=1 count60=1 8
                7450 clk=1 reset=1 dec=1 count60=1 8
                7500 clk=0 reset=1 dec=1 count60=1 8
                7550 clk=1 reset=1 dec=1 count60=1 8
                7600 clk=0 reset=1 dec=1 count60=1 8
                7650 clk=1 reset=1 dec=1 count60=1 9
                7700 clk=0 reset=1 dec=1 count60=1 9
                7750 clk=1 reset=1 dec=1 count60=1 9
                7800 clk=0 reset=1 dec=1 count60=1 9
                7850 clk=1 reset=1 dec=1 count60=1 9
                7900 clk=0 reset=1 dec=1 count60=1 9
                7950 clk=1 reset=1 dec=1 count60=1 9
                8000 clk=0 reset=1 dec=1 count60=1 9
                8050 clk=1 reset=1 dec=1 count60=2 0
                8100 clk=0 reset=1 dec=1 count60=2 0
                8150 clk=1 reset=1 dec=1 count60=2 0
                8200 clk=0 reset=1 dec=1 count60=2 0
                8250 clk=1 reset=1 dec=1 count60=2 0
                8300 clk=0 reset=1 dec=1 count60=2 0
                8350 clk=1 reset=1 dec=1 count60=2 0
                8400 clk=0 reset=1 dec=1 count60=2 0
                8450 clk=1 reset=1 dec=1 count60=2 1
                8500 clk=0 reset=1 dec=1 count60=2 1
                8550 clk=1 reset=1 dec=1 count60=2 1
                8600 clk=0 reset=1 dec=1 count60=2 1
                8650 clk=1 reset=1 dec=1 count60=2 1
                8700 clk=0 reset=1 dec=1 count60=2 1
                8750 clk=1 reset=1 dec=1 count60=2 1
                8800 clk=0 reset=1 dec=1 count60=2 1
                8850 clk=1 reset=1 dec=1 count60=2 2
                8900 clk=0 reset=1 dec=1 count60=2 2
                8950 clk=1 reset=1 dec=1 count60=2 2
                9000 clk=0 reset=1 dec=1 count60=2 2
                9050 clk=1 reset=1 dec=1 count60=2 2
                9100 clk=0 reset=1 dec=1 count60=2 2
                9150 clk=1 reset=1 dec=1 count60=2 2
                9200 clk=0 reset=1 dec=1 count60=2 2
                9250 clk=1 reset=1 dec=1 count60=2 3
                9300 clk=0 reset=1 dec=1 count60=2 3
                9350 clk=1 reset=1 dec=1 count60=2 3
                9400 clk=0 reset=1 dec=1 count60=2 3
                9450 clk=1 reset=1 dec=1 count60=2 3
                9500 clk=0 reset=1 dec=1 count60=2 3
                9550 clk=1 reset=1 dec=1 count60=2 3
                9600 clk=0 reset=1 dec=1 count60=2 3
                9650 clk=1 reset=1 dec=1 count60=2 4
                9700 clk=0 reset=1 dec=1 count60=2 4
                9750 clk=1 reset=1 dec=1 count60=2 4
                9800 clk=0 reset=1 dec=1 count60=2 4
                9850 clk=1 reset=1 dec=1 count60=2 4
                9900 clk=0 reset=1 dec=1 count60=2 4
                9950 clk=1 reset=1 dec=1 count60=2 4
               10000 clk=0 reset=1 dec=1 count60=2 4
               10050 clk=1 reset=1 dec=1 count60=2 5
               10100 clk=0 reset=1 dec=1 count60=2 5
               10150 clk=1 reset=1 dec=1 count60=2 5
               10200 clk=0 reset=1 dec=1 count60=2 5
               10250 clk=1 reset=1 dec=1 count60=2 5
               10300 clk=0 reset=1 dec=1 count60=2 5
               10350 clk=1 reset=1 dec=1 count60=2 5
               10400 clk=0 reset=1 dec=1 count60=2 5
               10450 clk=1 reset=1 dec=1 count60=2 6
               10500 clk=0 reset=1 dec=1 count60=2 6
               10550 clk=1 reset=1 dec=1 count60=2 6
               10600 clk=0 reset=1 dec=1 count60=2 6
               10650 clk=1 reset=1 dec=1 count60=2 6
               10700 clk=0 reset=1 dec=1 count60=2 6
               10750 clk=1 reset=1 dec=1 count60=2 6
               10800 clk=0 reset=1 dec=1 count60=2 6
               10850 clk=1 reset=1 dec=1 count60=2 7
               10900 clk=0 reset=1 dec=1 count60=2 7
               10950 clk=1 reset=1 dec=1 count60=2 7
               11000 clk=0 reset=1 dec=1 count60=2 7
               11050 clk=1 reset=1 dec=1 count60=2 7
               11100 clk=0 reset=1 dec=1 count60=2 7
               11150 clk=1 reset=1 dec=1 count60=2 7
               11200 clk=0 reset=1 dec=1 count60=2 7
               11250 clk=1 reset=1 dec=1 count60=2 8
               11300 clk=0 reset=1 dec=1 count60=2 8
               11350 clk=1 reset=1 dec=1 count60=2 8
               11400 clk=0 reset=1 dec=1 count60=2 8
               11450 clk=1 reset=1 dec=1 count60=2 8
               11500 clk=0 reset=1 dec=1 count60=2 8
               11550 clk=1 reset=1 dec=1 count60=2 8
               11600 clk=0 reset=1 dec=1 count60=2 8
               11650 clk=1 reset=1 dec=1 count60=2 9
               11700 clk=0 reset=1 dec=1 count60=2 9
               11750 clk=1 reset=1 dec=1 count60=2 9
               11800 clk=0 reset=1 dec=1 count60=2 9
               11850 clk=1 reset=1 dec=1 count60=2 9
               11900 clk=0 reset=1 dec=1 count60=2 9
               11950 clk=1 reset=1 dec=1 count60=2 9
               12000 clk=0 reset=1 dec=1 count60=2 9
               12050 clk=1 reset=1 dec=1 count60=3 0
               12100 clk=0 reset=1 dec=1 count60=3 0
               12150 clk=1 reset=1 dec=1 count60=3 0
               12200 clk=0 reset=1 dec=1 count60=3 0
               12250 clk=1 reset=1 dec=1 count60=3 0
               12300 clk=0 reset=1 dec=1 count60=3 0
               12350 clk=1 reset=1 dec=1 count60=3 0
               12400 clk=0 reset=1 dec=1 count60=3 0
               12450 clk=1 reset=1 dec=1 count60=3 1
               12500 clk=0 reset=1 dec=1 count60=3 1
               12550 clk=1 reset=1 dec=1 count60=3 1
               12600 clk=0 reset=1 dec=1 count60=3 1
               12650 clk=1 reset=1 dec=1 count60=3 1
               12700 clk=0 reset=1 dec=1 count60=3 1
               12750 clk=1 reset=1 dec=1 count60=3 1
               12800 clk=0 reset=1 dec=1 count60=3 1
               12850 clk=1 reset=1 dec=1 count60=3 2
               12900 clk=0 reset=1 dec=1 count60=3 2
               12950 clk=1 reset=1 dec=1 count60=3 2
               13000 clk=0 reset=1 dec=1 count60=3 2
               13050 clk=1 reset=1 dec=1 count60=3 2
               13100 clk=0 reset=1 dec=1 count60=3 2
               13150 clk=1 reset=1 dec=1 count60=3 2
               13200 clk=0 reset=1 dec=1 count60=3 2
               13250 clk=1 reset=1 dec=1 count60=3 3
               13300 clk=0 reset=1 dec=1 count60=3 3
               13350 clk=1 reset=1 dec=1 count60=3 3
               13400 clk=0 reset=1 dec=1 count60=3 3
               13450 clk=1 reset=1 dec=1 count60=3 3
               13500 clk=0 reset=1 dec=1 count60=3 3
               13550 clk=1 reset=1 dec=1 count60=3 3
               13600 clk=0 reset=1 dec=1 count60=3 3
               13650 clk=1 reset=1 dec=1 count60=3 4
               13700 clk=0 reset=1 dec=1 count60=3 4
               13750 clk=1 reset=1 dec=1 count60=3 4
               13800 clk=0 reset=1 dec=1 count60=3 4
               13850 clk=1 reset=1 dec=1 count60=3 4
               13900 clk=0 reset=1 dec=1 count60=3 4
               13950 clk=1 reset=1 dec=1 count60=3 4
               14000 clk=0 reset=1 dec=1 count60=3 4
               14050 clk=1 reset=1 dec=1 count60=3 5
               14100 clk=0 reset=1 dec=1 count60=3 5
               14150 clk=1 reset=1 dec=1 count60=3 5
               14200 clk=0 reset=1 dec=1 count60=3 5
               14250 clk=1 reset=1 dec=1 count60=3 5
               14300 clk=0 reset=1 dec=1 count60=3 5
               14350 clk=1 reset=1 dec=1 count60=3 5
               14400 clk=0 reset=1 dec=1 count60=3 5
               14450 clk=1 reset=1 dec=1 count60=3 6
               14500 clk=0 reset=1 dec=1 count60=3 6
               14550 clk=1 reset=1 dec=1 count60=3 6
               14600 clk=0 reset=1 dec=1 count60=3 6
               14650 clk=1 reset=1 dec=1 count60=3 6
               14700 clk=0 reset=1 dec=1 count60=3 6
               14750 clk=1 reset=1 dec=1 count60=3 6
               14800 clk=0 reset=1 dec=1 count60=3 6
               14850 clk=1 reset=1 dec=1 count60=3 7
               14900 clk=0 reset=1 dec=1 count60=3 7
               14950 clk=1 reset=1 dec=1 count60=3 7
               15000 clk=0 reset=1 dec=1 count60=3 7
               15050 clk=1 reset=1 dec=1 count60=3 7
               15100 clk=0 reset=1 dec=1 count60=3 7
               15150 clk=1 reset=1 dec=1 count60=3 7
               15200 clk=0 reset=1 dec=1 count60=3 7
               15250 clk=1 reset=1 dec=1 count60=3 8
               15300 clk=0 reset=1 dec=1 count60=3 8
               15350 clk=1 reset=1 dec=1 count60=3 8
               15400 clk=0 reset=1 dec=1 count60=3 8
               15450 clk=1 reset=1 dec=1 count60=3 8
               15500 clk=0 reset=1 dec=1 count60=3 8
               15550 clk=1 reset=1 dec=1 count60=3 8
               15600 clk=0 reset=1 dec=1 count60=3 8
               15650 clk=1 reset=1 dec=1 count60=3 9
               15700 clk=0 reset=1 dec=1 count60=3 9
               15750 clk=1 reset=1 dec=1 count60=3 9
               15800 clk=0 reset=1 dec=1 count60=3 9
               15850 clk=1 reset=1 dec=1 count60=3 9
               15900 clk=0 reset=1 dec=1 count60=3 9
               15950 clk=1 reset=1 dec=1 count60=3 9
               16000 clk=0 reset=1 dec=1 count60=3 9
               16050 clk=1 reset=1 dec=1 count60=4 0
               16100 clk=0 reset=1 dec=1 count60=4 0
               16150 clk=1 reset=1 dec=1 count60=4 0
               16200 clk=0 reset=1 dec=1 count60=4 0
               16250 clk=1 reset=1 dec=1 count60=4 0
               16300 clk=0 reset=1 dec=1 count60=4 0
               16350 clk=1 reset=1 dec=1 count60=4 0
               16400 clk=0 reset=1 dec=1 count60=4 0
               16450 clk=1 reset=1 dec=1 count60=4 1
               16500 clk=0 reset=1 dec=1 count60=4 1
               16550 clk=1 reset=1 dec=1 count60=4 1
               16600 clk=0 reset=1 dec=1 count60=4 1
               16650 clk=1 reset=1 dec=1 count60=4 1
               16700 clk=0 reset=1 dec=1 count60=4 1
               16750 clk=1 reset=1 dec=1 count60=4 1
               16800 clk=0 reset=1 dec=1 count60=4 1
               16850 clk=1 reset=1 dec=1 count60=4 2
               16900 clk=0 reset=1 dec=1 count60=4 2
               16950 clk=1 reset=1 dec=1 count60=4 2
               17000 clk=0 reset=1 dec=1 count60=4 2
               17050 clk=1 reset=1 dec=1 count60=4 2
               17100 clk=0 reset=1 dec=1 count60=4 2
               17150 clk=1 reset=1 dec=1 count60=4 2
               17200 clk=0 reset=1 dec=1 count60=4 2
               17250 clk=1 reset=1 dec=1 count60=4 3
               17300 clk=0 reset=1 dec=1 count60=4 3
               17350 clk=1 reset=1 dec=1 count60=4 3
               17400 clk=0 reset=1 dec=1 count60=4 3
               17450 clk=1 reset=1 dec=1 count60=4 3
               17500 clk=0 reset=1 dec=1 count60=4 3
               17550 clk=1 reset=1 dec=1 count60=4 3
               17600 clk=0 reset=1 dec=1 count60=4 3
               17650 clk=1 reset=1 dec=1 count60=4 4
               17700 clk=0 reset=1 dec=1 count60=4 4
               17750 clk=1 reset=1 dec=1 count60=4 4
               17800 clk=0 reset=1 dec=1 count60=4 4
               17850 clk=1 reset=1 dec=1 count60=4 4
               17900 clk=0 reset=1 dec=1 count60=4 4
               17950 clk=1 reset=1 dec=1 count60=4 4
               18000 clk=0 reset=1 dec=1 count60=4 4
               18050 clk=1 reset=1 dec=1 count60=4 5
               18100 clk=0 reset=1 dec=1 count60=4 5
               18150 clk=1 reset=1 dec=1 count60=4 5
               18200 clk=0 reset=1 dec=1 count60=4 5
               18250 clk=1 reset=1 dec=1 count60=4 5
               18300 clk=0 reset=1 dec=1 count60=4 5
               18350 clk=1 reset=1 dec=1 count60=4 5
               18400 clk=0 reset=1 dec=1 count60=4 5
               18450 clk=1 reset=1 dec=1 count60=4 6
               18500 clk=0 reset=1 dec=1 count60=4 6
               18550 clk=1 reset=1 dec=1 count60=4 6
               18600 clk=0 reset=1 dec=1 count60=4 6
               18650 clk=1 reset=1 dec=1 count60=4 6
               18700 clk=0 reset=1 dec=1 count60=4 6
               18750 clk=1 reset=1 dec=1 count60=4 6
               18800 clk=0 reset=1 dec=1 count60=4 6
               18850 clk=1 reset=1 dec=1 count60=4 7
               18900 clk=0 reset=1 dec=1 count60=4 7
               18950 clk=1 reset=1 dec=1 count60=4 7
               19000 clk=0 reset=1 dec=1 count60=4 7
               19050 clk=1 reset=1 dec=1 count60=4 7
               19100 clk=0 reset=1 dec=1 count60=4 7
               19150 clk=1 reset=1 dec=1 count60=4 7
               19200 clk=0 reset=1 dec=1 count60=4 7
               19250 clk=1 reset=1 dec=1 count60=4 8
               19300 clk=0 reset=1 dec=1 count60=4 8
               19350 clk=1 reset=1 dec=1 count60=4 8
               19400 clk=0 reset=1 dec=1 count60=4 8
               19450 clk=1 reset=1 dec=1 count60=4 8
               19500 clk=0 reset=1 dec=1 count60=4 8
               19550 clk=1 reset=1 dec=1 count60=4 8
               19600 clk=0 reset=1 dec=1 count60=4 8
               19650 clk=1 reset=1 dec=1 count60=4 9
               19700 clk=0 reset=1 dec=1 count60=4 9
               19750 clk=1 reset=1 dec=1 count60=4 9
               19800 clk=0 reset=1 dec=1 count60=4 9
               19850 clk=1 reset=1 dec=1 count60=4 9
               19900 clk=0 reset=1 dec=1 count60=4 9
               19950 clk=1 reset=1 dec=1 count60=4 9
               20000 clk=0 reset=1 dec=1 count60=4 9
               20050 clk=1 reset=1 dec=1 count60=5 0
               20100 clk=0 reset=1 dec=1 count60=5 0
               20150 clk=1 reset=1 dec=1 count60=5 0
               20200 clk=0 reset=1 dec=1 count60=5 0
               20250 clk=1 reset=1 dec=1 count60=5 0
               20300 clk=0 reset=1 dec=1 count60=5 0
               20350 clk=1 reset=1 dec=1 count60=5 0
               20400 clk=0 reset=1 dec=1 count60=5 0
               20450 clk=1 reset=1 dec=1 count60=5 1
               20500 clk=0 reset=1 dec=1 count60=5 1
               20550 clk=1 reset=1 dec=1 count60=5 1
               20600 clk=0 reset=1 dec=1 count60=5 1
               20650 clk=1 reset=1 dec=1 count60=5 1
               20700 clk=0 reset=1 dec=1 count60=5 1
               20750 clk=1 reset=1 dec=1 count60=5 1
               20800 clk=0 reset=1 dec=1 count60=5 1
               20850 clk=1 reset=1 dec=1 count60=5 2
               20900 clk=0 reset=1 dec=1 count60=5 2
               20950 clk=1 reset=1 dec=1 count60=5 2
               21000 clk=0 reset=1 dec=1 count60=5 2
               21050 clk=1 reset=1 dec=1 count60=5 2
               21100 clk=0 reset=1 dec=1 count60=5 2
               21150 clk=1 reset=1 dec=1 count60=5 2
               21200 clk=0 reset=1 dec=1 count60=5 2
               21250 clk=1 reset=1 dec=1 count60=5 3
               21300 clk=0 reset=1 dec=1 count60=5 3
               21350 clk=1 reset=1 dec=1 count60=5 3
               21400 clk=0 reset=1 dec=1 count60=5 3
               21450 clk=1 reset=1 dec=1 count60=5 3
               21500 clk=0 reset=1 dec=1 count60=5 3
               21550 clk=1 reset=1 dec=1 count60=5 3
               21600 clk=0 reset=1 dec=1 count60=5 3
               21650 clk=1 reset=1 dec=1 count60=5 4
               21700 clk=0 reset=1 dec=1 count60=5 4
               21750 clk=1 reset=1 dec=1 count60=5 4
               21800 clk=0 reset=1 dec=1 count60=5 4
               21850 clk=1 reset=1 dec=1 count60=5 4
               21900 clk=0 reset=1 dec=1 count60=5 4
               21950 clk=1 reset=1 dec=1 count60=5 4
               22000 clk=0 reset=1 dec=1 count60=5 4
               22050 clk=1 reset=1 dec=1 count60=5 5
               22100 clk=0 reset=1 dec=1 count60=5 5
               22150 clk=1 reset=1 dec=1 count60=5 5
               22200 clk=0 reset=1 dec=1 count60=5 5
               22250 clk=1 reset=1 dec=1 count60=5 5
               22300 clk=0 reset=1 dec=1 count60=5 5
               22350 clk=1 reset=1 dec=1 count60=5 5
               22400 clk=0 reset=1 dec=1 count60=5 5
               22450 clk=1 reset=1 dec=1 count60=5 6
               22500 clk=0 reset=1 dec=1 count60=5 6
               22550 clk=1 reset=1 dec=1 count60=5 6
               22600 clk=0 reset=1 dec=1 count60=5 6
               22650 clk=1 reset=1 dec=1 count60=5 6
               22700 clk=0 reset=1 dec=1 count60=5 6
               22750 clk=1 reset=1 dec=1 count60=5 6
               22800 clk=0 reset=1 dec=1 count60=5 6
               22850 clk=1 reset=1 dec=1 count60=5 7
               22900 clk=0 reset=1 dec=1 count60=5 7
               22950 clk=1 reset=1 dec=1 count60=5 7
               23000 clk=0 reset=1 dec=1 count60=5 7
               23050 clk=1 reset=1 dec=1 count60=5 7
               23100 clk=0 reset=1 dec=1 count60=5 7
               23150 clk=1 reset=1 dec=1 count60=5 7
               23200 clk=0 reset=1 dec=1 count60=5 7
               23250 clk=1 reset=1 dec=1 count60=5 8
               23300 clk=0 reset=1 dec=1 count60=5 8
               23350 clk=1 reset=1 dec=1 count60=5 8
               23400 clk=0 reset=1 dec=1 count60=5 8
               23450 clk=1 reset=1 dec=1 count60=5 8
               23500 clk=0 reset=1 dec=1 count60=5 8
               23550 clk=1 reset=1 dec=1 count60=5 8
               23600 clk=0 reset=1 dec=1 count60=5 8
               23650 clk=1 reset=1 dec=1 count60=5 9
               23700 clk=0 reset=1 dec=1 count60=5 9
               23750 clk=1 reset=1 dec=1 count60=5 9
               23800 clk=0 reset=1 dec=1 count60=5 9
               23850 clk=1 reset=1 dec=1 count60=5 9
               23900 clk=0 reset=1 dec=1 count60=5 9
               23950 clk=1 reset=1 dec=1 count60=5 9
               24000 clk=0 reset=1 dec=1 count60=5 9
               24050 clk=1 reset=1 dec=1 count60=0 0
               24100 clk=0 reset=1 dec=1 count60=0 0
               24150 clk=1 reset=1 dec=1 count60=0 0
               24200 clk=0 reset=1 dec=1 count60=0 0
               24250 clk=1 reset=1 dec=1 count60=0 0
               24300 clk=0 reset=1 dec=1 count60=0 0
               24350 clk=1 reset=1 dec=1 count60=0 0
               24400 clk=0 reset=1 dec=1 count60=0 0
               24450 clk=1 reset=1 dec=1 count60=0 1
               24500 clk=0 reset=1 dec=1 count60=0 1
               24550 clk=1 reset=1 dec=1 count60=0 1
               24600 clk=0 reset=1 dec=1 count60=0 1
               24650 clk=1 reset=1 dec=1 count60=0 1
               24700 clk=0 reset=1 dec=1 count60=0 1
               24750 clk=1 reset=1 dec=1 count60=0 1
               24800 clk=0 reset=1 dec=1 count60=0 1
               24850 clk=1 reset=1 dec=1 count60=0 2
               24900 clk=0 reset=1 dec=1 count60=0 2
               24950 clk=1 reset=1 dec=1 count60=0 2
               25000 clk=0 reset=1 dec=1 count60=0 2
               25050 clk=1 reset=1 dec=1 count60=0 2
               25100 clk=0 reset=1 dec=1 count60=0 2
               25150 clk=1 reset=1 dec=1 count60=0 2
               25200 clk=0 reset=1 dec=1 count60=0 2
               25250 clk=1 reset=1 dec=1 count60=0 3
               25300 clk=0 reset=1 dec=1 count60=0 3
               25350 clk=1 reset=1 dec=1 count60=0 3
               25400 clk=0 reset=1 dec=1 count60=0 3
               25450 clk=1 reset=1 dec=1 count60=0 3
               25500 clk=0 reset=1 dec=1 count60=0 3
               25550 clk=1 reset=1 dec=1 count60=0 3
               25600 clk=0 reset=1 dec=1 count60=0 3
               25650 clk=1 reset=1 dec=1 count60=0 4
               25700 clk=0 reset=1 dec=1 count60=0 4
               25750 clk=1 reset=1 dec=1 count60=0 4
               25800 clk=0 reset=1 dec=1 count60=0 4
               25850 clk=1 reset=1 dec=1 count60=0 4
               25900 clk=0 reset=1 dec=1 count60=0 4
               25950 clk=1 reset=1 dec=1 count60=0 4
               26000 clk=0 reset=1 dec=1 count60=0 4
               26050 clk=1 reset=1 dec=1 count60=0 5
               26100 clk=0 reset=1 dec=0 count60=0 5
               26150 clk=1 reset=1 dec=0 count60=0 5
               26200 clk=0 reset=1 dec=0 count60=0 5
               26250 clk=1 reset=1 dec=0 count60=0 5
               26300 clk=0 reset=1 dec=0 count60=0 5
               26350 clk=1 reset=1 dec=0 count60=0 5
               26400 clk=0 reset=1 dec=0 count60=0 5
               26450 clk=1 reset=1 dec=0 count60=0 4
               26500 clk=0 reset=1 dec=0 count60=0 4
               26550 clk=1 reset=1 dec=0 count60=0 4
               26600 clk=0 reset=1 dec=0 count60=0 4
               26650 clk=1 reset=1 dec=0 count60=0 4
               26700 clk=0 reset=1 dec=0 count60=0 4
               26750 clk=1 reset=1 dec=0 count60=0 4
               26800 clk=0 reset=1 dec=0 count60=0 4
               26850 clk=1 reset=1 dec=0 count60=0 3
               26900 clk=0 reset=1 dec=0 count60=0 3
               26950 clk=1 reset=1 dec=0 count60=0 3
               27000 clk=0 reset=1 dec=0 count60=0 3
               27050 clk=1 reset=1 dec=0 count60=0 3
               27100 clk=0 reset=1 dec=0 count60=0 3
               27150 clk=1 reset=1 dec=0 count60=0 3
               27200 clk=0 reset=1 dec=0 count60=0 3
               27250 clk=1 reset=1 dec=0 count60=0 2
               27300 clk=0 reset=1 dec=0 count60=0 2
               27350 clk=1 reset=1 dec=0 count60=0 2
               27400 clk=0 reset=1 dec=0 count60=0 2
               27450 clk=1 reset=1 dec=0 count60=0 2
               27500 clk=0 reset=1 dec=0 count60=0 2
               27550 clk=1 reset=1 dec=0 count60=0 2
               27600 clk=0 reset=1 dec=0 count60=0 2
               27650 clk=1 reset=1 dec=0 count60=0 1
               27700 clk=0 reset=1 dec=0 count60=0 1
               27750 clk=1 reset=1 dec=0 count60=0 1
               27800 clk=0 reset=1 dec=0 count60=0 1
               27850 clk=1 reset=1 dec=0 count60=0 1
               27900 clk=0 reset=1 dec=0 count60=0 1
               27950 clk=1 reset=1 dec=0 count60=0 1
               28000 clk=0 reset=1 dec=0 count60=0 1
               28050 clk=1 reset=1 dec=0 count60=0 0
               28100 clk=0 reset=1 dec=0 count60=0 0
               28150 clk=1 reset=1 dec=0 count60=0 0
               28200 clk=0 reset=1 dec=0 count60=0 0
               28250 clk=1 reset=1 dec=0 count60=0 0
               28300 clk=0 reset=1 dec=0 count60=0 0
               28350 clk=1 reset=1 dec=0 count60=0 0
               28400 clk=0 reset=1 dec=0 count60=0 0
               28450 clk=1 reset=1 dec=0 count60=5 9
               28500 clk=0 reset=1 dec=0 count60=5 9
               28550 clk=1 reset=1 dec=0 count60=5 9
               28600 clk=0 reset=1 dec=0 count60=5 9
               28650 clk=1 reset=1 dec=0 count60=5 9
               28700 clk=0 reset=1 dec=0 count60=5 9
               28750 clk=1 reset=1 dec=0 count60=5 9
               28800 clk=0 reset=1 dec=0 count60=5 9
               28850 clk=1 reset=1 dec=0 count60=5 8
               28900 clk=0 reset=1 dec=0 count60=5 8
               28950 clk=1 reset=1 dec=0 count60=5 8
               29000 clk=0 reset=1 dec=0 count60=5 8
               29050 clk=1 reset=1 dec=0 count60=5 8
               29100 clk=0 reset=1 dec=0 count60=5 8
               29150 clk=1 reset=1 dec=0 count60=5 8
               29200 clk=0 reset=1 dec=0 count60=5 8
               29250 clk=1 reset=1 dec=0 count60=5 7
               29300 clk=0 reset=1 dec=0 count60=5 7
               29350 clk=1 reset=1 dec=0 count60=5 7
               29400 clk=0 reset=1 dec=0 count60=5 7
               29450 clk=1 reset=1 dec=0 count60=5 7
               29500 clk=0 reset=1 dec=0 count60=5 7
               29550 clk=1 reset=1 dec=0 count60=5 7
               29600 clk=0 reset=1 dec=0 count60=5 7
               29650 clk=1 reset=1 dec=0 count60=5 6
               29700 clk=0 reset=1 dec=0 count60=5 6
               29750 clk=1 reset=1 dec=0 count60=5 6
               29800 clk=0 reset=1 dec=0 count60=5 6
               29850 clk=1 reset=1 dec=0 count60=5 6
               29900 clk=0 reset=1 dec=0 count60=5 6
               29950 clk=1 reset=1 dec=0 count60=5 6
               30000 clk=0 reset=1 dec=0 count60=5 6
               30050 clk=1 reset=1 dec=0 count60=5 5
$finish called at time : 30100 ns : File "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" Line 20
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 28 15:44:40 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 15:44:40 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_CNT60_ALL_behav -key {Behavioral:sim_1:Functional:TEST_CNT60_ALL} -tclbatch {TEST_CNT60_ALL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_CNT60_ALL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
                   0 clk=0 reset=0 dec=1 count60=0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_CNT60_ALL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1010.078 ; gain = 0.000
run all
                  50 clk=1 reset=0 dec=1 count60=0 0
                 100 clk=0 reset=1 dec=1 count60=0 0
                 150 clk=1 reset=1 dec=1 count60=0 0
                 200 clk=0 reset=1 dec=1 count60=0 0
                 250 clk=1 reset=1 dec=1 count60=0 0
                 300 clk=0 reset=1 dec=1 count60=0 0
                 350 clk=1 reset=1 dec=1 count60=0 0
                 400 clk=0 reset=1 dec=1 count60=0 0
                 450 clk=1 reset=1 dec=1 count60=0 1
                 500 clk=0 reset=1 dec=1 count60=0 1
                 550 clk=1 reset=1 dec=1 count60=0 1
                 600 clk=0 reset=1 dec=1 count60=0 1
                 650 clk=1 reset=1 dec=1 count60=0 1
                 700 clk=0 reset=1 dec=1 count60=0 1
                 750 clk=1 reset=1 dec=1 count60=0 1
                 800 clk=0 reset=1 dec=1 count60=0 1
                 850 clk=1 reset=1 dec=1 count60=0 2
                 900 clk=0 reset=1 dec=1 count60=0 2
                 950 clk=1 reset=1 dec=1 count60=0 2
                1000 clk=0 reset=1 dec=1 count60=0 2
                1050 clk=1 reset=1 dec=1 count60=0 2
                1100 clk=0 reset=1 dec=1 count60=0 2
                1150 clk=1 reset=1 dec=1 count60=0 2
                1200 clk=0 reset=1 dec=1 count60=0 2
                1250 clk=1 reset=1 dec=1 count60=0 3
                1300 clk=0 reset=1 dec=1 count60=0 3
                1350 clk=1 reset=1 dec=1 count60=0 3
                1400 clk=0 reset=1 dec=1 count60=0 3
                1450 clk=1 reset=1 dec=1 count60=0 3
                1500 clk=0 reset=1 dec=1 count60=0 3
                1550 clk=1 reset=1 dec=1 count60=0 3
                1600 clk=0 reset=1 dec=1 count60=0 3
                1650 clk=1 reset=1 dec=1 count60=0 4
                1700 clk=0 reset=1 dec=1 count60=0 4
                1750 clk=1 reset=1 dec=1 count60=0 4
                1800 clk=0 reset=1 dec=1 count60=0 4
                1850 clk=1 reset=1 dec=1 count60=0 4
                1900 clk=0 reset=1 dec=1 count60=0 4
                1950 clk=1 reset=1 dec=1 count60=0 4
                2000 clk=0 reset=1 dec=1 count60=0 4
                2050 clk=1 reset=1 dec=1 count60=0 5
                2100 clk=0 reset=1 dec=1 count60=0 5
                2150 clk=1 reset=1 dec=1 count60=0 5
                2200 clk=0 reset=1 dec=1 count60=0 5
                2250 clk=1 reset=1 dec=1 count60=0 5
                2300 clk=0 reset=1 dec=1 count60=0 5
                2350 clk=1 reset=1 dec=1 count60=0 5
                2400 clk=0 reset=1 dec=1 count60=0 5
                2450 clk=1 reset=1 dec=1 count60=0 6
                2500 clk=0 reset=1 dec=1 count60=0 6
                2550 clk=1 reset=1 dec=1 count60=0 6
                2600 clk=0 reset=1 dec=1 count60=0 6
                2650 clk=1 reset=1 dec=1 count60=0 6
                2700 clk=0 reset=1 dec=1 count60=0 6
                2750 clk=1 reset=1 dec=1 count60=0 6
                2800 clk=0 reset=1 dec=1 count60=0 6
                2850 clk=1 reset=1 dec=1 count60=0 7
                2900 clk=0 reset=1 dec=1 count60=0 7
                2950 clk=1 reset=1 dec=1 count60=0 7
                3000 clk=0 reset=1 dec=1 count60=0 7
                3050 clk=1 reset=1 dec=1 count60=0 7
                3100 clk=0 reset=1 dec=1 count60=0 7
                3150 clk=1 reset=1 dec=1 count60=0 7
                3200 clk=0 reset=1 dec=1 count60=0 7
                3250 clk=1 reset=1 dec=1 count60=0 8
                3300 clk=0 reset=1 dec=1 count60=0 8
                3350 clk=1 reset=1 dec=1 count60=0 8
                3400 clk=0 reset=1 dec=1 count60=0 8
                3450 clk=1 reset=1 dec=1 count60=0 8
                3500 clk=0 reset=1 dec=1 count60=0 8
                3550 clk=1 reset=1 dec=1 count60=0 8
                3600 clk=0 reset=1 dec=1 count60=0 8
                3650 clk=1 reset=1 dec=1 count60=0 9
                3700 clk=0 reset=1 dec=1 count60=0 9
                3750 clk=1 reset=1 dec=1 count60=0 9
                3800 clk=0 reset=1 dec=1 count60=0 9
                3850 clk=1 reset=1 dec=1 count60=0 9
                3900 clk=0 reset=1 dec=1 count60=0 9
                3950 clk=1 reset=1 dec=1 count60=0 9
                4000 clk=0 reset=1 dec=1 count60=0 9
                4050 clk=1 reset=1 dec=1 count60=1 0
                4100 clk=0 reset=1 dec=1 count60=1 0
                4150 clk=1 reset=1 dec=1 count60=1 0
                4200 clk=0 reset=1 dec=1 count60=1 0
                4250 clk=1 reset=1 dec=1 count60=1 0
                4300 clk=0 reset=1 dec=1 count60=1 0
                4350 clk=1 reset=1 dec=1 count60=1 0
                4400 clk=0 reset=1 dec=1 count60=1 0
                4450 clk=1 reset=1 dec=1 count60=1 1
                4500 clk=0 reset=1 dec=1 count60=1 1
                4550 clk=1 reset=1 dec=1 count60=1 1
                4600 clk=0 reset=1 dec=1 count60=1 1
                4650 clk=1 reset=1 dec=1 count60=1 1
                4700 clk=0 reset=1 dec=1 count60=1 1
                4750 clk=1 reset=1 dec=1 count60=1 1
                4800 clk=0 reset=1 dec=1 count60=1 1
                4850 clk=1 reset=1 dec=1 count60=1 2
                4900 clk=0 reset=1 dec=1 count60=1 2
                4950 clk=1 reset=1 dec=1 count60=1 2
                5000 clk=0 reset=1 dec=1 count60=1 2
                5050 clk=1 reset=1 dec=1 count60=1 2
                5100 clk=0 reset=1 dec=1 count60=1 2
                5150 clk=1 reset=1 dec=1 count60=1 2
                5200 clk=0 reset=1 dec=1 count60=1 2
                5250 clk=1 reset=1 dec=1 count60=1 3
                5300 clk=0 reset=1 dec=1 count60=1 3
                5350 clk=1 reset=1 dec=1 count60=1 3
                5400 clk=0 reset=1 dec=1 count60=1 3
                5450 clk=1 reset=1 dec=1 count60=1 3
                5500 clk=0 reset=1 dec=1 count60=1 3
                5550 clk=1 reset=1 dec=1 count60=1 3
                5600 clk=0 reset=1 dec=1 count60=1 3
                5650 clk=1 reset=1 dec=1 count60=1 4
                5700 clk=0 reset=1 dec=1 count60=1 4
                5750 clk=1 reset=1 dec=1 count60=1 4
                5800 clk=0 reset=1 dec=1 count60=1 4
                5850 clk=1 reset=1 dec=1 count60=1 4
                5900 clk=0 reset=1 dec=1 count60=1 4
                5950 clk=1 reset=1 dec=1 count60=1 4
                6000 clk=0 reset=1 dec=1 count60=1 4
                6050 clk=1 reset=1 dec=1 count60=1 5
                6100 clk=0 reset=1 dec=1 count60=1 5
                6150 clk=1 reset=1 dec=1 count60=1 5
                6200 clk=0 reset=1 dec=1 count60=1 5
                6250 clk=1 reset=1 dec=1 count60=1 5
                6300 clk=0 reset=1 dec=1 count60=1 5
                6350 clk=1 reset=1 dec=1 count60=1 5
                6400 clk=0 reset=1 dec=1 count60=1 5
                6450 clk=1 reset=1 dec=1 count60=1 6
                6500 clk=0 reset=1 dec=1 count60=1 6
                6550 clk=1 reset=1 dec=1 count60=1 6
                6600 clk=0 reset=1 dec=1 count60=1 6
                6650 clk=1 reset=1 dec=1 count60=1 6
                6700 clk=0 reset=1 dec=1 count60=1 6
                6750 clk=1 reset=1 dec=1 count60=1 6
                6800 clk=0 reset=1 dec=1 count60=1 6
                6850 clk=1 reset=1 dec=1 count60=1 7
                6900 clk=0 reset=1 dec=1 count60=1 7
                6950 clk=1 reset=1 dec=1 count60=1 7
                7000 clk=0 reset=1 dec=1 count60=1 7
                7050 clk=1 reset=1 dec=1 count60=1 7
                7100 clk=0 reset=1 dec=1 count60=1 7
                7150 clk=1 reset=1 dec=1 count60=1 7
                7200 clk=0 reset=1 dec=1 count60=1 7
                7250 clk=1 reset=1 dec=1 count60=1 8
                7300 clk=0 reset=1 dec=1 count60=1 8
                7350 clk=1 reset=1 dec=1 count60=1 8
                7400 clk=0 reset=1 dec=1 count60=1 8
                7450 clk=1 reset=1 dec=1 count60=1 8
                7500 clk=0 reset=1 dec=1 count60=1 8
                7550 clk=1 reset=1 dec=1 count60=1 8
                7600 clk=0 reset=1 dec=1 count60=1 8
                7650 clk=1 reset=1 dec=1 count60=1 9
                7700 clk=0 reset=1 dec=1 count60=1 9
                7750 clk=1 reset=1 dec=1 count60=1 9
                7800 clk=0 reset=1 dec=1 count60=1 9
                7850 clk=1 reset=1 dec=1 count60=1 9
                7900 clk=0 reset=1 dec=1 count60=1 9
                7950 clk=1 reset=1 dec=1 count60=1 9
                8000 clk=0 reset=1 dec=1 count60=1 9
                8050 clk=1 reset=1 dec=1 count60=2 0
                8100 clk=0 reset=1 dec=1 count60=2 0
                8150 clk=1 reset=1 dec=1 count60=2 0
                8200 clk=0 reset=1 dec=1 count60=2 0
                8250 clk=1 reset=1 dec=1 count60=2 0
                8300 clk=0 reset=1 dec=1 count60=2 0
                8350 clk=1 reset=1 dec=1 count60=2 0
                8400 clk=0 reset=1 dec=1 count60=2 0
                8450 clk=1 reset=1 dec=1 count60=2 1
                8500 clk=0 reset=1 dec=1 count60=2 1
                8550 clk=1 reset=1 dec=1 count60=2 1
                8600 clk=0 reset=1 dec=1 count60=2 1
                8650 clk=1 reset=1 dec=1 count60=2 1
                8700 clk=0 reset=1 dec=1 count60=2 1
                8750 clk=1 reset=1 dec=1 count60=2 1
                8800 clk=0 reset=1 dec=1 count60=2 1
                8850 clk=1 reset=1 dec=1 count60=2 2
                8900 clk=0 reset=1 dec=1 count60=2 2
                8950 clk=1 reset=1 dec=1 count60=2 2
                9000 clk=0 reset=1 dec=1 count60=2 2
                9050 clk=1 reset=1 dec=1 count60=2 2
                9100 clk=0 reset=1 dec=1 count60=2 2
                9150 clk=1 reset=1 dec=1 count60=2 2
                9200 clk=0 reset=1 dec=1 count60=2 2
                9250 clk=1 reset=1 dec=1 count60=2 3
                9300 clk=0 reset=1 dec=1 count60=2 3
                9350 clk=1 reset=1 dec=1 count60=2 3
                9400 clk=0 reset=1 dec=1 count60=2 3
                9450 clk=1 reset=1 dec=1 count60=2 3
                9500 clk=0 reset=1 dec=1 count60=2 3
                9550 clk=1 reset=1 dec=1 count60=2 3
                9600 clk=0 reset=1 dec=1 count60=2 3
                9650 clk=1 reset=1 dec=1 count60=2 4
                9700 clk=0 reset=1 dec=1 count60=2 4
                9750 clk=1 reset=1 dec=1 count60=2 4
                9800 clk=0 reset=1 dec=1 count60=2 4
                9850 clk=1 reset=1 dec=1 count60=2 4
                9900 clk=0 reset=1 dec=1 count60=2 4
                9950 clk=1 reset=1 dec=1 count60=2 4
               10000 clk=0 reset=1 dec=1 count60=2 4
               10050 clk=1 reset=1 dec=1 count60=2 5
               10100 clk=0 reset=1 dec=1 count60=2 5
               10150 clk=1 reset=1 dec=1 count60=2 5
               10200 clk=0 reset=1 dec=1 count60=2 5
               10250 clk=1 reset=1 dec=1 count60=2 5
               10300 clk=0 reset=1 dec=1 count60=2 5
               10350 clk=1 reset=1 dec=1 count60=2 5
               10400 clk=0 reset=1 dec=1 count60=2 5
               10450 clk=1 reset=1 dec=1 count60=2 6
               10500 clk=0 reset=1 dec=1 count60=2 6
               10550 clk=1 reset=1 dec=1 count60=2 6
               10600 clk=0 reset=1 dec=1 count60=2 6
               10650 clk=1 reset=1 dec=1 count60=2 6
               10700 clk=0 reset=1 dec=1 count60=2 6
               10750 clk=1 reset=1 dec=1 count60=2 6
               10800 clk=0 reset=1 dec=1 count60=2 6
               10850 clk=1 reset=1 dec=1 count60=2 7
               10900 clk=0 reset=1 dec=1 count60=2 7
               10950 clk=1 reset=1 dec=1 count60=2 7
               11000 clk=0 reset=1 dec=1 count60=2 7
               11050 clk=1 reset=1 dec=1 count60=2 7
               11100 clk=0 reset=1 dec=1 count60=2 7
               11150 clk=1 reset=1 dec=1 count60=2 7
               11200 clk=0 reset=1 dec=1 count60=2 7
               11250 clk=1 reset=1 dec=1 count60=2 8
               11300 clk=0 reset=1 dec=1 count60=2 8
               11350 clk=1 reset=1 dec=1 count60=2 8
               11400 clk=0 reset=1 dec=1 count60=2 8
               11450 clk=1 reset=1 dec=1 count60=2 8
               11500 clk=0 reset=1 dec=1 count60=2 8
               11550 clk=1 reset=1 dec=1 count60=2 8
               11600 clk=0 reset=1 dec=1 count60=2 8
               11650 clk=1 reset=1 dec=1 count60=2 9
               11700 clk=0 reset=1 dec=1 count60=2 9
               11750 clk=1 reset=1 dec=1 count60=2 9
               11800 clk=0 reset=1 dec=1 count60=2 9
               11850 clk=1 reset=1 dec=1 count60=2 9
               11900 clk=0 reset=1 dec=1 count60=2 9
               11950 clk=1 reset=1 dec=1 count60=2 9
               12000 clk=0 reset=1 dec=1 count60=2 9
               12050 clk=1 reset=1 dec=1 count60=3 0
               12100 clk=0 reset=1 dec=1 count60=3 0
               12150 clk=1 reset=1 dec=1 count60=3 0
               12200 clk=0 reset=1 dec=1 count60=3 0
               12250 clk=1 reset=1 dec=1 count60=3 0
               12300 clk=0 reset=1 dec=1 count60=3 0
               12350 clk=1 reset=1 dec=1 count60=3 0
               12400 clk=0 reset=1 dec=1 count60=3 0
               12450 clk=1 reset=1 dec=1 count60=3 1
               12500 clk=0 reset=1 dec=1 count60=3 1
               12550 clk=1 reset=1 dec=1 count60=3 1
               12600 clk=0 reset=1 dec=1 count60=3 1
               12650 clk=1 reset=1 dec=1 count60=3 1
               12700 clk=0 reset=1 dec=1 count60=3 1
               12750 clk=1 reset=1 dec=1 count60=3 1
               12800 clk=0 reset=1 dec=1 count60=3 1
               12850 clk=1 reset=1 dec=1 count60=3 2
               12900 clk=0 reset=1 dec=1 count60=3 2
               12950 clk=1 reset=1 dec=1 count60=3 2
               13000 clk=0 reset=1 dec=1 count60=3 2
               13050 clk=1 reset=1 dec=1 count60=3 2
               13100 clk=0 reset=1 dec=1 count60=3 2
               13150 clk=1 reset=1 dec=1 count60=3 2
               13200 clk=0 reset=1 dec=1 count60=3 2
               13250 clk=1 reset=1 dec=1 count60=3 3
               13300 clk=0 reset=1 dec=1 count60=3 3
               13350 clk=1 reset=1 dec=1 count60=3 3
               13400 clk=0 reset=1 dec=1 count60=3 3
               13450 clk=1 reset=1 dec=1 count60=3 3
               13500 clk=0 reset=1 dec=1 count60=3 3
               13550 clk=1 reset=1 dec=1 count60=3 3
               13600 clk=0 reset=1 dec=1 count60=3 3
               13650 clk=1 reset=1 dec=1 count60=3 4
               13700 clk=0 reset=1 dec=1 count60=3 4
               13750 clk=1 reset=1 dec=1 count60=3 4
               13800 clk=0 reset=1 dec=1 count60=3 4
               13850 clk=1 reset=1 dec=1 count60=3 4
               13900 clk=0 reset=1 dec=1 count60=3 4
               13950 clk=1 reset=1 dec=1 count60=3 4
               14000 clk=0 reset=1 dec=1 count60=3 4
               14050 clk=1 reset=1 dec=1 count60=3 5
               14100 clk=0 reset=1 dec=1 count60=3 5
               14150 clk=1 reset=1 dec=1 count60=3 5
               14200 clk=0 reset=1 dec=1 count60=3 5
               14250 clk=1 reset=1 dec=1 count60=3 5
               14300 clk=0 reset=1 dec=1 count60=3 5
               14350 clk=1 reset=1 dec=1 count60=3 5
               14400 clk=0 reset=1 dec=1 count60=3 5
               14450 clk=1 reset=1 dec=1 count60=3 6
               14500 clk=0 reset=1 dec=1 count60=3 6
               14550 clk=1 reset=1 dec=1 count60=3 6
               14600 clk=0 reset=1 dec=1 count60=3 6
               14650 clk=1 reset=1 dec=1 count60=3 6
               14700 clk=0 reset=1 dec=1 count60=3 6
               14750 clk=1 reset=1 dec=1 count60=3 6
               14800 clk=0 reset=1 dec=1 count60=3 6
               14850 clk=1 reset=1 dec=1 count60=3 7
               14900 clk=0 reset=1 dec=1 count60=3 7
               14950 clk=1 reset=1 dec=1 count60=3 7
               15000 clk=0 reset=1 dec=1 count60=3 7
               15050 clk=1 reset=1 dec=1 count60=3 7
               15100 clk=0 reset=1 dec=1 count60=3 7
               15150 clk=1 reset=1 dec=1 count60=3 7
               15200 clk=0 reset=1 dec=1 count60=3 7
               15250 clk=1 reset=1 dec=1 count60=3 8
               15300 clk=0 reset=1 dec=1 count60=3 8
               15350 clk=1 reset=1 dec=1 count60=3 8
               15400 clk=0 reset=1 dec=1 count60=3 8
               15450 clk=1 reset=1 dec=1 count60=3 8
               15500 clk=0 reset=1 dec=1 count60=3 8
               15550 clk=1 reset=1 dec=1 count60=3 8
               15600 clk=0 reset=1 dec=1 count60=3 8
               15650 clk=1 reset=1 dec=1 count60=3 9
               15700 clk=0 reset=1 dec=1 count60=3 9
               15750 clk=1 reset=1 dec=1 count60=3 9
               15800 clk=0 reset=1 dec=1 count60=3 9
               15850 clk=1 reset=1 dec=1 count60=3 9
               15900 clk=0 reset=1 dec=1 count60=3 9
               15950 clk=1 reset=1 dec=1 count60=3 9
               16000 clk=0 reset=1 dec=1 count60=3 9
               16050 clk=1 reset=1 dec=1 count60=4 0
               16100 clk=0 reset=1 dec=1 count60=4 0
               16150 clk=1 reset=1 dec=1 count60=4 0
               16200 clk=0 reset=1 dec=1 count60=4 0
               16250 clk=1 reset=1 dec=1 count60=4 0
               16300 clk=0 reset=1 dec=1 count60=4 0
               16350 clk=1 reset=1 dec=1 count60=4 0
               16400 clk=0 reset=1 dec=1 count60=4 0
               16450 clk=1 reset=1 dec=1 count60=4 1
               16500 clk=0 reset=1 dec=1 count60=4 1
               16550 clk=1 reset=1 dec=1 count60=4 1
               16600 clk=0 reset=1 dec=1 count60=4 1
               16650 clk=1 reset=1 dec=1 count60=4 1
               16700 clk=0 reset=1 dec=1 count60=4 1
               16750 clk=1 reset=1 dec=1 count60=4 1
               16800 clk=0 reset=1 dec=1 count60=4 1
               16850 clk=1 reset=1 dec=1 count60=4 2
               16900 clk=0 reset=1 dec=1 count60=4 2
               16950 clk=1 reset=1 dec=1 count60=4 2
               17000 clk=0 reset=1 dec=1 count60=4 2
               17050 clk=1 reset=1 dec=1 count60=4 2
               17100 clk=0 reset=1 dec=1 count60=4 2
               17150 clk=1 reset=1 dec=1 count60=4 2
               17200 clk=0 reset=1 dec=1 count60=4 2
               17250 clk=1 reset=1 dec=1 count60=4 3
               17300 clk=0 reset=1 dec=1 count60=4 3
               17350 clk=1 reset=1 dec=1 count60=4 3
               17400 clk=0 reset=1 dec=1 count60=4 3
               17450 clk=1 reset=1 dec=1 count60=4 3
               17500 clk=0 reset=1 dec=1 count60=4 3
               17550 clk=1 reset=1 dec=1 count60=4 3
               17600 clk=0 reset=1 dec=1 count60=4 3
               17650 clk=1 reset=1 dec=1 count60=4 4
               17700 clk=0 reset=1 dec=1 count60=4 4
               17750 clk=1 reset=1 dec=1 count60=4 4
               17800 clk=0 reset=1 dec=1 count60=4 4
               17850 clk=1 reset=1 dec=1 count60=4 4
               17900 clk=0 reset=1 dec=1 count60=4 4
               17950 clk=1 reset=1 dec=1 count60=4 4
               18000 clk=0 reset=1 dec=1 count60=4 4
               18050 clk=1 reset=1 dec=1 count60=4 5
               18100 clk=0 reset=1 dec=1 count60=4 5
               18150 clk=1 reset=1 dec=1 count60=4 5
               18200 clk=0 reset=1 dec=1 count60=4 5
               18250 clk=1 reset=1 dec=1 count60=4 5
               18300 clk=0 reset=1 dec=1 count60=4 5
               18350 clk=1 reset=1 dec=1 count60=4 5
               18400 clk=0 reset=1 dec=1 count60=4 5
               18450 clk=1 reset=1 dec=1 count60=4 6
               18500 clk=0 reset=1 dec=1 count60=4 6
               18550 clk=1 reset=1 dec=1 count60=4 6
               18600 clk=0 reset=1 dec=1 count60=4 6
               18650 clk=1 reset=1 dec=1 count60=4 6
               18700 clk=0 reset=1 dec=1 count60=4 6
               18750 clk=1 reset=1 dec=1 count60=4 6
               18800 clk=0 reset=1 dec=1 count60=4 6
               18850 clk=1 reset=1 dec=1 count60=4 7
               18900 clk=0 reset=1 dec=1 count60=4 7
               18950 clk=1 reset=1 dec=1 count60=4 7
               19000 clk=0 reset=1 dec=1 count60=4 7
               19050 clk=1 reset=1 dec=1 count60=4 7
               19100 clk=0 reset=1 dec=1 count60=4 7
               19150 clk=1 reset=1 dec=1 count60=4 7
               19200 clk=0 reset=1 dec=1 count60=4 7
               19250 clk=1 reset=1 dec=1 count60=4 8
               19300 clk=0 reset=1 dec=1 count60=4 8
               19350 clk=1 reset=1 dec=1 count60=4 8
               19400 clk=0 reset=1 dec=1 count60=4 8
               19450 clk=1 reset=1 dec=1 count60=4 8
               19500 clk=0 reset=1 dec=1 count60=4 8
               19550 clk=1 reset=1 dec=1 count60=4 8
               19600 clk=0 reset=1 dec=1 count60=4 8
               19650 clk=1 reset=1 dec=1 count60=4 9
               19700 clk=0 reset=1 dec=1 count60=4 9
               19750 clk=1 reset=1 dec=1 count60=4 9
               19800 clk=0 reset=1 dec=1 count60=4 9
               19850 clk=1 reset=1 dec=1 count60=4 9
               19900 clk=0 reset=1 dec=1 count60=4 9
               19950 clk=1 reset=1 dec=1 count60=4 9
               20000 clk=0 reset=1 dec=1 count60=4 9
               20050 clk=1 reset=1 dec=1 count60=5 0
               20100 clk=0 reset=1 dec=1 count60=5 0
               20150 clk=1 reset=1 dec=1 count60=5 0
               20200 clk=0 reset=1 dec=1 count60=5 0
               20250 clk=1 reset=1 dec=1 count60=5 0
               20300 clk=0 reset=1 dec=1 count60=5 0
               20350 clk=1 reset=1 dec=1 count60=5 0
               20400 clk=0 reset=1 dec=1 count60=5 0
               20450 clk=1 reset=1 dec=1 count60=5 1
               20500 clk=0 reset=1 dec=1 count60=5 1
               20550 clk=1 reset=1 dec=1 count60=5 1
               20600 clk=0 reset=1 dec=1 count60=5 1
               20650 clk=1 reset=1 dec=1 count60=5 1
               20700 clk=0 reset=1 dec=1 count60=5 1
               20750 clk=1 reset=1 dec=1 count60=5 1
               20800 clk=0 reset=1 dec=1 count60=5 1
               20850 clk=1 reset=1 dec=1 count60=5 2
               20900 clk=0 reset=1 dec=1 count60=5 2
               20950 clk=1 reset=1 dec=1 count60=5 2
               21000 clk=0 reset=1 dec=1 count60=5 2
               21050 clk=1 reset=1 dec=1 count60=5 2
               21100 clk=0 reset=1 dec=1 count60=5 2
               21150 clk=1 reset=1 dec=1 count60=5 2
               21200 clk=0 reset=1 dec=1 count60=5 2
               21250 clk=1 reset=1 dec=1 count60=5 3
               21300 clk=0 reset=1 dec=1 count60=5 3
               21350 clk=1 reset=1 dec=1 count60=5 3
               21400 clk=0 reset=1 dec=1 count60=5 3
               21450 clk=1 reset=1 dec=1 count60=5 3
               21500 clk=0 reset=1 dec=1 count60=5 3
               21550 clk=1 reset=1 dec=1 count60=5 3
               21600 clk=0 reset=1 dec=1 count60=5 3
               21650 clk=1 reset=1 dec=1 count60=5 4
               21700 clk=0 reset=1 dec=1 count60=5 4
               21750 clk=1 reset=1 dec=1 count60=5 4
               21800 clk=0 reset=1 dec=1 count60=5 4
               21850 clk=1 reset=1 dec=1 count60=5 4
               21900 clk=0 reset=1 dec=1 count60=5 4
               21950 clk=1 reset=1 dec=1 count60=5 4
               22000 clk=0 reset=1 dec=1 count60=5 4
               22050 clk=1 reset=1 dec=1 count60=5 5
               22100 clk=0 reset=1 dec=1 count60=5 5
               22150 clk=1 reset=1 dec=1 count60=5 5
               22200 clk=0 reset=1 dec=1 count60=5 5
               22250 clk=1 reset=1 dec=1 count60=5 5
               22300 clk=0 reset=1 dec=1 count60=5 5
               22350 clk=1 reset=1 dec=1 count60=5 5
               22400 clk=0 reset=1 dec=1 count60=5 5
               22450 clk=1 reset=1 dec=1 count60=5 6
               22500 clk=0 reset=1 dec=1 count60=5 6
               22550 clk=1 reset=1 dec=1 count60=5 6
               22600 clk=0 reset=1 dec=1 count60=5 6
               22650 clk=1 reset=1 dec=1 count60=5 6
               22700 clk=0 reset=1 dec=1 count60=5 6
               22750 clk=1 reset=1 dec=1 count60=5 6
               22800 clk=0 reset=1 dec=1 count60=5 6
               22850 clk=1 reset=1 dec=1 count60=5 7
               22900 clk=0 reset=1 dec=1 count60=5 7
               22950 clk=1 reset=1 dec=1 count60=5 7
               23000 clk=0 reset=1 dec=1 count60=5 7
               23050 clk=1 reset=1 dec=1 count60=5 7
               23100 clk=0 reset=1 dec=1 count60=5 7
               23150 clk=1 reset=1 dec=1 count60=5 7
               23200 clk=0 reset=1 dec=1 count60=5 7
               23250 clk=1 reset=1 dec=1 count60=5 8
               23300 clk=0 reset=1 dec=1 count60=5 8
               23350 clk=1 reset=1 dec=1 count60=5 8
               23400 clk=0 reset=1 dec=1 count60=5 8
               23450 clk=1 reset=1 dec=1 count60=5 8
               23500 clk=0 reset=1 dec=1 count60=5 8
               23550 clk=1 reset=1 dec=1 count60=5 8
               23600 clk=0 reset=1 dec=1 count60=5 8
               23650 clk=1 reset=1 dec=1 count60=5 9
               23700 clk=0 reset=1 dec=1 count60=5 9
               23750 clk=1 reset=1 dec=1 count60=5 9
               23800 clk=0 reset=1 dec=1 count60=5 9
               23850 clk=1 reset=1 dec=1 count60=5 9
               23900 clk=0 reset=1 dec=1 count60=5 9
               23950 clk=1 reset=1 dec=1 count60=5 9
               24000 clk=0 reset=1 dec=1 count60=5 9
               24050 clk=1 reset=1 dec=1 count60=0 0
               24100 clk=0 reset=1 dec=1 count60=0 0
               24150 clk=1 reset=1 dec=1 count60=0 0
               24200 clk=0 reset=1 dec=1 count60=0 0
               24250 clk=1 reset=1 dec=1 count60=0 0
               24300 clk=0 reset=1 dec=1 count60=0 0
               24350 clk=1 reset=1 dec=1 count60=0 0
               24400 clk=0 reset=1 dec=1 count60=0 0
               24450 clk=1 reset=1 dec=1 count60=0 1
               24500 clk=0 reset=1 dec=1 count60=0 1
               24550 clk=1 reset=1 dec=1 count60=0 1
               24600 clk=0 reset=1 dec=1 count60=0 1
               24650 clk=1 reset=1 dec=1 count60=0 1
               24700 clk=0 reset=1 dec=1 count60=0 1
               24750 clk=1 reset=1 dec=1 count60=0 1
               24800 clk=0 reset=1 dec=1 count60=0 1
               24850 clk=1 reset=1 dec=1 count60=0 2
               24900 clk=0 reset=1 dec=1 count60=0 2
               24950 clk=1 reset=1 dec=1 count60=0 2
               25000 clk=0 reset=1 dec=1 count60=0 2
               25050 clk=1 reset=1 dec=1 count60=0 2
               25100 clk=0 reset=1 dec=1 count60=0 2
               25150 clk=1 reset=1 dec=1 count60=0 2
               25200 clk=0 reset=1 dec=1 count60=0 2
               25250 clk=1 reset=1 dec=1 count60=0 3
               25300 clk=0 reset=1 dec=1 count60=0 3
               25350 clk=1 reset=1 dec=1 count60=0 3
               25400 clk=0 reset=1 dec=1 count60=0 3
               25450 clk=1 reset=1 dec=1 count60=0 3
               25500 clk=0 reset=1 dec=1 count60=0 3
               25550 clk=1 reset=1 dec=1 count60=0 3
               25600 clk=0 reset=1 dec=1 count60=0 3
               25650 clk=1 reset=1 dec=1 count60=0 4
               25700 clk=0 reset=1 dec=1 count60=0 4
               25750 clk=1 reset=1 dec=1 count60=0 4
               25800 clk=0 reset=1 dec=1 count60=0 4
               25850 clk=1 reset=1 dec=1 count60=0 4
               25900 clk=0 reset=1 dec=1 count60=0 4
               25950 clk=1 reset=1 dec=1 count60=0 4
               26000 clk=0 reset=1 dec=1 count60=0 4
               26050 clk=1 reset=1 dec=1 count60=0 5
               26100 clk=0 reset=1 dec=0 count60=0 5
               26150 clk=1 reset=1 dec=0 count60=0 5
               26200 clk=0 reset=1 dec=0 count60=0 5
               26250 clk=1 reset=1 dec=0 count60=0 5
               26300 clk=0 reset=1 dec=0 count60=0 5
               26350 clk=1 reset=1 dec=0 count60=0 5
               26400 clk=0 reset=1 dec=0 count60=0 5
               26450 clk=1 reset=1 dec=0 count60=0 4
               26500 clk=0 reset=1 dec=0 count60=0 4
               26550 clk=1 reset=1 dec=0 count60=0 4
               26600 clk=0 reset=1 dec=0 count60=0 4
               26650 clk=1 reset=1 dec=0 count60=0 4
               26700 clk=0 reset=1 dec=0 count60=0 4
               26750 clk=1 reset=1 dec=0 count60=0 4
               26800 clk=0 reset=1 dec=0 count60=0 4
               26850 clk=1 reset=1 dec=0 count60=0 3
               26900 clk=0 reset=1 dec=0 count60=0 3
               26950 clk=1 reset=1 dec=0 count60=0 3
               27000 clk=0 reset=1 dec=0 count60=0 3
               27050 clk=1 reset=1 dec=0 count60=0 3
               27100 clk=0 reset=1 dec=0 count60=0 3
               27150 clk=1 reset=1 dec=0 count60=0 3
               27200 clk=0 reset=1 dec=0 count60=0 3
               27250 clk=1 reset=1 dec=0 count60=0 2
               27300 clk=0 reset=1 dec=0 count60=0 2
               27350 clk=1 reset=1 dec=0 count60=0 2
               27400 clk=0 reset=1 dec=0 count60=0 2
               27450 clk=1 reset=1 dec=0 count60=0 2
               27500 clk=0 reset=1 dec=0 count60=0 2
               27550 clk=1 reset=1 dec=0 count60=0 2
               27600 clk=0 reset=1 dec=0 count60=0 2
               27650 clk=1 reset=1 dec=0 count60=0 1
               27700 clk=0 reset=1 dec=0 count60=0 1
               27750 clk=1 reset=1 dec=0 count60=0 1
               27800 clk=0 reset=1 dec=0 count60=0 1
               27850 clk=1 reset=1 dec=0 count60=0 1
               27900 clk=0 reset=1 dec=0 count60=0 1
               27950 clk=1 reset=1 dec=0 count60=0 1
               28000 clk=0 reset=1 dec=0 count60=0 1
               28050 clk=1 reset=1 dec=0 count60=0 0
               28100 clk=0 reset=1 dec=0 count60=0 0
               28150 clk=1 reset=1 dec=0 count60=0 0
               28200 clk=0 reset=1 dec=0 count60=0 0
               28250 clk=1 reset=1 dec=0 count60=0 0
               28300 clk=0 reset=1 dec=0 count60=0 0
               28350 clk=1 reset=1 dec=0 count60=0 0
               28400 clk=0 reset=1 dec=0 count60=0 0
               28450 clk=1 reset=1 dec=0 count60=5 9
               28500 clk=0 reset=1 dec=0 count60=5 9
               28550 clk=1 reset=1 dec=0 count60=5 9
               28600 clk=0 reset=1 dec=0 count60=5 9
               28650 clk=1 reset=1 dec=0 count60=5 9
               28700 clk=0 reset=1 dec=0 count60=5 9
               28750 clk=1 reset=1 dec=0 count60=5 9
               28800 clk=0 reset=1 dec=0 count60=5 9
               28850 clk=1 reset=1 dec=0 count60=5 8
               28900 clk=0 reset=1 dec=0 count60=5 8
               28950 clk=1 reset=1 dec=0 count60=5 8
               29000 clk=0 reset=1 dec=0 count60=5 8
               29050 clk=1 reset=1 dec=0 count60=5 8
               29100 clk=0 reset=1 dec=0 count60=5 8
               29150 clk=1 reset=1 dec=0 count60=5 8
               29200 clk=0 reset=1 dec=0 count60=5 8
               29250 clk=1 reset=1 dec=0 count60=5 7
               29300 clk=0 reset=1 dec=0 count60=5 7
               29350 clk=1 reset=1 dec=0 count60=5 7
               29400 clk=0 reset=1 dec=0 count60=5 7
               29450 clk=1 reset=1 dec=0 count60=5 7
               29500 clk=0 reset=1 dec=0 count60=5 7
               29550 clk=1 reset=1 dec=0 count60=5 7
               29600 clk=0 reset=1 dec=0 count60=5 7
               29650 clk=1 reset=1 dec=0 count60=5 6
               29700 clk=0 reset=1 dec=0 count60=5 6
               29750 clk=1 reset=1 dec=0 count60=5 6
               29800 clk=0 reset=1 dec=0 count60=5 6
               29850 clk=1 reset=1 dec=0 count60=5 6
               29900 clk=0 reset=1 dec=0 count60=5 6
               29950 clk=1 reset=1 dec=0 count60=5 6
               30000 clk=0 reset=1 dec=0 count60=5 6
               30050 clk=1 reset=1 dec=0 count60=5 5
$finish called at time : 30100 ns : File "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" Line 20
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TEST_CNT60_ALL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
"xvlog -m64 --relax -prj TEST_CNT60_ALL_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/dcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCOUNT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/DECODER7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER7
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/TEST_CNT60_ALL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_CNT60_ALL
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 0154fe5990184257b120bc4ebb1c0030 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_CNT60_ALL_behav xil_defaultlib.TEST_CNT60_ALL xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CNT60
Compiling module xil_defaultlib.DECODER7
Compiling module xil_defaultlib.DCOUNT
Compiling module xil_defaultlib.CNT60_ALL(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_CNT60_ALL
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_CNT60_ALL_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav/xsim.dir/TEST_CNT60_ALL_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 28 15:52:25 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 15:52:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/github/Vivado/CNT60_ALL/CNT60_ALL.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TEST_CNT60_ALL_behav -key {Behavioral:sim_1:Functional:TEST_CNT60_ALL} -tclbatch {TEST_CNT60_ALL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source TEST_CNT60_ALL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
                   0 clk=0 reset=0 dec=1 count60=0 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TEST_CNT60_ALL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.828 ; gain = 0.000
