
---------- Begin Simulation Statistics ----------
final_tick                                26970880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    286                       # Simulator instruction rate (inst/s)
host_mem_usage                                9891528                       # Number of bytes of host memory used
host_op_rate                                      294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48621.86                       # Real time elapsed on the host
host_tick_rate                                 326615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13914520                       # Number of instructions simulated
sim_ops                                      14282295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015881                       # Number of seconds simulated
sim_ticks                                 15880631875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.465482                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   47004                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66705                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1009                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5103                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56485                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9360                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2271                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104872                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18097                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1621                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      562525                       # Number of instructions committed
system.cpu.committedOps                        633179                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.416906                       # CPI: cycles per instruction
system.cpu.discardedOps                         16154                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             310575                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151517                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            74650                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1662507                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.226403                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1009                       # number of quiesce instructions executed
system.cpu.numCycles                          2484620                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1009                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  356861     56.36%     56.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2133      0.34%     56.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163487     25.82%     82.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                110698     17.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   633179                       # Class of committed instruction
system.cpu.quiesceCycles                     22924391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          822113                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              466189                       # Transaction distribution
system.membus.trans_dist::ReadResp             467088                       # Transaction distribution
system.membus.trans_dist::WriteReq             277529                       # Transaction distribution
system.membus.trans_dist::WriteResp            277529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          553                       # Transaction distribution
system.membus.trans_dist::CleanEvict              422                       # Transaction distribution
system.membus.trans_dist::ReadExReq               337                       # Transaction distribution
system.membus.trans_dist::ReadExResp              337                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           662                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1467428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1467428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1490883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        97792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129903                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46957436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46957436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47102507                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            745491                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005554                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  745468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              745491                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2020381360                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20124375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              505687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3919625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16743000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2883755570                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1188750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4126788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1031697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5158485                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1031697                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4126788                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5158485                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5158485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5158485                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10316970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       563200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       563200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       964416                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       964416                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2936834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2961410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3055232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22423                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46989316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47382532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48651027                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5192200250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          3373086                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          755                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4168205495                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2654784000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8253576                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3095091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4126788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15475455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4126788                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3095091                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7221879                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8253576                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7221879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7221879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22697334                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3095091                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7221879                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10316970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3095091                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1064189                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4159280                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3095091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10316970                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1064189                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14476250                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       465170                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       465170                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       268544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       268544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1456130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1467428                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46596100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46957436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       909588                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       909588    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       909588                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2190888235                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2594383000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    754486855                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16507152                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24760728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    795754734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     20633940                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     20657364                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     41291304                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    775120795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     37164516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24760728                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    837046039                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16842752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30146564                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48103428                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       526336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       942081                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5431297                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12380364                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1976731672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1060584499                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4126788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3053823323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1130739894                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1898322701                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3029062595                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12380364                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3107471566                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2958907200                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4126788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6082885918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       955126                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        96722                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1051847                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       955126                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       955126                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       955126                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        96722                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1051847                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29753348                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29833020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16842752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17222208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       464897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       263168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        23425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1873561974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1064189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3929315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1878578903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2228627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16507152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1060584499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4126788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1031697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1084478762                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2228627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16530576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2934146473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4126788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1031697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1064189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3929315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2963057665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    728018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003183824250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          419                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          419                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              838453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286648                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269097                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466145                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15119766550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2330485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27354812800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32439.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58689.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       532                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   434818                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250553                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  410688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.277750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.481879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.835458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1108      2.22%      2.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1099      2.21%      4.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          722      1.45%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          815      1.64%      7.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          986      1.98%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          680      1.36%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          683      1.37%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          854      1.71%     13.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42882     86.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1112.415274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1026.085134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           162     38.66%     38.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.24%     38.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     39.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     16.23%     55.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.24%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     43.44%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.24%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.24%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           419                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     642.241050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    225.528626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.204477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            150     35.80%     35.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      1.19%     36.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.24%     37.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.24%     37.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.24%     37.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.24%     37.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.24%     38.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.24%     38.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      6.21%     44.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          232     55.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           419                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29830208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17222336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29833020                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17222208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1878.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1084.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1878.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1084.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15880551875                       # Total gap between requests
system.mem_ctrls.avgGap                      21599.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29750340                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        36608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16842752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23424.760609533369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1873372560.624260663986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1064189.393282564357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3925284.616548043210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2305197.947295154445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16507151.734477192163                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1060584498.940159559250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4126787.933619298041                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 963185.855600597803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       464897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       263168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       436625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27286458115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28597810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39320250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6841000200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29475662250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 258747569250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    968791335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     57592000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54578.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58693.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    107916.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40328.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12370705.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7196206.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    983203.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    946085.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    224968.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24593782.275000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17163862.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           847784850                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       374002571.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152036696.700002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     233012621.812516                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     137709158.099999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1786303542.937461                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.483153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7120990495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    859110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7903559505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2018                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1009                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14200340.188305                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    82510994.781890                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1009    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       842500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1009                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12642736750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14328143250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       223745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           223745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       223745                       # number of overall hits
system.cpu.icache.overall_hits::total          223745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10285625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10285625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10285625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10285625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       223982                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       223982                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       223982                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       223982                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.261603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.261603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.261603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.261603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9914500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9914500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     60                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       223745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          223745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10285625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10285625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       223982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       223982                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.261603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.261603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9914500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9914500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.695182                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               83215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                60                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1386.916667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.695182                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.845108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.845108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            448201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           448201                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       265338                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           265338                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       265338                       # number of overall hits
system.cpu.dcache.overall_hits::total          265338                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1299                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1299                       # number of overall misses
system.cpu.dcache.overall_misses::total          1299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94921875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94921875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94921875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94921875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266637                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266637                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266637                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266637                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004872                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004872                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004872                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004872                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73073.036952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73073.036952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73073.036952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73073.036952                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          553                       # number of writebacks
system.cpu.dcache.writebacks::total               553                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          999                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10004                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10004                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72159000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72159000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22127750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22127750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003747                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72231.231231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72231.231231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72231.231231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72231.231231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.890244                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.890244                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    915                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       164654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164654                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49762750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49762750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75056.938160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75056.938160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          662                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          662                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1019                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1019                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48677750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48677750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22127750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22127750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73531.344411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73531.344411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.161923                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.161923                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100684                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100684                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45159125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45159125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       101320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       101320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71004.913522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71004.913522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8985                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8985                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23481250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23481250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69677.299703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69677.299703                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.302079                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              297281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            324.897268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.302079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1067547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1067547                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26970880000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26970966250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    286                       # Simulator instruction rate (inst/s)
host_mem_usage                                9891664                       # Number of bytes of host memory used
host_op_rate                                      294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 48622.07                       # Real time elapsed on the host
host_tick_rate                                 326615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13914529                       # Number of instructions simulated
sim_ops                                      14282310                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015881                       # Number of seconds simulated
sim_ticks                                 15880718125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.464255                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   47006                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                66709                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1010                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5105                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             56485                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9360                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11631                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2271                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104878                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18099                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1621                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      562534                       # Number of instructions committed
system.cpu.committedOps                        633194                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.417081                       # CPI: cycles per instruction
system.cpu.discardedOps                         16161                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             310592                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            151517                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            74653                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1662601                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.226394                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1009                       # number of quiesce instructions executed
system.cpu.numCycles                          2484758                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1009                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  356869     56.36%     56.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2133      0.34%     56.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                 163493     25.82%     82.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                110698     17.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   633194                       # Class of committed instruction
system.cpu.quiesceCycles                     22924391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          822157                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2218                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              466189                       # Transaction distribution
system.membus.trans_dist::ReadResp             467089                       # Transaction distribution
system.membus.trans_dist::WriteReq             277529                       # Transaction distribution
system.membus.trans_dist::WriteResp            277529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          553                       # Transaction distribution
system.membus.trans_dist::CleanEvict              423                       # Transaction distribution
system.membus.trans_dist::ReadExReq               337                       # Transaction distribution
system.membus.trans_dist::ReadExResp              337                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           663                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        22924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1467428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1467428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1490886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        97856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22423                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       129967                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46957436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46957436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47102571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            745492                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005554                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  745469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      23      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              745492                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2020384735                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20124375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              505687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3919625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           16748750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2883755570                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1188750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4126766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1031691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5158457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1031691                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4126766                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5158457                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5158457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5158457                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10316914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       563200                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       563200                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       964416                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       964416                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15932                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        57376                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2936834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2961410                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3055232                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15796                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22423                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       917876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46989316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     47382532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     48651027                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5192200250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          3373086                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          755                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4168205495                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2654784000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8253531                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3095074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4126766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15475371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4126766                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3095074                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7221840                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8253531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7221840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7221840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22697210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3095074                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7221840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10316914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3095074                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1064184                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4159258                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3095074                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10316914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1064184                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14476172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       465170                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       465170                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       268544                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       268544                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1456130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1467428                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46596100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46957436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       909588                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       909588    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       909588                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2190888235                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         13.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2594383000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    754482757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     16507062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     24760593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    795750413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     20633828                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     20657252                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     41291080                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    775116585                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     37164314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     24760593                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    837041492                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16842752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     48496644                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30146564                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48103428                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       526336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8382465                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       942081                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5431297                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12380297                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1976720936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1060578739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4126766                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3053806737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1130733753                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1898312391                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3029046144                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12380297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3107454689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2958891130                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4126766                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6082852881                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       955121                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        96721                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1051842                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       955121                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       955121                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       955121                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        96721                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1051842                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29753348                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          62464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29833084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        35392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16842752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17222208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       464897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              466146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          553                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       263168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             269097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        23425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1873551798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1064184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3933323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1878572730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2228615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     16507062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1060578739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4126766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1031691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1084472872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2228615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     16530487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2934130537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4126766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1031691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1064184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3933323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2963045602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    728018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003183824250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          419                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          419                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              838455                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             286648                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      466146                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     269097                       # Number of write requests accepted
system.mem_ctrls.readBursts                    466146                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   269097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16815                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15119766550                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2330490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27354839050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32439.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58689.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       532                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   434819                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250553                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                466144                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               269097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  410688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.277750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   873.481879                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.835458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1108      2.22%      2.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1099      2.21%      4.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          722      1.45%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          815      1.64%      7.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          986      1.98%      9.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          680      1.36%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          683      1.37%     12.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          854      1.71%     13.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42882     86.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1112.415274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1026.085134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           162     38.66%     38.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.24%     38.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.24%     39.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     16.23%     55.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.24%     55.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     43.44%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.24%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.24%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           419                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     642.241050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    225.528626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    487.204477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            150     35.80%     35.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      1.19%     36.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.24%     37.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.24%     37.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.24%     37.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.24%     37.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.24%     38.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.24%     38.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      6.21%     44.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          232     55.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           419                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29830272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17222336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29833084                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17222208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1878.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1084.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1878.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1084.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15880753750                       # Total gap between requests
system.mem_ctrls.avgGap                      21599.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29750340                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        62400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        36608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16842752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23424.633386974121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1873362386.123203277588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1064183.613548017805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3929293.342331142630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2305185.427500937134                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 16507062.082244472578                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1060578738.784207344055                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4126765.520561118145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 963180.624427839066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       464897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          553                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       263168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       436625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27286458115                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     28597810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     39346500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6841000200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  29475662250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 258747569250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    968791335                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     57592000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     54578.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58693.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    107916.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40314.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12370705.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   7196206.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    983203.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    946085.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    224968.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24593782.275000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17163862.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        847786668.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       374002571.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152036696.700002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     233014953.150016                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     137709158.099999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1786307693.024961                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.482803                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7120990495                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    859110000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7903645755                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2018                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1009                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     14200340.188305                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    82510994.781890                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1009    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       842500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1009                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12642823000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14328143250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       223757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           223757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       223757                       # number of overall hits
system.cpu.icache.overall_hits::total          223757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          237                       # number of overall misses
system.cpu.icache.overall_misses::total           237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10285625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10285625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10285625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10285625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       223994                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       223994                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       223994                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       223994                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001058                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43399.261603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43399.261603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43399.261603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43399.261603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9914500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9914500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9914500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001058                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41833.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     60                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       223757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          223757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10285625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10285625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       223994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       223994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43399.261603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43399.261603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9914500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9914500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41833.333333                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.695281                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4234215                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8286.135029                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.695281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.845108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.845108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            448225                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           448225                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       265342                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           265342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       265342                       # number of overall hits
system.cpu.dcache.overall_hits::total          265342                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1300                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1300                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1300                       # number of overall misses
system.cpu.dcache.overall_misses::total          1300                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94982500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94982500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94982500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94982500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       266642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       266642                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       266642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       266642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004875                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004875                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73063.461538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73063.461538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73063.461538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73063.461538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          553                       # number of writebacks
system.cpu.dcache.writebacks::total               553                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10004                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10004                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72218125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72218125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72218125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72218125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22127750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22127750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003750                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003750                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003750                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003750                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72218.125000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72218.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72218.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72218.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.890244                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.890244                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    916                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       164658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164658                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           664                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     49823375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     49823375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       165322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       165322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75035.203313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75035.203313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1019                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1019                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     48736875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48736875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22127750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22127750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73509.615385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73509.615385                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21715.161923                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21715.161923                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100684                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100684                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45159125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45159125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       101320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       101320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71004.913522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71004.913522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          299                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          337                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8985                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8985                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23481250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23481250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69677.299703                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69677.299703                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.302154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              548285                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            384.491585                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.302154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969340                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1067568                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1067568                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26970966250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
